[04/20 13:05:01      0s] 
[04/20 13:05:01      0s] Cadence Innovus(TM) Implementation System.
[04/20 13:05:01      0s] Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/20 13:05:01      0s] 
[04/20 13:05:01      0s] Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
[04/20 13:05:01      0s] Options:	-file scripts/part2_master.tcl 
[04/20 13:05:01      0s] Date:		Tue Apr 20 13:05:01 2021
[04/20 13:05:01      0s] Host:		ensc-esil-03 (x86_64 w/Linux 3.10.0-1127.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-4770S CPU @ 3.10GHz 8192KB)
[04/20 13:05:01      0s] OS:		CentOS Linux release 7.8.2003 (Core)
[04/20 13:05:01      0s] 
[04/20 13:05:01      0s] License:
[04/20 13:05:02      0s] 		invs	Innovus Implementation System	18.1	checkout succeeded
[04/20 13:05:02      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/20 13:05:04      0s] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.

@(#)CDS: Innovus v18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
[04/20 13:05:19     10s] @(#)CDS: NanoRoute 18.10-p002_1 NR180522-1057/18_10-UB (database version 2.30, 418.7.1) {superthreading v1.46}
[04/20 13:05:19     10s] @(#)CDS: AAE 18.10-p004 (64bit) 05/29/2018 (Linux 2.6.18-194.el5)
[04/20 13:05:19     10s] @(#)CDS: CTE 18.10-p003_1 () May 15 2018 10:23:07 ( )
[04/20 13:05:19     10s] @(#)CDS: SYNTECH 18.10-a012_1 () Apr 19 2018 01:27:21 ( )
[04/20 13:05:19     10s] @(#)CDS: CPE v18.10-p005
[04/20 13:05:19     10s] @(#)CDS: IQRC/TQRC 18.1.1-s118 (64bit) Fri Mar 23 17:23:45 PDT 2018 (Linux 2.6.18-194.el5)
[04/20 13:05:19     10s] @(#)CDS: OA 22.50-p083 Tue Jan  2 17:02:41 2018
[04/20 13:05:19     10s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[04/20 13:05:19     10s] @(#)CDS: RCDB 11.13
[04/20 13:05:19     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia.

[04/20 13:05:19     10s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[04/20 13:05:22     11s] 
[04/20 13:05:22     11s] **INFO:  MMMC transition support version v31-84 
[04/20 13:05:22     11s] 
[04/20 13:05:22     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/20 13:05:22     11s] <CMD> suppressMessage ENCEXT-2799
[04/20 13:05:22     11s] Sourcing file "scripts/part2_master.tcl" ...
[04/20 13:05:22     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/20 13:05:22     11s] <CMD> suppressMessage ENCEXT-2799
[04/20 13:05:22     11s] <CMD> win
[04/20 13:05:45     11s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[04/20 13:05:45     11s] <CMD> set defHierChar /
[04/20 13:05:45     11s] <CMD> set distributed_client_message_echo 1
[04/20 13:05:45     11s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[04/20 13:05:45     11s] <CMD> set enc_enable_print_mode_command_reset_options 1
[04/20 13:05:45     11s] <CMD> set init_gnd_net VSS
[04/20 13:05:45     11s] <CMD> set init_lef_file /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef
[04/20 13:05:45     11s] <CMD> set init_mmmc_file Default.view
[04/20 13:05:45     11s] <CMD> set init_oa_search_lib {}
[04/20 13:05:45     11s] <CMD> set init_original_verilog_files inputs/core_adapter.ref.v
[04/20 13:05:45     11s] <CMD> set init_pwr_net VDD
[04/20 13:05:45     11s] <CMD> set init_top_cell core_adapter
[04/20 13:05:45     11s] <CMD> set init_verilog inputs/core_adapter.ref.v
[04/20 13:05:45     11s] <CMD> set latch_time_borrow_mode max_borrow
[04/20 13:05:45     11s] <CMD> set pegDefaultResScaleFactor 1
[04/20 13:05:45     11s] <CMD> set pegDetailResScaleFactor 1
[04/20 13:05:45     11s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[04/20 13:05:45     11s] <CMD> set soft_stack_size_limit 31
[04/20 13:05:45     11s] <CMD> suppressMessage -silent GLOBAL-100
[04/20 13:05:45     11s] <CMD> unsuppressMessage -silent GLOBAL-100
[04/20 13:05:45     11s] <CMD> suppressMessage -silent GLOBAL-100
[04/20 13:05:45     11s] <CMD> unsuppressMessage -silent GLOBAL-100
[04/20 13:05:45     11s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[04/20 13:05:45     11s] <CMD> suppressMessage -silent GLOBAL-100
[04/20 13:05:45     11s] <CMD> unsuppressMessage -silent GLOBAL-100
[04/20 13:05:45     11s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[04/20 13:05:45     11s] <CMD> suppressMessage -silent GLOBAL-100
[04/20 13:05:45     11s] <CMD> unsuppressMessage -silent GLOBAL-100
[04/20 13:05:45     11s] <CMD> set timing_enable_default_delay_arc 1
[04/20 13:05:45     11s] <CMD> init_design
[04/20 13:05:45     11s] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
#% Begin Load MMMC data ... (date=04/20 13:05:45, mem=410.9M)
[04/20 13:05:45     11s] #% End Load MMMC data ... (date=04/20 13:05:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=411.1M, current mem=411.1M)
[04/20 13:05:45     11s] 
[04/20 13:05:45     11s] Loading LEF file /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
[04/20 13:05:45     11s] Set DBUPerIGU to M2 pitch 380.
[04/20 13:05:45     11s] 
[04/20 13:05:45     11s] viaInitial starts at Tue Apr 20 13:05:45 2021
viaInitial ends at Tue Apr 20 13:05:45 2021
Loading view definition file from Default.view
[04/20 13:05:45     11s] Reading nangate45nm_ls timing library '/ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib' ...
[04/20 13:05:45     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/20 13:05:45     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/20 13:05:45     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/20 13:05:45     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/20 13:05:45     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/20 13:05:45     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/20 13:05:45     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/20 13:05:45     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/20 13:05:45     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/20 13:05:45     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/20 13:05:45     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/20 13:05:45     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/20 13:05:45     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/20 13:05:45     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/20 13:05:45     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/20 13:05:45     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/20 13:05:45     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/20 13:05:45     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/20 13:05:45     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/20 13:05:45     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
[04/20 13:05:45     11s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/20 13:05:45     11s] Read 134 cells in library 'NangateOpenCellLibrary' 
[04/20 13:05:45     11s] *** End library_loading (cpu=0.00min, real=0.00min, mem=29.0M, fe_cpu=0.19min, fe_real=0.73min, fe_mem=594.0M) ***
[04/20 13:05:45     11s] #% Begin Load netlist data ... (date=04/20 13:05:45, mem=428.1M)
[04/20 13:05:45     11s] *** Begin netlist parsing (mem=594.0M) ***
[04/20 13:05:45     11s] Created 134 new cells from 1 timing libraries.
[04/20 13:05:45     11s] Reading netlist ...
[04/20 13:05:45     11s] Backslashed names will retain backslash and a trailing blank character.
[04/20 13:05:45     11s] Reading verilog netlist 'inputs/core_adapter.ref.v'
[04/20 13:05:45     11s] 
[04/20 13:05:45     11s] *** Memory Usage v#1 (Current mem = 602.953M, initial mem = 251.488M) ***
[04/20 13:05:45     11s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=603.0M) ***
[04/20 13:05:45     11s] #% End Load netlist data ... (date=04/20 13:05:45, total cpu=0:00:00.2, real=0:00:00.0, peak res=444.2M, current mem=444.2M)
[04/20 13:05:45     11s] Set top cell to core_adapter.
[04/20 13:05:46     11s] Hooked 134 DB cells to tlib cells.
[04/20 13:05:46     11s] Starting recursive module instantiation check.
[04/20 13:05:46     11s] No recursion found.
[04/20 13:05:46     11s] Building hierarchical netlist for Cell core_adapter ...
[04/20 13:05:46     11s] *** Netlist is unique.
[04/20 13:05:46     11s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[04/20 13:05:46     11s] ** info: there are 174 modules.
[04/20 13:05:46     11s] ** info: there are 26116 stdCell insts.
[04/20 13:05:46     11s] 
[04/20 13:05:46     11s] *** Memory Usage v#1 (Current mem = 653.879M, initial mem = 251.488M) ***
[04/20 13:05:46     11s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/20 13:05:46     11s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/20 13:05:46     11s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/20 13:05:46     11s] Set Default Net Delay as 1000 ps.
[04/20 13:05:46     11s] Set Default Net Load as 0.5 pF. 
[04/20 13:05:46     11s] Set Default Input Pin Transition as 0.1 ps.
[04/20 13:05:46     12s] Extraction setup Started 
[04/20 13:05:46     12s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/20 13:05:46     12s] Reading Capacitance Table File /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl ...
[04/20 13:05:46     12s] Cap table was created using Encounter 08.10-p004_1.
[04/20 13:05:46     12s] Process name: master_techFreePDK45.
[04/20 13:05:46     12s] Importing multi-corner RC tables ... 
[04/20 13:05:46     12s] Summary of Active RC-Corners : 
[04/20 13:05:46     12s]  
[04/20 13:05:46     12s]  Analysis View: core_adapter_av
[04/20 13:05:46     12s]     RC-Corner Name        : nangate45nm_caps
[04/20 13:05:46     12s]     RC-Corner Index       : 0
[04/20 13:05:46     12s]     RC-Corner Temperature : 125 Celsius
[04/20 13:05:46     12s]     RC-Corner Cap Table   : '/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl'
[04/20 13:05:46     12s]     RC-Corner PreRoute Res Factor         : 1
[04/20 13:05:46     12s]     RC-Corner PreRoute Cap Factor         : 1
[04/20 13:05:46     12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/20 13:05:46     12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/20 13:05:46     12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/20 13:05:46     12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/20 13:05:46     12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/20 13:05:46     12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/20 13:05:46     12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/20 13:05:46     12s] Updating RC grid for preRoute extraction ...
[04/20 13:05:46     12s] Initializing multi-corner capacitance tables ... 
[04/20 13:05:46     12s] Initializing multi-corner resistance tables ...
[04/20 13:05:46     12s] *Info: initialize multi-corner CTS.
[04/20 13:05:46     12s] Reading timing constraints file 'inputs/core_adapter.sdc' ...
[04/20 13:05:46     12s] Current (total cpu=0:00:12.2, real=0:00:45.0, peak res=590.8M, current mem=589.3M)
[04/20 13:05:46     12s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File inputs/core_adapter.sdc, Line 8).
[04/20 13:05:46     12s] 
[04/20 13:05:46     12s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File inputs/core_adapter.sdc, Line 10).
[04/20 13:05:46     12s] 
[04/20 13:05:46     12s] INFO (CTE): Reading of timing constraints file inputs/core_adapter.sdc completed, with 2 WARNING
[04/20 13:05:46     12s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=606.1M, current mem=606.1M)
[04/20 13:05:46     12s] Current (total cpu=0:00:12.3, real=0:00:45.0, peak res=606.1M, current mem=606.1M)
[04/20 13:05:46     12s] Creating Cell Server ...(0, 1, 1, 1)
[04/20 13:05:46     12s] Summary for sequential cells identification: 
[04/20 13:05:46     12s]   Identified SBFF number: 16
[04/20 13:05:46     12s]   Identified MBFF number: 0
[04/20 13:05:46     12s]   Identified SB Latch number: 0
[04/20 13:05:46     12s]   Identified MB Latch number: 0
[04/20 13:05:46     12s]   Not identified SBFF number: 0
[04/20 13:05:46     12s]   Not identified MBFF number: 0
[04/20 13:05:46     12s]   Not identified SB Latch number: 0
[04/20 13:05:46     12s]   Not identified MB Latch number: 0
[04/20 13:05:46     12s]   Number of sequential cells which are not FFs: 13
[04/20 13:05:46     12s] Total number of combinational cells: 99
[04/20 13:05:46     12s] Total number of sequential cells: 29
[04/20 13:05:46     12s] Total number of tristate cells: 6
[04/20 13:05:46     12s] Total number of level shifter cells: 0
[04/20 13:05:46     12s] Total number of power gating cells: 0
[04/20 13:05:46     12s] Total number of isolation cells: 0
[04/20 13:05:46     12s] Total number of power switch cells: 0
[04/20 13:05:46     12s] Total number of pulse generator cells: 0
[04/20 13:05:46     12s] Total number of always on buffers: 0
[04/20 13:05:46     12s] Total number of retention cells: 0
[04/20 13:05:46     12s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[04/20 13:05:46     12s] Total number of usable buffers: 9
[04/20 13:05:46     12s] List of unusable buffers:
[04/20 13:05:46     12s] Total number of unusable buffers: 0
[04/20 13:05:46     12s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[04/20 13:05:46     12s] Total number of usable inverters: 6
[04/20 13:05:46     12s] List of unusable inverters:
[04/20 13:05:46     12s] Total number of unusable inverters: 0
[04/20 13:05:46     12s] List of identified usable delay cells:
[04/20 13:05:46     12s] Total number of identified usable delay cells: 0
[04/20 13:05:46     12s] List of identified unusable delay cells:
[04/20 13:05:46     12s] Total number of identified unusable delay cells: 0
[04/20 13:05:46     12s] Creating Cell Server, finished. 
[04/20 13:05:46     12s] 
[04/20 13:05:46     12s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[04/20 13:05:46     12s] Deleting Cell Server ...
[04/20 13:05:46     12s] 
[04/20 13:05:46     12s] *** Summary of all messages that are not suppressed in this session:
[04/20 13:05:46     12s] Severity  ID               Count  Summary                                  
[04/20 13:05:46     12s] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[04/20 13:05:46     12s] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[04/20 13:05:46     12s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/20 13:05:46     12s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[04/20 13:05:46     12s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[04/20 13:05:46     12s] *** Message Summary: 22 warning(s), 2 error(s)
[04/20 13:05:46     12s] 
[04/20 13:05:46     12s] <CMD> set defOutLefVia 1
[04/20 13:05:46     12s] <CMD> set lefDefOutVersion 5.5
[04/20 13:05:46     12s] <CMD> floorPlan -d 260 260 5 5 5 5
[04/20 13:05:46     12s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 4.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/20 13:05:46     12s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/20 13:05:46     12s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 4.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/20 13:05:46     12s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/20 13:05:46     12s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/20 13:05:46     12s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/20 13:05:46     12s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/20 13:05:46     12s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/20 13:05:46     12s] <CMD> editPin -fixedPin 1 -snap TRACK -side Top -unit TRACK -layer 2 -spreadType center -spacing 15.0 -pin {resetn addr_in* mr mw data_in*}
[04/20 13:05:46     12s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/20 13:05:46     12s] Successfully spread [67] pins.
[04/20 13:05:46     12s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 830.0M).
[04/20 13:05:46     12s] <CMD> editPin -fixedPin 1 -snap TRACK -side Left -use TIELOW -unit TRACK -layer 2 -spreadType center -spacing 25.0 -pin {data_out* nready}
[04/20 13:05:46     12s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/20 13:05:46     12s] Successfully spread [33] pins.
[04/20 13:05:46     12s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 830.0M).
[04/20 13:05:46     12s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -all -override
[04/20 13:05:46     12s] <CMD> globalNetConnect VDD -type tiehi -inst * -all -override
[04/20 13:05:46     12s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -all -override
[04/20 13:05:46     12s] <CMD> globalNetConnect VSS -type tielo -inst * -all -override
[04/20 13:05:46     12s] <CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.8 -layer {top 7 bottom 7 left 6 right 6}
[04/20 13:05:46     12s] #% Begin addRing (date=04/20 13:05:46, mem=646.5M)
[04/20 13:05:46     12s] 
[04/20 13:05:46     12s] Ring generation is complete.
[04/20 13:05:46     12s] vias are now being generated.
[04/20 13:05:46     12s] addRing created 8 wires.
[04/20 13:05:46     12s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[04/20 13:05:46     12s] +--------+----------------+----------------+
[04/20 13:05:46     12s] |  Layer |     Created    |     Deleted    |
[04/20 13:05:46     12s] +--------+----------------+----------------+
[04/20 13:05:46     12s] | metal6 |        4       |       NA       |
[04/20 13:05:46     12s] |  via6  |        8       |        0       |
[04/20 13:05:46     12s] | metal7 |        4       |       NA       |
[04/20 13:05:46     12s] +--------+----------------+----------------+
[04/20 13:05:46     12s] #% End addRing (date=04/20 13:05:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=648.1M, current mem=648.1M)
[04/20 13:05:46     12s] <CMD> addStripe -nets {VSS VDD} -layer 6 -direction vertical -width 0.4 -spacing 1.0 -set_to_set_distance 5
[04/20 13:05:46     12s] #% Begin addStripe (date=04/20 13:05:46, mem=648.1M)
[04/20 13:05:46     12s] 
[04/20 13:05:46     12s] Starting stripe generation ...
[04/20 13:05:46     12s] Non-Default Mode Option Settings :
[04/20 13:05:46     12s]   NONE
[04/20 13:05:46     12s] Stripe generation is complete.
[04/20 13:05:46     12s] vias are now being generated.
[04/20 13:05:46     12s] addStripe created 100 wires.
[04/20 13:05:46     12s] ViaGen created 200 vias, deleted 0 via to avoid violation.
[04/20 13:05:46     12s] +--------+----------------+----------------+
[04/20 13:05:46     12s] |  Layer |     Created    |     Deleted    |
[04/20 13:05:46     12s] +--------+----------------+----------------+
[04/20 13:05:46     12s] | metal6 |       100      |       NA       |
[04/20 13:05:46     12s] |  via6  |       200      |        0       |
[04/20 13:05:46     12s] +--------+----------------+----------------+
[04/20 13:05:46     12s] #% End addStripe (date=04/20 13:05:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=648.8M, current mem=648.8M)
[04/20 13:05:46     12s] <CMD> addStripe -nets {VSS VDD} -layer 7 -direction horizontal -width 0.4 -spacing 0.8 -set_to_set_distance 5
[04/20 13:05:46     12s] #% Begin addStripe (date=04/20 13:05:46, mem=648.8M)
[04/20 13:05:46     12s] 
[04/20 13:05:46     12s] Starting stripe generation ...
[04/20 13:05:46     12s] Non-Default Mode Option Settings :
[04/20 13:05:46     12s]   -trim_antenna_max_distance  0.00
[04/20 13:05:46     12s] Stripe generation is complete.
[04/20 13:05:46     12s] vias are now being generated.
[04/20 13:05:47     12s] addStripe created 100 wires.
[04/20 13:05:47     12s] ViaGen created 5200 vias, deleted 0 via to avoid violation.
[04/20 13:05:47     12s] +--------+----------------+----------------+
[04/20 13:05:47     12s] |  Layer |     Created    |     Deleted    |
[04/20 13:05:47     12s] +--------+----------------+----------------+
[04/20 13:05:47     12s] |  via6  |      5200      |        0       |
[04/20 13:05:47     12s] | metal7 |       100      |       NA       |
[04/20 13:05:47     12s] +--------+----------------+----------------+
[04/20 13:05:47     12s] #% End addStripe (date=04/20 13:05:47, total cpu=0:00:00.2, real=0:00:01.0, peak res=649.3M, current mem=649.3M)
[04/20 13:05:47     12s] <CMD> sroute -connect { corePin floatingStripe } -routingEffort allowShortJogs -nets {VDD VSS}
[04/20 13:05:47     12s] #% Begin sroute (date=04/20 13:05:47, mem=649.3M)
[04/20 13:05:47     12s] *** Begin SPECIAL ROUTE on Tue Apr 20 13:05:47 2021 ***
[04/20 13:05:47     12s] SPECIAL ROUTE ran on directory: /local-scratch/localhome/escmc38/Desktop/ensc450/project/ensc450_system/BE_045
[04/20 13:05:47     12s] SPECIAL ROUTE ran on machine: ensc-esil-03 (Linux 3.10.0-1127.el7.x86_64 x86_64 3.50Ghz)
[04/20 13:05:47     12s] 
[04/20 13:05:47     12s] Begin option processing ...
[04/20 13:05:47     12s] srouteConnectPowerBump set to false
[04/20 13:05:47     12s] routeSelectNet set to "VDD VSS"
[04/20 13:05:47     12s] routeSpecial set to true
[04/20 13:05:47     12s] srouteConnectBlockPin set to false
[04/20 13:05:47     12s] srouteConnectConverterPin set to false
[04/20 13:05:47     12s] srouteConnectPadPin set to false
[04/20 13:05:47     12s] srouteFollowPadPin set to false
[04/20 13:05:47     12s] sroutePadPinAllPorts set to true
[04/20 13:05:47     12s] sroutePreserveExistingRoutes set to true
[04/20 13:05:47     12s] srouteRoutePowerBarPortOnBothDir set to true
[04/20 13:05:47     12s] srouteRoutingEffort set to 3
[04/20 13:05:47     12s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1568.00 megs.
[04/20 13:05:47     12s] 
[04/20 13:05:47     12s] Reading DB technology information...
[04/20 13:05:47     12s] Finished reading DB technology information.
[04/20 13:05:47     12s] Reading floorplan and netlist information...
[04/20 13:05:47     12s] Finished reading floorplan and netlist information.
[04/20 13:05:47     12s] Read in 20 layers, 10 routing layers, 1 overlap layer
[04/20 13:05:47     12s] Read in 134 macros, 64 used
[04/20 13:05:47     12s] Read in 64 components
[04/20 13:05:47     12s]   64 core components: 64 unplaced, 0 placed, 0 fixed
[04/20 13:05:47     12s] Read in 100 physical pins
[04/20 13:05:47     12s]   100 physical pins: 0 unplaced, 0 placed, 100 fixed
[04/20 13:05:47     12s] Read in 1 logical pins
[04/20 13:05:47     12s] Read in 101 nets
[04/20 13:05:47     12s] Read in 2 special nets, 2 routed
[04/20 13:05:47     12s] Read in 228 terminals
[04/20 13:05:47     12s] 2 nets selected.
[04/20 13:05:47     12s] 
[04/20 13:05:47     12s] Begin power routing ...
[04/20 13:05:47     13s] CPU time for FollowPin 0 seconds
[04/20 13:05:48     14s] CPU time for FollowPin 0 seconds
[04/20 13:05:48     14s]   Number of Stripe ports routed: 0
[04/20 13:05:48     14s]   Number of Core ports routed: 358
[04/20 13:05:48     14s]   Number of Followpin connections: 179
[04/20 13:05:48     14s] End power routing: cpu: 0:00:02, real: 0:00:01, peak: 1590.00 megs.
[04/20 13:05:48     14s] 
[04/20 13:05:48     14s] 
[04/20 13:05:48     14s] 
[04/20 13:05:48     14s]  Begin updating DB with routing results ...
[04/20 13:05:48     14s]  Updating DB with 100 io pins ...
[04/20 13:05:48     14s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[04/20 13:05:48     14s] Pin and blockage extraction finished
[04/20 13:05:48     14s] 
[04/20 13:05:48     14s] sroute created 537 wires.
[04/20 13:05:48     14s] ViaGen created 46540 vias, deleted 0 via to avoid violation.
[04/20 13:05:48     14s] +--------+----------------+----------------+
[04/20 13:05:48     14s] |  Layer |     Created    |     Deleted    |
[04/20 13:05:48     14s] +--------+----------------+----------------+
[04/20 13:05:48     14s] | metal1 |       537      |       NA       |
[04/20 13:05:48     14s] |  via1  |      9308      |        0       |
[04/20 13:05:48     14s] |  via2  |      9308      |        0       |
[04/20 13:05:48     14s] |  via3  |      9308      |        0       |
[04/20 13:05:48     14s] |  via4  |      9308      |        0       |
[04/20 13:05:48     14s] |  via5  |      9308      |        0       |
[04/20 13:05:48     14s] +--------+----------------+----------------+
[04/20 13:05:48     14s] #% End sroute (date=04/20 13:05:48, total cpu=0:00:01.7, real=0:00:01.0, peak res=672.9M, current mem=672.9M)
[04/20 13:05:48     14s] <CMD> defOut -floorplan -noStdCells results/core_adapter_floor.def
[04/20 13:05:48     14s] Writing DEF file 'results/core_adapter_floor.def', current time is Tue Apr 20 13:05:48 2021 ...
[04/20 13:05:48     14s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[04/20 13:05:48     14s] DEF file 'results/core_adapter_floor.def' is written, current time is Tue Apr 20 13:05:48 2021 ...
[04/20 13:05:48     14s] <CMD> saveDesign ./DBS/03-floorplan.enc -relativePath -compress
[04/20 13:05:48     14s] #% Begin save design ... (date=04/20 13:05:48, mem=673.1M)
[04/20 13:05:48     14s] % Begin Save ccopt configuration ... (date=04/20 13:05:48, mem=673.1M)
[04/20 13:05:48     14s] % End Save ccopt configuration ... (date=04/20 13:05:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=673.7M, current mem=673.7M)
[04/20 13:05:48     14s] % Begin Save netlist data ... (date=04/20 13:05:48, mem=673.7M)
[04/20 13:05:48     14s] Writing Binary DB to ./DBS/03-floorplan.enc.dat/core_adapter.v.bin in single-threaded mode...
[04/20 13:05:48     14s] % End Save netlist data ... (date=04/20 13:05:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=675.5M, current mem=675.5M)
[04/20 13:05:49     14s] Saving congestion map file ./DBS/03-floorplan.enc.dat/core_adapter.route.congmap.gz ...
[04/20 13:05:49     14s] % Begin Save AAE data ... (date=04/20 13:05:49, mem=675.5M)
[04/20 13:05:49     14s] Saving AAE Data ...
[04/20 13:05:49     14s] % End Save AAE data ... (date=04/20 13:05:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=675.5M, current mem=675.5M)
[04/20 13:05:49     14s] % Begin Save clock tree data ... (date=04/20 13:05:49, mem=675.9M)
[04/20 13:05:49     14s] % End Save clock tree data ... (date=04/20 13:05:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=675.9M, current mem=675.9M)
[04/20 13:05:49     14s] Saving preference file ./DBS/03-floorplan.enc.dat/gui.pref.tcl ...
[04/20 13:05:49     14s] Saving mode setting ...
[04/20 13:05:49     14s] Saving global file ...
[04/20 13:05:49     14s] % Begin Save floorplan data ... (date=04/20 13:05:49, mem=676.2M)
[04/20 13:05:49     14s] Saving floorplan file ...
[04/20 13:05:49     14s] % End Save floorplan data ... (date=04/20 13:05:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=676.2M, current mem=676.2M)
[04/20 13:05:49     14s] Saving Drc markers ...
[04/20 13:05:49     14s] ... No Drc file written since there is no markers found.
[04/20 13:05:49     14s] % Begin Save placement data ... (date=04/20 13:05:49, mem=676.3M)
[04/20 13:05:49     14s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/20 13:05:49     14s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=857.3M) ***
[04/20 13:05:49     14s] % End Save placement data ... (date=04/20 13:05:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=676.5M, current mem=676.5M)
[04/20 13:05:49     14s] % Begin Save routing data ... (date=04/20 13:05:49, mem=676.5M)
[04/20 13:05:49     14s] Saving route file ...
[04/20 13:05:49     14s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=857.3M) ***
[04/20 13:05:49     14s] % End Save routing data ... (date=04/20 13:05:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=676.5M, current mem=676.5M)
[04/20 13:05:49     14s] Saving property file ./DBS/03-floorplan.enc.dat/core_adapter.prop
[04/20 13:05:49     14s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=857.3M) ***
[04/20 13:05:49     14s] % Begin Save power constraints data ... (date=04/20 13:05:49, mem=676.9M)
[04/20 13:05:49     14s] % End Save power constraints data ... (date=04/20 13:05:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=676.9M, current mem=676.9M)
[04/20 13:05:49     14s] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[04/20 13:05:49     14s] Generated self-contained design 03-floorplan.enc.dat
[04/20 13:05:49     14s] #% End save design ... (date=04/20 13:05:49, total cpu=0:00:00.4, real=0:00:01.0, peak res=683.9M, current mem=664.8M)
[04/20 13:05:49     14s] 
[04/20 13:05:49     14s] *** Summary of all messages that are not suppressed in this session:
[04/20 13:05:49     14s] Severity  ID               Count  Summary                                  
[04/20 13:05:49     14s] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[04/20 13:05:49     14s] ERROR     IMPOAX-142           2  %s                                       
[04/20 13:05:49     14s] *** Message Summary: 0 warning(s), 3 error(s)
[04/20 13:05:49     14s] 
[04/20 13:05:49     14s] <CMD> summaryReport -outfile results/summary/03-floorplan.rpt
[04/20 13:05:49     14s] Start to collect the design information.
[04/20 13:05:49     14s] Build netlist information for Cell core_adapter.
[04/20 13:05:49     14s] Finished collecting the design information.
[04/20 13:05:49     14s] Generating standard cells used in the design report.
[04/20 13:05:49     14s] Analyze library ... 
[04/20 13:05:49     14s] Analyze netlist ... 
[04/20 13:05:49     14s] Generating HFO information report.
[04/20 13:05:49     14s] Generate no-driven nets information report.
[04/20 13:05:49     14s] 
[04/20 13:05:49     14s] **WARN: (IMPDB-1270):	Some nets (29138) did not have valid net lengths.
[04/20 13:05:49     14s] Analyze timing ... 
[04/20 13:05:49     14s] Report saved in file results/summary/03-floorplan.rpt.
[04/20 13:05:49     14s] <CMD> report_message -start_cmd
[04/20 13:05:49     14s] <CMD> getRouteMode -maxRouteLayer -quiet
[04/20 13:05:49     14s] <CMD> getRouteMode -user -maxRouteLayer
[04/20 13:05:49     14s] <CMD> getPlaceMode -user -maxRouteLayer
[04/20 13:05:49     14s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[04/20 13:05:49     14s] <CMD> getPlaceMode -timingDriven -quiet
[04/20 13:05:49     14s] <CMD> getPlaceMode -adaptive -quiet
[04/20 13:05:49     14s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[04/20 13:05:49     14s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[04/20 13:05:49     14s] <CMD> getPlaceMode -ignoreScan -quiet
[04/20 13:05:49     14s] <CMD> getPlaceMode -user -ignoreScan
[04/20 13:05:49     14s] <CMD> getPlaceMode -repairPlace -quiet
[04/20 13:05:49     14s] <CMD> getPlaceMode -user -repairPlace
[04/20 13:05:49     14s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[04/20 13:05:49     14s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[04/20 13:05:49     14s] <CMD> getDesignMode -quiet -siPrevention
[04/20 13:05:49     15s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/20 13:05:49     15s] <CMD> um::push_snapshot_stack
[04/20 13:05:49     15s] <CMD> getDesignMode -quiet -flowEffort
[04/20 13:05:49     15s] <CMD> getDesignMode -highSpeedCore -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -quiet -adaptive
[04/20 13:05:49     15s] <CMD> set spgFlowInInitialPlace 1
[04/20 13:05:49     15s] <CMD> getPlaceMode -sdpAlignment -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -softGuide -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -useSdpGroup -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -sdpAlignment -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[04/20 13:05:49     15s] <CMD> getPlaceMode -sdpPlace -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -sdpPlace -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[04/20 13:05:49     15s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[04/20 13:05:49     15s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[04/20 13:05:49     15s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 4449, percentage of missing scan cell = 0.00% (0 / 4449)
[04/20 13:05:49     15s] <CMD> getPlaceMode -place_check_library -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -trimView -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[04/20 13:05:49     15s] <CMD> getPlaceMode -congEffort -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[04/20 13:05:49     15s] <CMD> getPlaceMode -ignoreScan -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -user -ignoreScan
[04/20 13:05:49     15s] <CMD> getPlaceMode -repairPlace -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -user -repairPlace
[04/20 13:05:49     15s] <CMD> getPlaceMode -congEffort -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -fp -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -timingDriven -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -user -timingDriven
[04/20 13:05:49     15s] <CMD> getPlaceMode -fastFp -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -clusterMode -quiet
[04/20 13:05:49     15s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[04/20 13:05:49     15s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[04/20 13:05:49     15s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -forceTiming -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -fp -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -fastfp -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -timingDriven -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -fp -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -fastfp -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -powerDriven -quiet
[04/20 13:05:49     15s] <CMD> getExtractRCMode -quiet -engine
[04/20 13:05:49     15s] <CMD> getAnalysisMode -quiet -clkSrcPath
[04/20 13:05:49     15s] <CMD> getAnalysisMode -quiet -clockPropagation
[04/20 13:05:49     15s] <CMD> getAnalysisMode -quiet -cppr
[04/20 13:05:49     15s] <CMD> setExtractRCMode -engine preRoute
[04/20 13:05:49     15s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[04/20 13:05:49     15s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/20 13:05:49     15s] <CMD_INTERNAL> isAnalysisModeSetup
[04/20 13:05:49     15s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -macroPlaceMode -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[04/20 13:05:49     15s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[04/20 13:05:49     15s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/20 13:05:49     15s] <CMD> getPlaceMode -quiet -expNewFastMode
[04/20 13:05:49     15s] <CMD> setPlaceMode -expHiddenFastMode 1
[04/20 13:05:49     15s] <CMD> setPlaceMode -reset -ignoreScan
[04/20 13:05:49     15s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[04/20 13:05:49     15s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[04/20 13:05:49     15s] *** Starting placeDesign default flow ***
[04/20 13:05:49     15s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[04/20 13:05:49     15s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[04/20 13:05:49     15s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[04/20 13:05:49     15s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[04/20 13:05:49     15s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[04/20 13:05:49     15s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[04/20 13:05:49     15s] <CMD> deleteBufferTree -decloneInv
[04/20 13:05:49     15s] *** Start deleteBufferTree ***
[04/20 13:05:50     15s] Info: Detect buffers to remove automatically.
[04/20 13:05:50     15s] Analyzing netlist ...
[04/20 13:05:50     16s] Updating netlist
[04/20 13:05:51     16s] AAE DB initialization (MEM=925.203 CPU=0:00:00.1 REAL=0:00:01.0) 
[04/20 13:05:51     16s] siFlow : Timing analysis mode is single, using late cdB files
[04/20 13:05:51     16s] Start AAE Lib Loading. (MEM=925.203)
[04/20 13:05:51     16s] End AAE Lib Loading. (MEM=945.281 CPU=0:00:00.0 Real=0:00:00.0)
[04/20 13:05:51     16s] 
[04/20 13:05:51     16s] *summary: 1337 instances (buffers/inverters) removed
[04/20 13:05:51     16s] *** Finish deleteBufferTree (0:00:01.5) ***
[04/20 13:05:51     16s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[04/20 13:05:51     16s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[04/20 13:05:51     16s] <CMD> getAnalysisMode -quiet -honorClockDomains
[04/20 13:05:51     16s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[04/20 13:05:51     16s] <CMD> getAnalysisMode -quiet -honorClockDomains
[04/20 13:05:51     16s] **INFO: Enable pre-place timing setting for timing analysis
[04/20 13:05:51     16s] Set Using Default Delay Limit as 101.
[04/20 13:05:51     16s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/20 13:05:51     16s] <CMD> set delaycal_use_default_delay_limit 101
[04/20 13:05:51     16s] Set Default Net Delay as 0 ps.
[04/20 13:05:51     16s] <CMD> set delaycal_default_net_delay 0
[04/20 13:05:51     16s] Set Default Net Load as 0 pF. 
[04/20 13:05:51     16s] <CMD> set delaycal_default_net_load 0
[04/20 13:05:51     16s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[04/20 13:05:51     16s] <CMD> getAnalysisMode -clkSrcPath -quiet
[04/20 13:05:51     16s] <CMD> getAnalysisMode -clockPropagation -quiet
[04/20 13:05:51     16s] <CMD> getAnalysisMode -checkType -quiet
[04/20 13:05:51     16s] <CMD> buildTimingGraph
[04/20 13:05:51     16s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[04/20 13:05:51     16s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[04/20 13:05:51     16s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[04/20 13:05:51     16s] **INFO: Analyzing IO path groups for slack adjustment
[04/20 13:05:51     16s] <CMD> get_global timing_enable_path_group_priority
[04/20 13:05:51     16s] <CMD> get_global timing_constraint_enable_group_path_resetting
[04/20 13:05:51     16s] <CMD> set_global timing_enable_path_group_priority false
[04/20 13:05:51     16s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[04/20 13:05:51     16s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[04/20 13:05:51     16s] <CMD> set_global _is_ipo_interactive_path_groups 1
[04/20 13:05:51     16s] <CMD> group_path -name in2reg_tmp.13638 -from {0x69 0x6c} -to 0x6d -ignore_source_of_trigger_arc
[04/20 13:05:51     16s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[04/20 13:05:51     16s] <CMD> set_global _is_ipo_interactive_path_groups 1
[04/20 13:05:51     16s] <CMD> group_path -name in2out_tmp.13638 -from {0x70 0x73} -to 0x74 -ignore_source_of_trigger_arc
[04/20 13:05:51     16s] <CMD> set_global _is_ipo_interactive_path_groups 1
[04/20 13:05:51     16s] <CMD> group_path -name reg2reg_tmp.13638 -from 0x76 -to 0x77
[04/20 13:05:51     16s] <CMD> set_global _is_ipo_interactive_path_groups 1
[04/20 13:05:51     16s] <CMD> group_path -name reg2out_tmp.13638 -from 0x7a -to 0x7b
[04/20 13:05:52     17s] <CMD> setPathGroupOptions reg2reg_tmp.13638 -effortLevel high
[04/20 13:05:52     17s] Effort level <high> specified for reg2reg_tmp.13638 path_group
[04/20 13:05:52     17s] #################################################################################
[04/20 13:05:52     17s] # Design Stage: PreRoute
[04/20 13:05:52     17s] # Design Name: core_adapter
[04/20 13:05:52     17s] # Design Mode: 90nm
[04/20 13:05:52     17s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:05:52     17s] # Parasitics Mode: No SPEF/RCDB
[04/20 13:05:52     17s] # Signoff Settings: SI Off 
[04/20 13:05:52     17s] #################################################################################
[04/20 13:05:52     17s] Calculate delays in Single mode...
[04/20 13:05:52     17s] Topological Sorting (REAL = 0:00:00.0, MEM = 956.1M, InitMEM = 952.3M)
[04/20 13:05:52     17s] Start delay calculation (fullDC) (1 T). (MEM=956.109)
[04/20 13:05:52     18s] End AAE Lib Interpolated Model. (MEM=972.641 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:05:52     18s] First Iteration Infinite Tw... 
[04/20 13:05:55     20s] Total number of fetched objects 31090
[04/20 13:05:55     20s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/20 13:05:55     20s] End delay calculation. (MEM=1049.41 CPU=0:00:02.6 REAL=0:00:02.0)
[04/20 13:05:55     20s] End delay calculation (fullDC). (MEM=1037.87 CPU=0:00:03.1 REAL=0:00:03.0)
[04/20 13:05:55     20s] *** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 1037.9M) ***
[04/20 13:05:56     21s] <CMD> reset_path_group -name reg2out_tmp.13638
[04/20 13:05:56     21s] <CMD> set_global _is_ipo_interactive_path_groups 0
[04/20 13:05:56     21s] <CMD> reset_path_group -name in2out_tmp.13638
[04/20 13:05:56     21s] <CMD> set_global _is_ipo_interactive_path_groups 0
[04/20 13:05:56     22s] **INFO: Disable pre-place timing setting for timing analysis
[04/20 13:05:56     22s] <CMD> setDelayCalMode -ignoreNetLoad false
[04/20 13:05:56     22s] Set Using Default Delay Limit as 1000.
[04/20 13:05:56     22s] <CMD> set delaycal_use_default_delay_limit 1000
[04/20 13:05:56     22s] Set Default Net Delay as 1000 ps.
[04/20 13:05:56     22s] <CMD> set delaycal_default_net_delay 1000ps
[04/20 13:05:56     22s] Set Default Net Load as 0.5 pF. 
[04/20 13:05:56     22s] <CMD> set delaycal_default_net_load 0.5pf
[04/20 13:05:56     22s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[04/20 13:05:56     22s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[04/20 13:05:56     22s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/20 13:05:56     22s] <CMD> getAnalysisMode -quiet -honorClockDomains
[04/20 13:05:56     22s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/20 13:05:56     22s] Deleted 0 physical inst  (cell - / prefix -).
[04/20 13:05:56     22s] *** Starting "NanoPlace(TM) placement v#1 (mem=1023.3M)" ...
[04/20 13:05:56     22s] <CMD> setDelayCalMode -engine feDc
[04/20 13:05:56     22s] Wait...
[04/20 13:05:57     22s] *** Build Buffered Sizing Timing Model
[04/20 13:05:57     22s] (cpu=0:00:00.3 mem=1023.3M) ***
[04/20 13:05:57     22s] *** Build Virtual Sizing Timing Model
[04/20 13:05:57     22s] (cpu=0:00:00.3 mem=1023.3M) ***
[04/20 13:05:57     22s] No user-set net weight.
[04/20 13:05:57     22s] no activity file in design. spp won't run.
[04/20 13:05:57     22s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/20 13:05:57     22s] Scan chains were not defined.
[04/20 13:05:57     22s] #std cell=24907 (0 fixed + 24907 movable) #block=0 (0 floating + 0 preplaced)
[04/20 13:05:57     22s] #ioInst=0 #net=27866 #term=94222 #term/net=3.38, #fixedIo=0, #floatIo=0, #fixedPin=100, #floatPin=1
[04/20 13:05:57     22s] stdCell: 24907 single + 0 double + 0 multi
[04/20 13:05:57     22s] Total standard cell length = 38.5071 (mm), area = 0.0539 (mm^2)
[04/20 13:05:57     22s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1023.3M
[04/20 13:05:57     22s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/20 13:05:57     22s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1023.3M
[04/20 13:05:57     22s] SiteArray: one-level site array dimensions = 178 x 1316
[04/20 13:05:57     22s] SiteArray: use 936,992 bytes
[04/20 13:05:57     22s] SiteArray: current memory after site array memory allocatiion 1023.3M
[04/20 13:05:57     22s] SiteArray: FP blocked sites are writable
[04/20 13:05:57     22s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.002, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.003, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1023.3M
[04/20 13:05:57     22s] Estimated cell power/ground rail width = 0.197 um
[04/20 13:05:57     22s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 13:05:57     22s] Mark StBox On SiteArr starts
[04/20 13:05:57     22s] Mark StBox On SiteArr ends
[04/20 13:05:57     22s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.040, REAL:0.047, MEM:1023.3M
[04/20 13:05:57     22s] spiAuditVddOnBottomForRows for llg="default" starts
[04/20 13:05:57     22s] spiAuditVddOnBottomForRows ends
[04/20 13:05:57     22s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.058, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.000, REAL:0.001, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.000, REAL:0.003, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:1023.4M
[04/20 13:05:57     22s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.001, MEM:1023.4M
[04/20 13:05:57     22s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.020, REAL:0.020, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.080, REAL:0.089, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.080, REAL:0.089, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF: Starting pre-place ADS at level 1, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.010, REAL:0.003, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.001, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.012, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.003, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.014, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.015, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.001, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.010, REAL:0.003, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.001, MEM:1023.3M
[04/20 13:05:57     22s] ADSU 0.865 -> 0.867
[04/20 13:05:57     22s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.060, REAL:0.042, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.002, MEM:1023.3M
[04/20 13:05:57     22s] Average module density = 0.867.
[04/20 13:05:57     22s] Density for the design = 0.867.
[04/20 13:05:57     22s]        = stdcell_area 202669 sites (53910 um^2) / alloc_area 233734 sites (62173 um^2).
[04/20 13:05:57     22s] Pin Density = 0.4022.
[04/20 13:05:57     22s]             = total # of pins 94222 / total area 234248.
[04/20 13:05:57     22s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.001, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.002, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.002, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.002, MEM:1023.3M
[04/20 13:05:57     22s] Initial padding reaches pin density 0.875 for top
[04/20 13:05:57     22s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.725
[04/20 13:05:57     22s] InitPadU 0.867 -> 0.917 for top
[04/20 13:05:57     22s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.003, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1023.3M
[04/20 13:05:57     22s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.002, MEM:1023.3M
[04/20 13:05:57     22s] === lastAutoLevel = 9 
[04/20 13:05:57     22s] 0 delay mode for cte enabled initNetWt.
[04/20 13:05:57     22s] no activity file in design. spp won't run.
[04/20 13:05:57     22s] [spp] 0
[04/20 13:05:57     22s] [adp] 0:1:0:1
[04/20 13:05:58     24s] 0 delay mode for cte disabled initNetWt.
[04/20 13:05:58     24s] Clock gating cells determined by native netlist tracing.
[04/20 13:05:58     24s] no activity file in design. spp won't run.
[04/20 13:05:58     24s] no activity file in design. spp won't run.
[04/20 13:05:59     24s] Iteration  1: Total net bbox = 2.434e+04 (1.19e+04 1.24e+04)
[04/20 13:05:59     24s]               Est.  stn bbox = 2.615e+04 (1.26e+04 1.36e+04)
[04/20 13:05:59     24s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1011.6M
[04/20 13:05:59     24s] Iteration  2: Total net bbox = 2.434e+04 (1.19e+04 1.24e+04)
[04/20 13:05:59     24s]               Est.  stn bbox = 2.615e+04 (1.26e+04 1.36e+04)
[04/20 13:05:59     24s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1012.6M
[04/20 13:05:59     24s] exp_mt_sequential is set from setPlaceMode option to 1
[04/20 13:05:59     24s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/20 13:05:59     24s] place_exp_mt_interval set to default 32
[04/20 13:05:59     24s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/20 13:06:01     25s] Iteration  3: Total net bbox = 3.595e+04 (1.65e+04 1.95e+04)
[04/20 13:06:01     25s]               Est.  stn bbox = 4.261e+04 (1.87e+04 2.39e+04)
[04/20 13:06:01     25s]               cpu = 0:00:01.4 real = 0:00:02.0 mem = 1031.1M
[04/20 13:06:01     25s] Total number of setup views is 1.
[04/20 13:06:01     25s] Total number of active setup views is 1.
[04/20 13:06:01     25s] Active setup views:
[04/20 13:06:01     25s]     core_adapter_av
[04/20 13:06:05     29s] Iteration  4: Total net bbox = 1.825e+05 (1.08e+05 7.40e+04)
[04/20 13:06:05     29s]               Est.  stn bbox = 2.202e+05 (1.31e+05 8.96e+04)
[04/20 13:06:05     29s]               cpu = 0:00:04.0 real = 0:00:04.0 mem = 1031.1M
[04/20 13:06:09     33s] Iteration  5: Total net bbox = 2.309e+05 (1.27e+05 1.04e+05)
[04/20 13:06:09     33s]               Est.  stn bbox = 2.788e+05 (1.54e+05 1.24e+05)
[04/20 13:06:09     33s]               cpu = 0:00:04.2 real = 0:00:04.0 mem = 1031.1M
[04/20 13:06:14     38s] Iteration  6: Total net bbox = 2.451e+05 (1.29e+05 1.16e+05)
[04/20 13:06:14     38s]               Est.  stn bbox = 2.974e+05 (1.59e+05 1.39e+05)
[04/20 13:06:14     38s]               cpu = 0:00:04.6 real = 0:00:05.0 mem = 1035.1M
[04/20 13:06:14     38s] Starting Early Global Route rough congestion estimation: mem = 1035.1M
[04/20 13:06:14     38s] <CMD> psp::embedded_egr_init_
[04/20 13:06:14     38s] (I)       Reading DB...
[04/20 13:06:14     38s] (I)       Read data from FE... (mem=1035.1M)
[04/20 13:06:14     38s] (I)       Read nodes and places... (mem=1035.1M)
[04/20 13:06:14     38s] (I)       Done Read nodes and places (cpu=0.030s, mem=1035.1M)
[04/20 13:06:14     38s] (I)       Read nets... (mem=1035.1M)
[04/20 13:06:14     38s] (I)       Done Read nets (cpu=0.090s, mem=1035.1M)
[04/20 13:06:14     38s] (I)       Done Read data from FE (cpu=0.120s, mem=1035.1M)
[04/20 13:06:14     38s] (I)       before initializing RouteDB syMemory usage = 1035.1 MB
[04/20 13:06:14     38s] (I)       congestionReportName   : 
[04/20 13:06:14     38s] (I)       layerRangeFor2DCongestion : 
[04/20 13:06:14     38s] (I)       buildTerm2TermWires    : 1
[04/20 13:06:14     38s] (I)       doTrackAssignment      : 1
[04/20 13:06:14     38s] (I)       dumpBookshelfFiles     : 0
[04/20 13:06:14     38s] (I)       numThreads             : 1
[04/20 13:06:14     38s] (I)       bufferingAwareRouting  : false
[04/20 13:06:14     38s] [NR-eGR] honorMsvRouteConstraint: false
[04/20 13:06:14     38s] (I)       honorPin               : false
[04/20 13:06:14     38s] (I)       honorPinGuide          : true
[04/20 13:06:14     38s] (I)       honorPartition         : false
[04/20 13:06:14     38s] (I)       honorPartitionAllowFeedthru: false
[04/20 13:06:14     38s] (I)       allowPartitionCrossover: false
[04/20 13:06:14     38s] (I)       honorSingleEntry       : true
[04/20 13:06:14     38s] (I)       honorSingleEntryStrong : true
[04/20 13:06:14     38s] (I)       handleViaSpacingRule   : false
[04/20 13:06:14     38s] (I)       handleEolSpacingRule   : false
[04/20 13:06:14     38s] (I)       PDConstraint           : none
[04/20 13:06:14     38s] (I)       expBetterNDRHandling   : false
[04/20 13:06:14     38s] [NR-eGR] honorClockSpecNDR      : 0
[04/20 13:06:14     38s] (I)       routingEffortLevel     : 3
[04/20 13:06:14     38s] (I)       effortLevel            : standard
[04/20 13:06:14     38s] [NR-eGR] minRouteLayer          : 2
[04/20 13:06:14     38s] [NR-eGR] maxRouteLayer          : 127
[04/20 13:06:14     38s] (I)       relaxedTopLayerCeiling : 127
[04/20 13:06:14     38s] (I)       relaxedBottomLayerFloor: 2
[04/20 13:06:14     38s] (I)       numRowsPerGCell        : 12
[04/20 13:06:14     38s] (I)       speedUpLargeDesign     : 0
[04/20 13:06:14     38s] (I)       multiThreadingTA       : 1
[04/20 13:06:14     38s] (I)       optimizationMode       : false
[04/20 13:06:14     38s] (I)       routeSecondPG          : false
[04/20 13:06:14     38s] (I)       scenicRatioForLayerRelax: 0.00
[04/20 13:06:14     38s] (I)       detourLimitForLayerRelax: 0.00
[04/20 13:06:14     38s] (I)       punchThroughDistance   : 500.00
[04/20 13:06:14     38s] (I)       scenicBound            : 1.15
[04/20 13:06:14     38s] (I)       maxScenicToAvoidBlk    : 100.00
[04/20 13:06:14     38s] (I)       source-to-sink ratio   : 0.00
[04/20 13:06:14     38s] (I)       targetCongestionRatioH : 1.00
[04/20 13:06:14     38s] (I)       targetCongestionRatioV : 1.00
[04/20 13:06:14     38s] (I)       layerCongestionRatio   : 0.70
[04/20 13:06:14     38s] (I)       m1CongestionRatio      : 0.10
[04/20 13:06:14     38s] (I)       m2m3CongestionRatio    : 0.70
[04/20 13:06:14     38s] (I)       localRouteEffort       : 1.00
[04/20 13:06:14     38s] (I)       numSitesBlockedByOneVia: 8.00
[04/20 13:06:14     38s] (I)       supplyScaleFactorH     : 1.00
[04/20 13:06:14     38s] (I)       supplyScaleFactorV     : 1.00
[04/20 13:06:14     38s] (I)       highlight3DOverflowFactor: 0.00
[04/20 13:06:14     38s] (I)       routeVias              : 
[04/20 13:06:14     38s] (I)       readTROption           : true
[04/20 13:06:14     38s] (I)       extraSpacingFactor     : 1.00
[04/20 13:06:14     38s] [NR-eGR] numTracksPerClockWire  : 0
[04/20 13:06:14     38s] (I)       routeSelectedNetsOnly  : false
[04/20 13:06:14     38s] (I)       clkNetUseMaxDemand     : false
[04/20 13:06:14     38s] (I)       extraDemandForClocks   : 0
[04/20 13:06:14     38s] (I)       steinerRemoveLayers    : false
[04/20 13:06:14     38s] (I)       demoteLayerScenicScale : 1.00
[04/20 13:06:14     38s] (I)       nonpreferLayerCostScale : 100.00
[04/20 13:06:14     38s] (I)       similarTopologyRoutingFast : false
[04/20 13:06:14     38s] (I)       spanningTreeRefinement : false
[04/20 13:06:14     38s] (I)       spanningTreeRefinementAlpha : -1.00
[04/20 13:06:14     38s] (I)       starting read tracks
[04/20 13:06:14     38s] (I)       build grid graph
[04/20 13:06:14     38s] (I)       build grid graph start
[04/20 13:06:14     38s] [NR-eGR] metal1 has no routable track
[04/20 13:06:14     38s] [NR-eGR] metal2 has single uniform track structure
[04/20 13:06:14     38s] [NR-eGR] metal3 has single uniform track structure
[04/20 13:06:14     38s] [NR-eGR] metal4 has single uniform track structure
[04/20 13:06:14     38s] [NR-eGR] metal5 has single uniform track structure
[04/20 13:06:14     38s] [NR-eGR] metal6 has single uniform track structure
[04/20 13:06:14     38s] [NR-eGR] metal7 has single uniform track structure
[04/20 13:06:14     38s] [NR-eGR] metal8 has single uniform track structure
[04/20 13:06:14     38s] [NR-eGR] metal9 has single uniform track structure
[04/20 13:06:14     38s] [NR-eGR] metal10 has single uniform track structure
[04/20 13:06:14     38s] (I)       build grid graph end
[04/20 13:06:14     38s] (I)       merge level 0
[04/20 13:06:14     38s] (I)       numViaLayers=10
[04/20 13:06:14     38s] (I)       Reading via via1_8 for layer: 0 
[04/20 13:06:14     38s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:06:14     38s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:06:14     38s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:06:14     38s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:06:14     38s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:06:14     38s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:06:14     38s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:06:14     38s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:06:14     38s] (I)       end build via table
[04/20 13:06:14     38s] [NR-eGR] Read 94796 PG shapes in 0.020 seconds
[04/20 13:06:14     38s] 
[04/20 13:06:14     38s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=94796 numBumpBlks=0 numBoundaryFakeBlks=0
[04/20 13:06:14     38s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/20 13:06:14     38s] (I)       readDataFromPlaceDB
[04/20 13:06:14     38s] (I)       Read net information..
[04/20 13:06:14     38s] [NR-eGR] Read numTotalNets=27866  numIgnoredNets=0
[04/20 13:06:14     38s] (I)       Read testcase time = 0.010 seconds
[04/20 13:06:14     38s] 
[04/20 13:06:14     38s] (I)       read default dcut vias
[04/20 13:06:14     38s] (I)       Reading via via1_4 for layer: 0 
[04/20 13:06:14     38s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:06:14     38s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:06:14     38s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:06:14     38s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:06:14     38s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:06:14     38s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:06:14     38s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:06:14     38s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:06:14     38s] (I)       early_global_route_priority property id does not exist.
[04/20 13:06:14     38s] (I)       build grid graph start
[04/20 13:06:14     38s] (I)       build grid graph end
[04/20 13:06:14     38s] (I)       Model blockage into capacity
[04/20 13:06:14     38s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[04/20 13:06:14     38s] (I)       Modeling time = 0.010 seconds
[04/20 13:06:14     38s] 
[04/20 13:06:14     38s] (I)       Number of ignored nets = 0
[04/20 13:06:14     38s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/20 13:06:14     38s] (I)       Number of clock nets = 1.  Ignored: No
[04/20 13:06:14     38s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/20 13:06:14     38s] (I)       Number of special nets = 0.  Ignored: Yes
[04/20 13:06:14     38s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/20 13:06:14     38s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/20 13:06:14     38s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/20 13:06:14     38s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/20 13:06:14     38s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/20 13:06:14     38s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/20 13:06:14     38s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1042.3 MB
[04/20 13:06:14     38s] (I)       Ndr track 0 does not exist
[04/20 13:06:14     38s] (I)       Layer1  viaCost=200.00
[04/20 13:06:14     38s] (I)       Layer2  viaCost=200.00
[04/20 13:06:14     38s] (I)       Layer3  viaCost=100.00
[04/20 13:06:14     38s] (I)       Layer4  viaCost=100.00
[04/20 13:06:14     38s] (I)       Layer5  viaCost=100.00
[04/20 13:06:14     38s] (I)       Layer6  viaCost=100.00
[04/20 13:06:14     38s] (I)       Layer7  viaCost=100.00
[04/20 13:06:14     38s] (I)       Layer8  viaCost=100.00
[04/20 13:06:14     38s] (I)       Layer9  viaCost=100.00
[04/20 13:06:14     38s] (I)       ---------------------Grid Graph Info--------------------
[04/20 13:06:14     38s] (I)       Routing area        : (1480, 1680) - (519840, 519960)
[04/20 13:06:14     38s] (I)       Core area           : (9880, 10080) - (509960, 509880)
[04/20 13:06:14     38s] (I)       Site width          :   380  (dbu)
[04/20 13:06:14     38s] (I)       Row height          :  2800  (dbu)
[04/20 13:06:14     38s] (I)       GCell width         : 33600  (dbu)
[04/20 13:06:14     38s] (I)       GCell height        : 33600  (dbu)
[04/20 13:06:14     38s] (I)       Grid                :    16    16    10
[04/20 13:06:14     38s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/20 13:06:14     38s] (I)       Vertical capacity   :     0 33600     0 33600     0 33600     0 33600     0 33600
[04/20 13:06:14     38s] (I)       Horizontal capacity :     0     0 33600     0 33600     0 33600     0 33600     0
[04/20 13:06:14     38s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/20 13:06:14     38s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/20 13:06:14     38s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/20 13:06:14     38s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/20 13:06:14     38s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[04/20 13:06:14     38s] (I)       Num tracks per GCell: 124.44 88.42 120.00 60.00 60.00 60.00 20.00 20.00 10.50 10.00
[04/20 13:06:14     38s] (I)       Total num of tracks :     0  1368  1857   928   928   928   309   309   162   154
[04/20 13:06:14     38s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/20 13:06:14     38s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/20 13:06:14     38s] (I)       --------------------------------------------------------
[04/20 13:06:14     38s] 
[04/20 13:06:14     38s] [NR-eGR] ============ Routing rule table ============
[04/20 13:06:14     38s] [NR-eGR] Rule id: 0  Nets: 27866 
[04/20 13:06:14     38s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/20 13:06:14     38s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/20 13:06:14     38s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:06:14     38s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:06:14     38s] [NR-eGR] ========================================
[04/20 13:06:14     38s] [NR-eGR] 
[04/20 13:06:14     38s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/20 13:06:14     38s] (I)       blocked tracks on layer2 : = 5632 / 21888 (25.73%)
[04/20 13:06:14     38s] (I)       blocked tracks on layer3 : = 5728 / 29712 (19.28%)
[04/20 13:06:14     38s] (I)       blocked tracks on layer4 : = 4800 / 14848 (32.33%)
[04/20 13:06:14     38s] (I)       blocked tracks on layer5 : = 5728 / 14848 (38.58%)
[04/20 13:06:14     38s] (I)       blocked tracks on layer6 : = 6464 / 14848 (43.53%)
[04/20 13:06:14     38s] (I)       blocked tracks on layer7 : = 2784 / 4944 (56.31%)
[04/20 13:06:14     38s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[04/20 13:06:14     38s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[04/20 13:06:14     38s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[04/20 13:06:14     38s] (I)       After initializing earlyGlobalRoute syMemory usage = 1042.3 MB
[04/20 13:06:14     38s] (I)       Loading and dumping file time : 0.19 seconds
[04/20 13:06:14     38s] (I)       ============= Initialization =============
[04/20 13:06:14     38s] (I)       numLocalWires=106160  numGlobalNetBranches=29764  numLocalNetBranches=23363
[04/20 13:06:14     38s] (I)       totalPins=94221  totalGlobalPin=23113 (24.53%)
[04/20 13:06:14     38s] (I)       total 2D Cap : 96498 = (46489 H, 50009 V)
[04/20 13:06:14     38s] (I)       ============  Phase 1a Route ============
[04/20 13:06:14     38s] (I)       Phase 1a runs 0.00 seconds
[04/20 13:06:14     38s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[04/20 13:06:14     38s] (I)       Usage: 16013 = (8240 H, 7773 V) = (17.72% H, 15.54% V) = (1.384e+05um H, 1.306e+05um V)
[04/20 13:06:14     38s] (I)       
[04/20 13:06:14     38s] (I)       ============  Phase 1b Route ============
[04/20 13:06:14     38s] (I)       Usage: 16013 = (8240 H, 7773 V) = (17.72% H, 15.54% V) = (1.384e+05um H, 1.306e+05um V)
[04/20 13:06:14     38s] (I)       
[04/20 13:06:14     38s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[04/20 13:06:14     38s] 
[04/20 13:06:14     38s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/20 13:06:14     38s] <CMD> psp::embedded_egr_term_
[04/20 13:06:14     38s] Finished Early Global Route rough congestion estimation: mem = 1042.3M
[04/20 13:06:14     38s] earlyGlobalRoute rough estimation gcell size 12 row height
[04/20 13:06:14     38s] OPERPROF: Starting CDPad at level 1, MEM:1042.3M
[04/20 13:06:14     39s] CDPadU 0.917 -> 0.917
[04/20 13:06:14     39s] OPERPROF: Finished CDPad at level 1, CPU:0.130, REAL:0.132, MEM:1042.3M
[04/20 13:06:15     39s] Global placement CDP skipped at cutLevel 7.
[04/20 13:06:15     39s] Iteration  7: Total net bbox = 2.523e+05 (1.35e+05 1.18e+05)
[04/20 13:06:15     39s]               Est.  stn bbox = 3.046e+05 (1.64e+05 1.40e+05)
[04/20 13:06:15     39s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1042.3M
[04/20 13:06:18     42s] nrCritNet: 0.00% ( 0 / 27866 ) cutoffSlk: 214748364.7ps stdDelay: 32.9ps
[04/20 13:06:22     46s] nrCritNet: 0.00% ( 0 / 27866 ) cutoffSlk: 214748364.7ps stdDelay: 32.9ps
[04/20 13:06:22     46s] Iteration  8: Total net bbox = 2.523e+05 (1.35e+05 1.18e+05)
[04/20 13:06:22     46s]               Est.  stn bbox = 3.046e+05 (1.64e+05 1.40e+05)
[04/20 13:06:22     46s]               cpu = 0:00:07.0 real = 0:00:07.0 mem = 1058.8M
[04/20 13:06:26     50s] Starting Early Global Route rough congestion estimation: mem = 1078.9M
[04/20 13:06:26     50s] <CMD> psp::embedded_egr_init_
[04/20 13:06:26     50s] (I)       Reading DB...
[04/20 13:06:26     50s] (I)       Read data from FE... (mem=1078.9M)
[04/20 13:06:26     50s] (I)       Read nodes and places... (mem=1078.9M)
[04/20 13:06:26     50s] (I)       Done Read nodes and places (cpu=0.030s, mem=1078.9M)
[04/20 13:06:26     50s] (I)       Read nets... (mem=1078.9M)
[04/20 13:06:26     51s] (I)       Done Read nets (cpu=0.090s, mem=1078.9M)
[04/20 13:06:26     51s] (I)       Done Read data from FE (cpu=0.120s, mem=1078.9M)
[04/20 13:06:26     51s] (I)       before initializing RouteDB syMemory usage = 1078.9 MB
[04/20 13:06:26     51s] (I)       congestionReportName   : 
[04/20 13:06:26     51s] (I)       layerRangeFor2DCongestion : 
[04/20 13:06:26     51s] (I)       buildTerm2TermWires    : 1
[04/20 13:06:26     51s] (I)       doTrackAssignment      : 1
[04/20 13:06:26     51s] (I)       dumpBookshelfFiles     : 0
[04/20 13:06:26     51s] (I)       numThreads             : 1
[04/20 13:06:26     51s] (I)       bufferingAwareRouting  : false
[04/20 13:06:26     51s] [NR-eGR] honorMsvRouteConstraint: false
[04/20 13:06:26     51s] (I)       honorPin               : false
[04/20 13:06:26     51s] (I)       honorPinGuide          : true
[04/20 13:06:26     51s] (I)       honorPartition         : false
[04/20 13:06:26     51s] (I)       honorPartitionAllowFeedthru: false
[04/20 13:06:26     51s] (I)       allowPartitionCrossover: false
[04/20 13:06:26     51s] (I)       honorSingleEntry       : true
[04/20 13:06:26     51s] (I)       honorSingleEntryStrong : true
[04/20 13:06:26     51s] (I)       handleViaSpacingRule   : false
[04/20 13:06:26     51s] (I)       handleEolSpacingRule   : false
[04/20 13:06:26     51s] (I)       PDConstraint           : none
[04/20 13:06:26     51s] (I)       expBetterNDRHandling   : false
[04/20 13:06:26     51s] [NR-eGR] honorClockSpecNDR      : 0
[04/20 13:06:26     51s] (I)       routingEffortLevel     : 3
[04/20 13:06:26     51s] (I)       effortLevel            : standard
[04/20 13:06:26     51s] [NR-eGR] minRouteLayer          : 2
[04/20 13:06:26     51s] [NR-eGR] maxRouteLayer          : 127
[04/20 13:06:26     51s] (I)       relaxedTopLayerCeiling : 127
[04/20 13:06:26     51s] (I)       relaxedBottomLayerFloor: 2
[04/20 13:06:26     51s] (I)       numRowsPerGCell        : 6
[04/20 13:06:26     51s] (I)       speedUpLargeDesign     : 0
[04/20 13:06:26     51s] (I)       multiThreadingTA       : 1
[04/20 13:06:26     51s] (I)       optimizationMode       : false
[04/20 13:06:26     51s] (I)       routeSecondPG          : false
[04/20 13:06:26     51s] (I)       scenicRatioForLayerRelax: 0.00
[04/20 13:06:26     51s] (I)       detourLimitForLayerRelax: 0.00
[04/20 13:06:26     51s] (I)       punchThroughDistance   : 500.00
[04/20 13:06:26     51s] (I)       scenicBound            : 1.15
[04/20 13:06:26     51s] (I)       maxScenicToAvoidBlk    : 100.00
[04/20 13:06:26     51s] (I)       source-to-sink ratio   : 0.00
[04/20 13:06:26     51s] (I)       targetCongestionRatioH : 1.00
[04/20 13:06:26     51s] (I)       targetCongestionRatioV : 1.00
[04/20 13:06:26     51s] (I)       layerCongestionRatio   : 0.70
[04/20 13:06:26     51s] (I)       m1CongestionRatio      : 0.10
[04/20 13:06:26     51s] (I)       m2m3CongestionRatio    : 0.70
[04/20 13:06:26     51s] (I)       localRouteEffort       : 1.00
[04/20 13:06:26     51s] (I)       numSitesBlockedByOneVia: 8.00
[04/20 13:06:26     51s] (I)       supplyScaleFactorH     : 1.00
[04/20 13:06:26     51s] (I)       supplyScaleFactorV     : 1.00
[04/20 13:06:26     51s] (I)       highlight3DOverflowFactor: 0.00
[04/20 13:06:26     51s] (I)       routeVias              : 
[04/20 13:06:26     51s] (I)       readTROption           : true
[04/20 13:06:26     51s] (I)       extraSpacingFactor     : 1.00
[04/20 13:06:26     51s] [NR-eGR] numTracksPerClockWire  : 0
[04/20 13:06:26     51s] (I)       routeSelectedNetsOnly  : false
[04/20 13:06:26     51s] (I)       clkNetUseMaxDemand     : false
[04/20 13:06:26     51s] (I)       extraDemandForClocks   : 0
[04/20 13:06:26     51s] (I)       steinerRemoveLayers    : false
[04/20 13:06:26     51s] (I)       demoteLayerScenicScale : 1.00
[04/20 13:06:26     51s] (I)       nonpreferLayerCostScale : 100.00
[04/20 13:06:26     51s] (I)       similarTopologyRoutingFast : false
[04/20 13:06:26     51s] (I)       spanningTreeRefinement : false
[04/20 13:06:26     51s] (I)       spanningTreeRefinementAlpha : -1.00
[04/20 13:06:26     51s] (I)       starting read tracks
[04/20 13:06:26     51s] (I)       build grid graph
[04/20 13:06:26     51s] (I)       build grid graph start
[04/20 13:06:26     51s] [NR-eGR] metal1 has no routable track
[04/20 13:06:26     51s] [NR-eGR] metal2 has single uniform track structure
[04/20 13:06:26     51s] [NR-eGR] metal3 has single uniform track structure
[04/20 13:06:26     51s] [NR-eGR] metal4 has single uniform track structure
[04/20 13:06:26     51s] [NR-eGR] metal5 has single uniform track structure
[04/20 13:06:26     51s] [NR-eGR] metal6 has single uniform track structure
[04/20 13:06:26     51s] [NR-eGR] metal7 has single uniform track structure
[04/20 13:06:26     51s] [NR-eGR] metal8 has single uniform track structure
[04/20 13:06:26     51s] [NR-eGR] metal9 has single uniform track structure
[04/20 13:06:26     51s] [NR-eGR] metal10 has single uniform track structure
[04/20 13:06:26     51s] (I)       build grid graph end
[04/20 13:06:26     51s] (I)       merge level 0
[04/20 13:06:26     51s] (I)       numViaLayers=10
[04/20 13:06:26     51s] (I)       Reading via via1_8 for layer: 0 
[04/20 13:06:26     51s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:06:26     51s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:06:26     51s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:06:26     51s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:06:26     51s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:06:26     51s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:06:26     51s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:06:26     51s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:06:26     51s] (I)       end build via table
[04/20 13:06:26     51s] [NR-eGR] Read 94796 PG shapes in 0.020 seconds
[04/20 13:06:26     51s] 
[04/20 13:06:26     51s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=94796 numBumpBlks=0 numBoundaryFakeBlks=0
[04/20 13:06:26     51s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/20 13:06:26     51s] (I)       readDataFromPlaceDB
[04/20 13:06:26     51s] (I)       Read net information..
[04/20 13:06:26     51s] [NR-eGR] Read numTotalNets=27866  numIgnoredNets=0
[04/20 13:06:26     51s] (I)       Read testcase time = 0.000 seconds
[04/20 13:06:26     51s] 
[04/20 13:06:26     51s] (I)       read default dcut vias
[04/20 13:06:26     51s] (I)       Reading via via1_4 for layer: 0 
[04/20 13:06:26     51s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:06:26     51s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:06:26     51s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:06:26     51s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:06:26     51s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:06:26     51s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:06:26     51s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:06:26     51s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:06:26     51s] (I)       early_global_route_priority property id does not exist.
[04/20 13:06:26     51s] (I)       build grid graph start
[04/20 13:06:26     51s] (I)       build grid graph end
[04/20 13:06:26     51s] (I)       Model blockage into capacity
[04/20 13:06:26     51s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[04/20 13:06:26     51s] (I)       Modeling time = 0.010 seconds
[04/20 13:06:26     51s] 
[04/20 13:06:26     51s] (I)       Number of ignored nets = 0
[04/20 13:06:26     51s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/20 13:06:26     51s] (I)       Number of clock nets = 1.  Ignored: No
[04/20 13:06:26     51s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/20 13:06:26     51s] (I)       Number of special nets = 0.  Ignored: Yes
[04/20 13:06:26     51s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/20 13:06:26     51s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/20 13:06:26     51s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/20 13:06:26     51s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/20 13:06:26     51s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/20 13:06:26     51s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/20 13:06:26     51s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1083.6 MB
[04/20 13:06:26     51s] (I)       Ndr track 0 does not exist
[04/20 13:06:26     51s] (I)       Layer1  viaCost=200.00
[04/20 13:06:26     51s] (I)       Layer2  viaCost=200.00
[04/20 13:06:26     51s] (I)       Layer3  viaCost=100.00
[04/20 13:06:26     51s] (I)       Layer4  viaCost=100.00
[04/20 13:06:26     51s] (I)       Layer5  viaCost=100.00
[04/20 13:06:26     51s] (I)       Layer6  viaCost=100.00
[04/20 13:06:26     51s] (I)       Layer7  viaCost=100.00
[04/20 13:06:26     51s] (I)       Layer8  viaCost=100.00
[04/20 13:06:26     51s] (I)       Layer9  viaCost=100.00
[04/20 13:06:26     51s] (I)       ---------------------Grid Graph Info--------------------
[04/20 13:06:26     51s] (I)       Routing area        : (1480, 1680) - (519840, 519960)
[04/20 13:06:26     51s] (I)       Core area           : (9880, 10080) - (509960, 509880)
[04/20 13:06:26     51s] (I)       Site width          :   380  (dbu)
[04/20 13:06:26     51s] (I)       Row height          :  2800  (dbu)
[04/20 13:06:26     51s] (I)       GCell width         : 16800  (dbu)
[04/20 13:06:26     51s] (I)       GCell height        : 16800  (dbu)
[04/20 13:06:26     51s] (I)       Grid                :    31    31    10
[04/20 13:06:26     51s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/20 13:06:26     51s] (I)       Vertical capacity   :     0 16800     0 16800     0 16800     0 16800     0 16800
[04/20 13:06:26     51s] (I)       Horizontal capacity :     0     0 16800     0 16800     0 16800     0 16800     0
[04/20 13:06:26     51s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/20 13:06:26     51s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/20 13:06:26     51s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/20 13:06:26     51s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/20 13:06:26     51s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[04/20 13:06:26     51s] (I)       Num tracks per GCell: 62.22 44.21 60.00 30.00 30.00 30.00 10.00 10.00  5.25  5.00
[04/20 13:06:26     51s] (I)       Total num of tracks :     0  1368  1857   928   928   928   309   309   162   154
[04/20 13:06:26     51s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/20 13:06:26     51s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/20 13:06:26     51s] (I)       --------------------------------------------------------
[04/20 13:06:26     51s] 
[04/20 13:06:26     51s] [NR-eGR] ============ Routing rule table ============
[04/20 13:06:26     51s] [NR-eGR] Rule id: 0  Nets: 27866 
[04/20 13:06:26     51s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/20 13:06:26     51s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/20 13:06:26     51s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:06:26     51s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:06:26     51s] [NR-eGR] ========================================
[04/20 13:06:26     51s] [NR-eGR] 
[04/20 13:06:26     51s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/20 13:06:26     51s] (I)       blocked tracks on layer2 : = 10912 / 42408 (25.73%)
[04/20 13:06:26     51s] (I)       blocked tracks on layer3 : = 11098 / 57567 (19.28%)
[04/20 13:06:26     51s] (I)       blocked tracks on layer4 : = 9300 / 28768 (32.33%)
[04/20 13:06:26     51s] (I)       blocked tracks on layer5 : = 11098 / 28768 (38.58%)
[04/20 13:06:26     51s] (I)       blocked tracks on layer6 : = 12524 / 28768 (43.53%)
[04/20 13:06:26     51s] (I)       blocked tracks on layer7 : = 5394 / 9579 (56.31%)
[04/20 13:06:26     51s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[04/20 13:06:26     51s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[04/20 13:06:26     51s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[04/20 13:06:26     51s] (I)       After initializing earlyGlobalRoute syMemory usage = 1083.6 MB
[04/20 13:06:26     51s] (I)       Loading and dumping file time : 0.18 seconds
[04/20 13:06:26     51s] (I)       ============= Initialization =============
[04/20 13:06:26     51s] (I)       numLocalWires=87031  numGlobalNetBranches=27214  numLocalNetBranches=16358
[04/20 13:06:26     51s] (I)       totalPins=94221  totalGlobalPin=36940 (39.21%)
[04/20 13:06:26     51s] (I)       total 2D Cap : 185447 = (89353 H, 96094 V)
[04/20 13:06:26     51s] (I)       ============  Phase 1a Route ============
[04/20 13:06:26     51s] (I)       Phase 1a runs 0.01 seconds
[04/20 13:06:26     51s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[04/20 13:06:26     51s] (I)       Usage: 33089 = (17395 H, 15694 V) = (19.47% H, 16.33% V) = (1.461e+05um H, 1.318e+05um V)
[04/20 13:06:26     51s] (I)       
[04/20 13:06:26     51s] (I)       ============  Phase 1b Route ============
[04/20 13:06:26     51s] (I)       Usage: 33089 = (17395 H, 15694 V) = (19.47% H, 16.33% V) = (1.461e+05um H, 1.318e+05um V)
[04/20 13:06:26     51s] (I)       
[04/20 13:06:26     51s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[04/20 13:06:26     51s] 
[04/20 13:06:26     51s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/20 13:06:26     51s] <CMD> psp::embedded_egr_term_
[04/20 13:06:26     51s] Finished Early Global Route rough congestion estimation: mem = 1083.6M
[04/20 13:06:26     51s] earlyGlobalRoute rough estimation gcell size 6 row height
[04/20 13:06:26     51s] OPERPROF: Starting CDPad at level 1, MEM:1083.6M
[04/20 13:06:26     51s] CDPadU 0.917 -> 0.917
[04/20 13:06:26     51s] OPERPROF: Finished CDPad at level 1, CPU:0.150, REAL:0.146, MEM:1083.6M
[04/20 13:06:27     51s] Global placement CDP skipped at cutLevel 9.
[04/20 13:06:27     51s] Iteration  9: Total net bbox = 2.507e+05 (1.33e+05 1.18e+05)
[04/20 13:06:27     51s]               Est.  stn bbox = 3.047e+05 (1.63e+05 1.41e+05)
[04/20 13:06:27     51s]               cpu = 0:00:05.1 real = 0:00:05.0 mem = 1083.6M
[04/20 13:06:30     54s] nrCritNet: 0.00% ( 0 / 27866 ) cutoffSlk: 214748364.7ps stdDelay: 32.9ps
[04/20 13:06:34     58s] nrCritNet: 0.00% ( 0 / 27866 ) cutoffSlk: 214748364.7ps stdDelay: 32.9ps
[04/20 13:06:34     58s] Iteration 10: Total net bbox = 2.507e+05 (1.33e+05 1.18e+05)
[04/20 13:06:34     58s]               Est.  stn bbox = 3.047e+05 (1.63e+05 1.41e+05)
[04/20 13:06:34     58s]               cpu = 0:00:06.9 real = 0:00:07.0 mem = 1083.6M
[04/20 13:06:36     60s] Starting Early Global Route rough congestion estimation: mem = 1083.6M
[04/20 13:06:36     60s] <CMD> psp::embedded_egr_init_
[04/20 13:06:36     60s] (I)       Reading DB...
[04/20 13:06:36     60s] (I)       Read data from FE... (mem=1083.6M)
[04/20 13:06:36     60s] (I)       Read nodes and places... (mem=1083.6M)
[04/20 13:06:36     60s] (I)       Done Read nodes and places (cpu=0.020s, mem=1083.6M)
[04/20 13:06:36     60s] (I)       Read nets... (mem=1083.6M)
[04/20 13:06:36     61s] (I)       Done Read nets (cpu=0.050s, mem=1083.6M)
[04/20 13:06:36     61s] (I)       Done Read data from FE (cpu=0.070s, mem=1083.6M)
[04/20 13:06:36     61s] (I)       before initializing RouteDB syMemory usage = 1083.6 MB
[04/20 13:06:36     61s] (I)       congestionReportName   : 
[04/20 13:06:36     61s] (I)       layerRangeFor2DCongestion : 
[04/20 13:06:36     61s] (I)       buildTerm2TermWires    : 1
[04/20 13:06:36     61s] (I)       doTrackAssignment      : 1
[04/20 13:06:36     61s] (I)       dumpBookshelfFiles     : 0
[04/20 13:06:36     61s] (I)       numThreads             : 1
[04/20 13:06:36     61s] (I)       bufferingAwareRouting  : false
[04/20 13:06:36     61s] [NR-eGR] honorMsvRouteConstraint: false
[04/20 13:06:36     61s] (I)       honorPin               : false
[04/20 13:06:36     61s] (I)       honorPinGuide          : true
[04/20 13:06:36     61s] (I)       honorPartition         : false
[04/20 13:06:36     61s] (I)       honorPartitionAllowFeedthru: false
[04/20 13:06:36     61s] (I)       allowPartitionCrossover: false
[04/20 13:06:36     61s] (I)       honorSingleEntry       : true
[04/20 13:06:36     61s] (I)       honorSingleEntryStrong : true
[04/20 13:06:36     61s] (I)       handleViaSpacingRule   : false
[04/20 13:06:36     61s] (I)       handleEolSpacingRule   : false
[04/20 13:06:36     61s] (I)       PDConstraint           : none
[04/20 13:06:36     61s] (I)       expBetterNDRHandling   : false
[04/20 13:06:36     61s] [NR-eGR] honorClockSpecNDR      : 0
[04/20 13:06:36     61s] (I)       routingEffortLevel     : 3
[04/20 13:06:36     61s] (I)       effortLevel            : standard
[04/20 13:06:36     61s] [NR-eGR] minRouteLayer          : 2
[04/20 13:06:36     61s] [NR-eGR] maxRouteLayer          : 127
[04/20 13:06:36     61s] (I)       relaxedTopLayerCeiling : 127
[04/20 13:06:36     61s] (I)       relaxedBottomLayerFloor: 2
[04/20 13:06:36     61s] (I)       numRowsPerGCell        : 3
[04/20 13:06:36     61s] (I)       speedUpLargeDesign     : 0
[04/20 13:06:36     61s] (I)       multiThreadingTA       : 1
[04/20 13:06:36     61s] (I)       optimizationMode       : false
[04/20 13:06:36     61s] (I)       routeSecondPG          : false
[04/20 13:06:36     61s] (I)       scenicRatioForLayerRelax: 0.00
[04/20 13:06:36     61s] (I)       detourLimitForLayerRelax: 0.00
[04/20 13:06:36     61s] (I)       punchThroughDistance   : 500.00
[04/20 13:06:36     61s] (I)       scenicBound            : 1.15
[04/20 13:06:36     61s] (I)       maxScenicToAvoidBlk    : 100.00
[04/20 13:06:36     61s] (I)       source-to-sink ratio   : 0.00
[04/20 13:06:36     61s] (I)       targetCongestionRatioH : 1.00
[04/20 13:06:36     61s] (I)       targetCongestionRatioV : 1.00
[04/20 13:06:36     61s] (I)       layerCongestionRatio   : 0.70
[04/20 13:06:36     61s] (I)       m1CongestionRatio      : 0.10
[04/20 13:06:36     61s] (I)       m2m3CongestionRatio    : 0.70
[04/20 13:06:36     61s] (I)       localRouteEffort       : 1.00
[04/20 13:06:36     61s] (I)       numSitesBlockedByOneVia: 8.00
[04/20 13:06:36     61s] (I)       supplyScaleFactorH     : 1.00
[04/20 13:06:36     61s] (I)       supplyScaleFactorV     : 1.00
[04/20 13:06:36     61s] (I)       highlight3DOverflowFactor: 0.00
[04/20 13:06:36     61s] (I)       routeVias              : 
[04/20 13:06:36     61s] (I)       readTROption           : true
[04/20 13:06:36     61s] (I)       extraSpacingFactor     : 1.00
[04/20 13:06:36     61s] [NR-eGR] numTracksPerClockWire  : 0
[04/20 13:06:36     61s] (I)       routeSelectedNetsOnly  : false
[04/20 13:06:36     61s] (I)       clkNetUseMaxDemand     : false
[04/20 13:06:36     61s] (I)       extraDemandForClocks   : 0
[04/20 13:06:36     61s] (I)       steinerRemoveLayers    : false
[04/20 13:06:36     61s] (I)       demoteLayerScenicScale : 1.00
[04/20 13:06:36     61s] (I)       nonpreferLayerCostScale : 100.00
[04/20 13:06:36     61s] (I)       similarTopologyRoutingFast : false
[04/20 13:06:36     61s] (I)       spanningTreeRefinement : false
[04/20 13:06:36     61s] (I)       spanningTreeRefinementAlpha : -1.00
[04/20 13:06:36     61s] (I)       starting read tracks
[04/20 13:06:36     61s] (I)       build grid graph
[04/20 13:06:36     61s] (I)       build grid graph start
[04/20 13:06:36     61s] [NR-eGR] metal1 has no routable track
[04/20 13:06:36     61s] [NR-eGR] metal2 has single uniform track structure
[04/20 13:06:36     61s] [NR-eGR] metal3 has single uniform track structure
[04/20 13:06:36     61s] [NR-eGR] metal4 has single uniform track structure
[04/20 13:06:36     61s] [NR-eGR] metal5 has single uniform track structure
[04/20 13:06:36     61s] [NR-eGR] metal6 has single uniform track structure
[04/20 13:06:36     61s] [NR-eGR] metal7 has single uniform track structure
[04/20 13:06:36     61s] [NR-eGR] metal8 has single uniform track structure
[04/20 13:06:36     61s] [NR-eGR] metal9 has single uniform track structure
[04/20 13:06:36     61s] [NR-eGR] metal10 has single uniform track structure
[04/20 13:06:36     61s] (I)       build grid graph end
[04/20 13:06:36     61s] (I)       merge level 0
[04/20 13:06:36     61s] (I)       numViaLayers=10
[04/20 13:06:36     61s] (I)       Reading via via1_8 for layer: 0 
[04/20 13:06:36     61s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:06:36     61s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:06:36     61s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:06:36     61s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:06:36     61s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:06:36     61s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:06:36     61s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:06:36     61s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:06:36     61s] (I)       end build via table
[04/20 13:06:36     61s] [NR-eGR] Read 94796 PG shapes in 0.010 seconds
[04/20 13:06:36     61s] 
[04/20 13:06:36     61s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=94796 numBumpBlks=0 numBoundaryFakeBlks=0
[04/20 13:06:36     61s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/20 13:06:36     61s] (I)       readDataFromPlaceDB
[04/20 13:06:36     61s] (I)       Read net information..
[04/20 13:06:36     61s] [NR-eGR] Read numTotalNets=27866  numIgnoredNets=0
[04/20 13:06:36     61s] (I)       Read testcase time = 0.010 seconds
[04/20 13:06:36     61s] 
[04/20 13:06:36     61s] (I)       read default dcut vias
[04/20 13:06:36     61s] (I)       Reading via via1_4 for layer: 0 
[04/20 13:06:36     61s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:06:36     61s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:06:36     61s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:06:36     61s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:06:36     61s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:06:36     61s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:06:36     61s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:06:36     61s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:06:36     61s] (I)       early_global_route_priority property id does not exist.
[04/20 13:06:36     61s] (I)       build grid graph start
[04/20 13:06:36     61s] (I)       build grid graph end
[04/20 13:06:36     61s] (I)       Model blockage into capacity
[04/20 13:06:36     61s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[04/20 13:06:36     61s] (I)       Modeling time = 0.010 seconds
[04/20 13:06:36     61s] 
[04/20 13:06:36     61s] (I)       Number of ignored nets = 0
[04/20 13:06:36     61s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/20 13:06:36     61s] (I)       Number of clock nets = 1.  Ignored: No
[04/20 13:06:36     61s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/20 13:06:36     61s] (I)       Number of special nets = 0.  Ignored: Yes
[04/20 13:06:36     61s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/20 13:06:36     61s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/20 13:06:36     61s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/20 13:06:36     61s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/20 13:06:36     61s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/20 13:06:36     61s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/20 13:06:36     61s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1083.6 MB
[04/20 13:06:36     61s] (I)       Ndr track 0 does not exist
[04/20 13:06:36     61s] (I)       Layer1  viaCost=200.00
[04/20 13:06:36     61s] (I)       Layer2  viaCost=200.00
[04/20 13:06:36     61s] (I)       Layer3  viaCost=100.00
[04/20 13:06:36     61s] (I)       Layer4  viaCost=100.00
[04/20 13:06:36     61s] (I)       Layer5  viaCost=100.00
[04/20 13:06:36     61s] (I)       Layer6  viaCost=100.00
[04/20 13:06:36     61s] (I)       Layer7  viaCost=100.00
[04/20 13:06:36     61s] (I)       Layer8  viaCost=100.00
[04/20 13:06:36     61s] (I)       Layer9  viaCost=100.00
[04/20 13:06:36     61s] (I)       ---------------------Grid Graph Info--------------------
[04/20 13:06:36     61s] (I)       Routing area        : (1480, 1680) - (519840, 519960)
[04/20 13:06:36     61s] (I)       Core area           : (9880, 10080) - (509960, 509880)
[04/20 13:06:36     61s] (I)       Site width          :   380  (dbu)
[04/20 13:06:36     61s] (I)       Row height          :  2800  (dbu)
[04/20 13:06:36     61s] (I)       GCell width         :  8400  (dbu)
[04/20 13:06:36     61s] (I)       GCell height        :  8400  (dbu)
[04/20 13:06:36     61s] (I)       Grid                :    62    62    10
[04/20 13:06:36     61s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/20 13:06:36     61s] (I)       Vertical capacity   :     0  8400     0  8400     0  8400     0  8400     0  8400
[04/20 13:06:36     61s] (I)       Horizontal capacity :     0     0  8400     0  8400     0  8400     0  8400     0
[04/20 13:06:36     61s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/20 13:06:36     61s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/20 13:06:36     61s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/20 13:06:36     61s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/20 13:06:36     61s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[04/20 13:06:36     61s] (I)       Num tracks per GCell: 31.11 22.11 30.00 15.00 15.00 15.00  5.00  5.00  2.62  2.50
[04/20 13:06:36     61s] (I)       Total num of tracks :     0  1368  1857   928   928   928   309   309   162   154
[04/20 13:06:36     61s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/20 13:06:36     61s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/20 13:06:36     61s] (I)       --------------------------------------------------------
[04/20 13:06:36     61s] 
[04/20 13:06:36     61s] [NR-eGR] ============ Routing rule table ============
[04/20 13:06:36     61s] [NR-eGR] Rule id: 0  Nets: 27866 
[04/20 13:06:36     61s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/20 13:06:36     61s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/20 13:06:36     61s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:06:36     61s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:06:36     61s] [NR-eGR] ========================================
[04/20 13:06:36     61s] [NR-eGR] 
[04/20 13:06:36     61s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/20 13:06:36     61s] (I)       blocked tracks on layer2 : = 21296 / 84816 (25.11%)
[04/20 13:06:36     61s] (I)       blocked tracks on layer3 : = 21122 / 115134 (18.35%)
[04/20 13:06:36     61s] (I)       blocked tracks on layer4 : = 18150 / 57536 (31.55%)
[04/20 13:06:36     61s] (I)       blocked tracks on layer5 : = 21122 / 57536 (36.71%)
[04/20 13:06:36     61s] (I)       blocked tracks on layer6 : = 24846 / 57536 (43.18%)
[04/20 13:06:36     61s] (I)       blocked tracks on layer7 : = 10788 / 19158 (56.31%)
[04/20 13:06:36     61s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[04/20 13:06:36     61s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[04/20 13:06:36     61s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[04/20 13:06:36     61s] (I)       After initializing earlyGlobalRoute syMemory usage = 1083.6 MB
[04/20 13:06:36     61s] (I)       Loading and dumping file time : 0.11 seconds
[04/20 13:06:36     61s] (I)       ============= Initialization =============
[04/20 13:06:36     61s] (I)       numLocalWires=59403  numGlobalNetBranches=19417  numLocalNetBranches=10328
[04/20 13:06:36     61s] (I)       totalPins=94221  totalGlobalPin=55123 (58.50%)
[04/20 13:06:36     61s] (I)       total 2D Cap : 369338 = (178035 H, 191303 V)
[04/20 13:06:36     61s] (I)       ============  Phase 1a Route ============
[04/20 13:06:36     61s] (I)       Phase 1a runs 0.01 seconds
[04/20 13:06:36     61s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[04/20 13:06:36     61s] (I)       Usage: 68127 = (35885 H, 32242 V) = (20.16% H, 16.85% V) = (1.507e+05um H, 1.354e+05um V)
[04/20 13:06:36     61s] (I)       
[04/20 13:06:36     61s] (I)       ============  Phase 1b Route ============
[04/20 13:06:36     61s] (I)       Usage: 68127 = (35885 H, 32242 V) = (20.16% H, 16.85% V) = (1.507e+05um H, 1.354e+05um V)
[04/20 13:06:36     61s] (I)       
[04/20 13:06:36     61s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.08% V
[04/20 13:06:36     61s] 
[04/20 13:06:36     61s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.05% V
[04/20 13:06:36     61s] <CMD> psp::embedded_egr_term_
[04/20 13:06:36     61s] Finished Early Global Route rough congestion estimation: mem = 1083.6M
[04/20 13:06:36     61s] earlyGlobalRoute rough estimation gcell size 3 row height
[04/20 13:06:36     61s] OPERPROF: Starting CDPad at level 1, MEM:1083.6M
[04/20 13:06:36     61s] CDPadU 0.917 -> 0.917
[04/20 13:06:36     61s] OPERPROF: Finished CDPad at level 1, CPU:0.130, REAL:0.126, MEM:1083.6M
[04/20 13:06:37     61s] Global placement CDP skipped at cutLevel 11.
[04/20 13:06:37     61s] Iteration 11: Total net bbox = 2.483e+05 (1.32e+05 1.16e+05)
[04/20 13:06:37     61s]               Est.  stn bbox = 3.026e+05 (1.63e+05 1.40e+05)
[04/20 13:06:37     61s]               cpu = 0:00:03.0 real = 0:00:03.0 mem = 1083.6M
[04/20 13:06:40     64s] nrCritNet: 0.00% ( 0 / 27866 ) cutoffSlk: 214748364.7ps stdDelay: 32.9ps
[04/20 13:06:43     68s] nrCritNet: 0.00% ( 0 / 27866 ) cutoffSlk: 214748364.7ps stdDelay: 32.9ps
[04/20 13:06:43     68s] Iteration 12: Total net bbox = 2.483e+05 (1.32e+05 1.16e+05)
[04/20 13:06:43     68s]               Est.  stn bbox = 3.026e+05 (1.63e+05 1.40e+05)
[04/20 13:06:43     68s]               cpu = 0:00:06.8 real = 0:00:06.0 mem = 1083.6M
[04/20 13:06:50     75s] Iteration 13: Total net bbox = 2.567e+05 (1.35e+05 1.21e+05)
[04/20 13:06:50     75s]               Est.  stn bbox = 3.105e+05 (1.66e+05 1.45e+05)
[04/20 13:06:50     75s]               cpu = 0:00:06.7 real = 0:00:07.0 mem = 1088.7M
[04/20 13:06:50     75s] Iteration 14: Total net bbox = 2.567e+05 (1.35e+05 1.21e+05)
[04/20 13:06:50     75s]               Est.  stn bbox = 3.105e+05 (1.66e+05 1.45e+05)
[04/20 13:06:50     75s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1088.7M
[04/20 13:06:50     75s] *** cost = 2.567e+05 (1.35e+05 1.21e+05) (cpu for global=0:00:51.0) real=0:00:52.0***
[04/20 13:06:50     75s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[04/20 13:06:50     75s] net ignore based on current view = 0
[04/20 13:06:50     75s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:50     75s] Solver runtime cpu: 0:00:26.7 real: 0:00:26.6
[04/20 13:06:50     75s] Core Placement runtime cpu: 0:00:29.1 real: 0:00:32.0
[04/20 13:06:50     75s] <CMD> scanReorder
[04/20 13:06:50     75s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/20 13:06:50     75s] Type 'man IMPSP-9025' for more detail.
[04/20 13:06:50     75s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1088.7M
[04/20 13:06:50     75s] #spOpts: mergeVia=F 
[04/20 13:06:50     75s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:         Starting SiteArrayFPInit_V17 at level 5, MEM:1088.7M
[04/20 13:06:50     75s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/20 13:06:50     75s] OPERPROF:           Starting Placement-Init-Site-Array-V17 at level 6, MEM:1088.7M
[04/20 13:06:50     75s] SiteArray: one-level site array dimensions = 178 x 1316
[04/20 13:06:50     75s] SiteArray: use 936,992 bytes
[04/20 13:06:50     75s] SiteArray: current memory after site array memory allocatiion 1088.7M
[04/20 13:06:50     75s] SiteArray: FP blocked sites are writable
[04/20 13:06:50     75s] OPERPROF:             Starting SiteArray/Init-VDDOnBottom at level 7, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:             Finished SiteArray/Init-VDDOnBottom at level 7, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:             Starting InitTechSitePattern at level 7, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:             Finished InitTechSitePattern at level 7, CPU:0.010, REAL:0.002, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:             Starting SiteArr/FP-Init-2 at level 7, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:             Finished SiteArr/FP-Init-2 at level 7, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:             Starting SiteArr/FP-Blockage at level 7, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:             Finished SiteArr/FP-Blockage at level 7, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:           Finished Placement-Init-Site-Array-V17 at level 6, CPU:0.010, REAL:0.003, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:           Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:           Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:           Starting Placement-Build-Follow-Pin at level 6, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:             Starting RoutingBlockageAnalysis at level 7, MEM:1088.7M
[04/20 13:06:50     75s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 13:06:50     75s] Mark StBox On SiteArr starts
[04/20 13:06:50     75s] Mark StBox On SiteArr ends
[04/20 13:06:50     75s] OPERPROF:             Finished RoutingBlockageAnalysis at level 7, CPU:0.050, REAL:0.049, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:           Finished Placement-Build-Follow-Pin at level 6, CPU:0.050, REAL:0.050, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:           Starting SiteArary/SetupFPBlocked at level 6, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:           Finished SiteArary/SetupFPBlocked at level 6, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:         Finished SiteArrayFPInit_V17 at level 5, CPU:0.060, REAL:0.057, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:         Starting CMU at level 5, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.060, REAL:0.066, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.060, REAL:0.066, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.000, REAL:0.001, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.000, REAL:0.003, MEM:1088.7M
[04/20 13:06:50     75s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1088.7MB).
[04/20 13:06:50     75s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.090, REAL:0.088, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.090, REAL:0.088, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF: Starting RefinePlace at level 1, MEM:1088.7M
[04/20 13:06:50     75s] *** Starting refinePlace (0:01:15 mem=1088.7M) ***
[04/20 13:06:50     75s] Total net bbox length = 2.567e+05 (1.354e+05 1.213e+05) (ext = 1.952e+03)
[04/20 13:06:50     75s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/20 13:06:50     75s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1088.7M
[04/20 13:06:50     75s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1088.7M
[04/20 13:06:50     75s] Starting refinePlace ...
[04/20 13:06:51     75s]   Spread Effort: high, standalone mode, useDDP on.
[04/20 13:06:51     75s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=1088.7MB) @(0:01:15 - 0:01:15).
[04/20 13:06:51     75s] Move report: preRPlace moves 24907 insts, mean move: 0.57 um, max move: 4.65 um
[04/20 13:06:51     75s] 	Max move on inst (my_fpu_double/i_fpu_mul/mult_214/U294): (217.75, 89.65) --> (220.40, 87.64)
[04/20 13:06:51     75s] 	Length: 33 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X32
[04/20 13:06:51     75s] wireLenOptFixPriorityInst 0 inst fixed
[04/20 13:06:51     75s] Placement tweakage begins.
[04/20 13:06:51     75s] wire length = 3.175e+05
[04/20 13:06:53     78s] wire length = 3.023e+05
[04/20 13:06:53     78s] Placement tweakage ends.
[04/20 13:06:53     78s] Move report: tweak moves 6323 insts, mean move: 1.65 um, max move: 16.41 um
[04/20 13:06:53     78s] 	Max move on inst (my_fpu_double/i_fpu_mul/FE_DBTC90_product_shift_2_5): (73.53, 143.64) --> (88.54, 145.04)
[04/20 13:06:53     78s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.9, real=0:00:02.0, mem=1088.7MB) @(0:01:15 - 0:01:18).
[04/20 13:06:54     78s] 
[04/20 13:06:54     78s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[04/20 13:06:54     79s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/20 13:06:54     79s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=1088.7MB) @(0:01:18 - 0:01:19).
[04/20 13:06:54     79s] Move report: Detail placement moves 24907 insts, mean move: 0.88 um, max move: 16.11 um
[04/20 13:06:54     79s] 	Max move on inst (my_fpu_double/U602): (71.53, 240.88) --> (56.05, 240.24)
[04/20 13:06:54     79s] 	Runtime: CPU: 0:00:04.1 REAL: 0:00:04.0 MEM: 1088.7MB
[04/20 13:06:54     79s] Statistics of distance of Instance movement in refine placement:
[04/20 13:06:54     79s]   maximum (X+Y) =        16.11 um
[04/20 13:06:54     79s]   inst (my_fpu_double/U602) with max move: (71.5275, 240.876) -> (56.05, 240.24)
[04/20 13:06:54     79s]   mean    (X+Y) =         0.88 um
[04/20 13:06:54     79s] Summary Report:
[04/20 13:06:54     79s] Instances move: 24907 (out of 24907 movable)
[04/20 13:06:54     79s] Instances flipped: 0
[04/20 13:06:54     79s] Mean displacement: 0.88 um
[04/20 13:06:54     79s] Max displacement: 16.11 um (Instance: my_fpu_double/U602) (71.5275, 240.876) -> (56.05, 240.24)
[04/20 13:06:54     79s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[04/20 13:06:54     79s] Total instances moved : 24907
[04/20 13:06:54     79s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.070, REAL:4.074, MEM:1088.7M
[04/20 13:06:54     79s] Total net bbox length = 2.455e+05 (1.233e+05 1.222e+05) (ext = 1.883e+03)
[04/20 13:06:54     79s] Runtime: CPU: 0:00:04.1 REAL: 0:00:04.0 MEM: 1088.7MB
[04/20 13:06:54     79s] [CPU] RefinePlace/total (cpu=0:00:04.1, real=0:00:04.0, mem=1088.7MB) @(0:01:15 - 0:01:19).
[04/20 13:06:54     79s] *** Finished refinePlace (0:01:19 mem=1088.7M) ***
[04/20 13:06:54     79s] OPERPROF: Finished RefinePlace at level 1, CPU:4.120, REAL:4.118, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:54     79s] *** End of Placement (cpu=0:00:57.0, real=0:00:58.0, mem=1088.7M) ***
[04/20 13:06:54     79s] #spOpts: mergeVia=F 
[04/20 13:06:54     79s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1088.7M
[04/20 13:06:54     79s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/20 13:06:54     79s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1088.7M
[04/20 13:06:54     79s] SiteArray: one-level site array dimensions = 178 x 1316
[04/20 13:06:54     79s] SiteArray: use 936,992 bytes
[04/20 13:06:54     79s] SiteArray: current memory after site array memory allocatiion 1088.7M
[04/20 13:06:54     79s] SiteArray: FP blocked sites are writable
[04/20 13:06:54     79s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.003, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1088.7M
[04/20 13:06:54     79s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 13:06:54     79s] Mark StBox On SiteArr starts
[04/20 13:06:54     79s] Mark StBox On SiteArr ends
[04/20 13:06:54     79s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.050, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.058, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.070, REAL:0.065, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.065, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1088.7M
[04/20 13:06:54     79s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.008, MEM:1088.7M
[04/20 13:06:54     79s] default core: bins with density > 0.750 = 94.75 % ( 307 / 324 )
[04/20 13:06:54     79s] Density distribution unevenness ratio = 2.811%
[04/20 13:06:55     79s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1088.7M
[04/20 13:06:55     79s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1088.7M
[04/20 13:06:55     79s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1088.7M
[04/20 13:06:55     79s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1088.7M
[04/20 13:06:55     79s] *** Free Virtual Timing Model ...(mem=1088.7M)
[04/20 13:06:55     79s] <CMD> setDelayCalMode -engine aae
[04/20 13:06:55     79s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[04/20 13:06:55     79s] <CMD> get_ccopt_clock_trees *
[04/20 13:06:55     79s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[04/20 13:06:55     79s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[04/20 13:06:55     79s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[04/20 13:06:55     79s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[04/20 13:06:55     79s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[04/20 13:06:55     79s] <CMD> setPlaceMode -reset -improveWithPsp
[04/20 13:06:55     79s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[04/20 13:06:55     79s] <CMD> getPlaceMode -congRepair -quiet
[04/20 13:06:55     79s] <CMD> getPlaceMode -fp -quiet
[04/20 13:06:55     79s] <CMD> getPlaceMode -congEffort -quiet
[04/20 13:06:55     79s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[04/20 13:06:55     79s] <CMD> getPlaceMode -user -congRepairMaxIter
[04/20 13:06:55     79s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[04/20 13:06:55     79s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[04/20 13:06:55     79s] <CMD> getPlaceMode -quiet -congEffort
[04/20 13:06:55     79s] <CMD> setPlaceMode -congRepairMaxIter 1
[04/20 13:06:55     79s] <CMD> getDesignMode -quiet -congEffort
[04/20 13:06:55     79s] <CMD> getPlaceMode -quickCTS -quiet
[04/20 13:06:55     79s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[04/20 13:06:55     79s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[04/20 13:06:55     79s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[04/20 13:06:55     79s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[04/20 13:06:55     79s] <CMD> um::enable_metric
[04/20 13:06:55     79s] <CMD> congRepair
[04/20 13:06:55     79s] 
[04/20 13:06:55     79s] Starting congestion repair ...
[04/20 13:06:55     79s] User Input Parameters:
[04/20 13:06:55     79s] - Congestion Driven    : On
[04/20 13:06:55     79s] - Timing Driven        : Off
[04/20 13:06:55     79s] - Area-Violation Based : On
[04/20 13:06:55     79s] - Start Rollback Level : -5
[04/20 13:06:55     79s] - Legalized            : On
[04/20 13:06:55     79s] - Window Based         : Off
[04/20 13:06:55     79s] 
[04/20 13:06:55     79s] Starting Early Global Route congestion estimation: mem = 1074.2M
[04/20 13:06:55     79s] (I)       Reading DB...
[04/20 13:06:55     79s] (I)       Read data from FE... (mem=1074.2M)
[04/20 13:06:55     79s] (I)       Read nodes and places... (mem=1074.2M)
[04/20 13:06:55     79s] (I)       Done Read nodes and places (cpu=0.020s, mem=1074.2M)
[04/20 13:06:55     79s] (I)       Read nets... (mem=1074.2M)
[04/20 13:06:55     79s] (I)       Done Read nets (cpu=0.050s, mem=1074.2M)
[04/20 13:06:55     79s] (I)       Done Read data from FE (cpu=0.070s, mem=1074.2M)
[04/20 13:06:55     79s] (I)       before initializing RouteDB syMemory usage = 1074.2 MB
[04/20 13:06:55     79s] (I)       congestionReportName   : 
[04/20 13:06:55     79s] (I)       layerRangeFor2DCongestion : 
[04/20 13:06:55     79s] (I)       buildTerm2TermWires    : 1
[04/20 13:06:55     79s] (I)       doTrackAssignment      : 1
[04/20 13:06:55     79s] (I)       dumpBookshelfFiles     : 0
[04/20 13:06:55     79s] (I)       numThreads             : 1
[04/20 13:06:55     79s] (I)       bufferingAwareRouting  : false
[04/20 13:06:55     79s] [NR-eGR] honorMsvRouteConstraint: false
[04/20 13:06:55     79s] (I)       honorPin               : false
[04/20 13:06:55     79s] (I)       honorPinGuide          : true
[04/20 13:06:55     79s] (I)       honorPartition         : false
[04/20 13:06:55     79s] (I)       honorPartitionAllowFeedthru: false
[04/20 13:06:55     79s] (I)       allowPartitionCrossover: false
[04/20 13:06:55     79s] (I)       honorSingleEntry       : true
[04/20 13:06:55     79s] (I)       honorSingleEntryStrong : true
[04/20 13:06:55     79s] (I)       handleViaSpacingRule   : false
[04/20 13:06:55     79s] (I)       handleEolSpacingRule   : false
[04/20 13:06:55     79s] (I)       PDConstraint           : none
[04/20 13:06:55     79s] (I)       expBetterNDRHandling   : false
[04/20 13:06:55     79s] [NR-eGR] honorClockSpecNDR      : 0
[04/20 13:06:55     79s] (I)       routingEffortLevel     : 3
[04/20 13:06:55     79s] (I)       effortLevel            : standard
[04/20 13:06:55     79s] [NR-eGR] minRouteLayer          : 2
[04/20 13:06:55     79s] [NR-eGR] maxRouteLayer          : 127
[04/20 13:06:55     79s] (I)       relaxedTopLayerCeiling : 127
[04/20 13:06:55     79s] (I)       relaxedBottomLayerFloor: 2
[04/20 13:06:55     79s] (I)       numRowsPerGCell        : 1
[04/20 13:06:55     79s] (I)       speedUpLargeDesign     : 0
[04/20 13:06:55     79s] (I)       multiThreadingTA       : 1
[04/20 13:06:55     79s] (I)       optimizationMode       : false
[04/20 13:06:55     79s] (I)       routeSecondPG          : false
[04/20 13:06:55     79s] (I)       scenicRatioForLayerRelax: 0.00
[04/20 13:06:55     79s] (I)       detourLimitForLayerRelax: 0.00
[04/20 13:06:55     79s] (I)       punchThroughDistance   : 500.00
[04/20 13:06:55     79s] (I)       scenicBound            : 1.15
[04/20 13:06:55     79s] (I)       maxScenicToAvoidBlk    : 100.00
[04/20 13:06:55     79s] (I)       source-to-sink ratio   : 0.00
[04/20 13:06:55     79s] (I)       targetCongestionRatioH : 1.00
[04/20 13:06:55     79s] (I)       targetCongestionRatioV : 1.00
[04/20 13:06:55     79s] (I)       layerCongestionRatio   : 0.70
[04/20 13:06:55     79s] (I)       m1CongestionRatio      : 0.10
[04/20 13:06:55     79s] (I)       m2m3CongestionRatio    : 0.70
[04/20 13:06:55     79s] (I)       localRouteEffort       : 1.00
[04/20 13:06:55     79s] (I)       numSitesBlockedByOneVia: 8.00
[04/20 13:06:55     79s] (I)       supplyScaleFactorH     : 1.00
[04/20 13:06:55     79s] (I)       supplyScaleFactorV     : 1.00
[04/20 13:06:55     79s] (I)       highlight3DOverflowFactor: 0.00
[04/20 13:06:55     79s] (I)       routeVias              : 
[04/20 13:06:55     79s] (I)       readTROption           : true
[04/20 13:06:55     79s] (I)       extraSpacingFactor     : 1.00
[04/20 13:06:55     79s] [NR-eGR] numTracksPerClockWire  : 0
[04/20 13:06:55     79s] (I)       routeSelectedNetsOnly  : false
[04/20 13:06:55     79s] (I)       clkNetUseMaxDemand     : false
[04/20 13:06:55     79s] (I)       extraDemandForClocks   : 0
[04/20 13:06:55     79s] (I)       steinerRemoveLayers    : false
[04/20 13:06:55     79s] (I)       demoteLayerScenicScale : 1.00
[04/20 13:06:55     79s] (I)       nonpreferLayerCostScale : 100.00
[04/20 13:06:55     79s] (I)       similarTopologyRoutingFast : false
[04/20 13:06:55     79s] (I)       spanningTreeRefinement : false
[04/20 13:06:55     79s] (I)       spanningTreeRefinementAlpha : -1.00
[04/20 13:06:55     79s] (I)       starting read tracks
[04/20 13:06:55     79s] (I)       build grid graph
[04/20 13:06:55     79s] (I)       build grid graph start
[04/20 13:06:55     79s] [NR-eGR] metal1 has no routable track
[04/20 13:06:55     79s] [NR-eGR] metal2 has single uniform track structure
[04/20 13:06:55     79s] [NR-eGR] metal3 has single uniform track structure
[04/20 13:06:55     79s] [NR-eGR] metal4 has single uniform track structure
[04/20 13:06:55     79s] [NR-eGR] metal5 has single uniform track structure
[04/20 13:06:55     79s] [NR-eGR] metal6 has single uniform track structure
[04/20 13:06:55     79s] [NR-eGR] metal7 has single uniform track structure
[04/20 13:06:55     79s] [NR-eGR] metal8 has single uniform track structure
[04/20 13:06:55     79s] [NR-eGR] metal9 has single uniform track structure
[04/20 13:06:55     79s] [NR-eGR] metal10 has single uniform track structure
[04/20 13:06:55     79s] (I)       build grid graph end
[04/20 13:06:55     79s] (I)       merge level 0
[04/20 13:06:55     79s] (I)       numViaLayers=10
[04/20 13:06:55     79s] (I)       Reading via via1_8 for layer: 0 
[04/20 13:06:55     79s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:06:55     79s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:06:55     79s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:06:55     79s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:06:55     79s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:06:55     79s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:06:55     79s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:06:55     79s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:06:55     79s] (I)       end build via table
[04/20 13:06:55     79s] [NR-eGR] Read 94796 PG shapes in 0.010 seconds
[04/20 13:06:55     79s] 
[04/20 13:06:55     79s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=94796 numBumpBlks=0 numBoundaryFakeBlks=0
[04/20 13:06:55     79s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/20 13:06:55     79s] (I)       readDataFromPlaceDB
[04/20 13:06:55     79s] (I)       Read net information..
[04/20 13:06:55     79s] [NR-eGR] Read numTotalNets=27866  numIgnoredNets=0
[04/20 13:06:55     79s] (I)       Read testcase time = 0.010 seconds
[04/20 13:06:55     79s] 
[04/20 13:06:55     79s] (I)       read default dcut vias
[04/20 13:06:55     79s] (I)       Reading via via1_4 for layer: 0 
[04/20 13:06:55     79s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:06:55     79s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:06:55     79s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:06:55     79s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:06:55     79s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:06:55     79s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:06:55     79s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:06:55     79s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:06:55     79s] (I)       early_global_route_priority property id does not exist.
[04/20 13:06:55     79s] (I)       build grid graph start
[04/20 13:06:55     79s] (I)       build grid graph end
[04/20 13:06:55     79s] (I)       Model blockage into capacity
[04/20 13:06:55     79s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[04/20 13:06:55     79s] (I)       Modeling time = 0.020 seconds
[04/20 13:06:55     79s] 
[04/20 13:06:55     79s] (I)       Number of ignored nets = 0
[04/20 13:06:55     79s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/20 13:06:55     79s] (I)       Number of clock nets = 1.  Ignored: No
[04/20 13:06:55     79s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/20 13:06:55     79s] (I)       Number of special nets = 0.  Ignored: Yes
[04/20 13:06:55     79s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/20 13:06:55     79s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/20 13:06:55     79s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/20 13:06:55     79s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/20 13:06:55     79s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/20 13:06:55     79s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/20 13:06:55     79s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1078.9 MB
[04/20 13:06:55     79s] (I)       Ndr track 0 does not exist
[04/20 13:06:55     79s] (I)       Layer1  viaCost=200.00
[04/20 13:06:55     79s] (I)       Layer2  viaCost=200.00
[04/20 13:06:55     79s] (I)       Layer3  viaCost=100.00
[04/20 13:06:55     79s] (I)       Layer4  viaCost=100.00
[04/20 13:06:55     79s] (I)       Layer5  viaCost=100.00
[04/20 13:06:55     79s] (I)       Layer6  viaCost=100.00
[04/20 13:06:55     79s] (I)       Layer7  viaCost=100.00
[04/20 13:06:55     79s] (I)       Layer8  viaCost=100.00
[04/20 13:06:55     79s] (I)       Layer9  viaCost=100.00
[04/20 13:06:55     79s] (I)       ---------------------Grid Graph Info--------------------
[04/20 13:06:55     79s] (I)       Routing area        : (1480, 1680) - (519840, 519960)
[04/20 13:06:55     79s] (I)       Core area           : (9880, 10080) - (509960, 509880)
[04/20 13:06:55     79s] (I)       Site width          :   380  (dbu)
[04/20 13:06:55     79s] (I)       Row height          :  2800  (dbu)
[04/20 13:06:55     79s] (I)       GCell width         :  2800  (dbu)
[04/20 13:06:55     79s] (I)       GCell height        :  2800  (dbu)
[04/20 13:06:55     79s] (I)       Grid                :   186   186    10
[04/20 13:06:55     79s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/20 13:06:55     79s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/20 13:06:55     79s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/20 13:06:55     79s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/20 13:06:55     79s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/20 13:06:55     79s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/20 13:06:55     79s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/20 13:06:55     79s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[04/20 13:06:55     79s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/20 13:06:55     79s] (I)       Total num of tracks :     0  1368  1857   928   928   928   309   309   162   154
[04/20 13:06:55     79s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/20 13:06:55     79s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/20 13:06:55     79s] (I)       --------------------------------------------------------
[04/20 13:06:55     79s] 
[04/20 13:06:55     79s] [NR-eGR] ============ Routing rule table ============
[04/20 13:06:55     79s] [NR-eGR] Rule id: 0  Nets: 27866 
[04/20 13:06:55     79s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/20 13:06:55     79s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/20 13:06:55     79s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:06:55     79s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:06:55     79s] [NR-eGR] ========================================
[04/20 13:06:55     79s] [NR-eGR] 
[04/20 13:06:55     79s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/20 13:06:55     79s] (I)       blocked tracks on layer2 : = 63008 / 254448 (24.76%)
[04/20 13:06:55     79s] (I)       blocked tracks on layer3 : = 26850 / 345402 (7.77%)
[04/20 13:06:55     79s] (I)       blocked tracks on layer4 : = 53700 / 172608 (31.11%)
[04/20 13:06:55     79s] (I)       blocked tracks on layer5 : = 26850 / 172608 (15.56%)
[04/20 13:06:55     79s] (I)       blocked tracks on layer6 : = 73932 / 172608 (42.83%)
[04/20 13:06:55     79s] (I)       blocked tracks on layer7 : = 32038 / 57474 (55.74%)
[04/20 13:06:55     79s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[04/20 13:06:55     79s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[04/20 13:06:55     79s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[04/20 13:06:55     79s] (I)       After initializing earlyGlobalRoute syMemory usage = 1078.9 MB
[04/20 13:06:55     79s] (I)       Loading and dumping file time : 0.13 seconds
[04/20 13:06:55     79s] (I)       ============= Initialization =============
[04/20 13:06:55     79s] (I)       totalPins=94221  totalGlobalPin=88666 (94.10%)
[04/20 13:06:55     79s] (I)       total 2D Cap : 1096985 = (530647 H, 566338 V)
[04/20 13:06:55     79s] [NR-eGR] Layer group 1: route 27866 net(s) in layer range [2, 10]
[04/20 13:06:55     79s] (I)       ============  Phase 1a Route ============
[04/20 13:06:55     79s] (I)       Phase 1a runs 0.04 seconds
[04/20 13:06:55     79s] (I)       Usage: 208680 = (104717 H, 103963 V) = (19.73% H, 18.36% V) = (1.466e+05um H, 1.455e+05um V)
[04/20 13:06:55     79s] (I)       
[04/20 13:06:55     79s] (I)       ============  Phase 1b Route ============
[04/20 13:06:55     79s] (I)       Usage: 208680 = (104717 H, 103963 V) = (19.73% H, 18.36% V) = (1.466e+05um H, 1.455e+05um V)
[04/20 13:06:55     79s] (I)       
[04/20 13:06:55     79s] (I)       earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.83% V. EstWL: 2.921520e+05um
[04/20 13:06:55     79s] (I)       ============  Phase 1c Route ============
[04/20 13:06:55     79s] (I)       Usage: 208680 = (104717 H, 103963 V) = (19.73% H, 18.36% V) = (1.466e+05um H, 1.455e+05um V)
[04/20 13:06:55     79s] (I)       
[04/20 13:06:55     79s] (I)       ============  Phase 1d Route ============
[04/20 13:06:55     79s] (I)       Usage: 208680 = (104717 H, 103963 V) = (19.73% H, 18.36% V) = (1.466e+05um H, 1.455e+05um V)
[04/20 13:06:55     79s] (I)       
[04/20 13:06:55     79s] (I)       ============  Phase 1e Route ============
[04/20 13:06:55     79s] (I)       Phase 1e runs 0.00 seconds
[04/20 13:06:55     79s] (I)       Usage: 208680 = (104717 H, 103963 V) = (19.73% H, 18.36% V) = (1.466e+05um H, 1.455e+05um V)
[04/20 13:06:55     79s] (I)       
[04/20 13:06:55     79s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.83% V. EstWL: 2.921520e+05um
[04/20 13:06:55     79s] [NR-eGR] 
[04/20 13:06:55     79s] (I)       ============  Phase 1l Route ============
[04/20 13:06:55     79s] (I)       Phase 1l runs 0.08 seconds
[04/20 13:06:55     79s] (I)       
[04/20 13:06:55     79s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/20 13:06:55     79s] [NR-eGR]                        OverCon           OverCon            
[04/20 13:06:55     79s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/20 13:06:55     79s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[04/20 13:06:55     79s] [NR-eGR] ---------------------------------------------------------------
[04/20 13:06:55     79s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:06:55     79s] [NR-eGR]  metal2  (2)       415( 1.21%)        25( 0.07%)   ( 1.28%) 
[04/20 13:06:55     79s] [NR-eGR]  metal3  (3)        31( 0.09%)         1( 0.00%)   ( 0.09%) 
[04/20 13:06:55     79s] [NR-eGR]  metal4  (4)       228( 0.66%)         8( 0.02%)   ( 0.69%) 
[04/20 13:06:55     79s] [NR-eGR]  metal5  (5)         9( 0.03%)         0( 0.00%)   ( 0.03%) 
[04/20 13:06:55     79s] [NR-eGR]  metal6  (6)        12( 0.04%)         0( 0.00%)   ( 0.04%) 
[04/20 13:06:55     79s] [NR-eGR]  metal7  (7)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/20 13:06:55     79s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:06:55     79s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:06:55     79s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:06:55     79s] [NR-eGR] ---------------------------------------------------------------
[04/20 13:06:55     79s] [NR-eGR] Total              698( 0.25%)        34( 0.01%)   ( 0.26%) 
[04/20 13:06:55     79s] [NR-eGR] 
[04/20 13:06:55     79s] (I)       Total Global Routing Runtime: 0.18 seconds
[04/20 13:06:55     79s] (I)       total 2D Cap : 1110689 = (536491 H, 574198 V)
[04/20 13:06:55     79s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.03% V
[04/20 13:06:55     79s] [NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.04% V
[04/20 13:06:55     79s] Early Global Route congestion estimation runtime: 0.32 seconds, mem = 1078.9M
[04/20 13:06:55     79s] [hotspot] +------------+---------------+---------------+
[04/20 13:06:55     79s] [hotspot] |            |   max hotspot | total hotspot |
[04/20 13:06:55     79s] [hotspot] +------------+---------------+---------------+
[04/20 13:06:55     79s] [hotspot] | normalized |          0.00 |          0.00 |
[04/20 13:06:55     79s] [hotspot] +------------+---------------+---------------+
[04/20 13:06:55     79s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/20 13:06:55     79s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/20 13:06:55     79s] 
[04/20 13:06:55     79s] === incrementalPlace Internal Loop 1 ===
[04/20 13:06:55     79s] Skipped repairing congestion.
[04/20 13:06:55     79s] Starting Early Global Route wiring: mem = 1078.9M
[04/20 13:06:55     79s] (I)       ============= track Assignment ============
[04/20 13:06:55     79s] (I)       extract Global 3D Wires
[04/20 13:06:55     79s] (I)       Extract Global WL : time=0.01
[04/20 13:06:55     79s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[04/20 13:06:55     79s] (I)       Initialization real time=0.00 seconds
[04/20 13:06:55     79s] (I)       Run Multi-thread track assignment
[04/20 13:06:55     80s] (I)       Kernel real time=0.25 seconds
[04/20 13:06:55     80s] (I)       End Greedy Track Assignment
[04/20 13:06:55     80s] [NR-eGR] --------------------------------------------------------------------------
[04/20 13:06:55     80s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 94121
[04/20 13:06:55     80s] [NR-eGR] metal2  (2V) length: 7.921534e+04um, number of vias: 123459
[04/20 13:06:55     80s] [NR-eGR] metal3  (3H) length: 1.293624e+05um, number of vias: 38634
[04/20 13:06:55     80s] [NR-eGR] metal4  (4V) length: 6.262336e+04um, number of vias: 5074
[04/20 13:06:55     80s] [NR-eGR] metal5  (5H) length: 2.574689e+04um, number of vias: 3125
[04/20 13:06:55     80s] [NR-eGR] metal6  (6V) length: 1.876370e+04um, number of vias: 296
[04/20 13:06:55     80s] [NR-eGR] metal7  (7H) length: 1.155989e+03um, number of vias: 220
[04/20 13:06:55     80s] [NR-eGR] metal8  (8V) length: 3.485765e+03um, number of vias: 0
[04/20 13:06:55     80s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[04/20 13:06:55     80s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[04/20 13:06:55     80s] [NR-eGR] Total length: 3.203535e+05um, number of vias: 264929
[04/20 13:06:55     80s] [NR-eGR] --------------------------------------------------------------------------
[04/20 13:06:55     80s] [NR-eGR] Total eGR-routed clock nets wire length: 1.337466e+04um 
[04/20 13:06:55     80s] [NR-eGR] --------------------------------------------------------------------------
[04/20 13:06:55     80s] Early Global Route wiring runtime: 0.42 seconds, mem = 1072.3M
[04/20 13:06:55     80s] End of congRepair (cpu=0:00:00.8, real=0:00:00.0)
[04/20 13:06:55     80s] <CMD> um::enable_metric
[04/20 13:06:55     80s] <CMD> um::enable_metric
[04/20 13:06:55     80s] <CMD> um::enable_metric
[04/20 13:06:55     80s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[04/20 13:06:55     80s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[04/20 13:06:55     80s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[04/20 13:06:55     80s] <CMD> setPlaceMode -reset -congRepairMaxIter
[04/20 13:06:55     80s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[04/20 13:06:55     80s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[04/20 13:06:55     80s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[04/20 13:06:55     80s] *** Finishing placeDesign default flow ***
[04/20 13:06:55     80s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[04/20 13:06:55     80s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/20 13:06:55     80s] <CMD> reset_path_group -name reg2reg_tmp.13638
[04/20 13:06:55     80s] <CMD> set_global _is_ipo_interactive_path_groups 0
[04/20 13:06:55     80s] <CMD> reset_path_group -name in2reg_tmp.13638
[04/20 13:06:55     80s] <CMD> set_global _is_ipo_interactive_path_groups 0
[04/20 13:06:55     80s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[04/20 13:06:55     80s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[04/20 13:06:55     80s] **placeDesign ... cpu = 0: 1: 5, real = 0: 1: 6, mem = 1067.7M **
[04/20 13:06:55     80s] <CMD> getPlaceMode -trimView -quiet
[04/20 13:06:55     80s] <CMD> getOptMode -quiet -viewOptPolishing
[04/20 13:06:55     80s] <CMD> getOptMode -quiet -fastViewOpt
[04/20 13:06:55     80s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[04/20 13:06:55     80s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[04/20 13:06:55     80s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/20 13:06:55     80s] <CMD> setExtractRCMode -engine preRoute
[04/20 13:06:55     80s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[04/20 13:06:55     80s] <CMD> setPlaceMode -reset -ignoreScan
[04/20 13:06:55     80s] <CMD> setPlaceMode -reset -repairPlace
[04/20 13:06:55     80s] <CMD> getPlaceMode -macroPlaceMode -quiet
[04/20 13:06:55     80s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/20 13:06:55     80s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/20 13:06:55     80s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[04/20 13:06:56     80s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[04/20 13:06:56     80s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/20 13:06:56     80s] <CMD> setPlaceMode -reset -expHiddenFastMode
[04/20 13:06:56     80s] <CMD> getPlaceMode -tcg2Pass -quiet
[04/20 13:06:56     80s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[04/20 13:06:56     80s] <CMD> getPlaceMode -fp -quiet
[04/20 13:06:56     80s] <CMD> getPlaceMode -fastfp -quiet
[04/20 13:06:56     80s] <CMD> getPlaceMode -doRPlace -quiet
[04/20 13:06:56     80s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[04/20 13:06:56     80s] <CMD> getPlaceMode -quickCTS -quiet
[04/20 13:06:56     80s] <CMD> set spgFlowInInitialPlace 0
[04/20 13:06:56     80s] <CMD> getPlaceMode -user -maxRouteLayer
[04/20 13:06:56     80s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[04/20 13:06:56     80s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[04/20 13:06:56     80s] <CMD> getDesignMode -quiet -flowEffort
[04/20 13:06:56     80s] <CMD> report_message -end_cmd
[04/20 13:06:56     80s] 
[04/20 13:06:56     80s] *** Summary of all messages that are not suppressed in this session:
[04/20 13:06:56     80s] Severity  ID               Count  Summary                                  
[04/20 13:06:56     80s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/20 13:06:56     80s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/20 13:06:56     80s] *** Message Summary: 2 warning(s), 0 error(s)
[04/20 13:06:56     80s] 
[04/20 13:06:56     80s] <CMD> um::create_snapshot -name final -auto min
[04/20 13:06:56     80s] <CMD> um::pop_snapshot_stack
[04/20 13:06:56     80s] <CMD> um::create_snapshot -name place_design
[04/20 13:06:56     80s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/20 13:06:56     80s] <CMD> checkPlace
[04/20 13:06:56     80s] OPERPROF: Starting checkPlace at level 1, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:   Starting PlacementCheckFixedInst at level 2, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:   Finished PlacementCheckFixedInst at level 2, CPU:0.000, REAL:0.001, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1067.7M
[04/20 13:06:56     80s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/20 13:06:56     80s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1067.7M
[04/20 13:06:56     80s] SiteArray: one-level site array dimensions = 178 x 1316
[04/20 13:06:56     80s] SiteArray: use 936,992 bytes
[04/20 13:06:56     80s] SiteArray: current memory after site array memory allocatiion 1067.7M
[04/20 13:06:56     80s] SiteArray: FP blocked sites are writable
[04/20 13:06:56     80s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.002, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.003, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1067.7M
[04/20 13:06:56     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 13:06:56     80s] Mark StBox On SiteArr starts
[04/20 13:06:56     80s] Mark StBox On SiteArr ends
[04/20 13:06:56     80s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.050, REAL:0.051, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.050, REAL:0.051, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.060, REAL:0.060, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.060, REAL:0.062, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.062, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:   Starting PlacementInitFence at level 2, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.001, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:   Finished PlacementInitFence at level 2, CPU:0.010, REAL:0.003, MEM:1067.7M
[04/20 13:06:56     80s] Begin checking placement ... (start mem=1067.7M, init mem=1067.7M)
[04/20 13:06:56     80s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.210, REAL:0.205, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.010, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.020, REAL:0.023, MEM:1067.7M
[04/20 13:06:56     80s] *info: Placed = 24907         
[04/20 13:06:56     80s] *info: Unplaced = 0           
[04/20 13:06:56     80s] Placement Density:86.52%(53910/62310)
[04/20 13:06:56     80s] Placement Density (including fixed std cells):86.52%(53910/62310)
[04/20 13:06:56     80s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.010, REAL:0.002, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.020, REAL:0.011, MEM:1067.7M
[04/20 13:06:56     80s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1067.7M)
[04/20 13:06:56     80s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:1067.7M
[04/20 13:06:56     80s] OPERPROF: Finished checkPlace at level 1, CPU:0.330, REAL:0.335, MEM:1067.7M
[04/20 13:06:56     80s] <CMD> saveNetlist results/verilog/core_adapter.place.v
[04/20 13:06:56     80s] Writing Netlist "results/verilog/core_adapter.place.v" ...
[04/20 13:06:56     80s] <CMD> saveDesign ./DBS/04-place.enc -relativePath -compress
[04/20 13:06:56     80s] #% Begin save design ... (date=04/20 13:06:56, mem=774.2M)
[04/20 13:06:56     80s] % Begin Save ccopt configuration ... (date=04/20 13:06:56, mem=774.2M)
[04/20 13:06:56     80s] % End Save ccopt configuration ... (date=04/20 13:06:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=774.3M, current mem=774.3M)
[04/20 13:06:56     80s] % Begin Save netlist data ... (date=04/20 13:06:56, mem=774.3M)
[04/20 13:06:56     80s] Writing Binary DB to ./DBS/04-place.enc.dat/core_adapter.v.bin in single-threaded mode...
[04/20 13:06:56     80s] % End Save netlist data ... (date=04/20 13:06:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=776.3M, current mem=776.3M)
[04/20 13:06:56     80s] Saving congestion map file ./DBS/04-place.enc.dat/core_adapter.route.congmap.gz ...
[04/20 13:06:56     80s] % Begin Save AAE data ... (date=04/20 13:06:56, mem=776.7M)
[04/20 13:06:56     80s] Saving AAE Data ...
[04/20 13:06:56     80s] % End Save AAE data ... (date=04/20 13:06:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=776.7M, current mem=776.7M)
[04/20 13:06:56     81s] % Begin Save clock tree data ... (date=04/20 13:06:56, mem=776.8M)
[04/20 13:06:56     81s] % End Save clock tree data ... (date=04/20 13:06:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=776.8M, current mem=776.8M)
[04/20 13:06:56     81s] Saving preference file ./DBS/04-place.enc.dat/gui.pref.tcl ...
[04/20 13:06:56     81s] Saving mode setting ...
[04/20 13:06:56     81s] Saving global file ...
[04/20 13:06:56     81s] % Begin Save floorplan data ... (date=04/20 13:06:56, mem=776.8M)
[04/20 13:06:56     81s] Saving floorplan file ...
[04/20 13:06:56     81s] % End Save floorplan data ... (date=04/20 13:06:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=776.8M, current mem=776.8M)
[04/20 13:06:56     81s] Saving Drc markers ...
[04/20 13:06:56     81s] ... No Drc file written since there is no markers found.
[04/20 13:06:56     81s] % Begin Save placement data ... (date=04/20 13:06:56, mem=776.8M)
[04/20 13:06:56     81s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/20 13:06:56     81s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1073.7M) ***
[04/20 13:06:56     81s] % End Save placement data ... (date=04/20 13:06:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=777.2M, current mem=777.2M)
[04/20 13:06:56     81s] % Begin Save routing data ... (date=04/20 13:06:56, mem=777.2M)
[04/20 13:06:56     81s] Saving route file ...
[04/20 13:06:57     81s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1073.7M) ***
[04/20 13:06:57     81s] % End Save routing data ... (date=04/20 13:06:57, total cpu=0:00:00.3, real=0:00:01.0, peak res=778.2M, current mem=778.2M)
[04/20 13:06:57     81s] Saving property file ./DBS/04-place.enc.dat/core_adapter.prop
[04/20 13:06:57     81s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1073.7M) ***
[04/20 13:06:57     81s] % Begin Save power constraints data ... (date=04/20 13:06:57, mem=778.2M)
[04/20 13:06:57     81s] % End Save power constraints data ... (date=04/20 13:06:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=778.2M, current mem=778.2M)
[04/20 13:06:57     81s] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[04/20 13:06:57     81s] Generated self-contained design 04-place.enc.dat
[04/20 13:06:57     81s] #% End save design ... (date=04/20 13:06:57, total cpu=0:00:00.7, real=0:00:01.0, peak res=778.2M, current mem=772.4M)
[04/20 13:06:57     81s] 
[04/20 13:06:57     81s] *** Summary of all messages that are not suppressed in this session:
[04/20 13:06:57     81s] Severity  ID               Count  Summary                                  
[04/20 13:06:57     81s] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[04/20 13:06:57     81s] ERROR     IMPOAX-142           2  %s                                       
[04/20 13:06:57     81s] *** Message Summary: 0 warning(s), 3 error(s)
[04/20 13:06:57     81s] 
[04/20 13:06:57     81s] **WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
[04/20 13:06:57     81s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/20 13:06:57     81s] enableMT= 3
[04/20 13:06:57     81s] useHNameCompare= 3 (lazy mode)
[04/20 13:06:57     81s] doMTMainInit= 1
[04/20 13:06:57     81s] doMTFlushLazyWireDelete= 1
[04/20 13:06:57     81s] useFastLRoute= 0
[04/20 13:06:57     81s] useFastCRoute= 1
[04/20 13:06:57     81s] doMTNetInitAdjWires= 1
[04/20 13:06:57     81s] wireMPoolNoThreadCheck= 1
[04/20 13:06:57     81s] allMPoolNoThreadCheck= 1
[04/20 13:06:57     81s] doNotUseMPoolInCRoute= 1
[04/20 13:06:57     81s] doMTSprFixZeroViaCodes= 1
[04/20 13:06:57     81s] doMTDtrRoute1CleanupA= 1
[04/20 13:06:57     81s] doMTDtrRoute1CleanupB= 1
[04/20 13:06:57     81s] doMTWireLenCalc= 0
[04/20 13:06:57     81s] doSkipQALenRecalc= 1
[04/20 13:06:57     81s] doMTMainCleanup= 1
[04/20 13:06:57     81s] doMTMoveCellTermsToMSLayer= 1
[04/20 13:06:57     81s] doMTConvertWiresToNewViaCode= 1
[04/20 13:06:57     81s] doMTRemoveAntenna= 1
[04/20 13:06:57     81s] doMTCheckConnectivity= 1
[04/20 13:06:57     81s] enableRuntimeLog= 0
[04/20 13:06:57     81s] Set wireMPool w/ noThreadCheck
[04/20 13:06:57     81s] *** Starting trialRoute (mem=1072.7M) ***
[04/20 13:06:57     81s] 
[04/20 13:06:57     81s] Using hname+ instead name for net compare
[04/20 13:06:57     81s] There are 0 guide points passed to earlyGlobalRoute for fixed pins.
[04/20 13:06:57     81s] There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
[04/20 13:06:57     81s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[04/20 13:06:57     81s] **WARN: (IMPTR-7102):	There are 1 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
[04/20 13:06:57     81s] Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
[04/20 13:06:57     81s] Phase 0 (cpu= 0:00:00.1 real= 0:00:00.1 mem= 1072.7M)
[04/20 13:06:57     81s] Options:  -noPinGuide
[04/20 13:06:57     81s] 
[04/20 13:06:57     81s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[04/20 13:06:57     81s] Set wireMPool w/ noThreadCheck
[04/20 13:06:57     81s] routingBox: (0 0) (519840 519960)
[04/20 13:06:57     81s] coreBox:    (9880 10080) (509960 509880)
[04/20 13:06:57     81s] Setting of trcDoMultiPinNet= 0
[04/20 13:06:57     81s] 
[04/20 13:06:57     81s] Phase 1a route (cpu=0:00:00.3 real=0:00:00.2 mem=1072.7M):
[04/20 13:06:57     81s] Est net length = 2.905e+05um = 1.454e+05H + 1.450e+05V
[04/20 13:06:57     81s] Usage: (26.3%H 38.0%V) = (1.923e+05um 2.735e+05um) = (113256 163640)
[04/20 13:06:57     81s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[04/20 13:06:57     81s] Overflow: 662 = 10 (0.04% H) + 652 (2.61% V)
[04/20 13:06:57     81s] 
[04/20 13:06:58     82s] Phase 1b route (cpu=0:00:00.1 real=0:00:00.1 mem=1072.7M):
[04/20 13:06:58     82s] Usage: (26.2%H 38.0%V) = (1.917e+05um 2.735e+05um) = (112883 163640)
[04/20 13:06:58     82s] Overflow: 653 = 8 (0.03% H) + 645 (2.59% V)
[04/20 13:06:58     82s] 
[04/20 13:06:58     82s] Phase 1c route (cpu=0:00:00.1 real=0:00:00.1 mem=1072.7M):
[04/20 13:06:58     82s] Usage: (26.1%H 38.0%V) = (1.907e+05um 2.733e+05um) = (112339 163504)
[04/20 13:06:58     82s] Overflow: 597 = 6 (0.02% H) + 591 (2.37% V)
[04/20 13:06:58     82s] 
[04/20 13:06:58     82s] Phase 1d route (cpu=0:00:00.1 real=0:00:00.1 mem=1072.7M):
[04/20 13:06:58     82s] Usage: (26.1%H 38.0%V) = (1.908e+05um 2.734e+05um) = (112392 163557)
[04/20 13:06:58     82s] Overflow: 538 = 3 (0.01% H) + 535 (2.15% V)
[04/20 13:06:58     82s] 
[04/20 13:06:58     82s] Phase 1a-1d Overflow: 0.01% H + 2.15% V (0:00:00.6 1072.7M)

[04/20 13:06:58     82s] 
[04/20 13:06:58     82s] Phase 1e route (cpu=0:00:00.1 real=0:00:00.1 mem=1072.7M):
[04/20 13:06:58     82s] Usage: (26.2%H 38.0%V) = (1.917e+05um 2.737e+05um) = (112911 163774)
[04/20 13:06:58     82s] Overflow: 217 = 2 (0.01% H) + 215 (0.86% V)
[04/20 13:06:58     82s] 
[04/20 13:06:58     82s] Phase 1f route (cpu=0:00:00.1 real=0:00:00.1 mem=1072.7M):
[04/20 13:06:58     82s] Usage: (26.3%H 38.1%V) = (1.922e+05um 2.739e+05um) = (113191 163870)
[04/20 13:06:58     82s] Overflow: 110 = 0 (0.00% H) + 110 (0.44% V)
[04/20 13:06:58     82s] 
[04/20 13:06:58     82s] Congestion distribution:
[04/20 13:06:58     82s] 
[04/20 13:06:58     82s] Remain	cntH		cntV
[04/20 13:06:58     82s] --------------------------------------
[04/20 13:06:58     82s]  -2:	0	 0.00%	2	 0.01%
[04/20 13:06:58     82s]  -1:	0	 0.00%	107	 0.43%
[04/20 13:06:58     82s] --------------------------------------
[04/20 13:06:58     82s]   0:	16	 0.06%	640	 2.57%
[04/20 13:06:58     82s]   1:	30	 0.12%	511	 2.05%
[04/20 13:06:58     82s]   2:	60	 0.24%	733	 2.94%
[04/20 13:06:58     82s]   3:	146	 0.59%	993	 3.98%
[04/20 13:06:58     82s]   4:	347	 1.39%	1416	 5.68%
[04/20 13:06:58     82s]   5:	24349	97.60%	20546	82.36%
[04/20 13:06:58     82s] 
[04/20 13:06:58     82s] 
[04/20 13:06:58     82s] Phase 1e-1f Overflow: 0.00% H + 0.44% V (0:00:00.1 1072.7M)

[04/20 13:06:58     82s] Global route (cpu=0.7s real=0.7s 1072.7M)
[04/20 13:06:59     83s] 
[04/20 13:06:59     83s] 
[04/20 13:06:59     83s] *** After '-updateRemainTrks' operation: 
[04/20 13:06:59     83s] 
[04/20 13:06:59     83s] Usage: (29.3%H 40.0%V) = (2.153e+05um 2.857e+05um) = (126143 172079)
[04/20 13:06:59     83s] Overflow: 958 = 95 (0.38% H) + 864 (3.46% V)
[04/20 13:06:59     83s] 
[04/20 13:06:59     83s] Phase 1l Overflow: 0.38% H + 3.46% V (0:00:00.9 1080.7M)

[04/20 13:06:59     83s] 
[04/20 13:06:59     83s] Congestion distribution:
[04/20 13:06:59     83s] 
[04/20 13:06:59     83s] Remain	cntH		cntV
[04/20 13:06:59     83s] --------------------------------------
[04/20 13:06:59     83s]  -5:	1	 0.00%	63	 0.25%
[04/20 13:06:59     83s]  -4:	7	 0.03%	44	 0.18%
[04/20 13:06:59     83s]  -3:	9	 0.04%	80	 0.32%
[04/20 13:06:59     83s]  -2:	17	 0.07%	139	 0.56%
[04/20 13:06:59     83s]  -1:	39	 0.16%	285	 1.14%
[04/20 13:06:59     83s] --------------------------------------
[04/20 13:06:59     83s]   0:	73	 0.29%	498	 2.00%
[04/20 13:06:59     83s]   1:	122	 0.49%	633	 2.54%
[04/20 13:06:59     83s]   2:	191	 0.77%	891	 3.57%
[04/20 13:06:59     83s]   3:	317	 1.27%	1094	 4.39%
[04/20 13:06:59     83s]   4:	521	 2.09%	1347	 5.40%
[04/20 13:06:59     83s]   5:	23651	94.80%	19874	79.66%
[04/20 13:06:59     83s] 
[04/20 13:06:59     83s] Starting trMTInitAdjWires in ST mode ...
[04/20 13:06:59     83s] 
[04/20 13:06:59     83s] *** Completed Phase 1 route (cpu=0:00:01.8 real=0:00:01.8 1080.7M) ***
[04/20 13:06:59     83s] 
[04/20 13:06:59     83s] Using trMTFlushLazyWireDel= 1
[04/20 13:06:59     83s] Not using mpools for CRoute
[04/20 13:06:59     83s] Starting trMTDtrRoute1CleanupA in ST mode ...
[04/20 13:07:00     84s] Phase 2a (cpu=0:00:00.7 real=0:00:00.7 mem=1080.7M)
[04/20 13:07:00     84s] Not using mpools for CRoute
[04/20 13:07:00     84s] Phase 2b (cpu=0:00:00.7 real=0:00:00.7 mem=1080.7M)
[04/20 13:07:00     84s] Starting trMTDtrRoute1CleanupB in ST mode ...
[04/20 13:07:01     85s] Cleanup real= 0:00:00.5
[04/20 13:07:01     85s] Phase 2 total (cpu=0:00:01.9 real=0:00:01.9 mem=1080.7M)
[04/20 13:07:01     85s] 
[04/20 13:07:01     85s] Total length: 3.309e+05um, number of vias: 186365
[04/20 13:07:01     85s] M1(H) length: 1.310e+04um, number of vias: 94013
[04/20 13:07:01     85s] M2(V) length: 1.061e+05um, number of vias: 66111
[04/20 13:07:01     85s] M3(H) length: 1.262e+05um, number of vias: 17250
[04/20 13:07:01     85s] M4(V) length: 4.642e+04um, number of vias: 4701
[04/20 13:07:01     85s] M5(H) length: 1.599e+04um, number of vias: 3364
[04/20 13:07:01     85s] M6(V) length: 1.949e+04um, number of vias: 464
[04/20 13:07:01     85s] M7(H) length: 8.142e+02um, number of vias: 380
[04/20 13:07:01     85s] M8(V) length: 2.472e+03um, number of vias: 62
[04/20 13:07:01     85s] M9(H) length: 2.285e+02um, number of vias: 20
[04/20 13:07:01     85s] M10(V) length: 1.120e+02um
[04/20 13:07:01     85s] *** Completed Phase 2 route (cpu=0:00:01.9 real=0:00:02.0 1080.7M) ***
[04/20 13:07:01     85s] 
[04/20 13:07:01     85s] Skipping QALenRecalc
[04/20 13:07:01     85s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[04/20 13:07:01     85s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[04/20 13:07:01     85s] *** Finished all Phases (cpu=0:00:03.8 mem=1080.7M) ***
[04/20 13:07:01     85s] trMTFlushLazyWireDel was already disabled
[04/20 13:07:01     85s] Starting trMTSprFixZeroViaCodes in ST mode ...
[04/20 13:07:01     85s] trMTSprFixZeroViaCodes runtime= 0:00:00.1
[04/20 13:07:01     85s] **WARN: (IMPTR-7102):	There are 1 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
[04/20 13:07:01     85s] Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
[04/20 13:07:01     85s] Starting trMTRemoveAntenna in ST mode ...
[04/20 13:07:01     85s] Peak Memory Usage was 1080.7M 
[04/20 13:07:01     85s] TrialRoute+GlbRouteEst total runtime= 0:00:04.0
[04/20 13:07:01     85s] *** Finished trialRoute (cpu=0:00:04.0 mem=1080.7M) ***
[04/20 13:07:01     85s] 
[04/20 13:07:01     85s] Set wireMPool w/ threadCheck
[04/20 13:07:01     85s] <CMD> setExtractRCMode -engine preRoute
[04/20 13:07:01     85s] <CMD> setDesignMode -process 45
[04/20 13:07:01     85s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/20 13:07:01     85s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[04/20 13:07:01     85s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/20 13:07:01     85s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[04/20 13:07:01     85s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[04/20 13:07:01     85s] Updating process node dependent CCOpt properties for the 45nm process node.
[04/20 13:07:01     85s] <CMD> extractRC
[04/20 13:07:01     85s] Extraction called for design 'core_adapter' of instances=24907 and nets=28242 using extraction engine 'preRoute' .
[04/20 13:07:01     85s] PreRoute RC Extraction called for design core_adapter.
[04/20 13:07:01     85s] RC Extraction called in multi-corner(1) mode.
[04/20 13:07:01     85s] RCMode: PreRoute
[04/20 13:07:01     85s]       RC Corner Indexes            0   
[04/20 13:07:01     85s] Capacitance Scaling Factor   : 1.00000 
[04/20 13:07:01     85s] Resistance Scaling Factor    : 1.00000 
[04/20 13:07:01     85s] Clock Cap. Scaling Factor    : 1.00000 
[04/20 13:07:01     85s] Clock Res. Scaling Factor    : 1.00000 
[04/20 13:07:01     85s] Shrink Factor                : 1.00000
[04/20 13:07:01     85s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/20 13:07:01     85s] Using capacitance table file ...
[04/20 13:07:01     85s] Updating RC grid for preRoute extraction ...
[04/20 13:07:01     85s] Initializing multi-corner capacitance tables ... 
[04/20 13:07:01     85s] Initializing multi-corner resistance tables ...
[04/20 13:07:01     85s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1080.723M)
[04/20 13:07:01     85s] <CMD> setAnalysisMode -checktype setup -skew true -clockPropagation sdcControl
[04/20 13:07:01     85s] <CMD> setAnalysisMode -analysistype single -checkType setup -skew true -clockPropagation sdcControl
[04/20 13:07:01     85s] <CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/04-place-timeDesign.setup
[04/20 13:07:01     85s] #optDebug: fT-S <1 1 0 0 0>
[04/20 13:07:01     85s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/20 13:07:01     85s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/20 13:07:01     85s] Effort level <high> specified for reg2reg path_group
[04/20 13:07:02     86s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.003, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.049, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.057, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.064, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.064, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1081.5M
[04/20 13:07:02     86s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1081.5M
[04/20 13:07:02     86s] #################################################################################
[04/20 13:07:02     86s] # Design Stage: PreRoute
[04/20 13:07:02     86s] # Design Name: core_adapter
[04/20 13:07:02     86s] # Design Mode: 45nm
[04/20 13:07:02     86s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:07:02     86s] # Parasitics Mode: No SPEF/RCDB
[04/20 13:07:02     86s] # Signoff Settings: SI Off 
[04/20 13:07:02     86s] #################################################################################
[04/20 13:07:03     87s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:07:03     87s] Calculate delays in Single mode...
[04/20 13:07:03     87s] Topological Sorting (REAL = 0:00:00.0, MEM = 1083.3M, InitMEM = 1079.5M)
[04/20 13:07:03     87s] Start delay calculation (fullDC) (1 T). (MEM=1083.34)
[04/20 13:07:03     87s] End AAE Lib Interpolated Model. (MEM=1099.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:07:08     92s] Total number of fetched objects 31090
[04/20 13:07:08     92s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/20 13:07:08     92s] End delay calculation. (MEM=1163.56 CPU=0:00:04.3 REAL=0:00:04.0)
[04/20 13:07:08     92s] End delay calculation (fullDC). (MEM=1163.56 CPU=0:00:05.3 REAL=0:00:05.0)
[04/20 13:07:08     92s] *** CDM Built up (cpu=0:00:05.6  real=0:00:06.0  mem= 1163.6M) ***
[04/20 13:07:08     93s] *** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:06.0 totSessionCpu=0:01:33 mem=1163.6M)
[04/20 13:07:11     95s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):| -39.375 | -39.375 | -38.750 |
|           TNS (ns):|-79008.5 |-79008.5 |-77446.2 |
|    Violating Paths:|  2523   |  2523   |  2417   |
|          All Paths:|  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+
|core_adapter_av     | -39.375 | -39.375 | -38.750 |
|                    |-79008.5 |-79008.5 |-77446.2 |
|                    |  2523   |  2523   |  2417   |
|                    |  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    174 (174)     |   -3.036   |    174 (174)     |
|   max_tran     |   2370 (14617)   |  -42.161   |   2379 (16045)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 86.519%
------------------------------------------------------------
Reported timing to dir results/timing/04-place-timeDesign.setup
[04/20 13:07:11     95s] Total CPU time: 9.13 sec
[04/20 13:07:11     95s] Total Real time: 10.0 sec
[04/20 13:07:11     95s] Total Memory Usage: 1119.863281 Mbytes
[04/20 13:07:11     95s] #optDebug: fT-R <0 1 0 0 0>
[04/20 13:07:11     95s] <CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/04-place.setup.rpt
[04/20 13:07:11     95s] <CMD> summaryReport -outfile results/summary/04-place.rpt
[04/20 13:07:11     95s] Start to collect the design information.
[04/20 13:07:11     95s] Build netlist information for Cell core_adapter.
[04/20 13:07:11     95s] Finished collecting the design information.
[04/20 13:07:11     95s] Generating standard cells used in the design report.
[04/20 13:07:11     95s] Analyze library ... 
[04/20 13:07:11     95s] Analyze netlist ... 
[04/20 13:07:11     95s] Generating HFO information report.
[04/20 13:07:11     95s] Generate no-driven nets information report.
[04/20 13:07:11     95s] Analyze timing ... 
[04/20 13:07:11     95s] Analyze floorplan/placement ... 
[04/20 13:07:11     95s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.003, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.010, REAL:0.000, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.040, REAL:0.049, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.040, REAL:0.050, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.010, REAL:0.000, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.057, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.064, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.064, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1121.9M
[04/20 13:07:11     95s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1121.9M
[04/20 13:07:11     95s] Analysis Routing ...
[04/20 13:07:11     95s] Report saved in file results/summary/04-place.rpt.
[04/20 13:07:11     95s] <CMD> initECO ipo1.txt
[04/20 13:07:11     95s] **WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
[04/20 13:07:11     95s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/20 13:07:11     95s] Set wireMPool w/ noThreadCheck
[04/20 13:07:11     95s] *** Starting trialRoute (mem=1121.9M) ***
[04/20 13:07:11     95s] 
[04/20 13:07:11     95s] Using hname+ instead name for net compare
[04/20 13:07:11     95s] There are 0 guide points passed to earlyGlobalRoute for fixed pins.
[04/20 13:07:11     95s] There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
[04/20 13:07:12     95s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[04/20 13:07:12     95s] **WARN: (IMPTR-7102):	There are 1 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
[04/20 13:07:12     95s] Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
[04/20 13:07:12     95s] Phase 0 (cpu= 0:00:00.1 real= 0:00:00.1 mem= 1121.9M)
[04/20 13:07:12     95s] Options:  -highEffort -noPinGuide
[04/20 13:07:12     95s] 
[04/20 13:07:12     95s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[04/20 13:07:12     95s] Set wireMPool w/ noThreadCheck
[04/20 13:07:12     95s] routingBox: (0 0) (519840 519960)
[04/20 13:07:12     95s] coreBox:    (9880 10080) (509960 509880)
[04/20 13:07:12     96s] 
[04/20 13:07:12     96s] Phase 1a route (cpu=0:00:00.2 real=0:00:00.2 mem=1123.4M):
[04/20 13:07:12     96s] Est net length = 2.905e+05um = 1.454e+05H + 1.450e+05V
[04/20 13:07:12     96s] Usage: (26.3%H 38.0%V) = (1.923e+05um 2.735e+05um) = (113256 163640)
[04/20 13:07:12     96s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[04/20 13:07:12     96s] Overflow: 662 = 10 (0.04% H) + 652 (2.61% V)
[04/20 13:07:12     96s] 
[04/20 13:07:12     96s] Phase 1b route (cpu=0:00:00.1 real=0:00:00.1 mem=1125.4M):
[04/20 13:07:12     96s] Usage: (26.2%H 38.0%V) = (1.917e+05um 2.735e+05um) = (112883 163640)
[04/20 13:07:12     96s] Overflow: 653 = 8 (0.03% H) + 645 (2.59% V)
[04/20 13:07:12     96s] 
[04/20 13:07:12     96s] Phase 1c route (cpu=0:00:00.1 real=0:00:00.1 mem=1125.4M):
[04/20 13:07:12     96s] Usage: (26.1%H 38.0%V) = (1.907e+05um 2.733e+05um) = (112339 163504)
[04/20 13:07:12     96s] Overflow: 597 = 6 (0.02% H) + 591 (2.37% V)
[04/20 13:07:12     96s] 
[04/20 13:07:12     96s] Phase 1d route (cpu=0:00:00.1 real=0:00:00.1 mem=1125.4M):
[04/20 13:07:12     96s] Usage: (26.1%H 38.0%V) = (1.908e+05um 2.734e+05um) = (112392 163557)
[04/20 13:07:12     96s] Overflow: 538 = 3 (0.01% H) + 535 (2.15% V)
[04/20 13:07:12     96s] 
[04/20 13:07:12     96s] Phase 1a-1d Overflow: 0.01% H + 2.15% V (0:00:00.6 1125.4M)

[04/20 13:07:12     96s] 
[04/20 13:07:12     96s] Phase 1e route (cpu=0:00:00.1 real=0:00:00.1 mem=1125.4M):
[04/20 13:07:12     96s] Usage: (26.2%H 38.0%V) = (1.917e+05um 2.737e+05um) = (112911 163774)
[04/20 13:07:12     96s] Overflow: 217 = 2 (0.01% H) + 215 (0.86% V)
[04/20 13:07:12     96s] 
[04/20 13:07:12     96s] Phase 1f route (cpu=0:00:00.1 real=0:00:00.1 mem=1125.4M):
[04/20 13:07:12     96s] Usage: (26.3%H 38.1%V) = (1.922e+05um 2.739e+05um) = (113191 163870)
[04/20 13:07:12     96s] Overflow: 110 = 0 (0.00% H) + 110 (0.44% V)
[04/20 13:07:12     96s] 
[04/20 13:07:12     96s] Phase 1g route (cpu=0:00:00.1 real=0:00:00.1 mem=1125.4M):
[04/20 13:07:12     96s] Usage: (26.4%H 38.1%V) = (1.928e+05um 2.741e+05um) = (113552 164018)
[04/20 13:07:12     96s] Overflow: 29 = 0 (0.00% H) + 29 (0.12% V)
[04/20 13:07:12     96s] 
[04/20 13:07:12     96s] Phase 1h route (cpu=0:00:00.1 real=0:00:00.1 mem=1125.4M):
[04/20 13:07:12     96s] Usage: (26.4%H 38.1%V) = (1.929e+05um 2.741e+05um) = (113619 164029)
[04/20 13:07:12     96s] Overflow: 23 = 0 (0.00% H) + 23 (0.09% V)
[04/20 13:07:12     96s] 
[04/20 13:07:12     96s] Congestion distribution:
[04/20 13:07:12     96s] 
[04/20 13:07:12     96s] Remain	cntH		cntV
[04/20 13:07:12     96s] --------------------------------------
[04/20 13:07:12     96s]  -2:	0	 0.00%	1	 0.00%
[04/20 13:07:12     96s]  -1:	0	 0.00%	22	 0.09%
[04/20 13:07:12     96s] --------------------------------------
[04/20 13:07:12     96s]   0:	14	 0.06%	707	 2.83%
[04/20 13:07:12     96s]   1:	37	 0.15%	512	 2.05%
[04/20 13:07:12     96s]   2:	64	 0.26%	734	 2.94%
[04/20 13:07:12     96s]   3:	161	 0.65%	994	 3.98%
[04/20 13:07:12     96s]   4:	346	 1.39%	1430	 5.73%
[04/20 13:07:12     96s]   5:	24326	97.51%	20548	82.36%
[04/20 13:07:12     96s] 
[04/20 13:07:12     96s] 
[04/20 13:07:12     96s] Phase 1e-1h Overflow: 0.00% H + 0.09% V (0:00:00.3 1125.4M)

[04/20 13:07:12     96s] Global route (cpu=0.8s real=0.8s 1125.4M)
[04/20 13:07:13     97s] 
[04/20 13:07:13     97s] 
[04/20 13:07:13     97s] *** After '-updateRemainTrks' operation: 
[04/20 13:07:13     97s] 
[04/20 13:07:13     97s] Usage: (29.4%H 40.0%V) = (2.158e+05um 2.857e+05um) = (126419 172096)
[04/20 13:07:13     97s] Overflow: 872 = 94 (0.38% H) + 778 (3.12% V)
[04/20 13:07:13     97s] 
[04/20 13:07:13     97s] Phase 1l Overflow: 0.38% H + 3.12% V (0:00:00.6 1133.4M)

[04/20 13:07:13     97s] 
[04/20 13:07:13     97s] Congestion distribution:
[04/20 13:07:13     97s] 
[04/20 13:07:13     97s] Remain	cntH		cntV
[04/20 13:07:13     97s] --------------------------------------
[04/20 13:07:13     97s]  -5:	1	 0.00%	56	 0.22%
[04/20 13:07:13     97s]  -4:	4	 0.02%	43	 0.17%
[04/20 13:07:13     97s]  -3:	6	 0.02%	62	 0.25%
[04/20 13:07:13     97s]  -2:	25	 0.10%	137	 0.55%
[04/20 13:07:13     97s]  -1:	38	 0.15%	255	 1.02%
[04/20 13:07:13     97s] --------------------------------------
[04/20 13:07:13     97s]   0:	63	 0.25%	518	 2.08%
[04/20 13:07:13     97s]   1:	132	 0.53%	642	 2.57%
[04/20 13:07:13     97s]   2:	213	 0.85%	880	 3.53%
[04/20 13:07:13     97s]   3:	312	 1.25%	1115	 4.47%
[04/20 13:07:13     97s]   4:	531	 2.13%	1364	 5.47%
[04/20 13:07:13     97s]   5:	23623	94.69%	19876	79.67%
[04/20 13:07:13     97s] 
[04/20 13:07:13     97s] Starting trMTInitAdjWires in ST mode ...
[04/20 13:07:13     97s] 
[04/20 13:07:13     97s] *** Completed Phase 1 route (cpu=0:00:01.5 real=0:00:01.5 1133.4M) ***
[04/20 13:07:13     97s] 
[04/20 13:07:13     97s] Using trMTFlushLazyWireDel= 1
[04/20 13:07:13     97s] Not using mpools for CRoute
[04/20 13:07:13     97s] Starting trMTDtrRoute1CleanupA in ST mode ...
[04/20 13:07:13     97s] Phase 2a (cpu=0:00:00.4 real=0:00:00.4 mem=1133.4M)
[04/20 13:07:13     97s] Not using mpools for CRoute
[04/20 13:07:14     98s] Phase 2b (cpu=0:00:00.4 real=0:00:00.4 mem=1133.4M)
[04/20 13:07:14     98s] Starting trMTDtrRoute1CleanupB in ST mode ...
[04/20 13:07:14     98s] Cleanup real= 0:00:00.3
[04/20 13:07:14     98s] Phase 2 total (cpu=0:00:01.1 real=0:00:01.1 mem=1133.4M)
[04/20 13:07:14     98s] 
[04/20 13:07:14     98s] Total length: 3.314e+05um, number of vias: 186357
[04/20 13:07:14     98s] M1(H) length: 1.317e+04um, number of vias: 94019
[04/20 13:07:14     98s] M2(V) length: 1.061e+05um, number of vias: 66126
[04/20 13:07:14     98s] M3(H) length: 1.263e+05um, number of vias: 17240
[04/20 13:07:14     98s] M4(V) length: 4.654e+04um, number of vias: 4710
[04/20 13:07:14     98s] M5(H) length: 1.616e+04um, number of vias: 3377
[04/20 13:07:14     98s] M6(V) length: 1.946e+04um, number of vias: 445
[04/20 13:07:14     98s] M7(H) length: 8.305e+02um, number of vias: 364
[04/20 13:07:14     98s] M8(V) length: 2.393e+03um, number of vias: 56
[04/20 13:07:14     98s] M9(H) length: 2.226e+02um, number of vias: 20
[04/20 13:07:14     98s] M10(V) length: 1.184e+02um
[04/20 13:07:14     98s] *** Completed Phase 2 route (cpu=0:00:01.1 real=0:00:01.1 1133.4M) ***
[04/20 13:07:14     98s] 
[04/20 13:07:14     98s] Skipping QALenRecalc
[04/20 13:07:14     98s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[04/20 13:07:14     98s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[04/20 13:07:14     98s] *** Finished all Phases (cpu=0:00:02.7 mem=1133.4M) ***
[04/20 13:07:14     98s] trMTFlushLazyWireDel was already disabled
[04/20 13:07:14     98s] Starting trMTSprFixZeroViaCodes in ST mode ...
[04/20 13:07:14     98s] trMTSprFixZeroViaCodes runtime= 0:00:00.1
[04/20 13:07:14     98s] **WARN: (IMPTR-7102):	There are 1 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
[04/20 13:07:14     98s] Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
[04/20 13:07:14     98s] Starting trMTRemoveAntenna in ST mode ...
[04/20 13:07:14     98s] Peak Memory Usage was 1133.4M 
[04/20 13:07:14     98s] TrialRoute+GlbRouteEst total runtime= +0:00:02.9 = 0:00:06.9
[04/20 13:07:14     98s]   TrialRoute full (called 2x) runtime= 0:00:06.9
[04/20 13:07:14     98s] *** Finished trialRoute (cpu=0:00:02.9 mem=1133.4M) ***
[04/20 13:07:14     98s] 
[04/20 13:07:14     98s] Set wireMPool w/ threadCheck
[04/20 13:07:14     98s] <CMD> setExtractRCMode -engine preRoute
[04/20 13:07:14     98s] <CMD> extractRC
[04/20 13:07:14     98s] Extraction called for design 'core_adapter' of instances=24907 and nets=28242 using extraction engine 'preRoute' .
[04/20 13:07:14     98s] PreRoute RC Extraction called for design core_adapter.
[04/20 13:07:14     98s] RC Extraction called in multi-corner(1) mode.
[04/20 13:07:14     98s] RCMode: PreRoute
[04/20 13:07:14     98s]       RC Corner Indexes            0   
[04/20 13:07:14     98s] Capacitance Scaling Factor   : 1.00000 
[04/20 13:07:14     98s] Resistance Scaling Factor    : 1.00000 
[04/20 13:07:14     98s] Clock Cap. Scaling Factor    : 1.00000 
[04/20 13:07:14     98s] Clock Res. Scaling Factor    : 1.00000 
[04/20 13:07:14     98s] Shrink Factor                : 1.00000
[04/20 13:07:14     98s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/20 13:07:14     98s] Using capacitance table file ...
[04/20 13:07:15     98s] Updating RC grid for preRoute extraction ...
[04/20 13:07:15     98s] Initializing multi-corner capacitance tables ... 
[04/20 13:07:15     98s] Initializing multi-corner resistance tables ...
[04/20 13:07:15     99s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1118.859M)
[04/20 13:07:15     99s] <CMD> optDesign -preCTS
[04/20 13:07:15     99s] Executing: place_opt_design -opt
[04/20 13:07:15     99s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/20 13:07:15     99s] *** Starting GigaPlace ***
[04/20 13:07:15     99s] **INFO: user set placement options
[04/20 13:07:15     99s] **INFO: user set opt options
[04/20 13:07:15     99s] #optDebug: fT-E <X 2 3 1 0>
[04/20 13:07:15     99s] #optDebug: fT-S <1 2 3 1 0>
[04/20 13:07:15     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:1118.9M
[04/20 13:07:15     99s] #spOpts: N=45 mergeVia=F 
[04/20 13:07:15     99s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1118.9M
[04/20 13:07:15     99s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/20 13:07:15     99s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1118.9M
[04/20 13:07:15     99s] SiteArray: one-level site array dimensions = 178 x 1316
[04/20 13:07:15     99s] SiteArray: use 936,992 bytes
[04/20 13:07:15     99s] SiteArray: current memory after site array memory allocatiion 1118.9M
[04/20 13:07:15     99s] SiteArray: FP blocked sites are writable
[04/20 13:07:15     99s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.002, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.003, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1118.9M
[04/20 13:07:15     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 13:07:15     99s] Mark StBox On SiteArr starts
[04/20 13:07:15     99s] Mark StBox On SiteArr ends
[04/20 13:07:15     99s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.050, REAL:0.049, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.050, REAL:0.050, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.050, REAL:0.057, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.001, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Starting CMU at level 4, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.060, REAL:0.065, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.066, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.003, MEM:1118.9M
[04/20 13:07:15     99s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1118.9MB).
[04/20 13:07:15     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.086, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] **WARN: (IMPOPT-576):	1 nets have unplaced terms. 
[04/20 13:07:15     99s] Type 'man IMPOPT-576' for more detail.
[04/20 13:07:15     99s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/20 13:07:15     99s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/20 13:07:15     99s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1118.9M
[04/20 13:07:15     99s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/20 13:07:15     99s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1118.9M
[04/20 13:07:15     99s] SiteArray: one-level site array dimensions = 178 x 1316
[04/20 13:07:15     99s] SiteArray: use 936,992 bytes
[04/20 13:07:15     99s] SiteArray: current memory after site array memory allocatiion 1118.9M
[04/20 13:07:15     99s] SiteArray: FP blocked sites are writable
[04/20 13:07:15     99s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.003, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1118.9M
[04/20 13:07:15     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 13:07:15     99s] Mark StBox On SiteArr starts
[04/20 13:07:15     99s] Mark StBox On SiteArr ends
[04/20 13:07:15     99s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.050, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.058, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.066, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.066, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/20 13:07:15     99s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.011, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.011, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] GigaOpt running with 1 threads.
[04/20 13:07:15     99s] Info: 1 threads available for lower-level modules during optimization.
[04/20 13:07:15     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:1118.9M
[04/20 13:07:15     99s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/20 13:07:15     99s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Starting CMU at level 4, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.011, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.012, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.003, MEM:1118.9M
[04/20 13:07:15     99s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1118.9MB).
[04/20 13:07:15     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.034, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1118.9M
[04/20 13:07:15     99s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1118.9M
[04/20 13:07:15     99s] 
[04/20 13:07:15     99s] Creating Lib Analyzer ...
[04/20 13:07:15     99s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/20 13:07:15     99s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/20 13:07:15     99s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/20 13:07:15     99s] 
[04/20 13:07:16     99s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:40 mem=1118.9M
[04/20 13:07:16     99s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:40 mem=1118.9M
[04/20 13:07:16     99s] Creating Lib Analyzer, finished. 
[04/20 13:07:16     99s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[04/20 13:07:16     99s] Type 'man IMPOPT-665' for more detail.
[04/20 13:07:16     99s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 800.9M, totSessionCpu=0:01:40 **
[04/20 13:07:16     99s] *** optDesign -preCTS ***
[04/20 13:07:16     99s] DRC Margin: user margin 0.0; extra margin 0.2
[04/20 13:07:16     99s] Setup Target Slack: user slack 0; extra slack 0.0
[04/20 13:07:16     99s] Hold Target Slack: user slack 0
[04/20 13:07:16    100s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/20 13:07:16    100s] Type 'man IMPOPT-3195' for more detail.
[04/20 13:07:16    100s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.011, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.011, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.001, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.003, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1107.6M
[04/20 13:07:16    100s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1107.6M
[04/20 13:07:16    100s] Multi-VT timing optimization disabled based on library information.
[04/20 13:07:16    100s] Deleting Cell Server ...
[04/20 13:07:16    100s] Deleting Lib Analyzer.
[04/20 13:07:16    100s] Creating Cell Server ...(0, 0, 0, 0)
[04/20 13:07:16    100s] Summary for sequential cells identification: 
[04/20 13:07:16    100s]   Identified SBFF number: 16
[04/20 13:07:16    100s]   Identified MBFF number: 0
[04/20 13:07:16    100s]   Identified SB Latch number: 0
[04/20 13:07:16    100s]   Identified MB Latch number: 0
[04/20 13:07:16    100s]   Not identified SBFF number: 0
[04/20 13:07:16    100s]   Not identified MBFF number: 0
[04/20 13:07:16    100s]   Not identified SB Latch number: 0
[04/20 13:07:16    100s]   Not identified MB Latch number: 0
[04/20 13:07:16    100s]   Number of sequential cells which are not FFs: 13
[04/20 13:07:16    100s]  Visiting view : core_adapter_av
[04/20 13:07:16    100s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/20 13:07:16    100s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/20 13:07:16    100s]  Visiting view : core_adapter_av
[04/20 13:07:16    100s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/20 13:07:16    100s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/20 13:07:16    100s]  Setting StdDelay to 32.90
[04/20 13:07:16    100s] Creating Cell Server, finished. 
[04/20 13:07:16    100s] 
[04/20 13:07:16    100s] Deleting Cell Server ...
[04/20 13:07:16    100s] 
[04/20 13:07:16    100s] Creating Lib Analyzer ...
[04/20 13:07:16    100s] Creating Cell Server ...(0, 0, 0, 0)
[04/20 13:07:16    100s] Summary for sequential cells identification: 
[04/20 13:07:16    100s]   Identified SBFF number: 16
[04/20 13:07:16    100s]   Identified MBFF number: 0
[04/20 13:07:16    100s]   Identified SB Latch number: 0
[04/20 13:07:16    100s]   Identified MB Latch number: 0
[04/20 13:07:16    100s]   Not identified SBFF number: 0
[04/20 13:07:16    100s]   Not identified MBFF number: 0
[04/20 13:07:16    100s]   Not identified SB Latch number: 0
[04/20 13:07:16    100s]   Not identified MB Latch number: 0
[04/20 13:07:16    100s]   Number of sequential cells which are not FFs: 13
[04/20 13:07:16    100s]  Visiting view : core_adapter_av
[04/20 13:07:16    100s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/20 13:07:16    100s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/20 13:07:16    100s]  Visiting view : core_adapter_av
[04/20 13:07:16    100s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/20 13:07:16    100s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/20 13:07:16    100s]  Setting StdDelay to 32.90
[04/20 13:07:16    100s] Creating Cell Server, finished. 
[04/20 13:07:16    100s] 
[04/20 13:07:16    100s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/20 13:07:16    100s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/20 13:07:16    100s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/20 13:07:16    100s] 
[04/20 13:07:16    100s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:40 mem=1107.6M
[04/20 13:07:16    100s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:40 mem=1107.6M
[04/20 13:07:16    100s] Creating Lib Analyzer, finished. 
[04/20 13:07:16    100s] ### Creating LA Mngr. totSessionCpu=0:01:40 mem=1107.6M
[04/20 13:07:16    100s] ### Creating LA Mngr, finished. totSessionCpu=0:01:40 mem=1107.6M
[04/20 13:07:16    100s] [NR-eGR] Started earlyGlobalRoute kernel
[04/20 13:07:16    100s] [NR-eGR] Initial Peak syMemory usage = 1107.6 MB
[04/20 13:07:16    100s] (I)       Reading DB...
[04/20 13:07:16    100s] (I)       Read data from FE... (mem=1107.6M)
[04/20 13:07:16    100s] (I)       Read nodes and places... (mem=1107.6M)
[04/20 13:07:16    100s] (I)       Number of ignored instance 0
[04/20 13:07:16    100s] (I)       numMoveCells=24907, numMacros=0  numPads=100  numMultiRowHeightInsts=0
[04/20 13:07:16    100s] (I)       Done Read nodes and places (cpu=0.010s, mem=1114.0M)
[04/20 13:07:16    100s] (I)       Read nets... (mem=1114.0M)
[04/20 13:07:16    100s] (I)       numNets=27866  ignoredNets=0
[04/20 13:07:16    100s] (I)       Done Read nets (cpu=0.090s, mem=1120.5M)
[04/20 13:07:16    100s] (I)       Read rows... (mem=1120.5M)
[04/20 13:07:16    100s] (I)       Read 178 std rows and 0 non-std rows
[04/20 13:07:16    100s] (I)       Done Read rows (cpu=0.000s, mem=1120.5M)
[04/20 13:07:16    100s] (I)       Identified Clock instances: Flop 4449, Clock buffer/inverter 0, Gate 0
[04/20 13:07:16    100s] (I)       Read module constraints... (mem=1120.5M)
[04/20 13:07:16    100s] (I)       Done Read module constraints (cpu=0.000s, mem=1120.5M)
[04/20 13:07:16    100s] (I)       Done Read data from FE (cpu=0.140s, mem=1120.5M)
[04/20 13:07:16    100s] (I)       before initializing RouteDB syMemory usage = 1120.5 MB
[04/20 13:07:16    100s] (I)       congestionReportName   : 
[04/20 13:07:16    100s] (I)       layerRangeFor2DCongestion : 
[04/20 13:07:16    100s] (I)       buildTerm2TermWires    : 1
[04/20 13:07:16    100s] (I)       doTrackAssignment      : 1
[04/20 13:07:16    100s] (I)       dumpBookshelfFiles     : 0
[04/20 13:07:16    100s] (I)       numThreads             : 1
[04/20 13:07:16    100s] (I)       bufferingAwareRouting  : true
[04/20 13:07:16    100s] [NR-eGR] honorMsvRouteConstraint: false
[04/20 13:07:16    100s] (I)       honorPin               : false
[04/20 13:07:16    100s] (I)       honorPinGuide          : true
[04/20 13:07:16    100s] (I)       honorPartition         : false
[04/20 13:07:16    100s] (I)       honorPartitionAllowFeedthru: false
[04/20 13:07:16    100s] (I)       allowPartitionCrossover: false
[04/20 13:07:16    100s] (I)       honorSingleEntry       : true
[04/20 13:07:16    100s] (I)       honorSingleEntryStrong : true
[04/20 13:07:16    100s] (I)       handleViaSpacingRule   : false
[04/20 13:07:16    100s] (I)       handleEolSpacingRule   : false
[04/20 13:07:16    100s] (I)       PDConstraint           : none
[04/20 13:07:16    100s] (I)       expBetterNDRHandling   : false
[04/20 13:07:16    100s] [NR-eGR] honorClockSpecNDR      : 0
[04/20 13:07:16    100s] (I)       routingEffortLevel     : 3
[04/20 13:07:16    100s] (I)       effortLevel            : standard
[04/20 13:07:16    100s] [NR-eGR] minRouteLayer          : 2
[04/20 13:07:16    100s] [NR-eGR] maxRouteLayer          : 127
[04/20 13:07:16    100s] (I)       relaxedTopLayerCeiling : 127
[04/20 13:07:16    100s] (I)       relaxedBottomLayerFloor: 2
[04/20 13:07:16    100s] (I)       numRowsPerGCell        : 1
[04/20 13:07:16    100s] (I)       speedUpLargeDesign     : 0
[04/20 13:07:16    100s] (I)       multiThreadingTA       : 1
[04/20 13:07:16    100s] (I)       optimizationMode       : false
[04/20 13:07:16    100s] (I)       routeSecondPG          : false
[04/20 13:07:16    100s] (I)       scenicRatioForLayerRelax: 0.00
[04/20 13:07:16    100s] (I)       detourLimitForLayerRelax: 0.00
[04/20 13:07:16    100s] (I)       punchThroughDistance   : 5132.36
[04/20 13:07:16    100s] (I)       scenicBound            : 1.15
[04/20 13:07:16    100s] (I)       maxScenicToAvoidBlk    : 100.00
[04/20 13:07:16    100s] (I)       source-to-sink ratio   : 0.30
[04/20 13:07:16    100s] (I)       targetCongestionRatioH : 1.00
[04/20 13:07:16    100s] (I)       targetCongestionRatioV : 1.00
[04/20 13:07:16    100s] (I)       layerCongestionRatio   : 0.70
[04/20 13:07:16    100s] (I)       m1CongestionRatio      : 0.10
[04/20 13:07:16    100s] (I)       m2m3CongestionRatio    : 0.70
[04/20 13:07:16    100s] (I)       localRouteEffort       : 1.00
[04/20 13:07:16    100s] (I)       numSitesBlockedByOneVia: 8.00
[04/20 13:07:16    100s] (I)       supplyScaleFactorH     : 1.00
[04/20 13:07:16    100s] (I)       supplyScaleFactorV     : 1.00
[04/20 13:07:16    100s] (I)       highlight3DOverflowFactor: 0.00
[04/20 13:07:16    100s] (I)       routeVias              : 
[04/20 13:07:16    100s] (I)       readTROption           : true
[04/20 13:07:16    100s] (I)       extraSpacingFactor     : 1.00
[04/20 13:07:16    100s] [NR-eGR] numTracksPerClockWire  : 0
[04/20 13:07:16    100s] (I)       routeSelectedNetsOnly  : false
[04/20 13:07:16    100s] (I)       clkNetUseMaxDemand     : false
[04/20 13:07:16    100s] (I)       extraDemandForClocks   : 0
[04/20 13:07:16    100s] (I)       steinerRemoveLayers    : false
[04/20 13:07:16    100s] (I)       demoteLayerScenicScale : 1.00
[04/20 13:07:16    100s] (I)       nonpreferLayerCostScale : 100.00
[04/20 13:07:16    100s] (I)       similarTopologyRoutingFast : false
[04/20 13:07:16    100s] (I)       spanningTreeRefinement : false
[04/20 13:07:16    100s] (I)       spanningTreeRefinementAlpha : -1.00
[04/20 13:07:16    100s] (I)       starting read tracks
[04/20 13:07:16    100s] (I)       build grid graph
[04/20 13:07:16    100s] (I)       build grid graph start
[04/20 13:07:16    100s] [NR-eGR] metal1 has no routable track
[04/20 13:07:16    100s] [NR-eGR] metal2 has single uniform track structure
[04/20 13:07:16    100s] [NR-eGR] metal3 has single uniform track structure
[04/20 13:07:16    100s] [NR-eGR] metal4 has single uniform track structure
[04/20 13:07:16    100s] [NR-eGR] metal5 has single uniform track structure
[04/20 13:07:16    100s] [NR-eGR] metal6 has single uniform track structure
[04/20 13:07:16    100s] [NR-eGR] metal7 has single uniform track structure
[04/20 13:07:16    100s] [NR-eGR] metal8 has single uniform track structure
[04/20 13:07:16    100s] [NR-eGR] metal9 has single uniform track structure
[04/20 13:07:16    100s] [NR-eGR] metal10 has single uniform track structure
[04/20 13:07:16    100s] (I)       build grid graph end
[04/20 13:07:16    100s] (I)       merge level 0
[04/20 13:07:16    100s] (I)       numViaLayers=10
[04/20 13:07:16    100s] (I)       Reading via via1_8 for layer: 0 
[04/20 13:07:16    100s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:07:16    100s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:07:16    100s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:07:16    100s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:07:16    100s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:07:16    100s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:07:16    100s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:07:16    100s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:07:16    100s] (I)       end build via table
[04/20 13:07:16    100s] [NR-eGR] Read 94796 PG shapes in 0.020 seconds
[04/20 13:07:16    100s] 
[04/20 13:07:16    100s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=94796 numBumpBlks=0 numBoundaryFakeBlks=0
[04/20 13:07:16    100s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/20 13:07:16    100s] (I)       readDataFromPlaceDB
[04/20 13:07:16    100s] (I)       Read net information..
[04/20 13:07:16    100s] [NR-eGR] Read numTotalNets=27866  numIgnoredNets=0
[04/20 13:07:16    100s] (I)       Read testcase time = 0.020 seconds
[04/20 13:07:16    100s] 
[04/20 13:07:16    100s] (I)       read default dcut vias
[04/20 13:07:16    100s] (I)       Reading via via1_8 for layer: 0 
[04/20 13:07:16    100s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:07:16    100s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:07:16    100s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:07:16    100s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:07:16    100s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:07:16    100s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:07:16    100s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:07:16    100s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:07:16    100s] (I)       early_global_route_priority property id does not exist.
[04/20 13:07:16    100s] (I)       build grid graph start
[04/20 13:07:16    100s] (I)       build grid graph end
[04/20 13:07:16    100s] (I)       Model blockage into capacity
[04/20 13:07:16    100s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[04/20 13:07:16    100s] (I)       Modeling time = 0.020 seconds
[04/20 13:07:16    100s] 
[04/20 13:07:16    100s] (I)       Number of ignored nets = 0
[04/20 13:07:16    100s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/20 13:07:16    100s] (I)       Number of clock nets = 1.  Ignored: No
[04/20 13:07:16    100s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/20 13:07:16    100s] (I)       Number of special nets = 0.  Ignored: Yes
[04/20 13:07:16    100s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/20 13:07:16    100s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/20 13:07:16    100s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/20 13:07:16    100s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/20 13:07:16    100s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/20 13:07:16    100s] (I)       Constructing bin map
[04/20 13:07:16    100s] (I)       Initialize bin information with width=5600 height=5600
[04/20 13:07:16    100s] (I)       Done constructing bin map
[04/20 13:07:16    100s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/20 13:07:16    100s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1127.6 MB
[04/20 13:07:16    100s] (I)       Ndr track 0 does not exist
[04/20 13:07:16    100s] (I)       Layer1  viaCost=200.00
[04/20 13:07:16    100s] (I)       Layer2  viaCost=200.00
[04/20 13:07:16    100s] (I)       Layer3  viaCost=100.00
[04/20 13:07:16    100s] (I)       Layer4  viaCost=100.00
[04/20 13:07:16    100s] (I)       Layer5  viaCost=100.00
[04/20 13:07:16    100s] (I)       Layer6  viaCost=100.00
[04/20 13:07:16    100s] (I)       Layer7  viaCost=100.00
[04/20 13:07:16    100s] (I)       Layer8  viaCost=100.00
[04/20 13:07:16    100s] (I)       Layer9  viaCost=100.00
[04/20 13:07:16    100s] (I)       ---------------------Grid Graph Info--------------------
[04/20 13:07:16    100s] (I)       Routing area        : (1480, 1680) - (519840, 519960)
[04/20 13:07:16    100s] (I)       Core area           : (9880, 10080) - (509960, 508480)
[04/20 13:07:16    100s] (I)       Site width          :   380  (dbu)
[04/20 13:07:16    100s] (I)       Row height          :  2800  (dbu)
[04/20 13:07:16    100s] (I)       GCell width         :  2800  (dbu)
[04/20 13:07:16    100s] (I)       GCell height        :  2800  (dbu)
[04/20 13:07:16    100s] (I)       Grid                :   186   186    10
[04/20 13:07:16    100s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/20 13:07:16    100s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/20 13:07:16    100s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/20 13:07:16    100s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/20 13:07:16    100s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/20 13:07:16    100s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/20 13:07:16    100s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/20 13:07:16    100s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[04/20 13:07:16    100s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/20 13:07:16    100s] (I)       Total num of tracks :     0  1368  1857   928   928   928   309   309   162   154
[04/20 13:07:16    100s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/20 13:07:16    100s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/20 13:07:16    100s] (I)       --------------------------------------------------------
[04/20 13:07:16    100s] 
[04/20 13:07:16    100s] [NR-eGR] ============ Routing rule table ============
[04/20 13:07:16    100s] [NR-eGR] Rule id: 0  Nets: 27866 
[04/20 13:07:16    100s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/20 13:07:16    100s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/20 13:07:16    100s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:07:16    100s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:07:16    100s] [NR-eGR] ========================================
[04/20 13:07:16    100s] [NR-eGR] 
[04/20 13:07:16    100s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/20 13:07:16    100s] (I)       blocked tracks on layer2 : = 63008 / 254448 (24.76%)
[04/20 13:07:16    100s] (I)       blocked tracks on layer3 : = 26850 / 345402 (7.77%)
[04/20 13:07:16    100s] (I)       blocked tracks on layer4 : = 53700 / 172608 (31.11%)
[04/20 13:07:16    100s] (I)       blocked tracks on layer5 : = 26850 / 172608 (15.56%)
[04/20 13:07:16    100s] (I)       blocked tracks on layer6 : = 73932 / 172608 (42.83%)
[04/20 13:07:16    100s] (I)       blocked tracks on layer7 : = 32038 / 57474 (55.74%)
[04/20 13:07:16    100s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[04/20 13:07:16    100s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[04/20 13:07:16    100s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[04/20 13:07:16    100s] (I)       After initializing earlyGlobalRoute syMemory usage = 1127.6 MB
[04/20 13:07:16    100s] (I)       Loading and dumping file time : 0.23 seconds
[04/20 13:07:16    100s] (I)       ============= Initialization =============
[04/20 13:07:16    100s] (I)       totalPins=94221  totalGlobalPin=88666 (94.10%)
[04/20 13:07:16    100s] (I)       total 2D Cap : 1096985 = (530647 H, 566338 V)
[04/20 13:07:16    100s] (I)       #blocked areas for congestion spreading : 0
[04/20 13:07:16    100s] [NR-eGR] Layer group 1: route 27866 net(s) in layer range [2, 10]
[04/20 13:07:16    100s] (I)       ============  Phase 1a Route ============
[04/20 13:07:16    100s] (I)       Phase 1a runs 0.06 seconds
[04/20 13:07:16    100s] (I)       Usage: 210282 = (105205 H, 105077 V) = (19.83% H, 18.55% V) = (1.473e+05um H, 1.471e+05um V)
[04/20 13:07:16    100s] (I)       
[04/20 13:07:16    100s] (I)       ============  Phase 1b Route ============
[04/20 13:07:16    100s] (I)       Usage: 210282 = (105205 H, 105077 V) = (19.83% H, 18.55% V) = (1.473e+05um H, 1.471e+05um V)
[04/20 13:07:16    100s] (I)       
[04/20 13:07:16    100s] (I)       earlyGlobalRoute overflow of layer group 1: 0.12% H + 0.84% V. EstWL: 2.943948e+05um
[04/20 13:07:16    100s] (I)       ============  Phase 1c Route ============
[04/20 13:07:16    100s] (I)       Usage: 210282 = (105205 H, 105077 V) = (19.83% H, 18.55% V) = (1.473e+05um H, 1.471e+05um V)
[04/20 13:07:16    100s] (I)       
[04/20 13:07:16    100s] (I)       ============  Phase 1d Route ============
[04/20 13:07:16    100s] (I)       Usage: 210282 = (105205 H, 105077 V) = (19.83% H, 18.55% V) = (1.473e+05um H, 1.471e+05um V)
[04/20 13:07:16    100s] (I)       
[04/20 13:07:16    100s] (I)       ============  Phase 1e Route ============
[04/20 13:07:16    100s] (I)       Phase 1e runs 0.00 seconds
[04/20 13:07:16    100s] (I)       Usage: 210282 = (105205 H, 105077 V) = (19.83% H, 18.55% V) = (1.473e+05um H, 1.471e+05um V)
[04/20 13:07:16    100s] (I)       
[04/20 13:07:16    100s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.12% H + 0.84% V. EstWL: 2.943948e+05um
[04/20 13:07:16    100s] [NR-eGR] 
[04/20 13:07:16    100s] (I)       ============  Phase 1l Route ============
[04/20 13:07:17    100s] (I)       Phase 1l runs 0.15 seconds
[04/20 13:07:17    100s] (I)       
[04/20 13:07:17    100s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/20 13:07:17    100s] [NR-eGR]                        OverCon           OverCon           OverCon            
[04/20 13:07:17    100s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[04/20 13:07:17    100s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[04/20 13:07:17    100s] [NR-eGR] --------------------------------------------------------------------------------
[04/20 13:07:17    100s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:07:17    100s] [NR-eGR]  metal2  (2)       445( 1.29%)        27( 0.08%)         1( 0.00%)   ( 1.37%) 
[04/20 13:07:17    100s] [NR-eGR]  metal3  (3)        30( 0.09%)         0( 0.00%)         1( 0.00%)   ( 0.09%) 
[04/20 13:07:17    100s] [NR-eGR]  metal4  (4)       219( 0.64%)         4( 0.01%)         0( 0.00%)   ( 0.65%) 
[04/20 13:07:17    100s] [NR-eGR]  metal5  (5)        16( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[04/20 13:07:17    100s] [NR-eGR]  metal6  (6)        18( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[04/20 13:07:17    100s] [NR-eGR]  metal7  (7)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[04/20 13:07:17    100s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:07:17    100s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:07:17    100s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:07:17    100s] [NR-eGR] --------------------------------------------------------------------------------
[04/20 13:07:17    100s] [NR-eGR] Total              729( 0.26%)        31( 0.01%)         2( 0.00%)   ( 0.27%) 
[04/20 13:07:17    100s] [NR-eGR] 
[04/20 13:07:17    100s] (I)       Total Global Routing Runtime: 0.33 seconds
[04/20 13:07:17    100s] (I)       total 2D Cap : 1110689 = (536491 H, 574198 V)
[04/20 13:07:17    100s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.03% V
[04/20 13:07:17    100s] [NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.03% V
[04/20 13:07:17    100s] (I)       ============= track Assignment ============
[04/20 13:07:17    100s] (I)       extract Global 3D Wires
[04/20 13:07:17    101s] (I)       Extract Global WL : time=0.01
[04/20 13:07:17    101s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[04/20 13:07:17    101s] (I)       Initialization real time=0.00 seconds
[04/20 13:07:17    101s] (I)       Run Multi-thread track assignment
[04/20 13:07:17    101s] (I)       Kernel real time=0.27 seconds
[04/20 13:07:17    101s] (I)       End Greedy Track Assignment
[04/20 13:07:17    101s] [NR-eGR] --------------------------------------------------------------------------
[04/20 13:07:17    101s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 94121
[04/20 13:07:17    101s] [NR-eGR] metal2  (2V) length: 8.036004e+04um, number of vias: 123367
[04/20 13:07:17    101s] [NR-eGR] metal3  (3H) length: 1.301454e+05um, number of vias: 38565
[04/20 13:07:17    101s] [NR-eGR] metal4  (4V) length: 6.269598e+04um, number of vias: 5196
[04/20 13:07:17    101s] [NR-eGR] metal5  (5H) length: 2.565352e+04um, number of vias: 3137
[04/20 13:07:17    101s] [NR-eGR] metal6  (6V) length: 1.943370e+04um, number of vias: 280
[04/20 13:07:17    101s] [NR-eGR] metal7  (7H) length: 1.048809e+03um, number of vias: 205
[04/20 13:07:17    101s] [NR-eGR] metal8  (8V) length: 3.299600e+03um, number of vias: 0
[04/20 13:07:17    101s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[04/20 13:07:17    101s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[04/20 13:07:17    101s] [NR-eGR] Total length: 3.226371e+05um, number of vias: 264871
[04/20 13:07:17    101s] [NR-eGR] --------------------------------------------------------------------------
[04/20 13:07:17    101s] [NR-eGR] Total eGR-routed clock nets wire length: 1.394852e+04um 
[04/20 13:07:17    101s] [NR-eGR] --------------------------------------------------------------------------
[04/20 13:07:17    101s] [NR-eGR] End Peak syMemory usage = 1121.8 MB
[04/20 13:07:17    101s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.16 seconds
[04/20 13:07:17    101s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=1117.1M
[04/20 13:07:17    101s] Updating RC grid for preRoute extraction ...
[04/20 13:07:17    101s] Initializing multi-corner capacitance tables ... 
[04/20 13:07:18    101s] Initializing multi-corner resistance tables ...
[04/20 13:07:18    101s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=1117.1M
[04/20 13:07:18    101s] Extraction called for design 'core_adapter' of instances=24907 and nets=28242 using extraction engine 'preRoute' .
[04/20 13:07:18    101s] PreRoute RC Extraction called for design core_adapter.
[04/20 13:07:18    101s] RC Extraction called in multi-corner(1) mode.
[04/20 13:07:18    101s] RCMode: PreRoute
[04/20 13:07:18    101s]       RC Corner Indexes            0   
[04/20 13:07:18    101s] Capacitance Scaling Factor   : 1.00000 
[04/20 13:07:18    101s] Resistance Scaling Factor    : 1.00000 
[04/20 13:07:18    101s] Clock Cap. Scaling Factor    : 1.00000 
[04/20 13:07:18    101s] Clock Res. Scaling Factor    : 1.00000 
[04/20 13:07:18    101s] Shrink Factor                : 1.00000
[04/20 13:07:18    101s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/20 13:07:18    101s] Using capacitance table file ...
[04/20 13:07:18    101s] Updating RC grid for preRoute extraction ...
[04/20 13:07:18    101s] Initializing multi-corner capacitance tables ... 
[04/20 13:07:18    102s] Initializing multi-corner resistance tables ...
[04/20 13:07:18    102s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1117.070M)
[04/20 13:07:18    102s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.004, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.005, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.090, REAL:0.089, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.090, REAL:0.089, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.110, REAL:0.103, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.120, REAL:0.115, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.120, REAL:0.115, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.003, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.005, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1117.1M
[04/20 13:07:18    102s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1117.1M
[04/20 13:07:18    102s] #################################################################################
[04/20 13:07:18    102s] # Design Stage: PreRoute
[04/20 13:07:18    102s] # Design Name: core_adapter
[04/20 13:07:18    102s] # Design Mode: 45nm
[04/20 13:07:18    102s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:07:18    102s] # Parasitics Mode: No SPEF/RCDB
[04/20 13:07:18    102s] # Signoff Settings: SI Off 
[04/20 13:07:18    102s] #################################################################################
[04/20 13:07:19    103s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:07:19    103s] Calculate delays in Single mode...
[04/20 13:07:19    103s] Topological Sorting (REAL = 0:00:00.0, MEM = 1127.4M, InitMEM = 1123.6M)
[04/20 13:07:19    103s] Start delay calculation (fullDC) (1 T). (MEM=1127.42)
[04/20 13:07:20    103s] End AAE Lib Interpolated Model. (MEM=1143.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:07:24    108s] Total number of fetched objects 31090
[04/20 13:07:24    108s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:07:24    108s] End delay calculation. (MEM=1191.65 CPU=0:00:03.5 REAL=0:00:04.0)
[04/20 13:07:24    108s] End delay calculation (fullDC). (MEM=1191.65 CPU=0:00:04.5 REAL=0:00:05.0)
[04/20 13:07:24    108s] *** CDM Built up (cpu=0:00:05.5  real=0:00:06.0  mem= 1191.6M) ***
[04/20 13:07:24    108s] *** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:01:49 mem=1191.6M)
[04/20 13:07:25    109s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -39.370 |
|           TNS (ns):|-79685.2 |
|    Violating Paths:|  3082   |
|          All Paths:|  4449   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    174 (174)     |   -3.069   |    174 (174)     |
|   max_tran     |   2328 (14618)   |  -42.161   |   2343 (15973)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 86.519%
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 840.6M, totSessionCpu=0:01:49 **
[04/20 13:07:25    109s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/20 13:07:25    109s] PhyDesignGrid: maxLocalDensity 0.98
[04/20 13:07:25    109s] ### Creating PhyDesignMc. totSessionCpu=0:01:49 mem=1145.5M
[04/20 13:07:25    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:1145.5M
[04/20 13:07:25    109s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/20 13:07:25    109s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:       Starting CMU at level 4, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.011, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.012, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1145.5M
[04/20 13:07:25    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1145.5MB).
[04/20 13:07:25    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.029, MEM:1145.5M
[04/20 13:07:25    109s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:49 mem=1145.5M
[04/20 13:07:25    109s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1145.5M
[04/20 13:07:25    109s] PhyDesignGrid: maxLocalDensity 0.98
[04/20 13:07:25    109s] ### Creating PhyDesignMc. totSessionCpu=0:01:49 mem=1145.5M
[04/20 13:07:25    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:1145.5M
[04/20 13:07:25    109s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/20 13:07:25    109s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:       Starting CMU at level 4, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.013, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.014, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1145.5M
[04/20 13:07:25    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1145.5MB).
[04/20 13:07:25    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:1145.5M
[04/20 13:07:25    109s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:49 mem=1145.5M
[04/20 13:07:25    109s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1145.5M
[04/20 13:07:25    109s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1145.5M
[04/20 13:07:25    109s] *** Starting optimizing excluded clock nets MEM= 1145.5M) ***
[04/20 13:07:25    109s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1145.5M) ***
[04/20 13:07:25    109s] The useful skew maximum allowed delay is: 0.3
[04/20 13:07:26    110s] Deleting Lib Analyzer.
[04/20 13:07:26    110s] Info: 1 clock net  excluded from IPO operation.
[04/20 13:07:26    110s] ### Creating LA Mngr. totSessionCpu=0:01:50 mem=1146.5M
[04/20 13:07:26    110s] ### Creating LA Mngr, finished. totSessionCpu=0:01:50 mem=1146.5M
[04/20 13:07:26    110s] PhyDesignGrid: maxLocalDensity 0.98
[04/20 13:07:26    110s] ### Creating PhyDesignMc. totSessionCpu=0:01:50 mem=1154.5M
[04/20 13:07:26    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:1154.5M
[04/20 13:07:26    110s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/20 13:07:26    110s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1154.5M
[04/20 13:07:26    110s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1154.5M
[04/20 13:07:26    110s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1154.5M
[04/20 13:07:26    110s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1154.5M
[04/20 13:07:26    110s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1154.5M
[04/20 13:07:26    110s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1154.5M
[04/20 13:07:26    110s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1154.5M
[04/20 13:07:26    110s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1154.5M
[04/20 13:07:26    110s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1154.5M
[04/20 13:07:26    110s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1154.5M
[04/20 13:07:26    110s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1154.5M
[04/20 13:07:26    110s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1154.5M
[04/20 13:07:26    110s] OPERPROF:       Starting CMU at level 4, MEM:1154.5M
[04/20 13:07:26    110s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1154.5M
[04/20 13:07:26    110s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.012, MEM:1154.5M
[04/20 13:07:26    110s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.013, MEM:1154.5M
[04/20 13:07:26    110s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1154.5M
[04/20 13:07:26    110s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1154.5M
[04/20 13:07:26    110s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1154.5MB).
[04/20 13:07:26    110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:1154.5M
[04/20 13:07:26    110s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:50 mem=1154.5M
[04/20 13:07:26    110s] 
[04/20 13:07:26    110s] Footprint cell information for calculating maxBufDist
[04/20 13:07:26    110s] *info: There are 9 candidate Buffer cells
[04/20 13:07:26    110s] *info: There are 6 candidate Inverter cells
[04/20 13:07:26    110s] 
[04/20 13:07:26    110s] 
[04/20 13:07:26    110s] Creating Lib Analyzer ...
[04/20 13:07:26    110s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/20 13:07:26    110s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/20 13:07:26    110s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/20 13:07:26    110s] 
[04/20 13:07:27    111s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:51 mem=1304.5M
[04/20 13:07:27    111s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:51 mem=1304.5M
[04/20 13:07:27    111s] Creating Lib Analyzer, finished. 
[04/20 13:07:27    111s] 
[04/20 13:07:27    111s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/20 13:07:28    112s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1323.5M
[04/20 13:07:28    112s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1323.5M
[04/20 13:07:28    112s] 
[04/20 13:07:28    112s] Netlist preparation processing... 
[04/20 13:07:28    112s] Removed 0 instance
[04/20 13:07:28    112s] *info: Marking 0 isolation instances dont touch
[04/20 13:07:28    112s] *info: Marking 0 level shifter instances dont touch
[04/20 13:07:28    112s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1304.5M
[04/20 13:07:28    112s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1304.5M
[04/20 13:07:28    112s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1304.5M
[04/20 13:07:28    112s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1304.5M
[04/20 13:07:28    112s] Deleting Lib Analyzer.
[04/20 13:07:28    112s] Info: 1 clock net  excluded from IPO operation.
[04/20 13:07:28    112s] ### Creating LA Mngr. totSessionCpu=0:01:52 mem=1222.5M
[04/20 13:07:28    112s] ### Creating LA Mngr, finished. totSessionCpu=0:01:52 mem=1222.5M
[04/20 13:07:28    112s] PhyDesignGrid: maxLocalDensity 0.98
[04/20 13:07:28    112s] ### Creating PhyDesignMc. totSessionCpu=0:01:52 mem=1241.6M
[04/20 13:07:28    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:1241.6M
[04/20 13:07:28    112s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/20 13:07:28    112s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1241.6M
[04/20 13:07:28    112s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1241.6M
[04/20 13:07:28    112s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1241.6M
[04/20 13:07:28    112s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1241.6M
[04/20 13:07:28    112s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1241.6M
[04/20 13:07:28    112s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1241.6M
[04/20 13:07:28    112s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1241.6M
[04/20 13:07:28    112s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1241.6M
[04/20 13:07:28    112s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1241.6M
[04/20 13:07:28    112s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1241.6M
[04/20 13:07:28    112s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1241.6M
[04/20 13:07:28    112s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1241.6M
[04/20 13:07:28    112s] OPERPROF:       Starting CMU at level 4, MEM:1241.6M
[04/20 13:07:28    112s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1241.6M
[04/20 13:07:28    112s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.020, REAL:0.016, MEM:1241.6M
[04/20 13:07:28    112s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.016, MEM:1241.6M
[04/20 13:07:28    112s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1241.6M
[04/20 13:07:28    112s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1241.6M
[04/20 13:07:28    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1241.6MB).
[04/20 13:07:28    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.034, MEM:1241.6M
[04/20 13:07:28    112s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:52 mem=1241.6M
[04/20 13:07:28    112s] Begin: Area Reclaim Optimization
[04/20 13:07:28    112s] 
[04/20 13:07:28    112s] Creating Lib Analyzer ...
[04/20 13:07:28    112s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/20 13:07:28    112s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/20 13:07:28    112s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/20 13:07:28    112s] 
[04/20 13:07:28    112s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:53 mem=1257.6M
[04/20 13:07:28    112s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:53 mem=1257.6M
[04/20 13:07:28    112s] Creating Lib Analyzer, finished. 
[04/20 13:07:28    112s] 
[04/20 13:07:28    112s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/20 13:07:28    112s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1257.6M
[04/20 13:07:28    112s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1257.6M
[04/20 13:07:29    112s] Reclaim Optimization WNS Slack -39.370  TNS Slack -79685.185 Density 86.52
[04/20 13:07:29    112s] +----------+---------+--------+----------+------------+--------+
[04/20 13:07:29    112s] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[04/20 13:07:29    112s] +----------+---------+--------+----------+------------+--------+
[04/20 13:07:29    112s] |    86.52%|        -| -39.370|-79685.185|   0:00:00.0| 1257.6M|
[04/20 13:07:31    115s] |    86.51%|       20| -39.370|-79685.188|   0:00:02.0| 1300.3M|
[04/20 13:07:32    116s] |    86.51%|       10| -39.370|-79685.188|   0:00:01.0| 1300.3M|
[04/20 13:07:32    116s] |    86.50%|        7| -39.370|-79685.188|   0:00:00.0| 1301.3M|
[04/20 13:07:33    117s] |    86.50%|        7| -39.370|-79685.188|   0:00:01.0| 1301.3M|
[04/20 13:07:33    117s] |    86.50%|        4| -39.370|-79685.188|   0:00:00.0| 1302.3M|
[04/20 13:07:33    117s] #optDebug: <stH: 1.4000 MiSeL: 37.9375>
[04/20 13:07:34    117s] |    86.50%|        0| -39.370|-79685.188|   0:00:01.0| 1302.3M|
[04/20 13:07:40    124s] |    80.11%|     2834| -39.370|-79684.992|   0:00:06.0| 1304.3M|
[04/20 13:07:42    126s] |    79.54%|      310| -39.370|-79684.969|   0:00:02.0| 1304.3M|
[04/20 13:07:42    126s] |    79.54%|        1| -39.370|-79684.969|   0:00:00.0| 1304.3M|
[04/20 13:07:42    126s] |    79.54%|        0| -39.370|-79684.969|   0:00:00.0| 1304.3M|
[04/20 13:07:42    126s] +----------+---------+--------+----------+------------+--------+
[04/20 13:07:42    126s] Reclaim Optimization End WNS Slack -39.370  TNS Slack -79684.966 Density 79.54
[04/20 13:07:42    126s] 
[04/20 13:07:42    126s] ** Summary: Restruct = 48 Buffer Deletion = 0 Declone = 0 Resize = 3145 **
[04/20 13:07:42    126s] --------------------------------------------------------------
[04/20 13:07:42    126s] |                                   | Total     | Sequential |
[04/20 13:07:42    126s] --------------------------------------------------------------
[04/20 13:07:42    126s] | Num insts resized                 |    3101  |       0    |
[04/20 13:07:42    126s] | Num insts undone                  |       0  |       0    |
[04/20 13:07:42    126s] | Num insts Downsized               |    3101  |       0    |
[04/20 13:07:42    126s] | Num insts Samesized               |       0  |       0    |
[04/20 13:07:42    126s] | Num insts Upsized                 |       0  |       0    |
[04/20 13:07:42    126s] | Num multiple commits+uncommits    |      44  |       -    |
[04/20 13:07:42    126s] --------------------------------------------------------------
[04/20 13:07:42    126s] **** Begin NDR-Layer Usage Statistics ****
[04/20 13:07:42    126s] 0 Ndr or Layer constraints added by optimization 
[04/20 13:07:42    126s] **** End NDR-Layer Usage Statistics ****
[04/20 13:07:42    126s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:14.2) (real = 0:00:14.0) **
[04/20 13:07:42    126s] Executing incremental physical updates
[04/20 13:07:42    126s] Executing incremental physical updates
[04/20 13:07:42    126s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1269.2M
[04/20 13:07:42    126s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1269.2M
[04/20 13:07:42    126s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1269.2M
[04/20 13:07:42    126s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1269.2M
[04/20 13:07:42    126s] *** Finished Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=1231.03M, totSessionCpu=0:02:06).
[04/20 13:07:43    127s] Deleting Lib Analyzer.
[04/20 13:07:43    127s] Begin: GigaOpt high fanout net optimization
[04/20 13:07:43    127s] Info: 1 clock net  excluded from IPO operation.
[04/20 13:07:43    127s] PhyDesignGrid: maxLocalDensity 0.98
[04/20 13:07:43    127s] ### Creating PhyDesignMc. totSessionCpu=0:02:07 mem=1231.0M
[04/20 13:07:43    127s] OPERPROF: Starting DPlace-Init at level 1, MEM:1231.0M
[04/20 13:07:43    127s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/20 13:07:43    127s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1231.0M
[04/20 13:07:43    127s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1231.0M
[04/20 13:07:43    127s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1231.0M
[04/20 13:07:43    127s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1231.0M
[04/20 13:07:43    127s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1231.0M
[04/20 13:07:43    127s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1231.0M
[04/20 13:07:43    127s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1231.0M
[04/20 13:07:43    127s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1231.0M
[04/20 13:07:43    127s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1231.0M
[04/20 13:07:43    127s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1231.0M
[04/20 13:07:43    127s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1231.0M
[04/20 13:07:43    127s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1231.0M
[04/20 13:07:43    127s] OPERPROF:       Starting CMU at level 4, MEM:1231.0M
[04/20 13:07:43    127s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1231.0M
[04/20 13:07:43    127s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.020, REAL:0.018, MEM:1231.0M
[04/20 13:07:43    127s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.018, MEM:1231.0M
[04/20 13:07:43    127s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1231.0M
[04/20 13:07:43    127s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1231.0M
[04/20 13:07:43    127s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1231.0MB).
[04/20 13:07:43    127s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.036, MEM:1231.0M
[04/20 13:07:43    127s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:07 mem=1231.0M
[04/20 13:07:43    127s] 
[04/20 13:07:43    127s] Creating Lib Analyzer ...
[04/20 13:07:43    127s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/20 13:07:43    127s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/20 13:07:43    127s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/20 13:07:43    127s] 
[04/20 13:07:43    127s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:08 mem=1231.0M
[04/20 13:07:43    127s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:08 mem=1231.0M
[04/20 13:07:43    127s] Creating Lib Analyzer, finished. 
[04/20 13:07:43    127s] 
[04/20 13:07:43    127s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[04/20 13:07:44    128s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1250.1M
[04/20 13:07:44    128s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1250.1M
[04/20 13:07:44    128s] +----------+---------+--------+----------+------------+--------+
[04/20 13:07:44    128s] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[04/20 13:07:44    128s] +----------+---------+--------+----------+------------+--------+
[04/20 13:07:44    128s] |    79.54%|        -| -39.370|-79684.966|   0:00:00.0| 1250.1M|
[04/20 13:07:44    128s] Info: violation cost 3.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 3.000000, glitch 0.000000)
[04/20 13:07:46    130s] Info: violation cost 6.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[04/20 13:07:46    130s] |    79.72%|       75|  -1.728|  -627.950|   0:00:02.0| 1293.3M|
[04/20 13:07:46    130s] +----------+---------+--------+----------+------------+--------+
[04/20 13:07:46    130s] 
[04/20 13:07:46    130s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=1293.3M) ***
[04/20 13:07:46    130s] 
[04/20 13:07:46    130s] ###############################################################################
[04/20 13:07:46    130s] #
[04/20 13:07:46    130s] #  Large fanout net report:  
[04/20 13:07:46    130s] #     - there are 5 high fanout ( > 75) nets in the design. (excluding clock nets)
[04/20 13:07:46    130s] #     - current density: 79.72
[04/20 13:07:46    130s] #
[04/20 13:07:46    130s] #  List of high fanout nets:
[04/20 13:07:46    130s] #        Net(1):  my_fpu_double/i_fpu_add/n47: (fanouts = 470)
[04/20 13:07:46    130s] #        Net(2):  my_fpu_double/i_fpu_mul/n4440: (fanouts = 172)
[04/20 13:07:46    130s] #        Net(3):  my_fpu_double/i_fpu_add/FE_DBTN93_n30: (fanouts = 142)
[04/20 13:07:46    130s] #        Net(4):  my_fpu_double/i_fpu_mul/n59: (fanouts = 105)
[04/20 13:07:46    130s] #        Net(5):  my_fpu_double/i_fpu_mul/n4244: (fanouts = 105)
[04/20 13:07:46    130s] #
[04/20 13:07:46    130s] ###############################################################################
[04/20 13:07:46    130s] **** Begin NDR-Layer Usage Statistics ****
[04/20 13:07:46    130s] 0 Ndr or Layer constraints added by optimization 
[04/20 13:07:46    130s] **** End NDR-Layer Usage Statistics ****
[04/20 13:07:46    130s] 
[04/20 13:07:46    130s] 
[04/20 13:07:46    130s] =======================================================================
[04/20 13:07:46    130s]                 Reasons for remaining drv violations
[04/20 13:07:46    130s] =======================================================================
[04/20 13:07:46    130s] *info: Total 5 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[04/20 13:07:46    130s] 
[04/20 13:07:46    130s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1274.2M
[04/20 13:07:46    130s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1274.2M
[04/20 13:07:46    130s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1274.2M
[04/20 13:07:46    130s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1274.2M
[04/20 13:07:46    130s] End: GigaOpt high fanout net optimization
[04/20 13:07:46    130s] Begin: GigaOpt DRV Optimization
[04/20 13:07:46    130s] Info: 1 clock net  excluded from IPO operation.
[04/20 13:07:46    130s] PhyDesignGrid: maxLocalDensity 3.00
[04/20 13:07:46    130s] ### Creating PhyDesignMc. totSessionCpu=0:02:10 mem=1274.2M
[04/20 13:07:46    130s] OPERPROF: Starting DPlace-Init at level 1, MEM:1274.2M
[04/20 13:07:46    130s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/20 13:07:46    130s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1274.2M
[04/20 13:07:46    130s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1274.2M
[04/20 13:07:46    130s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1274.2M
[04/20 13:07:46    130s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1274.2M
[04/20 13:07:46    130s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1274.2M
[04/20 13:07:46    130s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1274.2M
[04/20 13:07:46    130s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1274.2M
[04/20 13:07:46    130s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1274.2M
[04/20 13:07:46    130s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1274.2M
[04/20 13:07:46    130s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1274.2M
[04/20 13:07:46    130s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1274.2M
[04/20 13:07:46    130s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1274.2M
[04/20 13:07:46    130s] OPERPROF:       Starting CMU at level 4, MEM:1274.2M
[04/20 13:07:46    130s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1274.2M
[04/20 13:07:46    130s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.020, REAL:0.015, MEM:1274.2M
[04/20 13:07:46    130s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.016, MEM:1274.2M
[04/20 13:07:46    130s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1274.2M
[04/20 13:07:46    130s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1274.2M
[04/20 13:07:46    130s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1274.2MB).
[04/20 13:07:46    130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.033, MEM:1274.2M
[04/20 13:07:46    130s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:10 mem=1274.2M
[04/20 13:07:46    130s] 
[04/20 13:07:46    130s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[04/20 13:07:47    131s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1293.3M
[04/20 13:07:47    131s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1293.3M
[04/20 13:07:47    131s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/20 13:07:47    131s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/20 13:07:47    131s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/20 13:07:47    131s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/20 13:07:47    131s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/20 13:07:47    131s] Info: violation cost 55216.933594 (cap = 380.360413, tran = 54822.554688, len = 0.000000, fanout load = 0.000000, fanout count = 14.000000, glitch 0.000000)
[04/20 13:07:47    131s] |  2323| 15309|    -7.18|   196|   196|    -0.88|     0|     0|     0|     0|    -1.73|  -627.95|       0|       0|       0|  79.72|          |         |
[04/20 13:07:55    139s] Info: violation cost 0.022750 (cap = 0.000000, tran = 0.022750, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/20 13:07:55    139s] |     1|    27|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.56|     0.00|     215|       0|      60|  80.14| 0:00:08.0|  1305.3M|
[04/20 13:07:55    139s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/20 13:07:55    139s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.56|     0.00|       1|       0|       0|  80.14| 0:00:00.0|  1305.3M|
[04/20 13:07:55    139s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/20 13:07:55    139s] **** Begin NDR-Layer Usage Statistics ****
[04/20 13:07:55    139s] Layer 4 has 4 constrained nets 
[04/20 13:07:55    139s] **** End NDR-Layer Usage Statistics ****
[04/20 13:07:55    139s] 
[04/20 13:07:55    139s] *** Finish DRV Fixing (cpu=0:00:08.2 real=0:00:08.0 mem=1305.3M) ***
[04/20 13:07:55    139s] 
[04/20 13:07:55    139s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1286.2M
[04/20 13:07:55    139s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1286.2M
[04/20 13:07:55    139s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1286.2M
[04/20 13:07:55    139s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1286.2M
[04/20 13:07:55    139s] End: GigaOpt DRV Optimization
[04/20 13:07:55    139s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/20 13:07:55    139s] **optDesign ... cpu = 0:00:40, real = 0:00:39, mem = 952.3M, totSessionCpu=0:02:20 **
[04/20 13:07:55    139s] 
[04/20 13:07:55    139s] Active setup views:
[04/20 13:07:55    139s]  core_adapter_av
[04/20 13:07:55    139s]   Dominating endpoints: 0
[04/20 13:07:55    139s]   Dominating TNS: -0.000
[04/20 13:07:55    139s] 
[04/20 13:07:55    139s] Deleting Lib Analyzer.
[04/20 13:07:55    139s] Begin: GigaOpt Global Optimization
[04/20 13:07:55    139s] *info: use new DP (enabled)
[04/20 13:07:55    139s] Info: 1 clock net  excluded from IPO operation.
[04/20 13:07:55    139s] PhyDesignGrid: maxLocalDensity 1.20
[04/20 13:07:55    139s] ### Creating PhyDesignMc. totSessionCpu=0:02:20 mem=1245.8M
[04/20 13:07:55    139s] OPERPROF: Starting DPlace-Init at level 1, MEM:1245.8M
[04/20 13:07:55    139s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/20 13:07:55    139s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1245.8M
[04/20 13:07:55    139s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1245.8M
[04/20 13:07:55    139s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1245.8M
[04/20 13:07:55    139s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1245.8M
[04/20 13:07:55    139s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1245.8M
[04/20 13:07:55    139s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1245.8M
[04/20 13:07:55    139s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1245.8M
[04/20 13:07:55    139s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1245.8M
[04/20 13:07:55    139s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1245.8M
[04/20 13:07:55    139s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1245.8M
[04/20 13:07:55    139s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1245.8M
[04/20 13:07:55    139s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1245.8M
[04/20 13:07:55    139s] OPERPROF:       Starting CMU at level 4, MEM:1245.8M
[04/20 13:07:55    139s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1245.8M
[04/20 13:07:55    139s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.020, REAL:0.015, MEM:1245.8M
[04/20 13:07:55    139s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.016, MEM:1245.8M
[04/20 13:07:55    139s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1245.8M
[04/20 13:07:55    139s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1245.8M
[04/20 13:07:55    139s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1245.8MB).
[04/20 13:07:55    139s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.032, MEM:1245.8M
[04/20 13:07:55    139s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:20 mem=1245.8M
[04/20 13:07:56    139s] 
[04/20 13:07:56    139s] Creating Lib Analyzer ...
[04/20 13:07:56    139s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/20 13:07:56    139s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/20 13:07:56    139s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/20 13:07:56    139s] 
[04/20 13:07:56    140s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:20 mem=1245.8M
[04/20 13:07:56    140s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:20 mem=1245.8M
[04/20 13:07:56    140s] Creating Lib Analyzer, finished. 
[04/20 13:07:56    140s] 
[04/20 13:07:56    140s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/20 13:07:57    141s] *info: 1 clock net excluded
[04/20 13:07:57    141s] *info: 2 special nets excluded.
[04/20 13:07:57    141s] *info: 376 no-driver nets excluded.
[04/20 13:07:58    142s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1264.8M
[04/20 13:07:58    142s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1264.8M
[04/20 13:07:58    142s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[04/20 13:07:58    142s] +--------+--------+----------+------------+--------+---------------+---------+----------------------------------------------------+
[04/20 13:07:58    142s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
[04/20 13:07:58    142s] +--------+--------+----------+------------+--------+---------------+---------+----------------------------------------------------+
[04/20 13:07:58    142s] |   0.000|   0.000|    80.14%|   0:00:00.0| 1280.8M|core_adapter_av|       NA| NA                                                 |
[04/20 13:07:58    142s] +--------+--------+----------+------------+--------+---------------+---------+----------------------------------------------------+
[04/20 13:07:58    142s] 
[04/20 13:07:58    142s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1280.8M) ***
[04/20 13:07:58    142s] 
[04/20 13:07:58    142s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1280.8M) ***
[04/20 13:07:58    142s] **** Begin NDR-Layer Usage Statistics ****
[04/20 13:07:58    142s] Layer 4 has 4 constrained nets 
[04/20 13:07:58    142s] **** End NDR-Layer Usage Statistics ****
[04/20 13:07:58    142s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/20 13:07:58    142s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1245.8M
[04/20 13:07:58    142s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1245.8M
[04/20 13:07:58    142s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1245.8M
[04/20 13:07:58    142s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.010, REAL:0.000, MEM:1245.8M
[04/20 13:07:58    142s] End: GigaOpt Global Optimization
[04/20 13:07:58    142s] *** Timing Is met
[04/20 13:07:58    142s] *** Check timing (0:00:00.0)
[04/20 13:07:58    142s] Deleting Lib Analyzer.
[04/20 13:07:58    142s] Info: 1 clock net  excluded from IPO operation.
[04/20 13:07:58    142s] ### Creating LA Mngr. totSessionCpu=0:02:23 mem=1243.8M
[04/20 13:07:58    142s] ### Creating LA Mngr, finished. totSessionCpu=0:02:23 mem=1243.8M
[04/20 13:07:58    142s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.020, REAL:0.016, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.016, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1243.8M
[04/20 13:07:58    142s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1243.8M
[04/20 13:07:58    142s] PhyDesignGrid: maxLocalDensity 0.98
[04/20 13:07:58    142s] ### Creating PhyDesignMc. totSessionCpu=0:02:23 mem=1262.8M
[04/20 13:07:58    142s] OPERPROF: Starting DPlace-Init at level 1, MEM:1262.8M
[04/20 13:07:58    142s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/20 13:07:58    142s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1262.8M
[04/20 13:07:58    142s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1262.8M
[04/20 13:07:58    142s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1262.8M
[04/20 13:07:58    142s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1262.8M
[04/20 13:07:58    142s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1262.8M
[04/20 13:07:58    142s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1262.8M
[04/20 13:07:58    142s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1262.8M
[04/20 13:07:58    142s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.010, REAL:0.000, MEM:1262.8M
[04/20 13:07:58    142s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1262.8M
[04/20 13:07:58    142s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1262.8M
[04/20 13:07:58    142s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1262.8M
[04/20 13:07:58    142s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1262.8M
[04/20 13:07:58    142s] OPERPROF:       Starting CMU at level 4, MEM:1262.8M
[04/20 13:07:58    142s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1262.8M
[04/20 13:07:58    142s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.011, MEM:1262.8M
[04/20 13:07:58    142s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.012, MEM:1262.8M
[04/20 13:07:58    142s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1262.8M
[04/20 13:07:58    142s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1262.8M
[04/20 13:07:58    142s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1262.8MB).
[04/20 13:07:58    142s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.029, MEM:1262.8M
[04/20 13:07:58    142s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:23 mem=1262.8M
[04/20 13:07:58    142s] Begin: Area Reclaim Optimization
[04/20 13:07:58    142s] 
[04/20 13:07:58    142s] Creating Lib Analyzer ...
[04/20 13:07:58    142s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/20 13:07:58    142s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/20 13:07:58    142s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/20 13:07:58    142s] 
[04/20 13:07:59    142s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:23 mem=1280.8M
[04/20 13:07:59    142s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:23 mem=1280.8M
[04/20 13:07:59    142s] Creating Lib Analyzer, finished. 
[04/20 13:07:59    143s] 
[04/20 13:07:59    143s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/20 13:07:59    143s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1280.8M
[04/20 13:07:59    143s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1280.8M
[04/20 13:07:59    143s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 80.14
[04/20 13:07:59    143s] +----------+---------+--------+--------+------------+--------+
[04/20 13:07:59    143s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/20 13:07:59    143s] +----------+---------+--------+--------+------------+--------+
[04/20 13:07:59    143s] |    80.14%|        -|   0.000|   0.000|   0:00:00.0| 1280.8M|
[04/20 13:07:59    143s] #optDebug: <stH: 1.4000 MiSeL: 37.9375>
[04/20 13:07:59    143s] |    80.14%|        4|   0.000|   0.000|   0:00:00.0| 1319.0M|
[04/20 13:08:00    143s] |    80.14%|        0|   0.000|   0.000|   0:00:01.0| 1319.0M|
[04/20 13:08:02    145s] |    80.03%|       69|   0.000|   0.000|   0:00:02.0| 1319.0M|
[04/20 13:08:02    146s] |    80.03%|        2|   0.000|   0.000|   0:00:00.0| 1319.0M|
[04/20 13:08:02    146s] |    80.03%|        0|   0.000|   0.000|   0:00:00.0| 1319.0M|
[04/20 13:08:02    146s] #optDebug: <stH: 1.4000 MiSeL: 37.9375>
[04/20 13:08:02    146s] |    80.03%|        0|   0.000|   0.000|   0:00:00.0| 1319.0M|
[04/20 13:08:02    146s] +----------+---------+--------+--------+------------+--------+
[04/20 13:08:02    146s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 80.03
[04/20 13:08:02    146s] 
[04/20 13:08:02    146s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 71 **
[04/20 13:08:02    146s] --------------------------------------------------------------
[04/20 13:08:02    146s] |                                   | Total     | Sequential |
[04/20 13:08:02    146s] --------------------------------------------------------------
[04/20 13:08:02    146s] | Num insts resized                 |      71  |       1    |
[04/20 13:08:02    146s] | Num insts undone                  |       0  |       0    |
[04/20 13:08:02    146s] | Num insts Downsized               |      71  |       1    |
[04/20 13:08:02    146s] | Num insts Samesized               |       0  |       0    |
[04/20 13:08:02    146s] | Num insts Upsized                 |       0  |       0    |
[04/20 13:08:02    146s] | Num multiple commits+uncommits    |       0  |       -    |
[04/20 13:08:02    146s] --------------------------------------------------------------
[04/20 13:08:02    146s] **** Begin NDR-Layer Usage Statistics ****
[04/20 13:08:02    146s] 0 Ndr or Layer constraints added by optimization 
[04/20 13:08:02    146s] **** End NDR-Layer Usage Statistics ****
[04/20 13:08:02    146s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:03.8) (real = 0:00:04.0) **
[04/20 13:08:02    146s] Executing incremental physical updates
[04/20 13:08:02    146s] Executing incremental physical updates
[04/20 13:08:02    146s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1283.9M
[04/20 13:08:02    146s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1283.9M
[04/20 13:08:02    146s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1283.9M
[04/20 13:08:02    146s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1283.9M
[04/20 13:08:02    146s] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1245.76M, totSessionCpu=0:02:27).
[04/20 13:08:02    146s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.016, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.016, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.003, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1245.8M
[04/20 13:08:02    146s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1245.8M
[04/20 13:08:02    146s] **INFO: Flow update: Design is easy to close.
[04/20 13:08:02    146s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/20 13:08:02    146s] Type 'man IMPSP-9025' for more detail.
[04/20 13:08:03    146s] 
[04/20 13:08:03    146s] *** Start incrementalPlace ***
[04/20 13:08:03    146s] User Input Parameters:
[04/20 13:08:03    146s] - Congestion Driven    : On
[04/20 13:08:03    146s] - Timing Driven        : On
[04/20 13:08:03    146s] - Area-Violation Based : On
[04/20 13:08:03    146s] - Start Rollback Level : -5
[04/20 13:08:03    146s] - Legalized            : On
[04/20 13:08:03    146s] - Window Based         : Off
[04/20 13:08:03    146s] 
[04/20 13:08:03    146s] no activity file in design. spp won't run.
[04/20 13:08:03    147s] Starting Early Global Route congestion estimation: mem = 1245.8M
[04/20 13:08:03    147s] (I)       Reading DB...
[04/20 13:08:03    147s] (I)       Read data from FE... (mem=1245.8M)
[04/20 13:08:03    147s] (I)       Read nodes and places... (mem=1245.8M)
[04/20 13:08:03    147s] (I)       Done Read nodes and places (cpu=0.020s, mem=1253.2M)
[04/20 13:08:03    147s] (I)       Read nets... (mem=1253.2M)
[04/20 13:08:03    147s] (I)       Done Read nets (cpu=0.050s, mem=1260.9M)
[04/20 13:08:03    147s] (I)       Done Read data from FE (cpu=0.070s, mem=1260.9M)
[04/20 13:08:03    147s] (I)       before initializing RouteDB syMemory usage = 1260.9 MB
[04/20 13:08:03    147s] (I)       congestionReportName   : 
[04/20 13:08:03    147s] (I)       layerRangeFor2DCongestion : 
[04/20 13:08:03    147s] (I)       buildTerm2TermWires    : 1
[04/20 13:08:03    147s] (I)       doTrackAssignment      : 1
[04/20 13:08:03    147s] (I)       dumpBookshelfFiles     : 0
[04/20 13:08:03    147s] (I)       numThreads             : 1
[04/20 13:08:03    147s] (I)       bufferingAwareRouting  : false
[04/20 13:08:03    147s] [NR-eGR] honorMsvRouteConstraint: false
[04/20 13:08:03    147s] (I)       honorPin               : false
[04/20 13:08:03    147s] (I)       honorPinGuide          : true
[04/20 13:08:03    147s] (I)       honorPartition         : false
[04/20 13:08:03    147s] (I)       honorPartitionAllowFeedthru: false
[04/20 13:08:03    147s] (I)       allowPartitionCrossover: false
[04/20 13:08:03    147s] (I)       honorSingleEntry       : true
[04/20 13:08:03    147s] (I)       honorSingleEntryStrong : true
[04/20 13:08:03    147s] (I)       handleViaSpacingRule   : false
[04/20 13:08:03    147s] (I)       handleEolSpacingRule   : false
[04/20 13:08:03    147s] (I)       PDConstraint           : none
[04/20 13:08:03    147s] (I)       expBetterNDRHandling   : false
[04/20 13:08:03    147s] [NR-eGR] honorClockSpecNDR      : 0
[04/20 13:08:03    147s] (I)       routingEffortLevel     : 3
[04/20 13:08:03    147s] (I)       effortLevel            : standard
[04/20 13:08:03    147s] [NR-eGR] minRouteLayer          : 2
[04/20 13:08:03    147s] [NR-eGR] maxRouteLayer          : 127
[04/20 13:08:03    147s] (I)       relaxedTopLayerCeiling : 127
[04/20 13:08:03    147s] (I)       relaxedBottomLayerFloor: 2
[04/20 13:08:03    147s] (I)       numRowsPerGCell        : 1
[04/20 13:08:03    147s] (I)       speedUpLargeDesign     : 0
[04/20 13:08:03    147s] (I)       multiThreadingTA       : 1
[04/20 13:08:03    147s] (I)       optimizationMode       : false
[04/20 13:08:03    147s] (I)       routeSecondPG          : false
[04/20 13:08:03    147s] (I)       scenicRatioForLayerRelax: 0.00
[04/20 13:08:03    147s] (I)       detourLimitForLayerRelax: 0.00
[04/20 13:08:03    147s] (I)       punchThroughDistance   : 500.00
[04/20 13:08:03    147s] (I)       scenicBound            : 1.15
[04/20 13:08:03    147s] (I)       maxScenicToAvoidBlk    : 100.00
[04/20 13:08:03    147s] (I)       source-to-sink ratio   : 0.00
[04/20 13:08:03    147s] (I)       targetCongestionRatioH : 1.00
[04/20 13:08:03    147s] (I)       targetCongestionRatioV : 1.00
[04/20 13:08:03    147s] (I)       layerCongestionRatio   : 0.70
[04/20 13:08:03    147s] (I)       m1CongestionRatio      : 0.10
[04/20 13:08:03    147s] (I)       m2m3CongestionRatio    : 0.70
[04/20 13:08:03    147s] (I)       localRouteEffort       : 1.00
[04/20 13:08:03    147s] (I)       numSitesBlockedByOneVia: 8.00
[04/20 13:08:03    147s] (I)       supplyScaleFactorH     : 1.00
[04/20 13:08:03    147s] (I)       supplyScaleFactorV     : 1.00
[04/20 13:08:03    147s] (I)       highlight3DOverflowFactor: 0.00
[04/20 13:08:03    147s] (I)       routeVias              : 
[04/20 13:08:03    147s] (I)       readTROption           : true
[04/20 13:08:03    147s] (I)       extraSpacingFactor     : 1.00
[04/20 13:08:03    147s] [NR-eGR] numTracksPerClockWire  : 0
[04/20 13:08:03    147s] (I)       routeSelectedNetsOnly  : false
[04/20 13:08:03    147s] (I)       clkNetUseMaxDemand     : false
[04/20 13:08:03    147s] (I)       extraDemandForClocks   : 0
[04/20 13:08:03    147s] (I)       steinerRemoveLayers    : false
[04/20 13:08:03    147s] (I)       demoteLayerScenicScale : 1.00
[04/20 13:08:03    147s] (I)       nonpreferLayerCostScale : 100.00
[04/20 13:08:03    147s] (I)       similarTopologyRoutingFast : false
[04/20 13:08:03    147s] (I)       spanningTreeRefinement : false
[04/20 13:08:03    147s] (I)       spanningTreeRefinementAlpha : -1.00
[04/20 13:08:03    147s] (I)       starting read tracks
[04/20 13:08:03    147s] (I)       build grid graph
[04/20 13:08:03    147s] (I)       build grid graph start
[04/20 13:08:03    147s] [NR-eGR] metal1 has no routable track
[04/20 13:08:03    147s] [NR-eGR] metal2 has single uniform track structure
[04/20 13:08:03    147s] [NR-eGR] metal3 has single uniform track structure
[04/20 13:08:03    147s] [NR-eGR] metal4 has single uniform track structure
[04/20 13:08:03    147s] [NR-eGR] metal5 has single uniform track structure
[04/20 13:08:03    147s] [NR-eGR] metal6 has single uniform track structure
[04/20 13:08:03    147s] [NR-eGR] metal7 has single uniform track structure
[04/20 13:08:03    147s] [NR-eGR] metal8 has single uniform track structure
[04/20 13:08:03    147s] [NR-eGR] metal9 has single uniform track structure
[04/20 13:08:03    147s] [NR-eGR] metal10 has single uniform track structure
[04/20 13:08:03    147s] (I)       build grid graph end
[04/20 13:08:03    147s] (I)       merge level 0
[04/20 13:08:03    147s] (I)       numViaLayers=10
[04/20 13:08:03    147s] (I)       Reading via via1_8 for layer: 0 
[04/20 13:08:03    147s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:08:03    147s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:08:03    147s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:08:03    147s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:08:03    147s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:08:03    147s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:08:03    147s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:08:03    147s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:08:03    147s] (I)       end build via table
[04/20 13:08:03    147s] [NR-eGR] Read 94796 PG shapes in 0.010 seconds
[04/20 13:08:03    147s] 
[04/20 13:08:03    147s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=94796 numBumpBlks=0 numBoundaryFakeBlks=0
[04/20 13:08:03    147s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/20 13:08:03    147s] (I)       readDataFromPlaceDB
[04/20 13:08:03    147s] (I)       Read net information..
[04/20 13:08:03    147s] [NR-eGR] Read numTotalNets=28157  numIgnoredNets=0
[04/20 13:08:03    147s] (I)       Read testcase time = 0.010 seconds
[04/20 13:08:03    147s] 
[04/20 13:08:03    147s] (I)       read default dcut vias
[04/20 13:08:03    147s] (I)       Reading via via1_8 for layer: 0 
[04/20 13:08:03    147s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:08:03    147s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:08:03    147s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:08:03    147s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:08:03    147s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:08:03    147s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:08:03    147s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:08:03    147s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:08:03    147s] (I)       early_global_route_priority property id does not exist.
[04/20 13:08:03    147s] (I)       build grid graph start
[04/20 13:08:03    147s] (I)       build grid graph end
[04/20 13:08:03    147s] (I)       Model blockage into capacity
[04/20 13:08:03    147s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[04/20 13:08:03    147s] (I)       Modeling time = 0.020 seconds
[04/20 13:08:03    147s] 
[04/20 13:08:03    147s] (I)       Number of ignored nets = 0
[04/20 13:08:03    147s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/20 13:08:03    147s] (I)       Number of clock nets = 1.  Ignored: No
[04/20 13:08:03    147s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/20 13:08:03    147s] (I)       Number of special nets = 0.  Ignored: Yes
[04/20 13:08:03    147s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/20 13:08:03    147s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/20 13:08:03    147s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/20 13:08:03    147s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/20 13:08:03    147s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/20 13:08:03    147s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/20 13:08:03    147s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1265.7 MB
[04/20 13:08:03    147s] (I)       Ndr track 0 does not exist
[04/20 13:08:03    147s] (I)       Layer1  viaCost=200.00
[04/20 13:08:03    147s] (I)       Layer2  viaCost=200.00
[04/20 13:08:03    147s] (I)       Layer3  viaCost=100.00
[04/20 13:08:03    147s] (I)       Layer4  viaCost=100.00
[04/20 13:08:03    147s] (I)       Layer5  viaCost=100.00
[04/20 13:08:03    147s] (I)       Layer6  viaCost=100.00
[04/20 13:08:03    147s] (I)       Layer7  viaCost=100.00
[04/20 13:08:03    147s] (I)       Layer8  viaCost=100.00
[04/20 13:08:03    147s] (I)       Layer9  viaCost=100.00
[04/20 13:08:03    147s] (I)       ---------------------Grid Graph Info--------------------
[04/20 13:08:03    147s] (I)       Routing area        : (1480, 1680) - (519840, 519960)
[04/20 13:08:03    147s] (I)       Core area           : (9880, 10080) - (509960, 509880)
[04/20 13:08:03    147s] (I)       Site width          :   380  (dbu)
[04/20 13:08:03    147s] (I)       Row height          :  2800  (dbu)
[04/20 13:08:03    147s] (I)       GCell width         :  2800  (dbu)
[04/20 13:08:03    147s] (I)       GCell height        :  2800  (dbu)
[04/20 13:08:03    147s] (I)       Grid                :   186   186    10
[04/20 13:08:03    147s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/20 13:08:03    147s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/20 13:08:03    147s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/20 13:08:03    147s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/20 13:08:03    147s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/20 13:08:03    147s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/20 13:08:03    147s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/20 13:08:03    147s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[04/20 13:08:03    147s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/20 13:08:03    147s] (I)       Total num of tracks :     0  1368  1857   928   928   928   309   309   162   154
[04/20 13:08:03    147s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/20 13:08:03    147s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/20 13:08:03    147s] (I)       --------------------------------------------------------
[04/20 13:08:03    147s] 
[04/20 13:08:03    147s] [NR-eGR] ============ Routing rule table ============
[04/20 13:08:03    147s] [NR-eGR] Rule id: 0  Nets: 28157 
[04/20 13:08:03    147s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/20 13:08:03    147s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/20 13:08:03    147s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:08:03    147s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:08:03    147s] [NR-eGR] ========================================
[04/20 13:08:03    147s] [NR-eGR] 
[04/20 13:08:03    147s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/20 13:08:03    147s] (I)       blocked tracks on layer2 : = 63008 / 254448 (24.76%)
[04/20 13:08:03    147s] (I)       blocked tracks on layer3 : = 26850 / 345402 (7.77%)
[04/20 13:08:03    147s] (I)       blocked tracks on layer4 : = 53700 / 172608 (31.11%)
[04/20 13:08:03    147s] (I)       blocked tracks on layer5 : = 26850 / 172608 (15.56%)
[04/20 13:08:03    147s] (I)       blocked tracks on layer6 : = 73932 / 172608 (42.83%)
[04/20 13:08:03    147s] (I)       blocked tracks on layer7 : = 32038 / 57474 (55.74%)
[04/20 13:08:03    147s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[04/20 13:08:03    147s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[04/20 13:08:03    147s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[04/20 13:08:03    147s] (I)       After initializing earlyGlobalRoute syMemory usage = 1265.7 MB
[04/20 13:08:03    147s] (I)       Loading and dumping file time : 0.13 seconds
[04/20 13:08:03    147s] (I)       ============= Initialization =============
[04/20 13:08:03    147s] (I)       totalPins=94755  totalGlobalPin=89254 (94.19%)
[04/20 13:08:03    147s] (I)       total 2D Cap : 1096985 = (530647 H, 566338 V)
[04/20 13:08:03    147s] [NR-eGR] Layer group 1: route 28157 net(s) in layer range [2, 10]
[04/20 13:08:03    147s] (I)       ============  Phase 1a Route ============
[04/20 13:08:03    147s] (I)       Phase 1a runs 0.03 seconds
[04/20 13:08:03    147s] (I)       Usage: 211556 = (106468 H, 105088 V) = (20.06% H, 18.56% V) = (1.491e+05um H, 1.471e+05um V)
[04/20 13:08:03    147s] (I)       
[04/20 13:08:03    147s] (I)       ============  Phase 1b Route ============
[04/20 13:08:03    147s] (I)       Usage: 211556 = (106468 H, 105088 V) = (20.06% H, 18.56% V) = (1.491e+05um H, 1.471e+05um V)
[04/20 13:08:03    147s] (I)       
[04/20 13:08:03    147s] (I)       earlyGlobalRoute overflow of layer group 1: 0.15% H + 0.91% V. EstWL: 2.961784e+05um
[04/20 13:08:03    147s] (I)       ============  Phase 1c Route ============
[04/20 13:08:03    147s] (I)       Usage: 211556 = (106468 H, 105088 V) = (20.06% H, 18.56% V) = (1.491e+05um H, 1.471e+05um V)
[04/20 13:08:03    147s] (I)       
[04/20 13:08:03    147s] (I)       ============  Phase 1d Route ============
[04/20 13:08:03    147s] (I)       Usage: 211556 = (106468 H, 105088 V) = (20.06% H, 18.56% V) = (1.491e+05um H, 1.471e+05um V)
[04/20 13:08:03    147s] (I)       
[04/20 13:08:03    147s] (I)       ============  Phase 1e Route ============
[04/20 13:08:03    147s] (I)       Phase 1e runs 0.00 seconds
[04/20 13:08:03    147s] (I)       Usage: 211556 = (106468 H, 105088 V) = (20.06% H, 18.56% V) = (1.491e+05um H, 1.471e+05um V)
[04/20 13:08:03    147s] (I)       
[04/20 13:08:03    147s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.15% H + 0.91% V. EstWL: 2.961784e+05um
[04/20 13:08:03    147s] [NR-eGR] 
[04/20 13:08:03    147s] (I)       ============  Phase 1l Route ============
[04/20 13:08:03    147s] (I)       Phase 1l runs 0.07 seconds
[04/20 13:08:03    147s] (I)       
[04/20 13:08:03    147s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/20 13:08:03    147s] [NR-eGR]                        OverCon           OverCon           OverCon            
[04/20 13:08:03    147s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[04/20 13:08:03    147s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[04/20 13:08:03    147s] [NR-eGR] --------------------------------------------------------------------------------
[04/20 13:08:03    147s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:08:03    147s] [NR-eGR]  metal2  (2)       470( 1.37%)        25( 0.07%)         1( 0.00%)   ( 1.44%) 
[04/20 13:08:03    147s] [NR-eGR]  metal3  (3)        32( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[04/20 13:08:03    147s] [NR-eGR]  metal4  (4)       239( 0.69%)         8( 0.02%)         0( 0.00%)   ( 0.72%) 
[04/20 13:08:03    147s] [NR-eGR]  metal5  (5)        12( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[04/20 13:08:03    147s] [NR-eGR]  metal6  (6)        13( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[04/20 13:08:03    147s] [NR-eGR]  metal7  (7)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[04/20 13:08:03    147s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:08:03    147s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:08:03    147s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:08:03    147s] [NR-eGR] --------------------------------------------------------------------------------
[04/20 13:08:03    147s] [NR-eGR] Total              768( 0.27%)        33( 0.01%)         1( 0.00%)   ( 0.28%) 
[04/20 13:08:03    147s] [NR-eGR] 
[04/20 13:08:03    147s] (I)       Total Global Routing Runtime: 0.18 seconds
[04/20 13:08:03    147s] (I)       total 2D Cap : 1110689 = (536491 H, 574198 V)
[04/20 13:08:03    147s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.04% V
[04/20 13:08:03    147s] [NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.04% V
[04/20 13:08:03    147s] Early Global Route congestion estimation runtime: 0.31 seconds, mem = 1265.7M
[04/20 13:08:03    147s] [hotspot] +------------+---------------+---------------+
[04/20 13:08:03    147s] [hotspot] |            |   max hotspot | total hotspot |
[04/20 13:08:03    147s] [hotspot] +------------+---------------+---------------+
[04/20 13:08:03    147s] [hotspot] | normalized |          0.00 |          0.00 |
[04/20 13:08:03    147s] [hotspot] +------------+---------------+---------------+
[04/20 13:08:03    147s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/20 13:08:03    147s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/20 13:08:03    147s] 
[04/20 13:08:03    147s] === incrementalPlace Internal Loop 1 ===
[04/20 13:08:03    147s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[04/20 13:08:03    147s] OPERPROF: Starting InitPlacementData at level 1, MEM:1265.7M
[04/20 13:08:03    147s] #spOpts: N=45 minPadR=1.1 
[04/20 13:08:03    147s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:       Starting SiteCapAdjustOnNarrowBlockage at level 4, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:         Starting PlacementInitFenceForDensity at level 5, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:           Starting SiteArrayInitFenceEdgeBit at level 6, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:           Finished SiteArrayInitFenceEdgeBit at level 6, CPU:0.000, REAL:0.000, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:           Starting SiteArrayInitObstEdgeBit at level 6, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:           Finished SiteArrayInitObstEdgeBit at level 6, CPU:0.000, REAL:0.001, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:         Finished PlacementInitFenceForDensity at level 5, CPU:0.000, REAL:0.003, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:         Starting PlacementCleanupFence at level 5, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:         Finished PlacementCleanupFence at level 5, CPU:0.000, REAL:0.001, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:       Finished SiteCapAdjustOnNarrowBlockage at level 4, CPU:0.020, REAL:0.021, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.031, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.031, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:   Starting post-place ADS at level 2, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:     Starting PlacementInitFenceForDensity at level 3, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.000, REAL:0.001, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:     Finished PlacementInitFenceForDensity at level 3, CPU:0.000, REAL:0.003, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.001, MEM:1265.7M
[04/20 13:08:03    147s] ADSU 0.800 -> 0.800
[04/20 13:08:03    147s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.040, REAL:0.042, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF: Finished InitPlacementData at level 1, CPU:0.080, REAL:0.090, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1265.7M
[04/20 13:08:03    147s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.010, REAL:0.003, MEM:1265.7M
[04/20 13:08:03    147s] 0 delay mode for cte enabled initNetWt.
[04/20 13:08:03    147s] no activity file in design. spp won't run.
[04/20 13:08:03    147s] [spp] 0
[04/20 13:08:03    147s] [adp] 0:1:0:1
[04/20 13:08:03    147s] 0 delay mode for cte disabled initNetWt.
[04/20 13:08:03    147s] SP #FI/SF FL/PI 0/0 25198/0
[04/20 13:08:03    147s] PP off. flexM 0
[04/20 13:08:03    147s] OPERPROF: Starting CDPad at level 1, MEM:1251.1M
[04/20 13:08:03    147s] 3DP is on.
[04/20 13:08:03    147s] 3DP OF M2 0.017, M4 0.008. Diff 0
[04/20 13:08:03    147s] design sh 0.112.
[04/20 13:08:04    148s] CDPadU 1.001 -> 0.903
[04/20 13:08:04    148s] OPERPROF: Finished CDPad at level 1, CPU:0.680, REAL:0.673, MEM:1251.1M
[04/20 13:08:04    148s] no activity file in design. spp won't run.
[04/20 13:08:05    149s] Clock Slew Asserted: Yes.
[04/20 13:08:05    149s] 0 delay mode for cte enabled.
[04/20 13:08:05    149s] #################################################################################
[04/20 13:08:05    149s] # Design Stage: PreRoute
[04/20 13:08:05    149s] # Design Name: core_adapter
[04/20 13:08:05    149s] # Design Mode: 45nm
[04/20 13:08:05    149s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:08:05    149s] # Parasitics Mode: No SPEF/RCDB
[04/20 13:08:05    149s] # Signoff Settings: SI Off 
[04/20 13:08:05    149s] #################################################################################
[04/20 13:08:06    150s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:08:06    150s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1247.1M) ***
[04/20 13:08:06    150s] no activity file in design. spp won't run.
[04/20 13:08:09    153s] SKP inited!
[04/20 13:08:09    153s] NP #FI/FS/SF FL/PI: 0/0/0 25198/0
[04/20 13:08:09    153s] no activity file in design. spp won't run.
[04/20 13:08:09    153s] 
[04/20 13:08:09    153s] AB Est...
[04/20 13:08:09    153s] Iteration  4: Skipped, with CDP Off
[04/20 13:08:09    153s] 
[04/20 13:08:09    153s] AB Est...
[04/20 13:08:09    153s] Iteration  5: Skipped, with CDP Off
[04/20 13:08:09    153s] 
[04/20 13:08:09    153s] AB Est...
[04/20 13:08:09    153s] Iteration  6: Skipped, with CDP Off
[04/20 13:08:09    153s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[04/20 13:08:09    153s] No instances found in the vector
[04/20 13:08:09    153s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1326.8M, DRC: 0)
[04/20 13:08:09    153s] 0 (out of 0) MH cells were successfully legalized.
[04/20 13:08:12    156s] Iteration  7: Total net bbox = 2.527e+05 (1.31e+05 1.22e+05)
[04/20 13:08:12    156s]               Est.  stn bbox = 3.071e+05 (1.62e+05 1.46e+05)
[04/20 13:08:12    156s]               cpu = 0:00:02.4 real = 0:00:03.0 mem = 1367.9M
[04/20 13:08:12    156s] no activity file in design. spp won't run.
[04/20 13:08:12    156s] NP #FI/FS/SF FL/PI: 0/0/0 25198/0
[04/20 13:08:12    156s] no activity file in design. spp won't run.
[04/20 13:08:12    156s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[04/20 13:08:12    156s] No instances found in the vector
[04/20 13:08:12    156s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1373.9M, DRC: 0)
[04/20 13:08:12    156s] 0 (out of 0) MH cells were successfully legalized.
[04/20 13:08:14    158s] Iteration  8: Total net bbox = 2.521e+05 (1.31e+05 1.21e+05)
[04/20 13:08:14    158s]               Est.  stn bbox = 3.072e+05 (1.62e+05 1.46e+05)
[04/20 13:08:14    158s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 1376.4M
[04/20 13:08:14    158s] no activity file in design. spp won't run.
[04/20 13:08:14    158s] NP #FI/FS/SF FL/PI: 0/0/0 25198/0
[04/20 13:08:14    158s] no activity file in design. spp won't run.
[04/20 13:08:14    158s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[04/20 13:08:14    158s] No instances found in the vector
[04/20 13:08:14    158s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1383.3M, DRC: 0)
[04/20 13:08:14    158s] 0 (out of 0) MH cells were successfully legalized.
[04/20 13:08:17    161s] Iteration  9: Total net bbox = 2.485e+05 (1.29e+05 1.20e+05)
[04/20 13:08:17    161s]               Est.  stn bbox = 3.034e+05 (1.60e+05 1.44e+05)
[04/20 13:08:17    161s]               cpu = 0:00:03.1 real = 0:00:03.0 mem = 1386.8M
[04/20 13:08:17    161s] Starting Early Global Route rough congestion estimation: mem = 1386.8M
[04/20 13:08:17    161s] (I)       Reading DB...
[04/20 13:08:17    161s] (I)       Read data from FE... (mem=1386.8M)
[04/20 13:08:17    161s] (I)       Read nodes and places... (mem=1386.8M)
[04/20 13:08:17    161s] (I)       Done Read nodes and places (cpu=0.020s, mem=1391.0M)
[04/20 13:08:17    161s] (I)       Read nets... (mem=1391.0M)
[04/20 13:08:17    161s] (I)       Done Read nets (cpu=0.050s, mem=1395.0M)
[04/20 13:08:17    161s] (I)       Done Read data from FE (cpu=0.070s, mem=1395.0M)
[04/20 13:08:17    161s] (I)       before initializing RouteDB syMemory usage = 1395.0 MB
[04/20 13:08:17    161s] (I)       congestionReportName   : 
[04/20 13:08:17    161s] (I)       layerRangeFor2DCongestion : 
[04/20 13:08:17    161s] (I)       buildTerm2TermWires    : 1
[04/20 13:08:17    161s] (I)       doTrackAssignment      : 1
[04/20 13:08:17    161s] (I)       dumpBookshelfFiles     : 0
[04/20 13:08:17    161s] (I)       numThreads             : 1
[04/20 13:08:17    161s] (I)       bufferingAwareRouting  : false
[04/20 13:08:17    161s] [NR-eGR] honorMsvRouteConstraint: false
[04/20 13:08:17    161s] (I)       honorPin               : false
[04/20 13:08:17    161s] (I)       honorPinGuide          : true
[04/20 13:08:17    161s] (I)       honorPartition         : false
[04/20 13:08:17    161s] (I)       honorPartitionAllowFeedthru: false
[04/20 13:08:17    161s] (I)       allowPartitionCrossover: false
[04/20 13:08:17    161s] (I)       honorSingleEntry       : true
[04/20 13:08:17    161s] (I)       honorSingleEntryStrong : true
[04/20 13:08:17    161s] (I)       handleViaSpacingRule   : false
[04/20 13:08:17    161s] (I)       handleEolSpacingRule   : false
[04/20 13:08:17    161s] (I)       PDConstraint           : none
[04/20 13:08:17    161s] (I)       expBetterNDRHandling   : false
[04/20 13:08:17    161s] [NR-eGR] honorClockSpecNDR      : 0
[04/20 13:08:17    161s] (I)       routingEffortLevel     : 3
[04/20 13:08:17    161s] (I)       effortLevel            : standard
[04/20 13:08:17    161s] [NR-eGR] minRouteLayer          : 2
[04/20 13:08:17    161s] [NR-eGR] maxRouteLayer          : 127
[04/20 13:08:17    161s] (I)       relaxedTopLayerCeiling : 127
[04/20 13:08:17    161s] (I)       relaxedBottomLayerFloor: 2
[04/20 13:08:17    161s] (I)       numRowsPerGCell        : 1
[04/20 13:08:17    161s] (I)       speedUpLargeDesign     : 0
[04/20 13:08:17    161s] (I)       multiThreadingTA       : 1
[04/20 13:08:17    161s] (I)       optimizationMode       : false
[04/20 13:08:17    161s] (I)       routeSecondPG          : false
[04/20 13:08:17    161s] (I)       scenicRatioForLayerRelax: 0.00
[04/20 13:08:17    161s] (I)       detourLimitForLayerRelax: 0.00
[04/20 13:08:17    161s] (I)       punchThroughDistance   : 500.00
[04/20 13:08:17    161s] (I)       scenicBound            : 1.15
[04/20 13:08:17    161s] (I)       maxScenicToAvoidBlk    : 100.00
[04/20 13:08:17    161s] (I)       source-to-sink ratio   : 0.00
[04/20 13:08:17    161s] (I)       targetCongestionRatioH : 1.00
[04/20 13:08:17    161s] (I)       targetCongestionRatioV : 1.00
[04/20 13:08:17    161s] (I)       layerCongestionRatio   : 0.70
[04/20 13:08:17    161s] (I)       m1CongestionRatio      : 0.10
[04/20 13:08:17    161s] (I)       m2m3CongestionRatio    : 0.70
[04/20 13:08:17    161s] (I)       localRouteEffort       : 1.00
[04/20 13:08:17    161s] (I)       numSitesBlockedByOneVia: 8.00
[04/20 13:08:17    161s] (I)       supplyScaleFactorH     : 1.00
[04/20 13:08:17    161s] (I)       supplyScaleFactorV     : 1.00
[04/20 13:08:17    161s] (I)       highlight3DOverflowFactor: 0.00
[04/20 13:08:17    161s] (I)       routeVias              : 
[04/20 13:08:17    161s] (I)       readTROption           : true
[04/20 13:08:17    161s] (I)       extraSpacingFactor     : 1.00
[04/20 13:08:17    161s] [NR-eGR] numTracksPerClockWire  : 0
[04/20 13:08:17    161s] (I)       routeSelectedNetsOnly  : false
[04/20 13:08:17    161s] (I)       clkNetUseMaxDemand     : false
[04/20 13:08:17    161s] (I)       extraDemandForClocks   : 0
[04/20 13:08:17    161s] (I)       steinerRemoveLayers    : false
[04/20 13:08:17    161s] (I)       demoteLayerScenicScale : 1.00
[04/20 13:08:17    161s] (I)       nonpreferLayerCostScale : 100.00
[04/20 13:08:17    161s] (I)       similarTopologyRoutingFast : false
[04/20 13:08:17    161s] (I)       spanningTreeRefinement : false
[04/20 13:08:17    161s] (I)       spanningTreeRefinementAlpha : -1.00
[04/20 13:08:17    161s] (I)       starting read tracks
[04/20 13:08:17    161s] (I)       build grid graph
[04/20 13:08:17    161s] (I)       build grid graph start
[04/20 13:08:17    161s] [NR-eGR] metal1 has no routable track
[04/20 13:08:17    161s] [NR-eGR] metal2 has single uniform track structure
[04/20 13:08:17    161s] [NR-eGR] metal3 has single uniform track structure
[04/20 13:08:17    161s] [NR-eGR] metal4 has single uniform track structure
[04/20 13:08:17    161s] [NR-eGR] metal5 has single uniform track structure
[04/20 13:08:17    161s] [NR-eGR] metal6 has single uniform track structure
[04/20 13:08:17    161s] [NR-eGR] metal7 has single uniform track structure
[04/20 13:08:17    161s] [NR-eGR] metal8 has single uniform track structure
[04/20 13:08:17    161s] [NR-eGR] metal9 has single uniform track structure
[04/20 13:08:17    161s] [NR-eGR] metal10 has single uniform track structure
[04/20 13:08:17    161s] (I)       build grid graph end
[04/20 13:08:17    161s] (I)       merge level 0
[04/20 13:08:17    161s] (I)       numViaLayers=10
[04/20 13:08:17    161s] (I)       Reading via via1_8 for layer: 0 
[04/20 13:08:17    161s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:08:17    161s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:08:17    161s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:08:17    161s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:08:17    161s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:08:17    161s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:08:17    161s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:08:17    161s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:08:17    161s] (I)       end build via table
[04/20 13:08:17    161s] [NR-eGR] Read 94796 PG shapes in 0.020 seconds
[04/20 13:08:17    161s] 
[04/20 13:08:17    161s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=94796 numBumpBlks=0 numBoundaryFakeBlks=0
[04/20 13:08:17    161s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/20 13:08:17    161s] (I)       readDataFromPlaceDB
[04/20 13:08:17    161s] (I)       Read net information..
[04/20 13:08:17    161s] [NR-eGR] Read numTotalNets=28157  numIgnoredNets=0
[04/20 13:08:17    161s] (I)       Read testcase time = 0.000 seconds
[04/20 13:08:17    161s] 
[04/20 13:08:17    161s] (I)       read default dcut vias
[04/20 13:08:17    161s] (I)       Reading via via1_8 for layer: 0 
[04/20 13:08:17    161s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:08:17    161s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:08:17    161s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:08:17    161s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:08:17    161s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:08:17    161s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:08:17    161s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:08:17    161s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:08:17    161s] (I)       early_global_route_priority property id does not exist.
[04/20 13:08:17    161s] (I)       build grid graph start
[04/20 13:08:17    161s] (I)       build grid graph end
[04/20 13:08:17    161s] (I)       Model blockage into capacity
[04/20 13:08:17    161s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[04/20 13:08:17    161s] (I)       Modeling time = 0.010 seconds
[04/20 13:08:17    161s] 
[04/20 13:08:17    161s] (I)       Number of ignored nets = 0
[04/20 13:08:17    161s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/20 13:08:17    161s] (I)       Number of clock nets = 1.  Ignored: No
[04/20 13:08:17    161s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/20 13:08:17    161s] (I)       Number of special nets = 0.  Ignored: Yes
[04/20 13:08:17    161s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/20 13:08:17    161s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/20 13:08:17    161s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/20 13:08:17    161s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/20 13:08:17    161s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/20 13:08:17    161s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/20 13:08:17    161s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1402.3 MB
[04/20 13:08:17    161s] (I)       Ndr track 0 does not exist
[04/20 13:08:17    161s] (I)       Layer1  viaCost=200.00
[04/20 13:08:17    161s] (I)       Layer2  viaCost=200.00
[04/20 13:08:17    161s] (I)       Layer3  viaCost=100.00
[04/20 13:08:17    161s] (I)       Layer4  viaCost=100.00
[04/20 13:08:17    161s] (I)       Layer5  viaCost=100.00
[04/20 13:08:17    161s] (I)       Layer6  viaCost=100.00
[04/20 13:08:17    161s] (I)       Layer7  viaCost=100.00
[04/20 13:08:17    161s] (I)       Layer8  viaCost=100.00
[04/20 13:08:17    161s] (I)       Layer9  viaCost=100.00
[04/20 13:08:17    161s] (I)       ---------------------Grid Graph Info--------------------
[04/20 13:08:17    161s] (I)       Routing area        : (1480, 1680) - (519840, 519960)
[04/20 13:08:17    161s] (I)       Core area           : (9880, 10080) - (509960, 509880)
[04/20 13:08:17    161s] (I)       Site width          :   380  (dbu)
[04/20 13:08:17    161s] (I)       Row height          :  2800  (dbu)
[04/20 13:08:17    161s] (I)       GCell width         :  2800  (dbu)
[04/20 13:08:17    161s] (I)       GCell height        :  2800  (dbu)
[04/20 13:08:17    161s] (I)       Grid                :   186   186    10
[04/20 13:08:17    161s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/20 13:08:17    161s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/20 13:08:17    161s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/20 13:08:17    161s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/20 13:08:17    161s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/20 13:08:17    161s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/20 13:08:17    161s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/20 13:08:17    161s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[04/20 13:08:17    161s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/20 13:08:17    161s] (I)       Total num of tracks :     0  1368  1857   928   928   928   309   309   162   154
[04/20 13:08:17    161s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/20 13:08:17    161s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/20 13:08:17    161s] (I)       --------------------------------------------------------
[04/20 13:08:17    161s] 
[04/20 13:08:17    161s] [NR-eGR] ============ Routing rule table ============
[04/20 13:08:17    161s] [NR-eGR] Rule id: 0  Nets: 28157 
[04/20 13:08:17    161s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/20 13:08:17    161s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/20 13:08:17    161s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:08:17    161s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:08:17    161s] [NR-eGR] ========================================
[04/20 13:08:17    161s] [NR-eGR] 
[04/20 13:08:17    161s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/20 13:08:17    161s] (I)       blocked tracks on layer2 : = 63008 / 254448 (24.76%)
[04/20 13:08:17    161s] (I)       blocked tracks on layer3 : = 26850 / 345402 (7.77%)
[04/20 13:08:17    161s] (I)       blocked tracks on layer4 : = 53700 / 172608 (31.11%)
[04/20 13:08:17    161s] (I)       blocked tracks on layer5 : = 26850 / 172608 (15.56%)
[04/20 13:08:17    161s] (I)       blocked tracks on layer6 : = 73932 / 172608 (42.83%)
[04/20 13:08:17    161s] (I)       blocked tracks on layer7 : = 32038 / 57474 (55.74%)
[04/20 13:08:17    161s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[04/20 13:08:17    161s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[04/20 13:08:17    161s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[04/20 13:08:17    161s] (I)       After initializing earlyGlobalRoute syMemory usage = 1402.3 MB
[04/20 13:08:17    161s] (I)       Loading and dumping file time : 0.12 seconds
[04/20 13:08:17    161s] (I)       ============= Initialization =============
[04/20 13:08:17    161s] (I)       numLocalWires=17341  numGlobalNetBranches=5151  numLocalNetBranches=3540
[04/20 13:08:17    161s] (I)       totalPins=94755  totalGlobalPin=82673 (87.25%)
[04/20 13:08:17    161s] (I)       total 2D Cap : 1096985 = (530647 H, 566338 V)
[04/20 13:08:17    161s] (I)       ============  Phase 1a Route ============
[04/20 13:08:17    161s] (I)       Phase 1a runs 0.04 seconds
[04/20 13:08:17    161s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[04/20 13:08:17    161s] (I)       Usage: 215117 = (112855 H, 102262 V) = (21.27% H, 18.06% V) = (1.580e+05um H, 1.432e+05um V)
[04/20 13:08:17    161s] (I)       
[04/20 13:08:17    161s] (I)       ============  Phase 1b Route ============
[04/20 13:08:17    161s] (I)       Phase 1b runs 0.02 seconds
[04/20 13:08:17    161s] (I)       Usage: 215457 = (113036 H, 102421 V) = (21.30% H, 18.08% V) = (1.583e+05um H, 1.434e+05um V)
[04/20 13:08:17    161s] (I)       
[04/20 13:08:17    161s] (I)       earlyGlobalRoute overflow: 0.70% H + 3.79% V
[04/20 13:08:17    161s] 
[04/20 13:08:17    161s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.48% H + 2.27% V
[04/20 13:08:17    161s] Finished Early Global Route rough congestion estimation: mem = 1402.3M
[04/20 13:08:17    161s] earlyGlobalRoute rough estimation gcell size 1 row height
[04/20 13:08:17    161s] OPERPROF: Starting CDPad at level 1, MEM:1402.3M
[04/20 13:08:18    162s] CDPadU 0.902 -> 0.902
[04/20 13:08:18    162s] OPERPROF: Finished CDPad at level 1, CPU:0.640, REAL:0.648, MEM:1402.3M
[04/20 13:08:18    162s] no activity file in design. spp won't run.
[04/20 13:08:18    162s] NP #FI/FS/SF FL/PI: 0/0/0 25198/0
[04/20 13:08:18    162s] no activity file in design. spp won't run.
[04/20 13:08:18    162s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[04/20 13:08:18    162s] No instances found in the vector
[04/20 13:08:18    162s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1408.1M, DRC: 0)
[04/20 13:08:18    162s] 0 (out of 0) MH cells were successfully legalized.
[04/20 13:08:19    163s] no activity file in design. spp won't run.
[04/20 13:08:19    163s] NP #FI/FS/SF FL/PI: 0/0/0 25198/0
[04/20 13:08:19    163s] no activity file in design. spp won't run.
[04/20 13:08:20    163s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[04/20 13:08:20    163s] No instances found in the vector
[04/20 13:08:20    163s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1416.3M, DRC: 0)
[04/20 13:08:20    163s] 0 (out of 0) MH cells were successfully legalized.
[04/20 13:08:22    166s] Iteration 10: Total net bbox = 2.558e+05 (1.32e+05 1.24e+05)
[04/20 13:08:22    166s]               Est.  stn bbox = 3.103e+05 (1.63e+05 1.48e+05)
[04/20 13:08:22    166s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 1416.3M
[04/20 13:08:22    166s] no activity file in design. spp won't run.
[04/20 13:08:22    166s] NP #FI/FS/SF FL/PI: 0/0/0 25198/0
[04/20 13:08:22    166s] no activity file in design. spp won't run.
[04/20 13:08:22    166s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[04/20 13:08:22    166s] No instances found in the vector
[04/20 13:08:22    166s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1426.6M, DRC: 0)
[04/20 13:08:22    166s] 0 (out of 0) MH cells were successfully legalized.
[04/20 13:08:24    168s] Iteration 11: Total net bbox = 2.595e+05 (1.34e+05 1.25e+05)
[04/20 13:08:24    168s]               Est.  stn bbox = 3.140e+05 (1.65e+05 1.49e+05)
[04/20 13:08:24    168s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 1431.0M
[04/20 13:08:24    168s] no activity file in design. spp won't run.
[04/20 13:08:24    168s] 0 delay mode for cte disabled.
[04/20 13:08:24    168s] *** Free Virtual Timing Model ...(mem=1431.0M)
[04/20 13:08:24    168s] SKP cleared!
[04/20 13:08:24    168s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1399.0M
[04/20 13:08:24    168s] 
[04/20 13:08:24    168s] CongRepair sets shifter mode to gplace
[04/20 13:08:24    168s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1399.0M
[04/20 13:08:24    168s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/20 13:08:24    168s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:           Starting SiteArrayFPInit_V17 at level 6, MEM:1399.0M
[04/20 13:08:24    168s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/20 13:08:24    168s] OPERPROF:             Starting Placement-Init-Site-Array-V17 at level 7, MEM:1399.0M
[04/20 13:08:24    168s] SiteArray: one-level site array dimensions = 178 x 1316
[04/20 13:08:24    168s] SiteArray: use 936,992 bytes
[04/20 13:08:24    168s] SiteArray: current memory after site array memory allocatiion 1399.0M
[04/20 13:08:24    168s] SiteArray: FP blocked sites are writable
[04/20 13:08:24    168s] OPERPROF:               Starting SiteArray/Init-VDDOnBottom at level 8, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:               Finished SiteArray/Init-VDDOnBottom at level 8, CPU:0.000, REAL:0.000, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:               Starting InitTechSitePattern at level 8, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:               Finished InitTechSitePattern at level 8, CPU:0.010, REAL:0.002, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:               Starting SiteArr/FP-Init-2 at level 8, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:               Finished SiteArr/FP-Init-2 at level 8, CPU:0.000, REAL:0.000, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:               Starting SiteArr/FP-Blockage at level 8, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:               Finished SiteArr/FP-Blockage at level 8, CPU:0.000, REAL:0.000, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:             Finished Placement-Init-Site-Array-V17 at level 7, CPU:0.010, REAL:0.003, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:             Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 7, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:             Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 7, CPU:0.000, REAL:0.000, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:             Starting Placement-Build-Follow-Pin at level 7, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:               Starting RoutingBlockageAnalysis at level 8, MEM:1399.0M
[04/20 13:08:24    168s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 13:08:24    168s] Mark StBox On SiteArr starts
[04/20 13:08:24    168s] Mark StBox On SiteArr ends
[04/20 13:08:24    168s] OPERPROF:               Finished RoutingBlockageAnalysis at level 8, CPU:0.050, REAL:0.050, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:             Finished Placement-Build-Follow-Pin at level 7, CPU:0.050, REAL:0.050, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:             Starting SiteArary/SetupFPBlocked at level 7, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:             Finished SiteArary/SetupFPBlocked at level 7, CPU:0.000, REAL:0.000, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:           Finished SiteArrayFPInit_V17 at level 6, CPU:0.060, REAL:0.058, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.000, REAL:0.000, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.000, REAL:0.000, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.000, REAL:0.001, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:           Starting CMU at level 6, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:           Finished CMU at level 6, CPU:0.000, REAL:0.001, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.060, REAL:0.066, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.060, REAL:0.066, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1399.0M
[04/20 13:08:24    168s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1399.0MB).
[04/20 13:08:24    168s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.090, REAL:0.083, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.090, REAL:0.083, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:   Starting RefinePlace at level 2, MEM:1399.0M
[04/20 13:08:24    168s] *** Starting refinePlace (0:02:48 mem=1399.0M) ***
[04/20 13:08:24    168s] Total net bbox length = 2.686e+05 (1.413e+05 1.273e+05) (ext = 1.811e+03)
[04/20 13:08:24    168s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/20 13:08:24    168s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:1399.0M
[04/20 13:08:24    168s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1399.0M
[04/20 13:08:24    168s] Starting refinePlace ...
[04/20 13:08:24    168s]   Spread Effort: high, pre-route mode, useDDP on.
[04/20 13:08:24    168s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1399.0MB) @(0:02:48 - 0:02:49).
[04/20 13:08:24    168s] Move report: preRPlace moves 25198 insts, mean move: 0.48 um, max move: 3.05 um
[04/20 13:08:24    168s] 	Max move on inst (my_fpu_double/i_fpu_exceptions/U258): (83.67, 176.68) --> (85.88, 175.84)
[04/20 13:08:24    168s] 	Length: 8 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI222_X1
[04/20 13:08:24    168s] wireLenOptFixPriorityInst 0 inst fixed
[04/20 13:08:24    168s] Placement tweakage begins.
[04/20 13:08:24    168s] wire length = 3.213e+05
[04/20 13:08:26    170s] wire length = 3.070e+05
[04/20 13:08:26    170s] Placement tweakage ends.
[04/20 13:08:26    170s] Move report: tweak moves 4651 insts, mean move: 1.27 um, max move: 31.16 um
[04/20 13:08:26    170s] 	Max move on inst (my_fpu_double/i_fpu_mul/FE_OFC42_n62): (38.38, 96.04) --> (69.54, 96.04)
[04/20 13:08:26    170s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.9, real=0:00:02.0, mem=1399.0MB) @(0:02:49 - 0:02:51).
[04/20 13:08:26    170s] 
[04/20 13:08:26    170s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[04/20 13:08:27    171s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/20 13:08:27    171s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=1399.0MB) @(0:02:51 - 0:02:51).
[04/20 13:08:27    171s] Move report: Detail placement moves 25198 insts, mean move: 0.68 um, max move: 31.30 um
[04/20 13:08:27    171s] 	Max move on inst (my_fpu_double/i_fpu_mul/FE_OFC42_n62): (38.43, 95.85) --> (69.54, 96.04)
[04/20 13:08:27    171s] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1399.0MB
[04/20 13:08:27    171s] Statistics of distance of Instance movement in refine placement:
[04/20 13:08:27    171s]   maximum (X+Y) =        31.30 um
[04/20 13:08:27    171s]   inst (my_fpu_double/i_fpu_mul/FE_OFC42_n62) with max move: (38.4325, 95.8455) -> (69.54, 96.04)
[04/20 13:08:27    171s]   mean    (X+Y) =         0.68 um
[04/20 13:08:27    171s] Summary Report:
[04/20 13:08:27    171s] Instances move: 25198 (out of 25198 movable)
[04/20 13:08:27    171s] Instances flipped: 0
[04/20 13:08:27    171s] Mean displacement: 0.68 um
[04/20 13:08:27    171s] Max displacement: 31.30 um (Instance: my_fpu_double/i_fpu_mul/FE_OFC42_n62) (38.4325, 95.8455) -> (69.54, 96.04)
[04/20 13:08:27    171s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X4
[04/20 13:08:27    171s] Total instances moved : 25198
[04/20 13:08:27    171s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.950, REAL:2.952, MEM:1399.0M
[04/20 13:08:27    171s] Total net bbox length = 2.569e+05 (1.286e+05 1.282e+05) (ext = 1.740e+03)
[04/20 13:08:27    171s] Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1399.0MB
[04/20 13:08:27    171s] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:03.0, mem=1399.0MB) @(0:02:48 - 0:02:51).
[04/20 13:08:27    171s] *** Finished refinePlace (0:02:51 mem=1399.0M) ***
[04/20 13:08:27    171s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.990, REAL:2.998, MEM:1399.0M
[04/20 13:08:27    171s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1399.0M
[04/20 13:08:27    171s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.001, MEM:1399.0M
[04/20 13:08:27    171s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1399.0M
[04/20 13:08:27    171s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1399.0M
[04/20 13:08:27    171s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.120, REAL:3.122, MEM:1399.0M
[04/20 13:08:27    171s] Starting Early Global Route congestion estimation: mem = 1399.0M
[04/20 13:08:27    171s] (I)       Reading DB...
[04/20 13:08:27    171s] (I)       Read data from FE... (mem=1399.0M)
[04/20 13:08:27    171s] (I)       Read nodes and places... (mem=1399.0M)
[04/20 13:08:27    171s] (I)       Done Read nodes and places (cpu=0.020s, mem=1399.0M)
[04/20 13:08:27    171s] (I)       Read nets... (mem=1399.0M)
[04/20 13:08:27    171s] (I)       Done Read nets (cpu=0.050s, mem=1399.0M)
[04/20 13:08:27    171s] (I)       Done Read data from FE (cpu=0.070s, mem=1399.0M)
[04/20 13:08:27    171s] (I)       before initializing RouteDB syMemory usage = 1399.0 MB
[04/20 13:08:27    171s] (I)       congestionReportName   : 
[04/20 13:08:27    171s] (I)       layerRangeFor2DCongestion : 
[04/20 13:08:27    171s] (I)       buildTerm2TermWires    : 1
[04/20 13:08:27    171s] (I)       doTrackAssignment      : 1
[04/20 13:08:27    171s] (I)       dumpBookshelfFiles     : 0
[04/20 13:08:27    171s] (I)       numThreads             : 1
[04/20 13:08:27    171s] (I)       bufferingAwareRouting  : false
[04/20 13:08:27    171s] [NR-eGR] honorMsvRouteConstraint: false
[04/20 13:08:27    171s] (I)       honorPin               : false
[04/20 13:08:27    171s] (I)       honorPinGuide          : true
[04/20 13:08:27    171s] (I)       honorPartition         : false
[04/20 13:08:27    171s] (I)       honorPartitionAllowFeedthru: false
[04/20 13:08:27    171s] (I)       allowPartitionCrossover: false
[04/20 13:08:27    171s] (I)       honorSingleEntry       : true
[04/20 13:08:27    171s] (I)       honorSingleEntryStrong : true
[04/20 13:08:27    171s] (I)       handleViaSpacingRule   : false
[04/20 13:08:27    171s] (I)       handleEolSpacingRule   : false
[04/20 13:08:27    171s] (I)       PDConstraint           : none
[04/20 13:08:27    171s] (I)       expBetterNDRHandling   : false
[04/20 13:08:27    171s] [NR-eGR] honorClockSpecNDR      : 0
[04/20 13:08:27    171s] (I)       routingEffortLevel     : 3
[04/20 13:08:27    171s] (I)       effortLevel            : standard
[04/20 13:08:27    171s] [NR-eGR] minRouteLayer          : 2
[04/20 13:08:27    171s] [NR-eGR] maxRouteLayer          : 127
[04/20 13:08:27    171s] (I)       relaxedTopLayerCeiling : 127
[04/20 13:08:27    171s] (I)       relaxedBottomLayerFloor: 2
[04/20 13:08:27    171s] (I)       numRowsPerGCell        : 1
[04/20 13:08:27    171s] (I)       speedUpLargeDesign     : 0
[04/20 13:08:27    171s] (I)       multiThreadingTA       : 1
[04/20 13:08:27    171s] (I)       optimizationMode       : false
[04/20 13:08:27    171s] (I)       routeSecondPG          : false
[04/20 13:08:27    171s] (I)       scenicRatioForLayerRelax: 0.00
[04/20 13:08:27    171s] (I)       detourLimitForLayerRelax: 0.00
[04/20 13:08:27    171s] (I)       punchThroughDistance   : 500.00
[04/20 13:08:27    171s] (I)       scenicBound            : 1.15
[04/20 13:08:27    171s] (I)       maxScenicToAvoidBlk    : 100.00
[04/20 13:08:27    171s] (I)       source-to-sink ratio   : 0.00
[04/20 13:08:27    171s] (I)       targetCongestionRatioH : 1.00
[04/20 13:08:27    171s] (I)       targetCongestionRatioV : 1.00
[04/20 13:08:27    171s] (I)       layerCongestionRatio   : 0.70
[04/20 13:08:27    171s] (I)       m1CongestionRatio      : 0.10
[04/20 13:08:27    171s] (I)       m2m3CongestionRatio    : 0.70
[04/20 13:08:27    171s] (I)       localRouteEffort       : 1.00
[04/20 13:08:27    171s] (I)       numSitesBlockedByOneVia: 8.00
[04/20 13:08:27    171s] (I)       supplyScaleFactorH     : 1.00
[04/20 13:08:27    171s] (I)       supplyScaleFactorV     : 1.00
[04/20 13:08:27    171s] (I)       highlight3DOverflowFactor: 0.00
[04/20 13:08:27    171s] (I)       routeVias              : 
[04/20 13:08:27    171s] (I)       readTROption           : true
[04/20 13:08:27    171s] (I)       extraSpacingFactor     : 1.00
[04/20 13:08:27    171s] [NR-eGR] numTracksPerClockWire  : 0
[04/20 13:08:27    171s] (I)       routeSelectedNetsOnly  : false
[04/20 13:08:27    171s] (I)       clkNetUseMaxDemand     : false
[04/20 13:08:27    171s] (I)       extraDemandForClocks   : 0
[04/20 13:08:27    171s] (I)       steinerRemoveLayers    : false
[04/20 13:08:27    171s] (I)       demoteLayerScenicScale : 1.00
[04/20 13:08:27    171s] (I)       nonpreferLayerCostScale : 100.00
[04/20 13:08:27    171s] (I)       similarTopologyRoutingFast : false
[04/20 13:08:27    171s] (I)       spanningTreeRefinement : false
[04/20 13:08:27    171s] (I)       spanningTreeRefinementAlpha : -1.00
[04/20 13:08:27    171s] (I)       starting read tracks
[04/20 13:08:27    171s] (I)       build grid graph
[04/20 13:08:27    171s] (I)       build grid graph start
[04/20 13:08:27    171s] [NR-eGR] metal1 has no routable track
[04/20 13:08:27    171s] [NR-eGR] metal2 has single uniform track structure
[04/20 13:08:27    171s] [NR-eGR] metal3 has single uniform track structure
[04/20 13:08:27    171s] [NR-eGR] metal4 has single uniform track structure
[04/20 13:08:27    171s] [NR-eGR] metal5 has single uniform track structure
[04/20 13:08:27    171s] [NR-eGR] metal6 has single uniform track structure
[04/20 13:08:27    171s] [NR-eGR] metal7 has single uniform track structure
[04/20 13:08:27    171s] [NR-eGR] metal8 has single uniform track structure
[04/20 13:08:27    171s] [NR-eGR] metal9 has single uniform track structure
[04/20 13:08:27    171s] [NR-eGR] metal10 has single uniform track structure
[04/20 13:08:27    171s] (I)       build grid graph end
[04/20 13:08:27    171s] (I)       merge level 0
[04/20 13:08:27    171s] (I)       numViaLayers=10
[04/20 13:08:27    171s] (I)       Reading via via1_8 for layer: 0 
[04/20 13:08:27    171s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:08:27    171s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:08:27    171s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:08:27    171s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:08:27    171s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:08:27    171s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:08:27    171s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:08:27    171s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:08:27    171s] (I)       end build via table
[04/20 13:08:27    171s] [NR-eGR] Read 94796 PG shapes in 0.010 seconds
[04/20 13:08:27    171s] 
[04/20 13:08:27    171s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=94796 numBumpBlks=0 numBoundaryFakeBlks=0
[04/20 13:08:27    171s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/20 13:08:27    171s] (I)       readDataFromPlaceDB
[04/20 13:08:27    171s] (I)       Read net information..
[04/20 13:08:27    171s] [NR-eGR] Read numTotalNets=28157  numIgnoredNets=0
[04/20 13:08:27    171s] (I)       Read testcase time = 0.010 seconds
[04/20 13:08:27    171s] 
[04/20 13:08:27    171s] (I)       read default dcut vias
[04/20 13:08:27    171s] (I)       Reading via via1_8 for layer: 0 
[04/20 13:08:27    171s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:08:27    171s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:08:27    171s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:08:27    171s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:08:27    171s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:08:27    171s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:08:27    171s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:08:27    171s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:08:27    171s] (I)       early_global_route_priority property id does not exist.
[04/20 13:08:27    171s] (I)       build grid graph start
[04/20 13:08:27    171s] (I)       build grid graph end
[04/20 13:08:27    171s] (I)       Model blockage into capacity
[04/20 13:08:27    171s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[04/20 13:08:27    171s] (I)       Modeling time = 0.020 seconds
[04/20 13:08:27    171s] 
[04/20 13:08:27    171s] (I)       Number of ignored nets = 0
[04/20 13:08:27    171s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/20 13:08:27    171s] (I)       Number of clock nets = 1.  Ignored: No
[04/20 13:08:27    171s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/20 13:08:27    171s] (I)       Number of special nets = 0.  Ignored: Yes
[04/20 13:08:27    171s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/20 13:08:27    171s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/20 13:08:27    171s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/20 13:08:27    171s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/20 13:08:27    171s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/20 13:08:27    171s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/20 13:08:27    171s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1399.0 MB
[04/20 13:08:27    171s] (I)       Ndr track 0 does not exist
[04/20 13:08:27    171s] (I)       Layer1  viaCost=200.00
[04/20 13:08:27    171s] (I)       Layer2  viaCost=200.00
[04/20 13:08:27    171s] (I)       Layer3  viaCost=100.00
[04/20 13:08:27    171s] (I)       Layer4  viaCost=100.00
[04/20 13:08:27    171s] (I)       Layer5  viaCost=100.00
[04/20 13:08:27    171s] (I)       Layer6  viaCost=100.00
[04/20 13:08:27    171s] (I)       Layer7  viaCost=100.00
[04/20 13:08:27    171s] (I)       Layer8  viaCost=100.00
[04/20 13:08:27    171s] (I)       Layer9  viaCost=100.00
[04/20 13:08:27    171s] (I)       ---------------------Grid Graph Info--------------------
[04/20 13:08:27    171s] (I)       Routing area        : (1480, 1680) - (519840, 519960)
[04/20 13:08:27    171s] (I)       Core area           : (9880, 10080) - (509960, 509880)
[04/20 13:08:27    171s] (I)       Site width          :   380  (dbu)
[04/20 13:08:27    171s] (I)       Row height          :  2800  (dbu)
[04/20 13:08:27    171s] (I)       GCell width         :  2800  (dbu)
[04/20 13:08:27    171s] (I)       GCell height        :  2800  (dbu)
[04/20 13:08:27    171s] (I)       Grid                :   186   186    10
[04/20 13:08:27    171s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/20 13:08:27    171s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/20 13:08:27    171s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/20 13:08:27    171s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/20 13:08:27    171s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/20 13:08:27    171s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/20 13:08:27    171s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/20 13:08:27    171s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[04/20 13:08:27    171s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/20 13:08:27    171s] (I)       Total num of tracks :     0  1368  1857   928   928   928   309   309   162   154
[04/20 13:08:27    171s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/20 13:08:27    171s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/20 13:08:27    171s] (I)       --------------------------------------------------------
[04/20 13:08:27    171s] 
[04/20 13:08:27    171s] [NR-eGR] ============ Routing rule table ============
[04/20 13:08:27    171s] [NR-eGR] Rule id: 0  Nets: 28157 
[04/20 13:08:27    171s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/20 13:08:27    171s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/20 13:08:27    171s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:08:27    171s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:08:27    171s] [NR-eGR] ========================================
[04/20 13:08:27    171s] [NR-eGR] 
[04/20 13:08:27    171s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/20 13:08:27    171s] (I)       blocked tracks on layer2 : = 63008 / 254448 (24.76%)
[04/20 13:08:27    171s] (I)       blocked tracks on layer3 : = 26850 / 345402 (7.77%)
[04/20 13:08:27    171s] (I)       blocked tracks on layer4 : = 53700 / 172608 (31.11%)
[04/20 13:08:27    171s] (I)       blocked tracks on layer5 : = 26850 / 172608 (15.56%)
[04/20 13:08:27    171s] (I)       blocked tracks on layer6 : = 73932 / 172608 (42.83%)
[04/20 13:08:27    171s] (I)       blocked tracks on layer7 : = 32038 / 57474 (55.74%)
[04/20 13:08:27    171s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[04/20 13:08:27    171s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[04/20 13:08:27    171s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[04/20 13:08:27    171s] (I)       After initializing earlyGlobalRoute syMemory usage = 1399.0 MB
[04/20 13:08:27    171s] (I)       Loading and dumping file time : 0.14 seconds
[04/20 13:08:27    171s] (I)       ============= Initialization =============
[04/20 13:08:27    171s] (I)       totalPins=94755  totalGlobalPin=89804 (94.77%)
[04/20 13:08:27    171s] (I)       total 2D Cap : 1096985 = (530647 H, 566338 V)
[04/20 13:08:27    171s] [NR-eGR] Layer group 1: route 28157 net(s) in layer range [2, 10]
[04/20 13:08:27    171s] (I)       ============  Phase 1a Route ============
[04/20 13:08:27    171s] (I)       Phase 1a runs 0.04 seconds
[04/20 13:08:27    171s] (I)       Usage: 212391 = (106796 H, 105595 V) = (20.13% H, 18.65% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:08:27    171s] (I)       
[04/20 13:08:27    171s] (I)       ============  Phase 1b Route ============
[04/20 13:08:27    171s] (I)       Usage: 212391 = (106796 H, 105595 V) = (20.13% H, 18.65% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:08:27    171s] (I)       
[04/20 13:08:27    171s] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.49% V. EstWL: 2.973474e+05um
[04/20 13:08:27    171s] (I)       ============  Phase 1c Route ============
[04/20 13:08:27    171s] (I)       Usage: 212391 = (106796 H, 105595 V) = (20.13% H, 18.65% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:08:27    171s] (I)       
[04/20 13:08:27    171s] (I)       ============  Phase 1d Route ============
[04/20 13:08:27    171s] (I)       Usage: 212391 = (106796 H, 105595 V) = (20.13% H, 18.65% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:08:27    171s] (I)       
[04/20 13:08:27    171s] (I)       ============  Phase 1e Route ============
[04/20 13:08:27    171s] (I)       Phase 1e runs 0.00 seconds
[04/20 13:08:27    171s] (I)       Usage: 212391 = (106796 H, 105595 V) = (20.13% H, 18.65% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:08:27    171s] (I)       
[04/20 13:08:27    171s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.49% V. EstWL: 2.973474e+05um
[04/20 13:08:27    171s] [NR-eGR] 
[04/20 13:08:27    171s] (I)       ============  Phase 1l Route ============
[04/20 13:08:27    171s] (I)       Phase 1l runs 0.07 seconds
[04/20 13:08:27    171s] (I)       
[04/20 13:08:27    171s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/20 13:08:27    171s] [NR-eGR]                        OverCon           OverCon            
[04/20 13:08:27    171s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/20 13:08:27    171s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[04/20 13:08:27    171s] [NR-eGR] ---------------------------------------------------------------
[04/20 13:08:27    171s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:08:27    171s] [NR-eGR]  metal2  (2)       229( 0.67%)        10( 0.03%)   ( 0.69%) 
[04/20 13:08:27    171s] [NR-eGR]  metal3  (3)         7( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/20 13:08:27    171s] [NR-eGR]  metal4  (4)       146( 0.42%)         0( 0.00%)   ( 0.42%) 
[04/20 13:08:27    171s] [NR-eGR]  metal5  (5)         6( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/20 13:08:27    171s] [NR-eGR]  metal6  (6)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/20 13:08:27    171s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:08:27    171s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:08:27    171s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:08:27    171s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:08:27    171s] [NR-eGR] ---------------------------------------------------------------
[04/20 13:08:27    171s] [NR-eGR] Total              391( 0.14%)        10( 0.00%)   ( 0.14%) 
[04/20 13:08:27    171s] [NR-eGR] 
[04/20 13:08:27    171s] (I)       Total Global Routing Runtime: 0.17 seconds
[04/20 13:08:27    171s] (I)       total 2D Cap : 1110689 = (536491 H, 574198 V)
[04/20 13:08:27    171s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/20 13:08:27    171s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/20 13:08:27    171s] Early Global Route congestion estimation runtime: 0.32 seconds, mem = 1399.0M
[04/20 13:08:27    171s] [hotspot] +------------+---------------+---------------+
[04/20 13:08:27    171s] [hotspot] |            |   max hotspot | total hotspot |
[04/20 13:08:27    171s] [hotspot] +------------+---------------+---------------+
[04/20 13:08:27    171s] [hotspot] | normalized |          0.00 |          0.00 |
[04/20 13:08:27    171s] [hotspot] +------------+---------------+---------------+
[04/20 13:08:27    171s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/20 13:08:27    171s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/20 13:08:27    171s] 
[04/20 13:08:27    171s] === incrementalPlace Internal Loop 2 ===
[04/20 13:08:27    171s] Starting Early Global Route wiring: mem = 1399.0M
[04/20 13:08:27    171s] (I)       ============= track Assignment ============
[04/20 13:08:27    171s] (I)       extract Global 3D Wires
[04/20 13:08:27    171s] (I)       Extract Global WL : time=0.00
[04/20 13:08:27    171s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[04/20 13:08:27    171s] (I)       Initialization real time=0.00 seconds
[04/20 13:08:27    171s] (I)       Run Multi-thread track assignment
[04/20 13:08:28    171s] (I)       Kernel real time=0.23 seconds
[04/20 13:08:28    171s] (I)       End Greedy Track Assignment
[04/20 13:08:28    172s] [NR-eGR] --------------------------------------------------------------------------
[04/20 13:08:28    172s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 94655
[04/20 13:08:28    172s] [NR-eGR] metal2  (2V) length: 7.942269e+04um, number of vias: 123417
[04/20 13:08:28    172s] [NR-eGR] metal3  (3H) length: 1.317441e+05um, number of vias: 38287
[04/20 13:08:28    172s] [NR-eGR] metal4  (4V) length: 6.394444e+04um, number of vias: 4753
[04/20 13:08:28    172s] [NR-eGR] metal5  (5H) length: 2.571845e+04um, number of vias: 2976
[04/20 13:08:28    172s] [NR-eGR] metal6  (6V) length: 1.962815e+04um, number of vias: 264
[04/20 13:08:28    172s] [NR-eGR] metal7  (7H) length: 1.304829e+03um, number of vias: 202
[04/20 13:08:28    172s] [NR-eGR] metal8  (8V) length: 3.183843e+03um, number of vias: 0
[04/20 13:08:28    172s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[04/20 13:08:28    172s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[04/20 13:08:28    172s] [NR-eGR] Total length: 3.249465e+05um, number of vias: 264554
[04/20 13:08:28    172s] [NR-eGR] --------------------------------------------------------------------------
[04/20 13:08:28    172s] [NR-eGR] Total eGR-routed clock nets wire length: 1.342661e+04um 
[04/20 13:08:28    172s] [NR-eGR] --------------------------------------------------------------------------
[04/20 13:08:28    172s] Early Global Route wiring runtime: 0.46 seconds, mem = 1252.4M
[04/20 13:08:28    172s] 
[04/20 13:08:28    172s] *** Finished incrementalPlace (cpu=0:00:25.3, real=0:00:25.0)***
[04/20 13:08:28    172s] Start to check current routing status for nets...
[04/20 13:08:28    172s] Using hname+ instead name for net compare
[04/20 13:08:28    172s] All nets are already routed correctly.
[04/20 13:08:28    172s] End to check current routing status for nets (mem=1252.4M)
[04/20 13:08:28    172s] Extraction called for design 'core_adapter' of instances=25198 and nets=28533 using extraction engine 'preRoute' .
[04/20 13:08:28    172s] PreRoute RC Extraction called for design core_adapter.
[04/20 13:08:28    172s] RC Extraction called in multi-corner(1) mode.
[04/20 13:08:28    172s] RCMode: PreRoute
[04/20 13:08:28    172s]       RC Corner Indexes            0   
[04/20 13:08:28    172s] Capacitance Scaling Factor   : 1.00000 
[04/20 13:08:28    172s] Resistance Scaling Factor    : 1.00000 
[04/20 13:08:28    172s] Clock Cap. Scaling Factor    : 1.00000 
[04/20 13:08:28    172s] Clock Res. Scaling Factor    : 1.00000 
[04/20 13:08:28    172s] Shrink Factor                : 1.00000
[04/20 13:08:28    172s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/20 13:08:28    172s] Using capacitance table file ...
[04/20 13:08:28    172s] Updating RC grid for preRoute extraction ...
[04/20 13:08:28    172s] Initializing multi-corner capacitance tables ... 
[04/20 13:08:28    172s] Initializing multi-corner resistance tables ...
[04/20 13:08:28    172s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1252.441M)
[04/20 13:08:29    173s] Compute RC Scale Done ...
[04/20 13:08:29    173s] **optDesign ... cpu = 0:01:13, real = 0:01:13, mem = 920.3M, totSessionCpu=0:02:53 **
[04/20 13:08:29    173s] #################################################################################
[04/20 13:08:29    173s] # Design Stage: PreRoute
[04/20 13:08:29    173s] # Design Name: core_adapter
[04/20 13:08:29    173s] # Design Mode: 45nm
[04/20 13:08:29    173s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:08:29    173s] # Parasitics Mode: No SPEF/RCDB
[04/20 13:08:29    173s] # Signoff Settings: SI Off 
[04/20 13:08:29    173s] #################################################################################
[04/20 13:08:30    174s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:08:30    174s] Calculate delays in Single mode...
[04/20 13:08:30    174s] Topological Sorting (REAL = 0:00:00.0, MEM = 1251.6M, InitMEM = 1247.7M)
[04/20 13:08:30    174s] Start delay calculation (fullDC) (1 T). (MEM=1251.56)
[04/20 13:08:30    174s] End AAE Lib Interpolated Model. (MEM=1268.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:08:34    178s] Total number of fetched objects 31381
[04/20 13:08:34    178s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/20 13:08:34    178s] End delay calculation. (MEM=1315.79 CPU=0:00:03.4 REAL=0:00:03.0)
[04/20 13:08:34    178s] End delay calculation (fullDC). (MEM=1315.79 CPU=0:00:04.4 REAL=0:00:04.0)
[04/20 13:08:34    178s] *** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 1315.8M) ***
[04/20 13:08:36    179s] *** Timing Is met
[04/20 13:08:36    179s] *** Check timing (0:00:00.0)
[04/20 13:08:36    179s] *** Timing Is met
[04/20 13:08:36    179s] *** Check timing (0:00:00.0)
[04/20 13:08:36    180s] Info: 1 clock net  excluded from IPO operation.
[04/20 13:08:36    180s] ### Creating LA Mngr. totSessionCpu=0:03:00 mem=1315.8M
[04/20 13:08:36    180s] ### Creating LA Mngr, finished. totSessionCpu=0:03:00 mem=1315.8M
[04/20 13:08:36    180s] PhyDesignGrid: maxLocalDensity 0.98
[04/20 13:08:36    180s] ### Creating PhyDesignMc. totSessionCpu=0:03:00 mem=1334.9M
[04/20 13:08:36    180s] OPERPROF: Starting DPlace-Init at level 1, MEM:1334.9M
[04/20 13:08:36    180s] #spOpts: N=45 minPadR=1.1 
[04/20 13:08:36    180s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1334.9M
[04/20 13:08:36    180s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/20 13:08:36    180s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1334.9M
[04/20 13:08:36    180s] SiteArray: one-level site array dimensions = 178 x 1316
[04/20 13:08:36    180s] SiteArray: use 936,992 bytes
[04/20 13:08:36    180s] SiteArray: current memory after site array memory allocatiion 1334.9M
[04/20 13:08:36    180s] SiteArray: FP blocked sites are writable
[04/20 13:08:36    180s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.002, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.003, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1334.9M
[04/20 13:08:36    180s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 13:08:36    180s] Mark StBox On SiteArr starts
[04/20 13:08:36    180s] Mark StBox On SiteArr ends
[04/20 13:08:36    180s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.050, REAL:0.050, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.050, REAL:0.050, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.060, REAL:0.058, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:       Starting CMU at level 4, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.070, REAL:0.066, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.070, REAL:0.066, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1334.9M
[04/20 13:08:36    180s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1334.9M
[04/20 13:08:36    180s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1334.9MB).
[04/20 13:08:36    180s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.083, MEM:1334.9M
[04/20 13:08:36    180s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:00 mem=1334.9M
[04/20 13:08:36    180s] Begin: Area Reclaim Optimization
[04/20 13:08:36    180s] 
[04/20 13:08:36    180s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/20 13:08:36    180s] ### Creating LA Mngr. totSessionCpu=0:03:00 mem=1334.9M
[04/20 13:08:36    180s] ### Creating LA Mngr, finished. totSessionCpu=0:03:00 mem=1334.9M
[04/20 13:08:37    181s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1334.9M
[04/20 13:08:37    181s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:1334.9M
[04/20 13:08:37    181s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 80.03
[04/20 13:08:37    181s] +----------+---------+--------+--------+------------+--------+
[04/20 13:08:37    181s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/20 13:08:37    181s] +----------+---------+--------+--------+------------+--------+
[04/20 13:08:37    181s] |    80.03%|        -|   0.000|   0.000|   0:00:00.0| 1334.9M|
[04/20 13:08:37    181s] #optDebug: <stH: 1.4000 MiSeL: 37.9375>
[04/20 13:08:37    181s] |    80.03%|        0|   0.000|   0.000|   0:00:00.0| 1334.9M|
[04/20 13:08:38    182s] |    80.03%|        2|   0.000|   0.000|   0:00:01.0| 1334.9M|
[04/20 13:08:38    182s] |    80.03%|        0|   0.000|   0.000|   0:00:00.0| 1334.9M|
[04/20 13:08:38    182s] |    80.03%|        1|   0.000|   0.000|   0:00:00.0| 1334.9M|
[04/20 13:08:38    182s] |    80.03%|        0|   0.000|   0.000|   0:00:00.0| 1334.9M|
[04/20 13:08:38    182s] #optDebug: <stH: 1.4000 MiSeL: 37.9375>
[04/20 13:08:38    182s] |    80.03%|        0|   0.000|   0.000|   0:00:00.0| 1334.9M|
[04/20 13:08:38    182s] +----------+---------+--------+--------+------------+--------+
[04/20 13:08:38    182s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 80.03
[04/20 13:08:38    182s] 
[04/20 13:08:38    182s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 0 Resize = 1 **
[04/20 13:08:38    182s] --------------------------------------------------------------
[04/20 13:08:38    182s] |                                   | Total     | Sequential |
[04/20 13:08:38    182s] --------------------------------------------------------------
[04/20 13:08:38    182s] | Num insts resized                 |       1  |       0    |
[04/20 13:08:38    182s] | Num insts undone                  |       0  |       0    |
[04/20 13:08:38    182s] | Num insts Downsized               |       1  |       0    |
[04/20 13:08:38    182s] | Num insts Samesized               |       0  |       0    |
[04/20 13:08:38    182s] | Num insts Upsized                 |       0  |       0    |
[04/20 13:08:38    182s] | Num multiple commits+uncommits    |       0  |       -    |
[04/20 13:08:38    182s] --------------------------------------------------------------
[04/20 13:08:38    182s] **** Begin NDR-Layer Usage Statistics ****
[04/20 13:08:38    182s] 0 Ndr or Layer constraints added by optimization 
[04/20 13:08:38    182s] **** End NDR-Layer Usage Statistics ****
[04/20 13:08:38    182s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:02.0) **
[04/20 13:08:39    182s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1350.9M
[04/20 13:08:39    182s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1350.9M
[04/20 13:08:39    182s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1350.9M
[04/20 13:08:39    182s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:         Starting CMU at level 5, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.020, REAL:0.016, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.020, REAL:0.017, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.034, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.034, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF: Starting RefinePlace at level 1, MEM:1350.9M
[04/20 13:08:39    183s] *** Starting refinePlace (0:03:03 mem=1350.9M) ***
[04/20 13:08:39    183s] Total net bbox length = 2.569e+05 (1.286e+05 1.282e+05) (ext = 1.740e+03)
[04/20 13:08:39    183s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/20 13:08:39    183s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1350.9M
[04/20 13:08:39    183s] Starting refinePlace ...
[04/20 13:08:39    183s] 
[04/20 13:08:39    183s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[04/20 13:08:39    183s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/20 13:08:39    183s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=1350.9MB) @(0:03:03 - 0:03:04).
[04/20 13:08:39    183s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/20 13:08:39    183s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1350.9MB
[04/20 13:08:39    183s] Statistics of distance of Instance movement in refine placement:
[04/20 13:08:39    183s]   maximum (X+Y) =         0.00 um
[04/20 13:08:39    183s]   mean    (X+Y) =         0.00 um
[04/20 13:08:39    183s] Summary Report:
[04/20 13:08:39    183s] Instances move: 0 (out of 25196 movable)
[04/20 13:08:39    183s] Instances flipped: 0
[04/20 13:08:39    183s] Mean displacement: 0.00 um
[04/20 13:08:39    183s] Max displacement: 0.00 um 
[04/20 13:08:39    183s] Total instances moved : 0
[04/20 13:08:39    183s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.560, REAL:0.563, MEM:1350.9M
[04/20 13:08:39    183s] Total net bbox length = 2.569e+05 (1.286e+05 1.282e+05) (ext = 1.740e+03)
[04/20 13:08:39    183s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1350.9MB
[04/20 13:08:39    183s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1350.9MB) @(0:03:03 - 0:03:04).
[04/20 13:08:39    183s] *** Finished refinePlace (0:03:04 mem=1350.9M) ***
[04/20 13:08:39    183s] OPERPROF: Finished RefinePlace at level 1, CPU:0.610, REAL:0.606, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1350.9M
[04/20 13:08:39    183s] *** maximum move = 0.00 um ***
[04/20 13:08:39    183s] *** Finished re-routing un-routed nets (1350.9M) ***
[04/20 13:08:39    183s] OPERPROF: Starting DPlace-Init at level 1, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:       Starting CMU at level 4, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.020, REAL:0.016, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.016, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1350.9M
[04/20 13:08:39    183s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.034, MEM:1350.9M
[04/20 13:08:39    183s] 
[04/20 13:08:39    183s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1350.9M) ***
[04/20 13:08:40    183s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1315.8M
[04/20 13:08:40    183s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1315.8M
[04/20 13:08:40    183s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1315.8M
[04/20 13:08:40    183s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1315.8M
[04/20 13:08:40    183s] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1264.23M, totSessionCpu=0:03:04).
[04/20 13:08:40    184s] 
[04/20 13:08:40    184s] Active setup views:
[04/20 13:08:40    184s]  core_adapter_av
[04/20 13:08:40    184s]   Dominating endpoints: 0
[04/20 13:08:40    184s]   Dominating TNS: -0.000
[04/20 13:08:40    184s] 
[04/20 13:08:40    184s] Extraction called for design 'core_adapter' of instances=25196 and nets=28531 using extraction engine 'preRoute' .
[04/20 13:08:40    184s] PreRoute RC Extraction called for design core_adapter.
[04/20 13:08:40    184s] RC Extraction called in multi-corner(1) mode.
[04/20 13:08:40    184s] RCMode: PreRoute
[04/20 13:08:40    184s]       RC Corner Indexes            0   
[04/20 13:08:40    184s] Capacitance Scaling Factor   : 1.00000 
[04/20 13:08:40    184s] Resistance Scaling Factor    : 1.00000 
[04/20 13:08:40    184s] Clock Cap. Scaling Factor    : 1.00000 
[04/20 13:08:40    184s] Clock Res. Scaling Factor    : 1.00000 
[04/20 13:08:40    184s] Shrink Factor                : 1.00000
[04/20 13:08:40    184s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/20 13:08:40    184s] Using capacitance table file ...
[04/20 13:08:40    184s] Initializing multi-corner capacitance tables ... 
[04/20 13:08:40    184s] Initializing multi-corner resistance tables ...
[04/20 13:08:40    184s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1245.410M)
[04/20 13:08:40    184s] Skewing Data Summary (End_of_FINAL)
[04/20 13:08:41    185s] --------------------------------------------------
[04/20 13:08:41    185s]  Total skewed count:0
[04/20 13:08:41    185s] --------------------------------------------------
[04/20 13:08:41    185s] [PSP]    Started earlyGlobalRoute kernel
[04/20 13:08:41    185s] [PSP]    Initial Peak syMemory usage = 1249.2 MB
[04/20 13:08:41    185s] (I)       Reading DB...
[04/20 13:08:41    185s] (I)       Read data from FE... (mem=1249.2M)
[04/20 13:08:41    185s] (I)       Read nodes and places... (mem=1249.2M)
[04/20 13:08:41    185s] (I)       Done Read nodes and places (cpu=0.020s, mem=1255.6M)
[04/20 13:08:41    185s] (I)       Read nets... (mem=1255.6M)
[04/20 13:08:41    185s] (I)       Done Read nets (cpu=0.050s, mem=1262.1M)
[04/20 13:08:41    185s] (I)       Done Read data from FE (cpu=0.070s, mem=1262.1M)
[04/20 13:08:41    185s] (I)       before initializing RouteDB syMemory usage = 1262.1 MB
[04/20 13:08:41    185s] (I)       congestionReportName   : 
[04/20 13:08:41    185s] (I)       layerRangeFor2DCongestion : 
[04/20 13:08:41    185s] (I)       buildTerm2TermWires    : 0
[04/20 13:08:41    185s] (I)       doTrackAssignment      : 1
[04/20 13:08:41    185s] (I)       dumpBookshelfFiles     : 0
[04/20 13:08:41    185s] (I)       numThreads             : 1
[04/20 13:08:41    185s] (I)       bufferingAwareRouting  : false
[04/20 13:08:41    185s] [NR-eGR] honorMsvRouteConstraint: false
[04/20 13:08:41    185s] (I)       honorPin               : false
[04/20 13:08:41    185s] (I)       honorPinGuide          : true
[04/20 13:08:41    185s] (I)       honorPartition         : false
[04/20 13:08:41    185s] (I)       honorPartitionAllowFeedthru: false
[04/20 13:08:41    185s] (I)       allowPartitionCrossover: false
[04/20 13:08:41    185s] (I)       honorSingleEntry       : true
[04/20 13:08:41    185s] (I)       honorSingleEntryStrong : true
[04/20 13:08:41    185s] (I)       handleViaSpacingRule   : false
[04/20 13:08:41    185s] (I)       handleEolSpacingRule   : false
[04/20 13:08:41    185s] (I)       PDConstraint           : none
[04/20 13:08:41    185s] (I)       expBetterNDRHandling   : false
[04/20 13:08:41    185s] [NR-eGR] honorClockSpecNDR      : 0
[04/20 13:08:41    185s] (I)       routingEffortLevel     : 3
[04/20 13:08:41    185s] (I)       effortLevel            : standard
[04/20 13:08:41    185s] [NR-eGR] minRouteLayer          : 2
[04/20 13:08:41    185s] [NR-eGR] maxRouteLayer          : 127
[04/20 13:08:41    185s] (I)       relaxedTopLayerCeiling : 127
[04/20 13:08:41    185s] (I)       relaxedBottomLayerFloor: 2
[04/20 13:08:41    185s] (I)       numRowsPerGCell        : 1
[04/20 13:08:41    185s] (I)       speedUpLargeDesign     : 0
[04/20 13:08:41    185s] (I)       multiThreadingTA       : 1
[04/20 13:08:41    185s] (I)       optimizationMode       : false
[04/20 13:08:41    185s] (I)       routeSecondPG          : false
[04/20 13:08:41    185s] (I)       scenicRatioForLayerRelax: 0.00
[04/20 13:08:41    185s] (I)       detourLimitForLayerRelax: 0.00
[04/20 13:08:41    185s] (I)       punchThroughDistance   : 500.00
[04/20 13:08:41    185s] (I)       scenicBound            : 1.15
[04/20 13:08:41    185s] (I)       maxScenicToAvoidBlk    : 100.00
[04/20 13:08:41    185s] (I)       source-to-sink ratio   : 0.00
[04/20 13:08:41    185s] (I)       targetCongestionRatioH : 1.00
[04/20 13:08:41    185s] (I)       targetCongestionRatioV : 1.00
[04/20 13:08:41    185s] (I)       layerCongestionRatio   : 0.70
[04/20 13:08:41    185s] (I)       m1CongestionRatio      : 0.10
[04/20 13:08:41    185s] (I)       m2m3CongestionRatio    : 0.70
[04/20 13:08:41    185s] (I)       localRouteEffort       : 1.00
[04/20 13:08:41    185s] (I)       numSitesBlockedByOneVia: 8.00
[04/20 13:08:41    185s] (I)       supplyScaleFactorH     : 1.00
[04/20 13:08:41    185s] (I)       supplyScaleFactorV     : 1.00
[04/20 13:08:41    185s] (I)       highlight3DOverflowFactor: 0.00
[04/20 13:08:41    185s] (I)       routeVias              : 
[04/20 13:08:41    185s] (I)       readTROption           : true
[04/20 13:08:41    185s] (I)       extraSpacingFactor     : 1.00
[04/20 13:08:41    185s] [NR-eGR] numTracksPerClockWire  : 0
[04/20 13:08:41    185s] (I)       routeSelectedNetsOnly  : false
[04/20 13:08:41    185s] (I)       clkNetUseMaxDemand     : false
[04/20 13:08:41    185s] (I)       extraDemandForClocks   : 0
[04/20 13:08:41    185s] (I)       steinerRemoveLayers    : false
[04/20 13:08:41    185s] (I)       demoteLayerScenicScale : 1.00
[04/20 13:08:41    185s] (I)       nonpreferLayerCostScale : 100.00
[04/20 13:08:41    185s] (I)       similarTopologyRoutingFast : false
[04/20 13:08:41    185s] (I)       spanningTreeRefinement : false
[04/20 13:08:41    185s] (I)       spanningTreeRefinementAlpha : -1.00
[04/20 13:08:41    185s] (I)       starting read tracks
[04/20 13:08:41    185s] (I)       build grid graph
[04/20 13:08:41    185s] (I)       build grid graph start
[04/20 13:08:41    185s] [NR-eGR] metal1 has no routable track
[04/20 13:08:41    185s] [NR-eGR] metal2 has single uniform track structure
[04/20 13:08:41    185s] [NR-eGR] metal3 has single uniform track structure
[04/20 13:08:41    185s] [NR-eGR] metal4 has single uniform track structure
[04/20 13:08:41    185s] [NR-eGR] metal5 has single uniform track structure
[04/20 13:08:41    185s] [NR-eGR] metal6 has single uniform track structure
[04/20 13:08:41    185s] [NR-eGR] metal7 has single uniform track structure
[04/20 13:08:41    185s] [NR-eGR] metal8 has single uniform track structure
[04/20 13:08:41    185s] [NR-eGR] metal9 has single uniform track structure
[04/20 13:08:41    185s] [NR-eGR] metal10 has single uniform track structure
[04/20 13:08:41    185s] (I)       build grid graph end
[04/20 13:08:41    185s] (I)       merge level 0
[04/20 13:08:41    185s] (I)       numViaLayers=10
[04/20 13:08:41    185s] (I)       Reading via via1_8 for layer: 0 
[04/20 13:08:41    185s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:08:41    185s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:08:41    185s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:08:41    185s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:08:41    185s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:08:41    185s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:08:41    185s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:08:41    185s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:08:41    185s] (I)       end build via table
[04/20 13:08:41    185s] [NR-eGR] Read 94796 PG shapes in 0.010 seconds
[04/20 13:08:41    185s] 
[04/20 13:08:41    185s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=94796 numBumpBlks=0 numBoundaryFakeBlks=0
[04/20 13:08:41    185s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/20 13:08:41    185s] (I)       readDataFromPlaceDB
[04/20 13:08:41    185s] (I)       Read net information..
[04/20 13:08:41    185s] [NR-eGR] Read numTotalNets=28155  numIgnoredNets=0
[04/20 13:08:41    185s] (I)       Read testcase time = 0.010 seconds
[04/20 13:08:41    185s] 
[04/20 13:08:41    185s] (I)       read default dcut vias
[04/20 13:08:41    185s] (I)       Reading via via1_8 for layer: 0 
[04/20 13:08:41    185s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:08:41    185s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:08:41    185s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:08:41    185s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:08:41    185s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:08:41    185s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:08:41    185s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:08:41    185s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:08:41    185s] (I)       early_global_route_priority property id does not exist.
[04/20 13:08:41    185s] (I)       build grid graph start
[04/20 13:08:41    185s] (I)       build grid graph end
[04/20 13:08:41    185s] (I)       Model blockage into capacity
[04/20 13:08:41    185s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[04/20 13:08:41    185s] (I)       Modeling time = 0.020 seconds
[04/20 13:08:41    185s] 
[04/20 13:08:41    185s] (I)       Number of ignored nets = 0
[04/20 13:08:41    185s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/20 13:08:41    185s] (I)       Number of clock nets = 1.  Ignored: No
[04/20 13:08:41    185s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/20 13:08:41    185s] (I)       Number of special nets = 0.  Ignored: Yes
[04/20 13:08:41    185s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/20 13:08:41    185s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/20 13:08:41    185s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/20 13:08:41    185s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/20 13:08:41    185s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/20 13:08:41    185s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/20 13:08:41    185s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1269.3 MB
[04/20 13:08:41    185s] (I)       Ndr track 0 does not exist
[04/20 13:08:41    185s] (I)       Layer1  viaCost=200.00
[04/20 13:08:41    185s] (I)       Layer2  viaCost=200.00
[04/20 13:08:41    185s] (I)       Layer3  viaCost=100.00
[04/20 13:08:41    185s] (I)       Layer4  viaCost=100.00
[04/20 13:08:41    185s] (I)       Layer5  viaCost=100.00
[04/20 13:08:41    185s] (I)       Layer6  viaCost=100.00
[04/20 13:08:41    185s] (I)       Layer7  viaCost=100.00
[04/20 13:08:41    185s] (I)       Layer8  viaCost=100.00
[04/20 13:08:41    185s] (I)       Layer9  viaCost=100.00
[04/20 13:08:41    185s] (I)       ---------------------Grid Graph Info--------------------
[04/20 13:08:41    185s] (I)       Routing area        : (1480, 1680) - (519840, 519960)
[04/20 13:08:41    185s] (I)       Core area           : (9880, 10080) - (509960, 509880)
[04/20 13:08:41    185s] (I)       Site width          :   380  (dbu)
[04/20 13:08:41    185s] (I)       Row height          :  2800  (dbu)
[04/20 13:08:41    185s] (I)       GCell width         :  2800  (dbu)
[04/20 13:08:41    185s] (I)       GCell height        :  2800  (dbu)
[04/20 13:08:41    185s] (I)       Grid                :   186   186    10
[04/20 13:08:41    185s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/20 13:08:41    185s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/20 13:08:41    185s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/20 13:08:41    185s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/20 13:08:41    185s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/20 13:08:41    185s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/20 13:08:41    185s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/20 13:08:41    185s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[04/20 13:08:41    185s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/20 13:08:41    185s] (I)       Total num of tracks :     0  1368  1857   928   928   928   309   309   162   154
[04/20 13:08:41    185s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/20 13:08:41    185s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/20 13:08:41    185s] (I)       --------------------------------------------------------
[04/20 13:08:41    185s] 
[04/20 13:08:41    185s] [NR-eGR] ============ Routing rule table ============
[04/20 13:08:41    185s] [NR-eGR] Rule id: 0  Nets: 28155 
[04/20 13:08:41    185s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/20 13:08:41    185s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/20 13:08:41    185s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:08:41    185s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:08:41    185s] [NR-eGR] ========================================
[04/20 13:08:41    185s] [NR-eGR] 
[04/20 13:08:41    185s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/20 13:08:41    185s] (I)       blocked tracks on layer2 : = 63008 / 254448 (24.76%)
[04/20 13:08:41    185s] (I)       blocked tracks on layer3 : = 26850 / 345402 (7.77%)
[04/20 13:08:41    185s] (I)       blocked tracks on layer4 : = 53700 / 172608 (31.11%)
[04/20 13:08:41    185s] (I)       blocked tracks on layer5 : = 26850 / 172608 (15.56%)
[04/20 13:08:41    185s] (I)       blocked tracks on layer6 : = 73932 / 172608 (42.83%)
[04/20 13:08:41    185s] (I)       blocked tracks on layer7 : = 32038 / 57474 (55.74%)
[04/20 13:08:41    185s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[04/20 13:08:41    185s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[04/20 13:08:41    185s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[04/20 13:08:41    185s] (I)       After initializing earlyGlobalRoute syMemory usage = 1269.3 MB
[04/20 13:08:41    185s] (I)       Loading and dumping file time : 0.13 seconds
[04/20 13:08:41    185s] (I)       ============= Initialization =============
[04/20 13:08:41    185s] (I)       totalPins=94751  totalGlobalPin=89801 (94.78%)
[04/20 13:08:41    185s] (I)       total 2D Cap : 1096985 = (530647 H, 566338 V)
[04/20 13:08:41    185s] [NR-eGR] Layer group 1: route 28155 net(s) in layer range [2, 10]
[04/20 13:08:41    185s] (I)       ============  Phase 1a Route ============
[04/20 13:08:41    185s] (I)       Phase 1a runs 0.03 seconds
[04/20 13:08:41    185s] (I)       Usage: 212391 = (106800 H, 105591 V) = (20.13% H, 18.64% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:08:41    185s] (I)       
[04/20 13:08:41    185s] (I)       ============  Phase 1b Route ============
[04/20 13:08:41    185s] (I)       Usage: 212391 = (106800 H, 105591 V) = (20.13% H, 18.64% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:08:41    185s] (I)       
[04/20 13:08:41    185s] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.49% V. EstWL: 2.973474e+05um
[04/20 13:08:41    185s] (I)       ============  Phase 1c Route ============
[04/20 13:08:41    185s] (I)       Usage: 212391 = (106800 H, 105591 V) = (20.13% H, 18.64% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:08:41    185s] (I)       
[04/20 13:08:41    185s] (I)       ============  Phase 1d Route ============
[04/20 13:08:41    185s] (I)       Usage: 212391 = (106800 H, 105591 V) = (20.13% H, 18.64% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:08:41    185s] (I)       
[04/20 13:08:41    185s] (I)       ============  Phase 1e Route ============
[04/20 13:08:41    185s] (I)       Phase 1e runs 0.00 seconds
[04/20 13:08:41    185s] (I)       Usage: 212391 = (106800 H, 105591 V) = (20.13% H, 18.64% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:08:41    185s] (I)       
[04/20 13:08:41    185s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.49% V. EstWL: 2.973474e+05um
[04/20 13:08:41    185s] [NR-eGR] 
[04/20 13:08:41    185s] (I)       ============  Phase 1l Route ============
[04/20 13:08:41    185s] (I)       Phase 1l runs 0.07 seconds
[04/20 13:08:41    185s] (I)       
[04/20 13:08:41    185s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/20 13:08:41    185s] [NR-eGR]                        OverCon           OverCon            
[04/20 13:08:41    185s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/20 13:08:41    185s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[04/20 13:08:41    185s] [NR-eGR] ---------------------------------------------------------------
[04/20 13:08:41    185s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:08:41    185s] [NR-eGR]  metal2  (2)       231( 0.67%)        11( 0.03%)   ( 0.70%) 
[04/20 13:08:41    185s] [NR-eGR]  metal3  (3)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/20 13:08:41    185s] [NR-eGR]  metal4  (4)       155( 0.45%)         1( 0.00%)   ( 0.45%) 
[04/20 13:08:41    185s] [NR-eGR]  metal5  (5)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/20 13:08:41    185s] [NR-eGR]  metal6  (6)         6( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/20 13:08:41    185s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:08:41    185s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:08:41    185s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:08:41    185s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:08:41    185s] [NR-eGR] ---------------------------------------------------------------
[04/20 13:08:41    185s] [NR-eGR] Total              399( 0.14%)        12( 0.00%)   ( 0.14%) 
[04/20 13:08:41    185s] [NR-eGR] 
[04/20 13:08:41    185s] (I)       Total Global Routing Runtime: 0.18 seconds
[04/20 13:08:41    185s] (I)       total 2D Cap : 1110689 = (536491 H, 574198 V)
[04/20 13:08:41    185s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/20 13:08:41    185s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/20 13:08:41    185s] [NR-eGR] End Peak syMemory usage = 1269.3 MB
[04/20 13:08:41    185s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.32 seconds
[04/20 13:08:41    185s] [hotspot] +------------+---------------+---------------+
[04/20 13:08:41    185s] [hotspot] |            |   max hotspot | total hotspot |
[04/20 13:08:41    185s] [hotspot] +------------+---------------+---------------+
[04/20 13:08:41    185s] [hotspot] | normalized |          0.00 |          0.00 |
[04/20 13:08:41    185s] [hotspot] +------------+---------------+---------------+
[04/20 13:08:41    185s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/20 13:08:41    185s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/20 13:08:41    185s] #################################################################################
[04/20 13:08:41    185s] # Design Stage: PreRoute
[04/20 13:08:41    185s] # Design Name: core_adapter
[04/20 13:08:41    185s] # Design Mode: 45nm
[04/20 13:08:41    185s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:08:41    185s] # Parasitics Mode: No SPEF/RCDB
[04/20 13:08:41    185s] # Signoff Settings: SI Off 
[04/20 13:08:41    185s] #################################################################################
[04/20 13:08:41    185s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:08:41    185s] Calculate delays in Single mode...
[04/20 13:08:41    185s] Topological Sorting (REAL = 0:00:00.0, MEM = 1267.3M, InitMEM = 1267.3M)
[04/20 13:08:41    185s] Start delay calculation (fullDC) (1 T). (MEM=1267.28)
[04/20 13:08:42    185s] End AAE Lib Interpolated Model. (MEM=1283.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:08:46    190s] Total number of fetched objects 31379
[04/20 13:08:46    190s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:08:46    190s] End delay calculation. (MEM=1302.89 CPU=0:00:03.3 REAL=0:00:04.0)
[04/20 13:08:46    190s] End delay calculation (fullDC). (MEM=1302.89 CPU=0:00:04.3 REAL=0:00:05.0)
[04/20 13:08:46    190s] *** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 1302.9M) ***
[04/20 13:08:46    190s] *** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:03:11 mem=1302.9M)
[04/20 13:08:46    190s] Effort level <high> specified for reg2reg path_group
[04/20 13:08:47    191s] Reported timing to dir ./timingReports
[04/20 13:08:47    191s] **optDesign ... cpu = 0:01:31, real = 0:01:31, mem = 964.9M, totSessionCpu=0:03:11 **
[04/20 13:08:47    191s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.011, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.011, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1265.7M
[04/20 13:08:47    191s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1265.7M
[04/20 13:08:48    192s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.536  |  1.536  |  8.150  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4449   |  4448   |  4449   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.028%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:33, real = 0:01:32, mem = 963.4M, totSessionCpu=0:03:12 **
[04/20 13:08:48    192s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/20 13:08:48    192s] Type 'man IMPOPT-3195' for more detail.
[04/20 13:08:48    192s] *** Finished optDesign ***
[04/20 13:08:48    192s] 
[04/20 13:08:48    192s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:43 real=  0:01:43)
[04/20 13:08:48    192s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.0 real=0:00:02.0)
[04/20 13:08:48    192s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:22.2 real=0:00:22.2)
[04/20 13:08:48    192s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.8 real=0:00:02.8)
[04/20 13:08:48    192s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:26.5 real=0:00:26.5)
[04/20 13:08:48    192s] #optDebug: fT-R <0 2 3 1 0>
[04/20 13:08:48    192s] Info: pop threads available for lower-level modules during optimization.
[04/20 13:08:48    192s] Deleting Lib Analyzer.
[04/20 13:08:48    192s] #optDebug: fT-D <X 1 0 0 0>
[04/20 13:08:48    192s] **place_opt_design ... cpu = 0:01:33, real = 0:01:33, mem = 1187.8M **
[04/20 13:08:48    192s] *** Finished GigaPlace ***
[04/20 13:08:48    192s] 
[04/20 13:08:48    192s] *** Summary of all messages that are not suppressed in this session:
[04/20 13:08:48    192s] Severity  ID               Count  Summary                                  
[04/20 13:08:48    192s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/20 13:08:48    192s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[04/20 13:08:48    192s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[04/20 13:08:48    192s] WARNING   IMPOPT-665           1  %s : Net has unplaced terms or is connec...
[04/20 13:08:48    192s] *** Message Summary: 5 warning(s), 0 error(s)
[04/20 13:08:48    192s] 
[04/20 13:08:48    192s] <CMD> endECO
[04/20 13:08:48    192s] <CMD> saveNetlist results/verilog/core_adapter.postplaceopt.v
[04/20 13:08:48    192s] Writing Netlist "results/verilog/core_adapter.postplaceopt.v" ...
[04/20 13:08:48    192s] <CMD> saveDesign ./DBS/05-postPlaceOpt.enc -relativePath -compress
[04/20 13:08:48    192s] #% Begin save design ... (date=04/20 13:08:48, mem=877.9M)
[04/20 13:08:48    192s] % Begin Save ccopt configuration ... (date=04/20 13:08:48, mem=877.9M)
[04/20 13:08:48    192s] % End Save ccopt configuration ... (date=04/20 13:08:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=878.1M, current mem=878.1M)
[04/20 13:08:49    192s] % Begin Save netlist data ... (date=04/20 13:08:48, mem=878.1M)
[04/20 13:08:49    192s] Writing Binary DB to ./DBS/05-postPlaceOpt.enc.dat/core_adapter.v.bin in single-threaded mode...
[04/20 13:08:49    192s] % End Save netlist data ... (date=04/20 13:08:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=880.1M, current mem=880.1M)
[04/20 13:08:49    192s] Saving congestion map file ./DBS/05-postPlaceOpt.enc.dat/core_adapter.route.congmap.gz ...
[04/20 13:08:49    192s] % Begin Save AAE data ... (date=04/20 13:08:49, mem=881.1M)
[04/20 13:08:49    192s] Saving AAE Data ...
[04/20 13:08:49    192s] % End Save AAE data ... (date=04/20 13:08:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=881.1M, current mem=881.1M)
[04/20 13:08:49    192s] % Begin Save clock tree data ... (date=04/20 13:08:49, mem=881.2M)
[04/20 13:08:49    192s] % End Save clock tree data ... (date=04/20 13:08:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=881.2M, current mem=881.2M)
[04/20 13:08:49    192s] Saving preference file ./DBS/05-postPlaceOpt.enc.dat/gui.pref.tcl ...
[04/20 13:08:49    192s] Saving mode setting ...
[04/20 13:08:49    192s] Saving global file ...
[04/20 13:08:49    192s] % Begin Save floorplan data ... (date=04/20 13:08:49, mem=881.2M)
[04/20 13:08:49    192s] Saving floorplan file ...
[04/20 13:08:49    193s] % End Save floorplan data ... (date=04/20 13:08:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=881.2M, current mem=881.2M)
[04/20 13:08:49    193s] Saving Drc markers ...
[04/20 13:08:49    193s] ... No Drc file written since there is no markers found.
[04/20 13:08:49    193s] % Begin Save placement data ... (date=04/20 13:08:49, mem=881.2M)
[04/20 13:08:49    193s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/20 13:08:49    193s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1193.8M) ***
[04/20 13:08:49    193s] % End Save placement data ... (date=04/20 13:08:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=881.7M, current mem=881.7M)
[04/20 13:08:49    193s] % Begin Save routing data ... (date=04/20 13:08:49, mem=881.7M)
[04/20 13:08:49    193s] Saving route file ...
[04/20 13:08:49    193s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1193.8M) ***
[04/20 13:08:49    193s] % End Save routing data ... (date=04/20 13:08:49, total cpu=0:00:00.3, real=0:00:00.0, peak res=882.6M, current mem=882.6M)
[04/20 13:08:49    193s] Saving property file ./DBS/05-postPlaceOpt.enc.dat/core_adapter.prop
[04/20 13:08:49    193s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1193.8M) ***
[04/20 13:08:49    193s] % Begin Save power constraints data ... (date=04/20 13:08:49, mem=882.6M)
[04/20 13:08:49    193s] % End Save power constraints data ... (date=04/20 13:08:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=882.6M, current mem=882.6M)
[04/20 13:08:49    193s] Saving rc congestion map ./DBS/05-postPlaceOpt.enc.dat/core_adapter.congmap.gz ...
[04/20 13:08:50    193s] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[04/20 13:08:50    193s] Generated self-contained design 05-postPlaceOpt.enc.dat
[04/20 13:08:50    193s] #% End save design ... (date=04/20 13:08:50, total cpu=0:00:00.8, real=0:00:02.0, peak res=882.6M, current mem=879.3M)
[04/20 13:08:50    193s] 
[04/20 13:08:50    193s] *** Summary of all messages that are not suppressed in this session:
[04/20 13:08:50    193s] Severity  ID               Count  Summary                                  
[04/20 13:08:50    193s] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[04/20 13:08:50    193s] ERROR     IMPOAX-142           2  %s                                       
[04/20 13:08:50    193s] *** Message Summary: 0 warning(s), 3 error(s)
[04/20 13:08:50    193s] 
[04/20 13:08:50    193s] <CMD> setAnalysisMode -analysistype single -checkType setup -skew true -clockPropagation sdcControl
[04/20 13:08:50    193s] <CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/05-postPlaceOpt-timeDesign.setup
[04/20 13:08:50    193s] #optDebug: fT-S <1 1 0 0 0>
[04/20 13:08:50    193s] Effort level <high> specified for reg2reg path_group
[04/20 13:08:51    194s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.003, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.049, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.058, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.065, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.065, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1175.3M
[04/20 13:08:51    194s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1175.3M
[04/20 13:08:51    194s] #################################################################################
[04/20 13:08:51    194s] # Design Stage: PreRoute
[04/20 13:08:51    194s] # Design Name: core_adapter
[04/20 13:08:51    194s] # Design Mode: 45nm
[04/20 13:08:51    194s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:08:51    194s] # Parasitics Mode: No SPEF/RCDB
[04/20 13:08:51    194s] # Signoff Settings: SI Off 
[04/20 13:08:51    194s] #################################################################################
[04/20 13:08:51    194s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:08:51    194s] Calculate delays in Single mode...
[04/20 13:08:51    194s] Topological Sorting (REAL = 0:00:00.0, MEM = 1177.2M, InitMEM = 1173.3M)
[04/20 13:08:51    194s] Start delay calculation (fullDC) (1 T). (MEM=1177.16)
[04/20 13:08:51    195s] End AAE Lib Interpolated Model. (MEM=1193.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:08:55    199s] Total number of fetched objects 31379
[04/20 13:08:55    199s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:08:55    199s] End delay calculation. (MEM=1241.39 CPU=0:00:03.4 REAL=0:00:03.0)
[04/20 13:08:55    199s] End delay calculation (fullDC). (MEM=1241.39 CPU=0:00:04.3 REAL=0:00:04.0)
[04/20 13:08:55    199s] *** CDM Built up (cpu=0:00:04.7  real=0:00:04.0  mem= 1241.4M) ***
[04/20 13:08:56    199s] *** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:03:20 mem=1241.4M)
[04/20 13:08:57    200s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.536  |  8.150  |  1.536  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+
|core_adapter_av     |  1.536  |  8.150  |  1.536  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.028%
------------------------------------------------------------
Reported timing to dir ./results/timing/05-postPlaceOpt-timeDesign.setup
[04/20 13:08:57    200s] Total CPU time: 7.34 sec
[04/20 13:08:57    200s] Total Real time: 7.0 sec
[04/20 13:08:57    200s] Total Memory Usage: 1189.832031 Mbytes
[04/20 13:08:57    200s] #optDebug: fT-R <0 1 0 0 0>
[04/20 13:08:57    200s] <CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/05-postPlaceOpt.rpt
[04/20 13:08:58    201s] <CMD> summaryReport -outfile results/summary/05_postPlaceOpt.rpt
[04/20 13:08:58    201s] Start to collect the design information.
[04/20 13:08:58    201s] Build netlist information for Cell core_adapter.
[04/20 13:08:58    201s] Finished collecting the design information.
[04/20 13:08:58    201s] Generating standard cells used in the design report.
[04/20 13:08:58    201s] Analyze library ... 
[04/20 13:08:58    201s] Analyze netlist ... 
[04/20 13:08:58    201s] Generating HFO information report.
[04/20 13:08:58    201s] Generate no-driven nets information report.
[04/20 13:08:58    201s] Analyze timing ... 
[04/20 13:08:58    201s] Analyze floorplan/placement ... 
[04/20 13:08:58    201s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.002, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.003, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.048, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.049, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.056, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.063, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.063, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1189.8M
[04/20 13:08:58    201s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1189.8M
[04/20 13:08:58    201s] Analysis Routing ...
[04/20 13:08:58    201s] Report saved in file results/summary/05_postPlaceOpt.rpt.
[04/20 13:08:58    201s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/20 13:08:58    201s] <CMD> all_hold_analysis_views
[04/20 13:08:58    201s] <CMD> all_setup_analysis_views
[04/20 13:08:58    201s] <CMD> getPlaceMode -doneQuickCTS -quiet
[04/20 13:08:58    201s] Checking spec file integrity...
[04/20 13:08:58    201s] 
[04/20 13:08:58    201s] Reading clock tree spec file 'inputs/core_adapter.cts' ...
[04/20 13:08:58    201s] 
[04/20 13:08:58    201s] RouteType               : FE_CTS_DEFAULT
[04/20 13:08:58    201s] PreferredExtraSpace     : 1
[04/20 13:08:58    201s] Shield                  : NONE
[04/20 13:08:58    201s] PreferLayer             : M3 M4 
[04/20 13:08:58    201s] RC Information for View core_adapter_av :
[04/20 13:08:58    201s] Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
[04/20 13:08:58    201s] Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
[04/20 13:08:58    201s] Est. Via Res            : 5(ohm) [10]
[04/20 13:08:58    201s] Est. Via Cap            : 0.02023(ff)
[04/20 13:08:58    201s] M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[04/20 13:08:58    201s] M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0238705(ff)
[04/20 13:08:58    201s] M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.022806(ff)
[04/20 13:08:58    201s] M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.02023(ff)
[04/20 13:08:58    201s] M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.015855(ff)
[04/20 13:08:58    201s] M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.014056(ff)
[04/20 13:08:58    201s] M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.033688(ff)
[04/20 13:08:58    201s] M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0467(ff)
[04/20 13:08:58    201s] M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.0692(ff)
[04/20 13:08:58    201s] M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.0816(ff)
[04/20 13:08:58    201s] 
[04/20 13:08:58    201s] RouteType               : FE_CTS_DEFAULT_LEAF
[04/20 13:08:58    201s] PreferredExtraSpace     : 1
[04/20 13:08:58    201s] Shield                  : NONE
[04/20 13:08:58    201s] PreferLayer             : M3 M4 
[04/20 13:08:58    201s] RC Information for View core_adapter_av :
[04/20 13:08:58    201s] Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
[04/20 13:08:58    201s] Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
[04/20 13:08:58    201s] Est. Via Res            : 5(ohm) [10]
[04/20 13:08:58    201s] Est. Via Cap            : 0.02023(ff)
[04/20 13:08:58    201s] M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[04/20 13:08:58    201s] M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0238705(ff)
[04/20 13:08:58    201s] M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.022806(ff)
[04/20 13:08:58    201s] M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.02023(ff)
[04/20 13:08:58    201s] M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.015855(ff)
[04/20 13:08:58    201s] M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.014056(ff)
[04/20 13:08:58    201s] M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.033688(ff)
[04/20 13:08:58    201s] M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0467(ff)
[04/20 13:08:58    201s] M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.0692(ff)
[04/20 13:08:58    201s] M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.0816(ff)
[04/20 13:08:58    201s] 
[04/20 13:08:58    201s] Switching off Advanced RC Correlation modes in AAE mode.
[04/20 13:08:58    201s] Active Analysis Views for CTS are,
[04/20 13:08:58    201s] #1 core_adapter_av
[04/20 13:08:58    201s] Default Analysis Views is core_adapter_av
[04/20 13:08:58    201s] 
[04/20 13:08:58    201s] 
[04/20 13:08:58    201s] ****** AutoClockRootPin ******
[04/20 13:08:58    201s] AutoClockRootPin 1: clk
[04/20 13:08:58    201s] # NoGating         NO
[04/20 13:08:58    201s] # MaxDepth         10
[04/20 13:08:58    201s] # SetDPinAsSync    NO
[04/20 13:08:58    201s] # SetIoPinAsSync   NO
[04/20 13:08:58    201s] # SetAsyncSRPinAsSync   NO
[04/20 13:08:58    201s] # SetTriStEnPinAsSync   NO
[04/20 13:08:58    201s] # SetBBoxPinAsSync   NO
[04/20 13:08:58    201s] # RouteClkNet      YES
[04/20 13:08:58    201s] # PostOpt          YES
[04/20 13:08:58    201s] # RouteType        FE_CTS_DEFAULT
[04/20 13:08:58    201s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[04/20 13:08:58    201s] 
[04/20 13:08:58    201s] ***** !! NOTE !! *****
[04/20 13:08:58    201s] 
[04/20 13:08:58    201s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[04/20 13:08:58    201s] If you want to change the behavior, you need to use the SetDPinAsSync
[04/20 13:08:58    201s] or SetIoPinAsSync statement in the clock tree specification file,
[04/20 13:08:58    201s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[04/20 13:08:58    201s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[04/20 13:08:58    201s] before specifyClockTree command.
[04/20 13:08:58    201s] 
[04/20 13:08:58    201s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1199.8M) ***
[04/20 13:08:58    201s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/20 13:08:58    201s] **WARN: (IMPCK-8086):	The command changeClockStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/20 13:08:58    201s] <CMD> all_hold_analysis_views
[04/20 13:08:58    201s] <CMD> all_setup_analysis_views
[04/20 13:08:58    201s] <CMD> getPlaceMode -doneQuickCTS -quiet
[04/20 13:08:58    201s] Redoing specifyClockTree ...
[04/20 13:08:58    201s] Checking spec file integrity...
[04/20 13:08:58    201s] OPERPROF: Starting DPlace-Init at level 1, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.002, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.003, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.060, REAL:0.050, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.060, REAL:0.051, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.060, REAL:0.059, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:       Starting CMU at level 4, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.060, REAL:0.067, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.068, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.086, MEM:1199.8M
[04/20 13:08:58    201s] *** Changed status on (0) instances, and (0) nets in Clock clk.
[04/20 13:08:58    201s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1199.8M
[04/20 13:08:58    201s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1199.8M
[04/20 13:08:58    201s] *** End changeClockStatus (cpu=0:00:00.2, real=0:00:00.0, mem=1199.8M) ***
[04/20 13:08:58    201s] <CMD> clockDesign -specFile inputs/core_adapter.cts -outDir results/timing -prefix 06-cts
[04/20 13:08:58    201s] **ERROR: (IMPSE-25):	You are using a Limited Access feature that requires special setup before you can use it. Please contact Cadence support for more information on how to access this feature.
**WARN: (IMPCK-8086):	The command reportClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/20 13:08:58    201s] <CMD> all_hold_analysis_views
[04/20 13:08:58    201s] <CMD> all_setup_analysis_views
[04/20 13:08:58    201s] <CMD> getPlaceMode -doneQuickCTS -quiet
[04/20 13:08:58    201s] Redoing specifyClockTree ...
[04/20 13:08:58    201s] Checking spec file integrity...
[04/20 13:08:58    201s] **Info: In 11.1, the new grid-based RC model is used for extraction of parasitic extraction during Pre-Route and Clk-Route-Only analysis mode of CTS. If you save a design in EDI 10.1 and restore it in EDI 11.1, you will expect to see different timing results for Pre-Route and Clk-Route-Only mode. To revert to the old behavior EDI in 11.1, do 'setCTSMode -rcCorrelationAutoMode false' before clock tree synthesis or reporting.
[04/20 13:08:58    201s] **WARN: (IMPCK-951):	Net clk have 4450 pins.
[04/20 13:08:58    201s] End AAE Lib Interpolated Model. (MEM=1199.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:08:58    201s] **WARN: (IMPCK-951):	Net clk have 4450 pins.
[04/20 13:08:58    201s] *** Look For Reconvergent Clock Component ***
[04/20 13:08:58    201s] The clock tree clk has no reconvergent cell.
[04/20 13:09:24    227s] 
[04/20 13:09:24    227s] **** Clock Tree clk Stat ****
[04/20 13:09:24    227s] Total Clock Level	: 1
[04/20 13:09:24    227s] ***** Top Nodes *****
[04/20 13:09:24    227s] clk delay[0(ps) 0(ps)] (  trigger_fpu_reg/CK  opa_reg[63]/CK  opa_reg[62]/CK  opa_reg[61]/CK  opa_reg[60]/CK  opa_reg[59]/CK  opa_reg[58]/CK  opa_reg[57]/CK  opa_reg[56]/CK  opa_reg[55]/CK  opa_reg[54]/CK  opa_reg[53]/CK  opa_reg[52]/CK  opa_reg[51]/CK  opa_reg[50]/CK  opa_reg[49]/CK  opa_reg[48]/CK  opa_reg[47]/CK  opa_reg[46]/CK  opa_reg[45]/CK  opa_reg[44]/CK  opa_reg[43]/CK  opa_reg[42]/CK  opa_reg[41]/CK  opa_reg[40]/CK  opa_reg[39]/CK  opa_reg[38]/CK  opa_reg[37]/CK  opa_reg[36]/CK  opa_reg[35]/CK  opa_reg[34]/CK  opa_reg[33]/CK  opa_reg[32]/CK  opa_reg[31]/CK  opa_reg[30]/CK  opa_reg[29]/CK  opa_reg[28]/CK  opa_reg[27]/CK  opa_reg[26]/CK  opa_reg[25]/CK  opa_reg[24]/CK  opa_reg[23]/CK  opa_reg[22]/CK  opa_reg[21]/CK  opa_reg[20]/CK  opa_reg[19]/CK  opa_reg[18]/CK  opa_reg[17]/CK  opa_reg[16]/CK  opa_reg[15]/CK  opa_reg[14]/CK  opa_reg[13]/CK  opa_reg[12]/CK  opa_reg[11]/CK  opa_reg[10]/CK  opa_reg[9]/CK  opa_reg[8]/CK  opa_reg[7]/CK  opa_reg[6]/CK  opa_reg[5]/CK  opa_reg[4]/CK  opa_reg[3]/CK  opa_reg[2]/CK  opa_reg[1]/CK  opa_reg[0]/CK  opb_reg[63]/CK  opb_reg[62]/CK  opb_reg[61]/CK  opb_reg[60]/CK  opb_reg[59]/CK  opb_reg[58]/CK  opb_reg[57]/CK  opb_reg[56]/CK  opb_reg[55]/CK  opb_reg[54]/CK  opb_reg[53]/CK  opb_reg[52]/CK  opb_reg[51]/CK  opb_reg[50]/CK  opb_reg[49]/CK  opb_reg[48]/CK  opb_reg[47]/CK  opb_reg[46]/CK  opb_reg[45]/CK  opb_reg[44]/CK  opb_reg[43]/CK  opb_reg[42]/CK  opb_reg[41]/CK  opb_reg[40]/CK  opb_reg[39]/CK  opb_reg[38]/CK  opb_reg[37]/CK  opb_reg[36]/CK  opb_reg[35]/CK  opb_reg[34]/CK  opb_reg[33]/CK  opb_reg[32]/CK  opb_reg[31]/CK  opb_reg[30]/CK  opb_reg[29]/CK  opb_reg[28]/CK  opb_reg[27]/CK  opb_reg[26]/CK  opb_reg[25]/CK  opb_reg[24]/CK  opb_reg[23]/CK  opb_reg[22]/CK  opb_reg[21]/CK  opb_reg[20]/CK  opb_reg[19]/CK  opb_reg[18]/CK  opb_reg[17]/CK  opb_reg[16]/CK  opb_reg[15]/CK  opb_reg[14]/CK  opb_reg[13]/CK  opb_reg[12]/CK  opb_reg[11]/CK  opb_reg[10]/CK  opb_reg[9]/CK  opb_reg[8]/CK  opb_reg[7]/CK  opb_reg[6]/CK  opb_reg[5]/CK  opb_reg[4]/CK  opb_reg[3]/CK  opb_reg[2]/CK  opb_reg[1]/CK  opb_reg[0]/CK  op_misc_reg[5]/CK  op_misc_reg[4]/CK  op_misc_reg[2]/CK  op_misc_reg[1]/CK  op_misc_reg[0]/CK  data_out_reg[31]/CK  data_out_reg[30]/CK  data_out_reg[29]/CK  data_out_reg[28]/CK  data_out_reg[27]/CK  data_out_reg[26]/CK  data_out_reg[25]/CK  data_out_reg[24]/CK  data_out_reg[23]/CK  data_out_reg[22]/CK  data_out_reg[21]/CK  data_out_reg[20]/CK  data_out_reg[19]/CK  data_out_reg[18]/CK  data_out_reg[17]/CK  data_out_reg[16]/CK  data_out_reg[15]/CK  data_out_reg[14]/CK  data_out_reg[13]/CK  data_out_reg[12]/CK  data_out_reg[11]/CK  data_out_reg[10]/CK  data_out_reg[9]/CK  data_out_reg[8]/CK  data_out_reg[7]/CK  data_out_reg[6]/CK  data_out_reg[5]/CK  data_out_reg[4]/CK  data_out_reg[3]/CK  data_out_reg[2]/CK  data_out_reg[1]/CK  data_out_reg[0]/CK  my_fpu_double/enable_reg_reg/CK  my_fpu_double/enable_reg_1_reg/CK  my_fpu_double/op_enable_reg/CK  my_fpu_double/opa_reg_reg[63]/CK  my_fpu_double/opa_reg_reg[62]/CK  my_fpu_double/opa_reg_reg[61]/CK  my_fpu_double/opa_reg_reg[60]/CK  my_fpu_double/opa_reg_reg[59]/CK  my_fpu_double/opa_reg_reg[58]/CK  my_fpu_double/opa_reg_reg[57]/CK  my_fpu_double/opa_reg_reg[56]/CK  my_fpu_double/opa_reg_reg[55]/CK  my_fpu_double/opa_reg_reg[54]/CK  my_fpu_double/opa_reg_reg[53]/CK  my_fpu_double/opa_reg_reg[52]/CK  my_fpu_double/opa_reg_reg[51]/CK  my_fpu_double/opa_reg_reg[50]/CK  my_fpu_double/opa_reg_reg[49]/CK  my_fpu_double/opa_reg_reg[48]/CK  my_fpu_double/opa_reg_reg[47]/CK  my_fpu_double/opa_reg_reg[46]/CK  my_fpu_double/opa_reg_reg[45]/CK  my_fpu_double/opa_reg_reg[44]/CK  my_fpu_double/opa_reg_reg[43]/CK  my_fpu_double/opa_reg_reg[42]/CK  my_fpu_double/opa_reg_reg[41]/CK  my_fpu_double/opa_reg_reg[40]/CK  my_fpu_double/opa_reg_reg[39]/CK  my_fpu_double/opa_reg_reg[38]/CK  my_fpu_double/opa_reg_reg[37]/CK  my_fpu_double/opa_reg_reg[36]/CK  my_fpu_double/opa_reg_reg[35]/CK  my_fpu_double/opa_reg_reg[34]/CK  my_fpu_double/opa_reg_reg[33]/CK  my_fpu_double/opa_reg_reg[32]/CK  my_fpu_double/opa_reg_reg[31]/CK  my_fpu_double/opa_reg_reg[30]/CK  my_fpu_double/opa_reg_reg[29]/CK  my_fpu_double/opa_reg_reg[28]/CK  my_fpu_double/opa_reg_reg[27]/CK  my_fpu_double/opa_reg_reg[26]/CK  my_fpu_double/opa_reg_reg[25]/CK  my_fpu_double/opa_reg_reg[24]/CK  my_fpu_double/opa_reg_reg[23]/CK  my_fpu_double/opa_reg_reg[22]/CK  my_fpu_double/opa_reg_reg[21]/CK  my_fpu_double/opa_reg_reg[20]/CK  my_fpu_double/opa_reg_reg[19]/CK  my_fpu_double/opa_reg_reg[18]/CK  my_fpu_double/opa_reg_reg[17]/CK  my_fpu_double/opa_reg_reg[16]/CK  my_fpu_double/opa_reg_reg[15]/CK  my_fpu_double/opa_reg_reg[14]/CK  my_fpu_double/opa_reg_reg[13]/CK  my_fpu_double/opa_reg_reg[12]/CK  my_fpu_double/opa_reg_reg[11]/CK  my_fpu_double/opa_reg_reg[10]/CK  my_fpu_double/opa_reg_reg[9]/CK  my_fpu_double/opa_reg_reg[8]/CK  my_fpu_double/opa_reg_reg[7]/CK  my_fpu_double/opa_reg_reg[6]/CK  my_fpu_double/opa_reg_reg[5]/CK  my_fpu_double/opa_reg_reg[4]/CK  my_fpu_double/opa_reg_reg[3]/CK  my_fpu_double/opa_reg_reg[2]/CK  my_fpu_double/opa_reg_reg[1]/CK  my_fpu_double/opa_reg_reg[0]/CK  my_fpu_double/opb_reg_reg[63]/CK  my_fpu_double/opb_reg_reg[62]/CK  my_fpu_double/opb_reg_reg[61]/CK  my_fpu_double/opb_reg_reg[60]/CK  my_fpu_double/opb_reg_reg[59]/CK  my_fpu_double/opb_reg_reg[58]/CK  my_fpu_double/opb_reg_reg[57]/CK  my_fpu_double/opb_reg_reg[56]/CK  my_fpu_double/opb_reg_reg[55]/CK  my_fpu_double/opb_reg_reg[54]/CK  my_fpu_double/opb_reg_reg[53]/CK  my_fpu_double/opb_reg_reg[52]/CK  my_fpu_double/opb_reg_reg[51]/CK  my_fpu_double/opb_reg_reg[50]/CK  my_fpu_double/opb_reg_reg[49]/CK  my_fpu_double/opb_reg_reg[48]/CK  my_fpu_double/opb_reg_reg[47]/CK  my_fpu_double/opb_reg_reg[46]/CK  my_fpu_double/opb_reg_reg[45]/CK  my_fpu_double/opb_reg_reg[44]/CK  my_fpu_double/opb_reg_reg[43]/CK  my_fpu_double/opb_reg_reg[42]/CK  my_fpu_double/opb_reg_reg[41]/CK  my_fpu_double/opb_reg_reg[40]/CK  my_fpu_double/opb_reg_reg[39]/CK  my_fpu_double/opb_reg_reg[38]/CK  my_fpu_double/opb_reg_reg[37]/CK  my_fpu_double/opb_reg_reg[36]/CK  my_fpu_double/opb_reg_reg[35]/CK  my_fpu_double/opb_reg_reg[34]/CK  my_fpu_double/opb_reg_reg[33]/CK  my_fpu_double/opb_reg_reg[32]/CK  my_fpu_double/opb_reg_reg[31]/CK  my_fpu_double/opb_reg_reg[30]/CK  my_fpu_double/opb_reg_reg[29]/CK  my_fpu_double/opb_reg_reg[28]/CK  my_fpu_double/opb_reg_reg[27]/CK  my_fpu_double/opb_reg_reg[26]/CK  my_fpu_double/opb_reg_reg[25]/CK  my_fpu_double/opb_reg_reg[24]/CK  my_fpu_double/opb_reg_reg[23]/CK  my_fpu_double/opb_reg_reg[22]/CK  my_fpu_double/opb_reg_reg[21]/CK  my_fpu_double/opb_reg_reg[20]/CK  my_fpu_double/opb_reg_reg[19]/CK  my_fpu_double/opb_reg_reg[18]/CK  my_fpu_double/opb_reg_reg[17]/CK  my_fpu_double/opb_reg_reg[16]/CK  my_fpu_double/opb_reg_reg[15]/CK  my_fpu_double/opb_reg_reg[14]/CK  my_fpu_double/opb_reg_reg[13]/CK  my_fpu_double/opb_reg_reg[12]/CK  my_fpu_double/opb_reg_reg[11]/CK  my_fpu_double/opb_reg_reg[10]/CK  my_fpu_double/opb_reg_reg[9]/CK  my_fpu_double/opb_reg_reg[8]/CK  my_fpu_double/opb_reg_reg[7]/CK  my_fpu_double/opb_reg_reg[6]/CK  my_fpu_double/opb_reg_reg[5]/CK  my_fpu_double/opb_reg_reg[4]/CK  my_fpu_double/opb_reg_reg[3]/CK  my_fpu_double/opb_reg_reg[2]/CK  my_fpu_double/opb_reg_reg[1]/CK  my_fpu_double/opb_reg_reg[0]/CK  my_fpu_double/fpu_op_reg_reg[2]/CK  my_fpu_double/fpu_op_reg_reg[1]/CK  my_fpu_double/fpu_op_reg_reg[0]/CK  my_fpu_double/mul_enable_reg/CK  my_fpu_double/count_cycles_reg[3]/CK  my_fpu_double/sub_enable_reg/CK  my_fpu_double/add_enable_reg/CK  my_fpu_double/exp_addsub_reg[10]/CK  my_fpu_double/exp_addsub_reg[9]/CK  my_fpu_double/exp_addsub_reg[8]/CK  my_fpu_double/exp_addsub_reg[7]/CK  my_fpu_double/exp_addsub_reg[6]/CK  my_fpu_double/exp_addsub_reg[5]/CK  my_fpu_double/exp_addsub_reg[4]/CK  my_fpu_double/exp_addsub_reg[3]/CK  my_fpu_double/exp_addsub_reg[2]/CK  my_fpu_double/exp_addsub_reg[1]/CK  my_fpu_double/exp_addsub_reg[0]/CK  my_fpu_double/addsub_sign_reg/CK  my_fpu_double/addsub_out_reg[55]/CK  my_fpu_double/addsub_out_reg[54]/CK  my_fpu_double/addsub_out_reg[53]/CK  my_fpu_double/addsub_out_reg[52]/CK  my_fpu_double/addsub_out_reg[51]/CK  my_fpu_double/addsub_out_reg[50]/CK  my_fpu_double/addsub_out_reg[49]/CK  my_fpu_double/addsub_out_reg[48]/CK  my_fpu_double/addsub_out_reg[47]/CK  my_fpu_double/addsub_out_reg[46]/CK  my_fpu_double/addsub_out_reg[45]/CK  my_fpu_double/addsub_out_reg[44]/CK  my_fpu_double/addsub_out_reg[43]/CK  my_fpu_double/addsub_out_reg[42]/CK  my_fpu_double/addsub_out_reg[41]/CK  my_fpu_double/addsub_out_reg[40]/CK  my_fpu_double/addsub_out_reg[39]/CK  my_fpu_double/addsub_out_reg[38]/CK  my_fpu_double/addsub_out_reg[37]/CK  my_fpu_double/addsub_out_reg[36]/CK  my_fpu_double/addsub_out_reg[35]/CK  my_fpu_double/addsub_out_reg[34]/CK  my_fpu_double/addsub_out_reg[33]/CK  my_fpu_double/addsub_out_reg[32]/CK  my_fpu_double/addsub_out_reg[31]/CK  my_fpu_double/addsub_out_reg[30]/CK  my_fpu_double/addsub_out_reg[29]/CK  my_fpu_double/addsub_out_reg[28]/CK  my_fpu_double/addsub_out_reg[27]/CK  my_fpu_double/addsub_out_reg[26]/CK  my_fpu_double/addsub_out_reg[25]/CK  my_fpu_double/addsub_out_reg[24]/CK  my_fpu_double/addsub_out_reg[23]/CK  my_fpu_double/addsub_out_reg[22]/CK  my_fpu_double/addsub_out_reg[21]/CK  my_fpu_double/addsub_out_reg[20]/CK  my_fpu_double/addsub_out_reg[19]/CK  my_fpu_double/addsub_out_reg[18]/CK  my_fpu_double/addsub_out_reg[17]/CK  my_fpu_double/addsub_out_reg[16]/CK  my_fpu_double/addsub_out_reg[15]/CK  my_fpu_double/addsub_out_reg[14]/CK  my_fpu_double/addsub_out_reg[13]/CK  my_fpu_double/addsub_out_reg[12]/CK  my_fpu_double/addsub_out_reg[11]/CK  my_fpu_double/addsub_out_reg[10]/CK  my_fpu_double/addsub_out_reg[9]/CK  my_fpu_double/addsub_out_reg[8]/CK  my_fpu_double/addsub_out_reg[7]/CK  my_fpu_double/addsub_out_reg[6]/CK  my_fpu_double/addsub_out_reg[5]/CK  my_fpu_double/addsub_out_reg[4]/CK  my_fpu_double/addsub_out_reg[3]/CK  my_fpu_double/addsub_out_reg[2]/CK  my_fpu_double/addsub_out_reg[1]/CK  my_fpu_double/addsub_out_reg[0]/CK  my_fpu_double/count_cycles_reg[0]/CK  my_fpu_double/count_cycles_reg[4]/CK  my_fpu_double/count_cycles_reg[2]/CK  my_fpu_double/count_ready_reg[0]/CK  my_fpu_double/count_ready_reg[1]/CK  my_fpu_double/count_ready_reg[2]/CK  my_fpu_double/count_ready_reg[3]/CK  my_fpu_double/count_ready_reg[4]/CK  my_fpu_double/count_ready_reg[5]/CK  my_fpu_double/count_ready_reg[6]/CK  my_fpu_double/mantissa_round_reg[0]/CK  my_fpu_double/mantissa_round_reg[1]/CK  my_fpu_double/mantissa_round_reg[2]/CK  my_fpu_double/mantissa_round_reg[3]/CK  my_fpu_double/mantissa_round_reg[4]/CK  my_fpu_double/mantissa_round_reg[5]/CK  my_fpu_double/mantissa_round_reg[6]/CK  my_fpu_double/mantissa_round_reg[7]/CK  my_fpu_double/mantissa_round_reg[8]/CK  my_fpu_double/mantissa_round_reg[9]/CK  my_fpu_double/mantissa_round_reg[10]/CK  my_fpu_double/mantissa_round_reg[11]/CK  my_fpu_double/mantissa_round_reg[12]/CK  my_fpu_double/mantissa_round_reg[13]/CK  my_fpu_double/mantissa_round_reg[14]/CK  my_fpu_double/mantissa_round_reg[15]/CK  my_fpu_double/mantissa_round_reg[16]/CK  my_fpu_double/mantissa_round_reg[17]/CK  my_fpu_double/mantissa_round_reg[18]/CK  my_fpu_double/mantissa_round_reg[19]/CK  my_fpu_double/mantissa_round_reg[20]/CK  my_fpu_double/mantissa_round_reg[21]/CK  my_fpu_double/mantissa_round_reg[22]/CK  my_fpu_double/mantissa_round_reg[23]/CK  my_fpu_double/mantissa_round_reg[24]/CK  my_fpu_double/mantissa_round_reg[25]/CK  my_fpu_double/mantissa_round_reg[26]/CK  my_fpu_double/mantissa_round_reg[27]/CK  my_fpu_double/mantissa_round_reg[28]/CK  my_fpu_double/mantissa_round_reg[29]/CK  my_fpu_double/mantissa_round_reg[30]/CK  my_fpu_double/mantissa_round_reg[31]/CK  my_fpu_double/mantissa_round_reg[32]/CK  my_fpu_double/mantissa_round_reg[33]/CK  my_fpu_double/mantissa_round_reg[34]/CK  my_fpu_double/mantissa_round_reg[35]/CK  my_fpu_double/mantissa_round_reg[36]/CK  my_fpu_double/mantissa_round_reg[37]/CK  my_fpu_double/mantissa_round_reg[38]/CK  my_fpu_double/mantissa_round_reg[39]/CK  my_fpu_double/mantissa_round_reg[40]/CK  my_fpu_double/mantissa_round_reg[41]/CK  my_fpu_double/mantissa_round_reg[42]/CK  my_fpu_double/mantissa_round_reg[43]/CK  my_fpu_double/mantissa_round_reg[44]/CK  my_fpu_double/mantissa_round_reg[45]/CK  my_fpu_double/mantissa_round_reg[46]/CK  my_fpu_double/mantissa_round_reg[47]/CK  my_fpu_double/mantissa_round_reg[48]/CK  my_fpu_double/mantissa_round_reg[49]/CK  my_fpu_double/mantissa_round_reg[50]/CK  my_fpu_double/mantissa_round_reg[51]/CK  my_fpu_double/mantissa_round_reg[52]/CK  my_fpu_double/mantissa_round_reg[53]/CK  my_fpu_double/mantissa_round_reg[54]/CK  my_fpu_double/mantissa_round_reg[55]/CK  my_fpu_double/exponent_round_reg[0]/CK  my_fpu_double/exponent_round_reg[1]/CK  my_fpu_double/exponent_round_reg[2]/CK  my_fpu_double/exponent_round_reg[3]/CK  my_fpu_double/exponent_round_reg[4]/CK  my_fpu_double/exponent_round_reg[5]/CK  my_fpu_double/exponent_round_reg[6]/CK  my_fpu_double/exponent_round_reg[7]/CK  my_fpu_double/exponent_round_reg[8]/CK  my_fpu_double/exponent_round_reg[9]/CK  my_fpu_double/exponent_round_reg[10]/CK  my_fpu_double/exponent_round_reg[11]/CK  my_fpu_double/sign_round_reg/CK  my_fpu_double/rmode_reg_reg[1]/CK  my_fpu_double/rmode_reg_reg[0]/CK  my_fpu_double/ready_2_reg/CK  my_fpu_double/ready_sig_reg/CK  my_fpu_double/out_fp_reg[63]/CK  my_fpu_double/out_fp_reg[62]/CK  my_fpu_double/out_fp_reg[61]/CK  my_fpu_double/out_fp_reg[60]/CK  my_fpu_double/out_fp_reg[59]/CK  my_fpu_double/out_fp_reg[58]/CK  my_fpu_double/out_fp_reg[57]/CK  my_fpu_double/out_fp_reg[56]/CK  my_fpu_double/out_fp_reg[55]/CK  my_fpu_double/out_fp_reg[54]/CK  my_fpu_double/out_fp_reg[53]/CK  my_fpu_double/out_fp_reg[52]/CK  my_fpu_double/out_fp_reg[51]/CK  my_fpu_double/out_fp_reg[50]/CK  my_fpu_double/out_fp_reg[49]/CK  my_fpu_double/out_fp_reg[48]/CK  my_fpu_double/out_fp_reg[47]/CK  my_fpu_double/out_fp_reg[46]/CK  my_fpu_double/out_fp_reg[45]/CK  my_fpu_double/out_fp_reg[44]/CK  my_fpu_double/out_fp_reg[43]/CK  my_fpu_double/out_fp_reg[42]/CK  my_fpu_double/out_fp_reg[41]/CK  my_fpu_double/out_fp_reg[40]/CK  my_fpu_double/out_fp_reg[39]/CK  my_fpu_double/out_fp_reg[38]/CK  my_fpu_double/out_fp_reg[37]/CK  my_fpu_double/out_fp_reg[36]/CK  my_fpu_double/out_fp_reg[35]/CK  my_fpu_double/out_fp_reg[34]/CK  my_fpu_double/out_fp_reg[33]/CK  my_fpu_double/out_fp_reg[32]/CK  my_fpu_double/out_fp_reg[31]/CK  my_fpu_double/out_fp_reg[30]/CK  my_fpu_double/out_fp_reg[29]/CK  my_fpu_double/out_fp_reg[28]/CK  my_fpu_double/out_fp_reg[27]/CK  my_fpu_double/out_fp_reg[26]/CK  my_fpu_double/out_fp_reg[25]/CK  my_fpu_double/out_fp_reg[24]/CK  my_fpu_double/out_fp_reg[23]/CK  my_fpu_double/out_fp_reg[22]/CK  my_fpu_double/out_fp_reg[21]/CK  my_fpu_double/out_fp_reg[20]/CK  my_fpu_double/out_fp_reg[19]/CK  my_fpu_double/out_fp_reg[18]/CK  my_fpu_double/out_fp_reg[17]/CK  my_fpu_double/out_fp_reg[16]/CK  my_fpu_double/out_fp_reg[15]/CK  my_fpu_double/out_fp_reg[14]/CK  my_fpu_double/out_fp_reg[13]/CK  my_fpu_double/out_fp_reg[12]/CK  my_fpu_double/out_fp_reg[11]/CK  my_fpu_double/out_fp_reg[10]/CK  my_fpu_double/out_fp_reg[9]/CK  my_fpu_double/out_fp_reg[8]/CK  my_fpu_double/out_fp_reg[7]/CK  my_fpu_double/out_fp_reg[6]/CK  my_fpu_double/out_fp_reg[5]/CK  my_fpu_double/out_fp_reg[4]/CK  my_fpu_double/out_fp_reg[3]/CK  my_fpu_double/out_fp_reg[2]/CK  my_fpu_double/out_fp_reg[1]/CK  my_fpu_double/out_fp_reg[0]/CK  my_fpu_double/underflow_reg/CK  my_fpu_double/overflow_reg/CK  my_fpu_double/inexact_reg/CK  my_fpu_double/exception_reg/CK  my_fpu_double/invalid_reg/CK  my_fpu_double/i_fpu_add/sign_reg/CK  my_fpu_double/i_fpu_add/exponent_a_reg[10]/CK  my_fpu_double/i_fpu_add/exponent_a_reg[9]/CK  my_fpu_double/i_fpu_add/exponent_a_reg[8]/CK  my_fpu_double/i_fpu_add/exponent_a_reg[7]/CK  my_fpu_double/i_fpu_add/exponent_a_reg[6]/CK  my_fpu_double/i_fpu_add/exponent_a_reg[5]/CK  my_fpu_double/i_fpu_add/exponent_a_reg[4]/CK  my_fpu_double/i_fpu_add/exponent_a_reg[3]/CK  my_fpu_double/i_fpu_add/exponent_a_reg[2]/CK  my_fpu_double/i_fpu_add/exponent_a_reg[1]/CK  my_fpu_double/i_fpu_add/exponent_a_reg[0]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[10]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[9]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[8]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[7]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[6]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[5]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[4]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[3]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[2]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[1]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[0]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[51]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[50]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[49]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[48]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[47]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[46]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[45]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[44]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[43]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[42]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[41]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[40]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[39]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[38]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[37]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[36]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[35]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[34]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[33]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[32]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[31]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[30]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[29]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[28]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[27]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[26]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[25]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[24]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[23]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[22]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[21]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[20]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[19]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[18]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[17]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[16]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[15]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[14]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[13]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[12]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[11]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[10]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[9]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[8]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[7]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[6]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[5]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[4]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[3]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[2]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[1]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[0]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[51]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[50]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[49]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[48]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[47]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[46]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[45]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[44]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[43]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[42]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[41]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[40]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[39]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[38]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[37]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[36]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[35]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[34]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[33]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[32]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[31]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[30]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[29]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[28]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[27]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[26]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[25]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[24]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[23]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[22]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[21]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[20]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[19]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[18]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[17]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[16]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[15]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[14]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[13]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[12]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[11]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[10]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[9]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[8]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[7]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[6]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[5]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[4]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[3]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[2]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[1]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[0]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[10]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[9]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[8]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[7]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[6]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[5]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[4]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[3]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[2]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[1]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[0]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[10]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[9]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[8]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[7]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[6]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[5]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[4]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[3]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[2]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[1]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[0]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[51]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[50]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[49]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[48]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[47]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[46]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[45]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[44]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[43]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[42]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[41]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[40]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[39]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[38]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[37]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[36]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[35]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[34]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[33]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[32]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[31]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[30]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[29]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[28]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[27]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[26]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[25]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[24]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[23]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[22]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[21]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[20]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[19]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[18]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[17]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[16]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[15]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[14]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[13]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[12]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[11]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[10]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[9]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[8]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[7]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[6]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[5]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[4]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[3]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[2]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[1]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[0]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[51]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[50]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[49]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[48]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[47]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[46]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[45]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[44]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[43]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[42]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[41]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[40]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[39]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[38]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[37]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[36]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[35]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[34]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[33]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[32]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[31]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[30]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[29]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[28]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[27]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[26]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[25]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[24]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[23]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[22]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[21]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[20]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[19]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[18]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[17]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[16]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[15]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[14]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[13]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[12]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[11]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[10]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[9]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[8]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[7]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[6]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[5]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[4]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[3]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[2]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[1]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[0]/CK  my_fpu_double/i_fpu_add/small_is_denorm_reg/CK  my_fpu_double/i_fpu_add/large_is_denorm_reg/CK  my_fpu_double/i_fpu_add/large_norm_small_denorm_reg[0]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[10]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[9]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[8]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[7]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[6]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[5]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[4]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[3]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[2]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[1]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[0]/CK  my_fpu_double/i_fpu_add/large_add_reg[54]/CK  my_fpu_double/i_fpu_add/large_add_reg[53]/CK  my_fpu_double/i_fpu_add/large_add_reg[52]/CK  my_fpu_double/i_fpu_add/large_add_reg[51]/CK  my_fpu_double/i_fpu_add/large_add_reg[50]/CK  my_fpu_double/i_fpu_add/large_add_reg[49]/CK  my_fpu_double/i_fpu_add/large_add_reg[48]/CK  my_fpu_double/i_fpu_add/large_add_reg[47]/CK  my_fpu_double/i_fpu_add/large_add_reg[46]/CK  my_fpu_double/i_fpu_add/large_add_reg[45]/CK  my_fpu_double/i_fpu_add/large_add_reg[44]/CK  my_fpu_double/i_fpu_add/large_add_reg[43]/CK  my_fpu_double/i_fpu_add/large_add_reg[42]/CK  my_fpu_double/i_fpu_add/large_add_reg[41]/CK  my_fpu_double/i_fpu_add/large_add_reg[40]/CK  my_fpu_double/i_fpu_add/large_add_reg[39]/CK  my_fpu_double/i_fpu_add/large_add_reg[38]/CK  my_fpu_double/i_fpu_add/large_add_reg[37]/CK  my_fpu_double/i_fpu_add/large_add_reg[36]/CK  my_fpu_double/i_fpu_add/large_add_reg[35]/CK  my_fpu_double/i_fpu_add/large_add_reg[34]/CK  my_fpu_double/i_fpu_add/large_add_reg[33]/CK  my_fpu_double/i_fpu_add/large_add_reg[32]/CK  my_fpu_double/i_fpu_add/large_add_reg[31]/CK  my_fpu_double/i_fpu_add/large_add_reg[30]/CK  my_fpu_double/i_fpu_add/large_add_reg[29]/CK  my_fpu_double/i_fpu_add/large_add_reg[28]/CK  my_fpu_double/i_fpu_add/large_add_reg[27]/CK  my_fpu_double/i_fpu_add/large_add_reg[26]/CK  my_fpu_double/i_fpu_add/large_add_reg[25]/CK  my_fpu_double/i_fpu_add/large_add_reg[24]/CK  my_fpu_double/i_fpu_add/large_add_reg[23]/CK  my_fpu_double/i_fpu_add/large_add_reg[22]/CK  my_fpu_double/i_fpu_add/large_add_reg[21]/CK  my_fpu_double/i_fpu_add/large_add_reg[20]/CK  my_fpu_double/i_fpu_add/large_add_reg[19]/CK  my_fpu_double/i_fpu_add/large_add_reg[18]/CK  my_fpu_double/i_fpu_add/large_add_reg[17]/CK  my_fpu_double/i_fpu_add/large_add_reg[16]/CK  my_fpu_double/i_fpu_add/large_add_reg[15]/CK  my_fpu_double/i_fpu_add/large_add_reg[14]/CK  my_fpu_double/i_fpu_add/large_add_reg[13]/CK  my_fpu_double/i_fpu_add/large_add_reg[12]/CK  my_fpu_double/i_fpu_add/large_add_reg[11]/CK  my_fpu_double/i_fpu_add/large_add_reg[10]/CK  my_fpu_double/i_fpu_add/large_add_reg[9]/CK  my_fpu_double/i_fpu_add/large_add_reg[8]/CK  my_fpu_double/i_fpu_add/large_add_reg[7]/CK  my_fpu_double/i_fpu_add/large_add_reg[6]/CK  my_fpu_double/i_fpu_add/large_add_reg[5]/CK  my_fpu_double/i_fpu_add/large_add_reg[4]/CK  my_fpu_double/i_fpu_add/large_add_reg[3]/CK  my_fpu_double/i_fpu_add/large_add_reg[2]/CK  my_fpu_double/i_fpu_add/small_add_reg[54]/CK  my_fpu_double/i_fpu_add/small_add_reg[53]/CK  my_fpu_double/i_fpu_add/small_add_reg[52]/CK  my_fpu_double/i_fpu_add/small_add_reg[51]/CK  my_fpu_double/i_fpu_add/small_add_reg[50]/CK  my_fpu_double/i_fpu_add/small_add_reg[49]/CK  my_fpu_double/i_fpu_add/small_add_reg[48]/CK  my_fpu_double/i_fpu_add/small_add_reg[47]/CK  my_fpu_double/i_fpu_add/small_add_reg[46]/CK  my_fpu_double/i_fpu_add/small_add_reg[45]/CK  my_fpu_double/i_fpu_add/small_add_reg[44]/CK  my_fpu_double/i_fpu_add/small_add_reg[43]/CK  my_fpu_double/i_fpu_add/small_add_reg[42]/CK  my_fpu_double/i_fpu_add/small_add_reg[41]/CK  my_fpu_double/i_fpu_add/small_add_reg[40]/CK  my_fpu_double/i_fpu_add/small_add_reg[39]/CK  my_fpu_double/i_fpu_add/small_add_reg[38]/CK  my_fpu_double/i_fpu_add/small_add_reg[37]/CK  my_fpu_double/i_fpu_add/small_add_reg[36]/CK  my_fpu_double/i_fpu_add/small_add_reg[35]/CK  my_fpu_double/i_fpu_add/small_add_reg[34]/CK  my_fpu_double/i_fpu_add/small_add_reg[33]/CK  my_fpu_double/i_fpu_add/small_add_reg[32]/CK  my_fpu_double/i_fpu_add/small_add_reg[31]/CK  my_fpu_double/i_fpu_add/small_add_reg[30]/CK  my_fpu_double/i_fpu_add/small_add_reg[29]/CK  my_fpu_double/i_fpu_add/small_add_reg[28]/CK  my_fpu_double/i_fpu_add/small_add_reg[27]/CK  my_fpu_double/i_fpu_add/small_add_reg[26]/CK  my_fpu_double/i_fpu_add/small_add_reg[25]/CK  my_fpu_double/i_fpu_add/small_add_reg[24]/CK  my_fpu_double/i_fpu_add/small_add_reg[23]/CK  my_fpu_double/i_fpu_add/small_add_reg[22]/CK  my_fpu_double/i_fpu_add/small_add_reg[21]/CK  my_fpu_double/i_fpu_add/small_add_reg[20]/CK  my_fpu_double/i_fpu_add/small_add_reg[19]/CK  my_fpu_double/i_fpu_add/small_add_reg[18]/CK  my_fpu_double/i_fpu_add/small_add_reg[17]/CK  my_fpu_double/i_fpu_add/small_add_reg[16]/CK  my_fpu_double/i_fpu_add/small_add_reg[15]/CK  my_fpu_double/i_fpu_add/small_add_reg[14]/CK  my_fpu_double/i_fpu_add/small_add_reg[13]/CK  my_fpu_double/i_fpu_add/small_add_reg[12]/CK  my_fpu_double/i_fpu_add/small_add_reg[11]/CK  my_fpu_double/i_fpu_add/small_add_reg[10]/CK  my_fpu_double/i_fpu_add/small_add_reg[9]/CK  my_fpu_double/i_fpu_add/small_add_reg[8]/CK  my_fpu_double/i_fpu_add/small_add_reg[7]/CK  my_fpu_double/i_fpu_add/small_add_reg[6]/CK  my_fpu_double/i_fpu_add/small_add_reg[5]/CK  my_fpu_double/i_fpu_add/small_add_reg[4]/CK  my_fpu_double/i_fpu_add/small_add_reg[3]/CK  my_fpu_double/i_fpu_add/small_add_reg[2]/CK  my_fpu_double/i_fpu_add/small_shift_reg[55]/CK  my_fpu_double/i_fpu_add/small_shift_reg[54]/CK  my_fpu_double/i_fpu_add/small_shift_reg[53]/CK  my_fpu_double/i_fpu_add/small_shift_reg[52]/CK  my_fpu_double/i_fpu_add/small_shift_reg[51]/CK  my_fpu_double/i_fpu_add/small_shift_reg[50]/CK  my_fpu_double/i_fpu_add/small_shift_reg[49]/CK  my_fpu_double/i_fpu_add/small_shift_reg[48]/CK  my_fpu_double/i_fpu_add/small_shift_reg[47]/CK  my_fpu_double/i_fpu_add/small_shift_reg[46]/CK  my_fpu_double/i_fpu_add/small_shift_reg[45]/CK  my_fpu_double/i_fpu_add/small_shift_reg[44]/CK  my_fpu_double/i_fpu_add/small_shift_reg[43]/CK  my_fpu_double/i_fpu_add/small_shift_reg[42]/CK  my_fpu_double/i_fpu_add/small_shift_reg[41]/CK  my_fpu_double/i_fpu_add/small_shift_reg[40]/CK  my_fpu_double/i_fpu_add/small_shift_reg[39]/CK  my_fpu_double/i_fpu_add/small_shift_reg[38]/CK  my_fpu_double/i_fpu_add/small_shift_reg[37]/CK  my_fpu_double/i_fpu_add/small_shift_reg[36]/CK  my_fpu_double/i_fpu_add/small_shift_reg[35]/CK  my_fpu_double/i_fpu_add/small_shift_reg[34]/CK  my_fpu_double/i_fpu_add/small_shift_reg[33]/CK  my_fpu_double/i_fpu_add/small_shift_reg[32]/CK  my_fpu_double/i_fpu_add/small_shift_reg[31]/CK  my_fpu_double/i_fpu_add/small_shift_reg[30]/CK  my_fpu_double/i_fpu_add/small_shift_reg[29]/CK  my_fpu_double/i_fpu_add/small_shift_reg[28]/CK  my_fpu_double/i_fpu_add/small_shift_reg[27]/CK  my_fpu_double/i_fpu_add/small_shift_reg[26]/CK  my_fpu_double/i_fpu_add/small_shift_reg[25]/CK  my_fpu_double/i_fpu_add/small_shift_reg[24]/CK  my_fpu_double/i_fpu_add/small_shift_reg[23]/CK  my_fpu_double/i_fpu_add/small_shift_reg[22]/CK  my_fpu_double/i_fpu_add/small_shift_reg[21]/CK  my_fpu_double/i_fpu_add/small_shift_reg[20]/CK  my_fpu_double/i_fpu_add/small_shift_reg[19]/CK  my_fpu_double/i_fpu_add/small_shift_reg[18]/CK  my_fpu_double/i_fpu_add/small_shift_reg[17]/CK  my_fpu_double/i_fpu_add/small_shift_reg[16]/CK  my_fpu_double/i_fpu_add/small_shift_reg[15]/CK  my_fpu_double/i_fpu_add/small_shift_reg[14]/CK  my_fpu_double/i_fpu_add/small_shift_reg[13]/CK  my_fpu_double/i_fpu_add/small_shift_reg[12]/CK  my_fpu_double/i_fpu_add/small_shift_reg[11]/CK  my_fpu_double/i_fpu_add/small_shift_reg[10]/CK  my_fpu_double/i_fpu_add/small_shift_reg[9]/CK  my_fpu_double/i_fpu_add/small_shift_reg[8]/CK  my_fpu_double/i_fpu_add/small_shift_reg[7]/CK  my_fpu_double/i_fpu_add/small_shift_reg[6]/CK  my_fpu_double/i_fpu_add/small_shift_reg[5]/CK  my_fpu_double/i_fpu_add/small_shift_reg[4]/CK  my_fpu_double/i_fpu_add/small_shift_reg[3]/CK  my_fpu_double/i_fpu_add/small_shift_reg[2]/CK  my_fpu_double/i_fpu_add/small_shift_reg[1]/CK  my_fpu_double/i_fpu_add/small_shift_reg[0]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[55]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[54]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[53]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[52]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[51]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[50]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[49]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[48]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[47]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[46]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[45]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[44]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[43]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[42]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[41]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[40]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[39]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[38]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[37]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[36]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[35]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[34]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[33]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[32]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[31]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[30]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[29]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[28]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[27]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[26]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[25]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[24]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[23]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[22]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[21]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[20]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[19]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[18]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[17]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[16]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[15]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[14]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[13]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[12]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[11]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[10]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[9]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[8]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[7]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[6]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[5]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[4]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[3]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[2]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[1]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[0]/CK  my_fpu_double/i_fpu_add/sum_reg[55]/CK  my_fpu_double/i_fpu_add/sum_reg[54]/CK  my_fpu_double/i_fpu_add/sum_reg[53]/CK  my_fpu_double/i_fpu_add/sum_reg[52]/CK  my_fpu_double/i_fpu_add/sum_reg[51]/CK  my_fpu_double/i_fpu_add/sum_reg[50]/CK  my_fpu_double/i_fpu_add/sum_reg[49]/CK  my_fpu_double/i_fpu_add/sum_reg[48]/CK  my_fpu_double/i_fpu_add/sum_reg[47]/CK  my_fpu_double/i_fpu_add/sum_reg[46]/CK  my_fpu_double/i_fpu_add/sum_reg[45]/CK  my_fpu_double/i_fpu_add/sum_reg[44]/CK  my_fpu_double/i_fpu_add/sum_reg[43]/CK  my_fpu_double/i_fpu_add/sum_reg[42]/CK  my_fpu_double/i_fpu_add/sum_reg[41]/CK  my_fpu_double/i_fpu_add/sum_reg[40]/CK  my_fpu_double/i_fpu_add/sum_reg[39]/CK  my_fpu_double/i_fpu_add/sum_reg[38]/CK  my_fpu_double/i_fpu_add/sum_reg[37]/CK  my_fpu_double/i_fpu_add/sum_reg[36]/CK  my_fpu_double/i_fpu_add/sum_reg[35]/CK  my_fpu_double/i_fpu_add/sum_reg[34]/CK  my_fpu_double/i_fpu_add/sum_reg[33]/CK  my_fpu_double/i_fpu_add/sum_reg[32]/CK  my_fpu_double/i_fpu_add/sum_reg[31]/CK  my_fpu_double/i_fpu_add/sum_reg[30]/CK  my_fpu_double/i_fpu_add/sum_reg[29]/CK  my_fpu_double/i_fpu_add/sum_reg[28]/CK  my_fpu_double/i_fpu_add/sum_reg[27]/CK  my_fpu_double/i_fpu_add/sum_reg[26]/CK  my_fpu_double/i_fpu_add/sum_reg[25]/CK  my_fpu_double/i_fpu_add/sum_reg[24]/CK  my_fpu_double/i_fpu_add/sum_reg[23]/CK  my_fpu_double/i_fpu_add/sum_reg[22]/CK  my_fpu_double/i_fpu_add/sum_reg[21]/CK  my_fpu_double/i_fpu_add/sum_reg[20]/CK  my_fpu_double/i_fpu_add/sum_reg[19]/CK  my_fpu_double/i_fpu_add/sum_reg[18]/CK  my_fpu_double/i_fpu_add/sum_reg[17]/CK  my_fpu_double/i_fpu_add/sum_reg[16]/CK  my_fpu_double/i_fpu_add/sum_reg[15]/CK  my_fpu_double/i_fpu_add/sum_reg[14]/CK  my_fpu_double/i_fpu_add/sum_reg[13]/CK  my_fpu_double/i_fpu_add/sum_reg[12]/CK  my_fpu_double/i_fpu_add/sum_reg[11]/CK  my_fpu_double/i_fpu_add/sum_reg[10]/CK  my_fpu_double/i_fpu_add/sum_reg[9]/CK  my_fpu_double/i_fpu_add/sum_reg[8]/CK  my_fpu_double/i_fpu_add/sum_reg[7]/CK  my_fpu_double/i_fpu_add/sum_reg[6]/CK  my_fpu_double/i_fpu_add/sum_reg[5]/CK  my_fpu_double/i_fpu_add/sum_reg[4]/CK  my_fpu_double/i_fpu_add/sum_reg[3]/CK  my_fpu_double/i_fpu_add/sum_reg[2]/CK  my_fpu_double/i_fpu_add/sum_reg[1]/CK  my_fpu_double/i_fpu_add/sum_reg[0]/CK  my_fpu_double/i_fpu_add/sum_2_reg[55]/CK  my_fpu_double/i_fpu_add/sum_2_reg[54]/CK  my_fpu_double/i_fpu_add/sum_2_reg[53]/CK  my_fpu_double/i_fpu_add/sum_2_reg[52]/CK  my_fpu_double/i_fpu_add/sum_2_reg[51]/CK  my_fpu_double/i_fpu_add/sum_2_reg[50]/CK  my_fpu_double/i_fpu_add/sum_2_reg[49]/CK  my_fpu_double/i_fpu_add/sum_2_reg[48]/CK  my_fpu_double/i_fpu_add/sum_2_reg[47]/CK  my_fpu_double/i_fpu_add/sum_2_reg[46]/CK  my_fpu_double/i_fpu_add/sum_2_reg[45]/CK  my_fpu_double/i_fpu_add/sum_2_reg[44]/CK  my_fpu_double/i_fpu_add/sum_2_reg[43]/CK  my_fpu_double/i_fpu_add/sum_2_reg[42]/CK  my_fpu_double/i_fpu_add/sum_2_reg[41]/CK  my_fpu_double/i_fpu_add/sum_2_reg[40]/CK  my_fpu_double/i_fpu_add/sum_2_reg[39]/CK  my_fpu_double/i_fpu_add/sum_2_reg[38]/CK  my_fpu_double/i_fpu_add/sum_2_reg[37]/CK  my_fpu_double/i_fpu_add/sum_2_reg[36]/CK  my_fpu_double/i_fpu_add/sum_2_reg[35]/CK  my_fpu_double/i_fpu_add/sum_2_reg[34]/CK  my_fpu_double/i_fpu_add/sum_2_reg[33]/CK  my_fpu_double/i_fpu_add/sum_2_reg[32]/CK  my_fpu_double/i_fpu_add/sum_2_reg[31]/CK  my_fpu_double/i_fpu_add/sum_2_reg[30]/CK  my_fpu_double/i_fpu_add/sum_2_reg[29]/CK  my_fpu_double/i_fpu_add/sum_2_reg[28]/CK  my_fpu_double/i_fpu_add/sum_2_reg[27]/CK  my_fpu_double/i_fpu_add/sum_2_reg[26]/CK  my_fpu_double/i_fpu_add/sum_2_reg[25]/CK  my_fpu_double/i_fpu_add/sum_2_reg[24]/CK  my_fpu_double/i_fpu_add/sum_2_reg[23]/CK  my_fpu_double/i_fpu_add/sum_2_reg[22]/CK  my_fpu_double/i_fpu_add/sum_2_reg[21]/CK  my_fpu_double/i_fpu_add/sum_2_reg[20]/CK  my_fpu_double/i_fpu_add/sum_2_reg[19]/CK  my_fpu_double/i_fpu_add/sum_2_reg[18]/CK  my_fpu_double/i_fpu_add/sum_2_reg[17]/CK  my_fpu_double/i_fpu_add/sum_2_reg[16]/CK  my_fpu_double/i_fpu_add/sum_2_reg[15]/CK  my_fpu_double/i_fpu_add/sum_2_reg[14]/CK  my_fpu_double/i_fpu_add/sum_2_reg[13]/CK  my_fpu_double/i_fpu_add/sum_2_reg[12]/CK  my_fpu_double/i_fpu_add/sum_2_reg[11]/CK  my_fpu_double/i_fpu_add/sum_2_reg[10]/CK  my_fpu_double/i_fpu_add/sum_2_reg[9]/CK  my_fpu_double/i_fpu_add/sum_2_reg[8]/CK  my_fpu_double/i_fpu_add/sum_2_reg[7]/CK  my_fpu_double/i_fpu_add/sum_2_reg[6]/CK  my_fpu_double/i_fpu_add/sum_2_reg[5]/CK  my_fpu_double/i_fpu_add/sum_2_reg[4]/CK  my_fpu_double/i_fpu_add/sum_2_reg[3]/CK  my_fpu_double/i_fpu_add/sum_2_reg[2]/CK  my_fpu_double/i_fpu_add/sum_2_reg[1]/CK  my_fpu_double/i_fpu_add/sum_2_reg[0]/CK  my_fpu_double/i_fpu_add/sum_3_reg[55]/CK  my_fpu_double/i_fpu_add/sum_3_reg[54]/CK  my_fpu_double/i_fpu_add/sum_3_reg[53]/CK  my_fpu_double/i_fpu_add/sum_3_reg[52]/CK  my_fpu_double/i_fpu_add/sum_3_reg[51]/CK  my_fpu_double/i_fpu_add/sum_3_reg[50]/CK  my_fpu_double/i_fpu_add/sum_3_reg[49]/CK  my_fpu_double/i_fpu_add/sum_3_reg[48]/CK  my_fpu_double/i_fpu_add/sum_3_reg[47]/CK  my_fpu_double/i_fpu_add/sum_3_reg[46]/CK  my_fpu_double/i_fpu_add/sum_3_reg[45]/CK  my_fpu_double/i_fpu_add/sum_3_reg[44]/CK  my_fpu_double/i_fpu_add/sum_3_reg[43]/CK  my_fpu_double/i_fpu_add/sum_3_reg[42]/CK  my_fpu_double/i_fpu_add/sum_3_reg[41]/CK  my_fpu_double/i_fpu_add/sum_3_reg[40]/CK  my_fpu_double/i_fpu_add/sum_3_reg[39]/CK  my_fpu_double/i_fpu_add/sum_3_reg[38]/CK  my_fpu_double/i_fpu_add/sum_3_reg[37]/CK  my_fpu_double/i_fpu_add/sum_3_reg[36]/CK  my_fpu_double/i_fpu_add/sum_3_reg[35]/CK  my_fpu_double/i_fpu_add/sum_3_reg[34]/CK  my_fpu_double/i_fpu_add/sum_3_reg[33]/CK  my_fpu_double/i_fpu_add/sum_3_reg[32]/CK  my_fpu_double/i_fpu_add/sum_3_reg[31]/CK  my_fpu_double/i_fpu_add/sum_3_reg[30]/CK  my_fpu_double/i_fpu_add/sum_3_reg[29]/CK  my_fpu_double/i_fpu_add/sum_3_reg[28]/CK  my_fpu_double/i_fpu_add/sum_3_reg[27]/CK  my_fpu_double/i_fpu_add/sum_3_reg[26]/CK  my_fpu_double/i_fpu_add/sum_3_reg[25]/CK  my_fpu_double/i_fpu_add/sum_3_reg[24]/CK  my_fpu_double/i_fpu_add/sum_3_reg[23]/CK  my_fpu_double/i_fpu_add/sum_3_reg[22]/CK  my_fpu_double/i_fpu_add/sum_3_reg[21]/CK  my_fpu_double/i_fpu_add/sum_3_reg[20]/CK  my_fpu_double/i_fpu_add/sum_3_reg[19]/CK  my_fpu_double/i_fpu_add/sum_3_reg[18]/CK  my_fpu_double/i_fpu_add/sum_3_reg[17]/CK  my_fpu_double/i_fpu_add/sum_3_reg[16]/CK  my_fpu_double/i_fpu_add/sum_3_reg[15]/CK  my_fpu_double/i_fpu_add/sum_3_reg[14]/CK  my_fpu_double/i_fpu_add/sum_3_reg[13]/CK  my_fpu_double/i_fpu_add/sum_3_reg[12]/CK  my_fpu_double/i_fpu_add/sum_3_reg[11]/CK  my_fpu_double/i_fpu_add/sum_3_reg[10]/CK  my_fpu_double/i_fpu_add/sum_3_reg[9]/CK  my_fpu_double/i_fpu_add/sum_3_reg[8]/CK  my_fpu_double/i_fpu_add/sum_3_reg[7]/CK  my_fpu_double/i_fpu_add/sum_3_reg[6]/CK  my_fpu_double/i_fpu_add/sum_3_reg[5]/CK  my_fpu_double/i_fpu_add/sum_3_reg[4]/CK  my_fpu_double/i_fpu_add/sum_3_reg[3]/CK  my_fpu_double/i_fpu_add/sum_3_reg[2]/CK  my_fpu_double/i_fpu_add/sum_3_reg[1]/CK  my_fpu_double/i_fpu_add/sum_3_reg[0]/CK  my_fpu_double/i_fpu_add/exponent_reg[10]/CK  my_fpu_double/i_fpu_add/exponent_reg[9]/CK  my_fpu_double/i_fpu_add/exponent_reg[8]/CK  my_fpu_double/i_fpu_add/exponent_reg[7]/CK  my_fpu_double/i_fpu_add/exponent_reg[6]/CK  my_fpu_double/i_fpu_add/exponent_reg[5]/CK  my_fpu_double/i_fpu_add/exponent_reg[4]/CK  my_fpu_double/i_fpu_add/exponent_reg[3]/CK  my_fpu_double/i_fpu_add/exponent_reg[2]/CK  my_fpu_double/i_fpu_add/exponent_reg[1]/CK  my_fpu_double/i_fpu_add/exponent_reg[0]/CK  my_fpu_double/i_fpu_add/denorm_to_norm_reg/CK  my_fpu_double/i_fpu_add/exponent_2_reg[10]/CK  my_fpu_double/i_fpu_add/exponent_2_reg[9]/CK  my_fpu_double/i_fpu_add/exponent_2_reg[8]/CK  my_fpu_double/i_fpu_add/exponent_2_reg[7]/CK  my_fpu_double/i_fpu_add/exponent_2_reg[6]/CK  my_fpu_double/i_fpu_add/exponent_2_reg[5]/CK  my_fpu_double/i_fpu_add/exponent_2_reg[4]/CK  my_fpu_double/i_fpu_add/exponent_2_reg[3]/CK  my_fpu_double/i_fpu_add/exponent_2_reg[2]/CK  my_fpu_double/i_fpu_add/exponent_2_reg[1]/CK  my_fpu_double/i_fpu_add/exponent_2_reg[0]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[10]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[9]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[8]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[7]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[6]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[5]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[4]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[3]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[2]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[1]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[0]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[10]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[9]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[8]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[7]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[6]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[5]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[4]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[3]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[2]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[1]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[0]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[51]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[50]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[49]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[48]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[47]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[46]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[45]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[44]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[43]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[42]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[41]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[40]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[39]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[38]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[37]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[36]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[35]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[34]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[33]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[32]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[31]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[30]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[29]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[28]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[27]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[26]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[25]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[24]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[23]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[22]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[21]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[20]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[19]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[18]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[17]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[16]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[15]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[14]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[13]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[12]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[11]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[10]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[9]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[8]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[7]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[6]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[5]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[4]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[3]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[2]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[1]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[0]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[51]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[50]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[49]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[48]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[47]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[46]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[45]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[44]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[43]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[42]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[41]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[40]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[39]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[38]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[37]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[36]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[35]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[34]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[33]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[32]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[31]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[30]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[29]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[28]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[27]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[26]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[25]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[24]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[23]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[22]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[21]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[20]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[19]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[18]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[17]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[16]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[15]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[14]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[13]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[12]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[11]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[10]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[9]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[8]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[7]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[6]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[5]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[4]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[3]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[2]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[1]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[0]/CK  my_fpu_double/i_fpu_sub/expa_gt_expb_reg/CK  my_fpu_double/i_fpu_sub/expa_et_expb_reg/CK  my_fpu_double/i_fpu_sub/mana_gtet_manb_reg/CK  my_fpu_double/i_fpu_sub/a_gtet_b_reg/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[10]/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[9]/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[8]/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[7]/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[6]/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[5]/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[4]/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[3]/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[2]/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[1]/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[0]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[10]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[9]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[8]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[7]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[6]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[5]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[4]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[3]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[2]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[1]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[0]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[51]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[50]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[49]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[48]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[47]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[46]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[45]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[44]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[43]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[42]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[41]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[40]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[39]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[38]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[37]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[36]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[35]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[34]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[33]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[32]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[31]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[30]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[29]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[28]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[27]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[26]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[25]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[24]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[23]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[22]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[21]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[20]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[19]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[18]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[17]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[16]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[15]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[14]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[13]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[12]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[11]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[10]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[9]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[8]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[7]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[6]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[5]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[4]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[3]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[2]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[1]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[0]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[51]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[50]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[49]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[48]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[47]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[46]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[45]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[44]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[43]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[42]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[41]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[40]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[39]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[38]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[37]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[36]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[35]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[34]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[33]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[32]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[31]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[30]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[29]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[28]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[27]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[26]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[25]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[24]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[23]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[22]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[21]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[20]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[19]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[18]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[17]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[16]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[15]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[14]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[13]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[12]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[11]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[10]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[9]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[8]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[7]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[6]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[5]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[4]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[3]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[2]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[1]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[0]/CK  my_fpu_double/i_fpu_sub/sign_reg/CK  my_fpu_double/i_fpu_sub/small_is_denorm_reg/CK  my_fpu_double/i_fpu_sub/large_is_denorm_reg/CK  my_fpu_double/i_fpu_sub/large_norm_small_denorm_reg/CK  my_fpu_double/i_fpu_sub/small_is_nonzero_reg/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[10]/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[9]/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[8]/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[7]/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[6]/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[5]/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[4]/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[3]/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[2]/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[1]/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[0]/CK  my_fpu_double/i_fpu_sub/minuend_reg[54]/CK  my_fpu_double/i_fpu_sub/minuend_reg[53]/CK  my_fpu_double/i_fpu_sub/minuend_reg[52]/CK  my_fpu_double/i_fpu_sub/minuend_reg[51]/CK  my_fpu_double/i_fpu_sub/minuend_reg[50]/CK  my_fpu_double/i_fpu_sub/minuend_reg[49]/CK  my_fpu_double/i_fpu_sub/minuend_reg[48]/CK  my_fpu_double/i_fpu_sub/minuend_reg[47]/CK  my_fpu_double/i_fpu_sub/minuend_reg[46]/CK  my_fpu_double/i_fpu_sub/minuend_reg[45]/CK  my_fpu_double/i_fpu_sub/minuend_reg[44]/CK  my_fpu_double/i_fpu_sub/minuend_reg[43]/CK  my_fpu_double/i_fpu_sub/minuend_reg[42]/CK  my_fpu_double/i_fpu_sub/minuend_reg[41]/CK  my_fpu_double/i_fpu_sub/minuend_reg[40]/CK  my_fpu_double/i_fpu_sub/minuend_reg[39]/CK  my_fpu_double/i_fpu_sub/minuend_reg[38]/CK  my_fpu_double/i_fpu_sub/minuend_reg[37]/CK  my_fpu_double/i_fpu_sub/minuend_reg[36]/CK  my_fpu_double/i_fpu_sub/minuend_reg[35]/CK  my_fpu_double/i_fpu_sub/minuend_reg[34]/CK  my_fpu_double/i_fpu_sub/minuend_reg[33]/CK  my_fpu_double/i_fpu_sub/minuend_reg[32]/CK  my_fpu_double/i_fpu_sub/minuend_reg[31]/CK  my_fpu_double/i_fpu_sub/minuend_reg[30]/CK  my_fpu_double/i_fpu_sub/minuend_reg[29]/CK  my_fpu_double/i_fpu_sub/minuend_reg[28]/CK  my_fpu_double/i_fpu_sub/minuend_reg[27]/CK  my_fpu_double/i_fpu_sub/minuend_reg[26]/CK  my_fpu_double/i_fpu_sub/minuend_reg[25]/CK  my_fpu_double/i_fpu_sub/minuend_reg[24]/CK  my_fpu_double/i_fpu_sub/minuend_reg[23]/CK  my_fpu_double/i_fpu_sub/minuend_reg[22]/CK  my_fpu_double/i_fpu_sub/minuend_reg[21]/CK  my_fpu_double/i_fpu_sub/minuend_reg[20]/CK  my_fpu_double/i_fpu_sub/minuend_reg[19]/CK  my_fpu_double/i_fpu_sub/minuend_reg[18]/CK  my_fpu_double/i_fpu_sub/minuend_reg[17]/CK  my_fpu_double/i_fpu_sub/minuend_reg[16]/CK  my_fpu_double/i_fpu_sub/minuend_reg[15]/CK  my_fpu_double/i_fpu_sub/minuend_reg[14]/CK  my_fpu_double/i_fpu_sub/minuend_reg[13]/CK  my_fpu_double/i_fpu_sub/minuend_reg[12]/CK  my_fpu_double/i_fpu_sub/minuend_reg[11]/CK  my_fpu_double/i_fpu_sub/minuend_reg[10]/CK  my_fpu_double/i_fpu_sub/minuend_reg[9]/CK  my_fpu_double/i_fpu_sub/minuend_reg[8]/CK  my_fpu_double/i_fpu_sub/minuend_reg[7]/CK  my_fpu_double/i_fpu_sub/minuend_reg[6]/CK  my_fpu_double/i_fpu_sub/minuend_reg[5]/CK  my_fpu_double/i_fpu_sub/minuend_reg[4]/CK  my_fpu_double/i_fpu_sub/minuend_reg[3]/CK  my_fpu_double/i_fpu_sub/minuend_reg[2]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[54]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[53]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[52]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[51]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[50]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[49]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[48]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[47]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[46]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[45]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[44]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[43]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[42]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[41]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[40]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[39]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[38]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[37]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[36]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[35]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[34]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[33]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[32]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[31]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[30]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[29]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[28]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[27]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[26]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[25]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[24]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[23]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[22]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[21]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[20]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[19]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[18]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[17]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[16]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[15]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[14]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[13]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[12]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[11]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[10]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[9]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[8]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[7]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[6]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[5]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[4]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[3]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[2]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[54]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[53]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[52]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[51]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[50]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[49]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[48]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[47]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[46]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[45]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[44]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[43]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[42]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[41]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[40]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[39]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[38]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[37]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[36]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[35]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[34]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[33]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[32]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[31]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[30]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[29]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[28]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[27]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[26]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[25]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[24]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[23]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[22]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[21]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[20]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[19]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[18]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[17]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[16]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[15]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[14]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[13]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[12]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[11]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[10]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[9]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[8]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[7]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[6]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[5]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[4]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[3]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[2]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[1]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[0]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[54]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[53]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[52]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[51]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[50]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[49]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[48]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[47]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[46]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[45]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[44]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[43]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[42]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[41]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[40]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[39]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[38]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[37]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[36]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[35]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[34]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[33]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[32]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[31]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[30]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[29]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[28]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[27]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[26]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[25]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[24]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[23]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[22]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[21]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[20]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[19]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[18]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[17]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[16]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[15]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[14]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[13]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[12]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[11]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[10]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[9]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[8]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[7]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[6]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[5]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[4]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[3]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[2]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[1]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[0]/CK  my_fpu_double/i_fpu_sub/diff_reg[54]/CK  my_fpu_double/i_fpu_sub/diff_reg[53]/CK  my_fpu_double/i_fpu_sub/diff_reg[52]/CK  my_fpu_double/i_fpu_sub/diff_reg[51]/CK  my_fpu_double/i_fpu_sub/diff_reg[50]/CK  my_fpu_double/i_fpu_sub/diff_reg[49]/CK  my_fpu_double/i_fpu_sub/diff_reg[48]/CK  my_fpu_double/i_fpu_sub/diff_reg[47]/CK  my_fpu_double/i_fpu_sub/diff_reg[46]/CK  my_fpu_double/i_fpu_sub/diff_reg[45]/CK  my_fpu_double/i_fpu_sub/diff_reg[44]/CK  my_fpu_double/i_fpu_sub/diff_reg[43]/CK  my_fpu_double/i_fpu_sub/diff_reg[42]/CK  my_fpu_double/i_fpu_sub/diff_reg[41]/CK  my_fpu_double/i_fpu_sub/diff_reg[40]/CK  my_fpu_double/i_fpu_sub/diff_reg[39]/CK  my_fpu_double/i_fpu_sub/diff_reg[38]/CK  my_fpu_double/i_fpu_sub/diff_reg[37]/CK  my_fpu_double/i_fpu_sub/diff_reg[36]/CK  my_fpu_double/i_fpu_sub/diff_reg[35]/CK  my_fpu_double/i_fpu_sub/diff_reg[34]/CK  my_fpu_double/i_fpu_sub/diff_reg[33]/CK  my_fpu_double/i_fpu_sub/diff_reg[32]/CK  my_fpu_double/i_fpu_sub/diff_reg[31]/CK  my_fpu_double/i_fpu_sub/diff_reg[30]/CK  my_fpu_double/i_fpu_sub/diff_reg[29]/CK  my_fpu_double/i_fpu_sub/diff_reg[28]/CK  my_fpu_double/i_fpu_sub/diff_reg[27]/CK  my_fpu_double/i_fpu_sub/diff_reg[26]/CK  my_fpu_double/i_fpu_sub/diff_reg[25]/CK  my_fpu_double/i_fpu_sub/diff_reg[24]/CK  my_fpu_double/i_fpu_sub/diff_reg[23]/CK  my_fpu_double/i_fpu_sub/diff_shift_reg[5]/CK  my_fpu_double/i_fpu_sub/diff_shift_2_reg[5]/CK  my_fpu_double/i_fpu_sub/diff_reg[22]/CK  my_fpu_double/i_fpu_sub/diff_reg[21]/CK  my_fpu_double/i_fpu_sub/diff_reg[20]/CK  my_fpu_double/i_fpu_sub/diff_reg[19]/CK  my_fpu_double/i_fpu_sub/diff_reg[18]/CK  my_fpu_double/i_fpu_sub/diff_reg[17]/CK  my_fpu_double/i_fpu_sub/diff_reg[16]/CK  my_fpu_double/i_fpu_sub/diff_reg[15]/CK  my_fpu_double/i_fpu_sub/diff_reg[14]/CK  my_fpu_double/i_fpu_sub/diff_reg[13]/CK  my_fpu_double/i_fpu_sub/diff_reg[12]/CK  my_fpu_double/i_fpu_sub/diff_reg[11]/CK  my_fpu_double/i_fpu_sub/diff_reg[10]/CK  my_fpu_double/i_fpu_sub/diff_reg[9]/CK  my_fpu_double/i_fpu_sub/diff_reg[8]/CK  my_fpu_double/i_fpu_sub/diff_reg[7]/CK  my_fpu_double/i_fpu_sub/diff_shift_reg[4]/CK  my_fpu_double/i_fpu_sub/diff_shift_2_reg[4]/CK  my_fpu_double/i_fpu_sub/diff_shift_reg[3]/CK  my_fpu_double/i_fpu_sub/diff_shift_2_reg[3]/CK  my_fpu_double/i_fpu_sub/diff_reg[6]/CK  my_fpu_double/i_fpu_sub/diff_reg[5]/CK  my_fpu_double/i_fpu_sub/diff_reg[4]/CK  my_fpu_double/i_fpu_sub/diff_reg[3]/CK  my_fpu_double/i_fpu_sub/diff_shift_reg[2]/CK  my_fpu_double/i_fpu_sub/diff_shift_2_reg[2]/CK  my_fpu_double/i_fpu_sub/diff_reg[2]/CK  my_fpu_double/i_fpu_sub/diff_reg[1]/CK  my_fpu_double/i_fpu_sub/diff_shift_reg[1]/CK  my_fpu_double/i_fpu_sub/diff_shift_2_reg[1]/CK  my_fpu_double/i_fpu_sub/diff_reg[0]/CK  my_fpu_double/i_fpu_sub/diff_shift_reg[0]/CK  my_fpu_double/i_fpu_sub/diff_shift_2_reg[0]/CK  my_fpu_double/i_fpu_sub/diffshift_gt_exponent_reg/CK  my_fpu_double/i_fpu_sub/diffshift_et_55_reg/CK  my_fpu_double/i_fpu_sub/diff_1_reg[54]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[53]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[52]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[51]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[50]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[49]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[48]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[47]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[46]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[45]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[44]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[43]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[42]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[41]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[40]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[39]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[38]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[37]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[36]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[35]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[34]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[33]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[32]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[31]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[30]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[29]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[28]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[27]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[26]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[25]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[24]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[23]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[22]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[21]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[20]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[19]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[18]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[17]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[16]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[15]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[14]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[13]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[12]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[11]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[10]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[9]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[8]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[7]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[6]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[5]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[4]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[3]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[2]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[1]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[0]/CK  my_fpu_double/i_fpu_sub/exponent_reg[10]/CK  my_fpu_double/i_fpu_sub/exponent_reg[9]/CK  my_fpu_double/i_fpu_sub/exponent_reg[8]/CK  my_fpu_double/i_fpu_sub/exponent_reg[7]/CK  my_fpu_double/i_fpu_sub/exponent_reg[6]/CK  my_fpu_double/i_fpu_sub/exponent_reg[5]/CK  my_fpu_double/i_fpu_sub/exponent_reg[4]/CK  my_fpu_double/i_fpu_sub/exponent_reg[3]/CK  my_fpu_double/i_fpu_sub/exponent_reg[2]/CK  my_fpu_double/i_fpu_sub/exponent_reg[1]/CK  my_fpu_double/i_fpu_sub/exponent_reg[0]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[54]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[53]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[52]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[51]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[50]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[49]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[48]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[47]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[46]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[45]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[44]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[43]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[42]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[41]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[40]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[39]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[38]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[37]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[36]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[35]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[34]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[33]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[32]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[31]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[30]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[29]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[28]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[27]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[26]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[25]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[24]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[23]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[22]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[21]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[20]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[19]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[18]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[17]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[16]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[15]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[14]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[13]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[12]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[11]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[10]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[9]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[8]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[7]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[6]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[5]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[4]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[3]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[2]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[1]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[0]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[10]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[9]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[8]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[7]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[6]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[5]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[4]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[3]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[2]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[1]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[0]/CK  my_fpu_double/i_fpu_mul/sign_reg/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[51]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[50]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[49]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[48]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[47]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[46]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[45]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[44]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[43]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[42]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[41]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[40]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[39]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[38]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[37]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[36]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[35]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[34]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[33]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[32]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[31]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[30]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[29]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[28]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[27]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[26]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[25]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[24]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[23]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[22]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[21]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[20]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[19]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[18]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[17]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[16]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[15]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[14]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[13]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[12]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[11]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[10]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[9]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[8]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[7]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[6]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[5]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[4]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[3]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[2]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[1]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[0]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[51]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[50]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[49]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[48]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[47]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[46]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[45]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[44]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[43]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[42]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[41]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[40]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[39]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[38]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[37]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[36]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[35]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[34]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[33]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[32]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[31]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[30]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[29]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[28]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[27]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[26]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[25]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[24]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[23]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[22]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[21]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[20]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[19]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[18]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[17]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[16]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[15]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[14]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[13]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[12]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[11]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[10]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[9]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[8]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[7]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[6]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[5]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[4]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[3]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[2]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[1]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[0]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[10]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[9]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[8]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[7]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[6]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[5]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[4]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[3]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[2]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[1]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[0]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[10]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[9]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[8]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[7]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[6]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[5]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[4]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[3]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[2]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[1]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[0]/CK  my_fpu_double/i_fpu_mul/a_is_norm_reg/CK  my_fpu_double/i_fpu_mul/b_is_norm_reg/CK  my_fpu_double/i_fpu_mul/a_is_zero_reg/CK  my_fpu_double/i_fpu_mul/b_is_zero_reg/CK  my_fpu_double/i_fpu_mul/in_zero_reg/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[11]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[10]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[9]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[8]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[7]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[6]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[5]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[4]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[3]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[2]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[1]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[0]/CK  my_fpu_double/i_fpu_mul/exponent_gt_expoffset_reg/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[11]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[10]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[9]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[8]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[7]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[6]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[5]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[4]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[3]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[2]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[1]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[0]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[11]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[10]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[9]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[8]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[7]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[6]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[5]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[4]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[3]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[2]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[1]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[0]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[11]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[10]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[9]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[8]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[7]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[6]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[5]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[4]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[3]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[2]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[1]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[0]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[51]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[50]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[48]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[47]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[45]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[44]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[43]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[42]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[41]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[40]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[39]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[38]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[37]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[36]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[35]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[34]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[33]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[32]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[31]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[30]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[29]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[28]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[27]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[26]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[25]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[24]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[23]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[22]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[21]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[19]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[18]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[16]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[15]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[13]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[12]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[10]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[9]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[7]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[6]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[4]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[3]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[2]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[1]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[0]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[52]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[49]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[35]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[34]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[33]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[30]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[18]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[17]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[16]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[15]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[14]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[13]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[12]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[11]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[10]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[9]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[8]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[7]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[6]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[5]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[4]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[3]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[2]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[1]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[0]/CK  my_fpu_double/i_fpu_mul/product_a_reg[40]/CK  my_fpu_double/i_fpu_mul/product_a_reg[39]/CK  my_fpu_double/i_fpu_mul/product_a_reg[38]/CK  my_fpu_double/i_fpu_mul/product_a_reg[37]/CK  my_fpu_double/i_fpu_mul/product_a_reg[36]/CK  my_fpu_double/i_fpu_mul/product_a_reg[35]/CK  my_fpu_double/i_fpu_mul/product_a_reg[34]/CK  my_fpu_double/i_fpu_mul/product_a_reg[33]/CK  my_fpu_double/i_fpu_mul/product_a_reg[32]/CK  my_fpu_double/i_fpu_mul/product_a_reg[31]/CK  my_fpu_double/i_fpu_mul/product_a_reg[30]/CK  my_fpu_double/i_fpu_mul/product_a_reg[29]/CK  my_fpu_double/i_fpu_mul/product_a_reg[28]/CK  my_fpu_double/i_fpu_mul/product_a_reg[27]/CK  my_fpu_double/i_fpu_mul/product_a_reg[26]/CK  my_fpu_double/i_fpu_mul/product_a_reg[25]/CK  my_fpu_double/i_fpu_mul/product_a_reg[24]/CK  my_fpu_double/i_fpu_mul/product_a_reg[23]/CK  my_fpu_double/i_fpu_mul/product_a_reg[22]/CK  my_fpu_double/i_fpu_mul/product_a_reg[21]/CK  my_fpu_double/i_fpu_mul/product_a_reg[20]/CK  my_fpu_double/i_fpu_mul/product_a_reg[19]/CK  my_fpu_double/i_fpu_mul/product_a_reg[18]/CK  my_fpu_double/i_fpu_mul/product_a_reg[17]/CK  my_fpu_double/i_fpu_mul/product_a_reg[16]/CK  my_fpu_double/i_fpu_mul/product_a_reg[15]/CK  my_fpu_double/i_fpu_mul/product_a_reg[14]/CK  my_fpu_double/i_fpu_mul/product_a_reg[13]/CK  my_fpu_double/i_fpu_mul/product_a_reg[12]/CK  my_fpu_double/i_fpu_mul/product_a_reg[11]/CK  my_fpu_double/i_fpu_mul/product_a_reg[10]/CK  my_fpu_double/i_fpu_mul/product_a_reg[9]/CK  my_fpu_double/i_fpu_mul/product_a_reg[8]/CK  my_fpu_double/i_fpu_mul/product_a_reg[7]/CK  my_fpu_double/i_fpu_mul/product_a_reg[6]/CK  my_fpu_double/i_fpu_mul/product_a_reg[5]/CK  my_fpu_double/i_fpu_mul/product_a_reg[4]/CK  my_fpu_double/i_fpu_mul/product_a_reg[3]/CK  my_fpu_double/i_fpu_mul/product_a_reg[2]/CK  my_fpu_double/i_fpu_mul/product_a_reg[1]/CK  my_fpu_double/i_fpu_mul/product_a_reg[0]/CK  my_fpu_double/i_fpu_mul/product_b_reg[40]/CK  my_fpu_double/i_fpu_mul/product_b_reg[39]/CK  my_fpu_double/i_fpu_mul/product_b_reg[38]/CK  my_fpu_double/i_fpu_mul/product_b_reg[37]/CK  my_fpu_double/i_fpu_mul/product_b_reg[36]/CK  my_fpu_double/i_fpu_mul/product_b_reg[35]/CK  my_fpu_double/i_fpu_mul/product_b_reg[34]/CK  my_fpu_double/i_fpu_mul/product_b_reg[33]/CK  my_fpu_double/i_fpu_mul/product_b_reg[32]/CK  my_fpu_double/i_fpu_mul/product_b_reg[31]/CK  my_fpu_double/i_fpu_mul/product_b_reg[30]/CK  my_fpu_double/i_fpu_mul/product_b_reg[29]/CK  my_fpu_double/i_fpu_mul/product_b_reg[28]/CK  my_fpu_double/i_fpu_mul/product_b_reg[27]/CK  my_fpu_double/i_fpu_mul/product_b_reg[26]/CK  my_fpu_double/i_fpu_mul/product_b_reg[25]/CK  my_fpu_double/i_fpu_mul/product_b_reg[24]/CK  my_fpu_double/i_fpu_mul/product_b_reg[23]/CK  my_fpu_double/i_fpu_mul/product_b_reg[22]/CK  my_fpu_double/i_fpu_mul/product_b_reg[21]/CK  my_fpu_double/i_fpu_mul/product_b_reg[20]/CK  my_fpu_double/i_fpu_mul/product_b_reg[19]/CK  my_fpu_double/i_fpu_mul/product_b_reg[18]/CK  my_fpu_double/i_fpu_mul/product_b_reg[17]/CK  my_fpu_double/i_fpu_mul/product_b_reg[16]/CK  my_fpu_double/i_fpu_mul/product_b_reg[15]/CK  my_fpu_double/i_fpu_mul/product_b_reg[14]/CK  my_fpu_double/i_fpu_mul/product_b_reg[13]/CK  my_fpu_double/i_fpu_mul/product_b_reg[12]/CK  my_fpu_double/i_fpu_mul/product_b_reg[11]/CK  my_fpu_double/i_fpu_mul/product_b_reg[10]/CK  my_fpu_double/i_fpu_mul/product_b_reg[9]/CK  my_fpu_double/i_fpu_mul/product_b_reg[8]/CK  my_fpu_double/i_fpu_mul/product_b_reg[7]/CK  my_fpu_double/i_fpu_mul/product_b_reg[6]/CK  my_fpu_double/i_fpu_mul/product_b_reg[5]/CK  my_fpu_double/i_fpu_mul/product_b_reg[4]/CK  my_fpu_double/i_fpu_mul/product_b_reg[3]/CK  my_fpu_double/i_fpu_mul/product_b_reg[2]/CK  my_fpu_double/i_fpu_mul/product_b_reg[1]/CK  my_fpu_double/i_fpu_mul/product_b_reg[0]/CK  my_fpu_double/i_fpu_mul/product_c_reg[40]/CK  my_fpu_double/i_fpu_mul/product_c_reg[39]/CK  my_fpu_double/i_fpu_mul/product_c_reg[38]/CK  my_fpu_double/i_fpu_mul/product_c_reg[37]/CK  my_fpu_double/i_fpu_mul/product_c_reg[36]/CK  my_fpu_double/i_fpu_mul/product_c_reg[35]/CK  my_fpu_double/i_fpu_mul/product_c_reg[34]/CK  my_fpu_double/i_fpu_mul/product_c_reg[33]/CK  my_fpu_double/i_fpu_mul/product_c_reg[32]/CK  my_fpu_double/i_fpu_mul/product_c_reg[31]/CK  my_fpu_double/i_fpu_mul/product_c_reg[30]/CK  my_fpu_double/i_fpu_mul/product_c_reg[29]/CK  my_fpu_double/i_fpu_mul/product_c_reg[28]/CK  my_fpu_double/i_fpu_mul/product_c_reg[27]/CK  my_fpu_double/i_fpu_mul/product_c_reg[26]/CK  my_fpu_double/i_fpu_mul/product_c_reg[25]/CK  my_fpu_double/i_fpu_mul/product_c_reg[24]/CK  my_fpu_double/i_fpu_mul/product_c_reg[23]/CK  my_fpu_double/i_fpu_mul/product_c_reg[22]/CK  my_fpu_double/i_fpu_mul/product_c_reg[21]/CK  my_fpu_double/i_fpu_mul/product_c_reg[20]/CK  my_fpu_double/i_fpu_mul/product_c_reg[19]/CK  my_fpu_double/i_fpu_mul/product_c_reg[18]/CK  my_fpu_double/i_fpu_mul/product_c_reg[17]/CK  my_fpu_double/i_fpu_mul/product_c_reg[16]/CK  my_fpu_double/i_fpu_mul/product_c_reg[15]/CK  my_fpu_double/i_fpu_mul/product_c_reg[14]/CK  my_fpu_double/i_fpu_mul/product_c_reg[13]/CK  my_fpu_double/i_fpu_mul/product_c_reg[12]/CK  my_fpu_double/i_fpu_mul/product_c_reg[11]/CK  my_fpu_double/i_fpu_mul/product_c_reg[10]/CK  my_fpu_double/i_fpu_mul/product_c_reg[9]/CK  my_fpu_double/i_fpu_mul/product_c_reg[8]/CK  my_fpu_double/i_fpu_mul/product_c_reg[7]/CK  my_fpu_double/i_fpu_mul/product_c_reg[6]/CK  my_fpu_double/i_fpu_mul/product_c_reg[5]/CK  my_fpu_double/i_fpu_mul/product_c_reg[4]/CK  my_fpu_double/i_fpu_mul/product_c_reg[3]/CK  my_fpu_double/i_fpu_mul/product_c_reg[2]/CK  my_fpu_double/i_fpu_mul/product_c_reg[1]/CK  my_fpu_double/i_fpu_mul/product_c_reg[0]/CK  my_fpu_double/i_fpu_mul/product_d_reg[25]/CK  my_fpu_double/i_fpu_mul/product_d_reg[24]/CK  my_fpu_double/i_fpu_mul/product_d_reg[23]/CK  my_fpu_double/i_fpu_mul/product_d_reg[22]/CK  my_fpu_double/i_fpu_mul/product_d_reg[21]/CK  my_fpu_double/i_fpu_mul/product_d_reg[20]/CK  my_fpu_double/i_fpu_mul/product_d_reg[19]/CK  my_fpu_double/i_fpu_mul/product_d_reg[18]/CK  my_fpu_double/i_fpu_mul/product_d_reg[17]/CK  my_fpu_double/i_fpu_mul/product_d_reg[16]/CK  my_fpu_double/i_fpu_mul/product_d_reg[15]/CK  my_fpu_double/i_fpu_mul/product_d_reg[14]/CK  my_fpu_double/i_fpu_mul/product_d_reg[13]/CK  my_fpu_double/i_fpu_mul/product_d_reg[12]/CK  my_fpu_double/i_fpu_mul/product_d_reg[11]/CK  my_fpu_double/i_fpu_mul/product_d_reg[10]/CK  my_fpu_double/i_fpu_mul/product_d_reg[9]/CK  my_fpu_double/i_fpu_mul/product_d_reg[8]/CK  my_fpu_double/i_fpu_mul/product_d_reg[7]/CK  my_fpu_double/i_fpu_mul/product_d_reg[6]/CK  my_fpu_double/i_fpu_mul/product_d_reg[5]/CK  my_fpu_double/i_fpu_mul/product_d_reg[4]/CK  my_fpu_double/i_fpu_mul/product_d_reg[3]/CK  my_fpu_double/i_fpu_mul/product_d_reg[2]/CK  my_fpu_double/i_fpu_mul/product_d_reg[1]/CK  my_fpu_double/i_fpu_mul/product_d_reg[0]/CK  my_fpu_double/i_fpu_mul/product_e_reg[33]/CK  my_fpu_double/i_fpu_mul/product_e_reg[32]/CK  my_fpu_double/i_fpu_mul/product_e_reg[31]/CK  my_fpu_double/i_fpu_mul/product_e_reg[30]/CK  my_fpu_double/i_fpu_mul/product_e_reg[29]/CK  my_fpu_double/i_fpu_mul/product_e_reg[28]/CK  my_fpu_double/i_fpu_mul/product_e_reg[27]/CK  my_fpu_double/i_fpu_mul/product_e_reg[26]/CK  my_fpu_double/i_fpu_mul/product_e_reg[25]/CK  my_fpu_double/i_fpu_mul/product_e_reg[24]/CK  my_fpu_double/i_fpu_mul/product_e_reg[23]/CK  my_fpu_double/i_fpu_mul/product_e_reg[22]/CK  my_fpu_double/i_fpu_mul/product_e_reg[21]/CK  my_fpu_double/i_fpu_mul/product_e_reg[20]/CK  my_fpu_double/i_fpu_mul/product_e_reg[19]/CK  my_fpu_double/i_fpu_mul/product_e_reg[18]/CK  my_fpu_double/i_fpu_mul/product_e_reg[17]/CK  my_fpu_double/i_fpu_mul/product_e_reg[16]/CK  my_fpu_double/i_fpu_mul/product_e_reg[15]/CK  my_fpu_double/i_fpu_mul/product_e_reg[14]/CK  my_fpu_double/i_fpu_mul/product_e_reg[13]/CK  my_fpu_double/i_fpu_mul/product_e_reg[12]/CK  my_fpu_double/i_fpu_mul/product_e_reg[11]/CK  my_fpu_double/i_fpu_mul/product_e_reg[10]/CK  my_fpu_double/i_fpu_mul/product_e_reg[9]/CK  my_fpu_double/i_fpu_mul/product_e_reg[8]/CK  my_fpu_double/i_fpu_mul/product_e_reg[7]/CK  my_fpu_double/i_fpu_mul/product_e_reg[6]/CK  my_fpu_double/i_fpu_mul/product_e_reg[5]/CK  my_fpu_double/i_fpu_mul/product_e_reg[4]/CK  my_fpu_double/i_fpu_mul/product_e_reg[3]/CK  my_fpu_double/i_fpu_mul/product_e_reg[2]/CK  my_fpu_double/i_fpu_mul/product_e_reg[1]/CK  my_fpu_double/i_fpu_mul/product_e_reg[0]/CK  my_fpu_double/i_fpu_mul/product_f_reg[33]/CK  my_fpu_double/i_fpu_mul/product_f_reg[32]/CK  my_fpu_double/i_fpu_mul/product_f_reg[31]/CK  my_fpu_double/i_fpu_mul/product_f_reg[30]/CK  my_fpu_double/i_fpu_mul/product_f_reg[29]/CK  my_fpu_double/i_fpu_mul/product_f_reg[28]/CK  my_fpu_double/i_fpu_mul/product_f_reg[27]/CK  my_fpu_double/i_fpu_mul/product_f_reg[26]/CK  my_fpu_double/i_fpu_mul/product_f_reg[25]/CK  my_fpu_double/i_fpu_mul/product_f_reg[24]/CK  my_fpu_double/i_fpu_mul/product_f_reg[23]/CK  my_fpu_double/i_fpu_mul/product_f_reg[22]/CK  my_fpu_double/i_fpu_mul/product_f_reg[21]/CK  my_fpu_double/i_fpu_mul/product_f_reg[20]/CK  my_fpu_double/i_fpu_mul/product_f_reg[19]/CK  my_fpu_double/i_fpu_mul/product_f_reg[18]/CK  my_fpu_double/i_fpu_mul/product_f_reg[17]/CK  my_fpu_double/i_fpu_mul/product_f_reg[16]/CK  my_fpu_double/i_fpu_mul/product_f_reg[15]/CK  my_fpu_double/i_fpu_mul/product_f_reg[14]/CK  my_fpu_double/i_fpu_mul/product_f_reg[13]/CK  my_fpu_double/i_fpu_mul/product_f_reg[12]/CK  my_fpu_double/i_fpu_mul/product_f_reg[11]/CK  my_fpu_double/i_fpu_mul/product_f_reg[10]/CK  my_fpu_double/i_fpu_mul/product_f_reg[9]/CK  my_fpu_double/i_fpu_mul/product_f_reg[8]/CK  my_fpu_double/i_fpu_mul/product_f_reg[7]/CK  my_fpu_double/i_fpu_mul/product_f_reg[6]/CK  my_fpu_double/i_fpu_mul/product_f_reg[5]/CK  my_fpu_double/i_fpu_mul/product_f_reg[4]/CK  my_fpu_double/i_fpu_mul/product_f_reg[3]/CK  my_fpu_double/i_fpu_mul/product_f_reg[2]/CK  my_fpu_double/i_fpu_mul/product_f_reg[1]/CK  my_fpu_double/i_fpu_mul/product_f_reg[0]/CK  my_fpu_double/i_fpu_mul/product_g_reg[35]/CK  my_fpu_double/i_fpu_mul/product_g_reg[34]/CK  my_fpu_double/i_fpu_mul/product_g_reg[33]/CK  my_fpu_double/i_fpu_mul/product_g_reg[32]/CK  my_fpu_double/i_fpu_mul/product_g_reg[31]/CK  my_fpu_double/i_fpu_mul/product_g_reg[30]/CK  my_fpu_double/i_fpu_mul/product_g_reg[29]/CK  my_fpu_double/i_fpu_mul/product_g_reg[28]/CK  my_fpu_double/i_fpu_mul/product_g_reg[27]/CK  my_fpu_double/i_fpu_mul/product_g_reg[26]/CK  my_fpu_double/i_fpu_mul/product_g_reg[25]/CK  my_fpu_double/i_fpu_mul/product_g_reg[24]/CK  my_fpu_double/i_fpu_mul/product_g_reg[23]/CK  my_fpu_double/i_fpu_mul/product_g_reg[22]/CK  my_fpu_double/i_fpu_mul/product_g_reg[21]/CK  my_fpu_double/i_fpu_mul/product_g_reg[20]/CK  my_fpu_double/i_fpu_mul/product_g_reg[19]/CK  my_fpu_double/i_fpu_mul/product_g_reg[18]/CK  my_fpu_double/i_fpu_mul/product_g_reg[17]/CK  my_fpu_double/i_fpu_mul/product_g_reg[16]/CK  my_fpu_double/i_fpu_mul/product_g_reg[15]/CK  my_fpu_double/i_fpu_mul/product_g_reg[14]/CK  my_fpu_double/i_fpu_mul/product_g_reg[13]/CK  my_fpu_double/i_fpu_mul/product_g_reg[12]/CK  my_fpu_double/i_fpu_mul/product_g_reg[11]/CK  my_fpu_double/i_fpu_mul/product_g_reg[10]/CK  my_fpu_double/i_fpu_mul/product_g_reg[9]/CK  my_fpu_double/i_fpu_mul/product_g_reg[8]/CK  my_fpu_double/i_fpu_mul/product_g_reg[7]/CK  my_fpu_double/i_fpu_mul/product_g_reg[6]/CK  my_fpu_double/i_fpu_mul/product_g_reg[5]/CK  my_fpu_double/i_fpu_mul/product_g_reg[4]/CK  my_fpu_double/i_fpu_mul/product_g_reg[3]/CK  my_fpu_double/i_fpu_mul/product_g_reg[2]/CK  my_fpu_double/i_fpu_mul/product_g_reg[1]/CK  my_fpu_double/i_fpu_mul/product_g_reg[0]/CK  my_fpu_double/i_fpu_mul/product_h_reg[28]/CK  my_fpu_double/i_fpu_mul/product_h_reg[27]/CK  my_fpu_double/i_fpu_mul/product_h_reg[26]/CK  my_fpu_double/i_fpu_mul/product_h_reg[25]/CK  my_fpu_double/i_fpu_mul/product_h_reg[24]/CK  my_fpu_double/i_fpu_mul/product_h_reg[23]/CK  my_fpu_double/i_fpu_mul/product_h_reg[22]/CK  my_fpu_double/i_fpu_mul/product_h_reg[21]/CK  my_fpu_double/i_fpu_mul/product_h_reg[20]/CK  my_fpu_double/i_fpu_mul/product_h_reg[19]/CK  my_fpu_double/i_fpu_mul/product_h_reg[18]/CK  my_fpu_double/i_fpu_mul/product_h_reg[17]/CK  my_fpu_double/i_fpu_mul/product_h_reg[16]/CK  my_fpu_double/i_fpu_mul/product_h_reg[15]/CK  my_fpu_double/i_fpu_mul/product_h_reg[14]/CK  my_fpu_double/i_fpu_mul/product_h_reg[13]/CK  my_fpu_double/i_fpu_mul/product_h_reg[12]/CK  my_fpu_double/i_fpu_mul/product_h_reg[11]/CK  my_fpu_double/i_fpu_mul/product_h_reg[10]/CK  my_fpu_double/i_fpu_mul/product_h_reg[9]/CK  my_fpu_double/i_fpu_mul/product_h_reg[8]/CK  my_fpu_double/i_fpu_mul/product_h_reg[7]/CK  my_fpu_double/i_fpu_mul/product_h_reg[6]/CK  my_fpu_double/i_fpu_mul/product_h_reg[5]/CK  my_fpu_double/i_fpu_mul/product_h_reg[4]/CK  my_fpu_double/i_fpu_mul/product_h_reg[3]/CK  my_fpu_double/i_fpu_mul/product_h_reg[2]/CK  my_fpu_double/i_fpu_mul/product_h_reg[1]/CK  my_fpu_double/i_fpu_mul/product_h_reg[0]/CK  my_fpu_double/i_fpu_mul/product_i_reg[28]/CK  my_fpu_double/i_fpu_mul/product_i_reg[27]/CK  my_fpu_double/i_fpu_mul/product_i_reg[26]/CK  my_fpu_double/i_fpu_mul/product_i_reg[25]/CK  my_fpu_double/i_fpu_mul/product_i_reg[24]/CK  my_fpu_double/i_fpu_mul/product_i_reg[23]/CK  my_fpu_double/i_fpu_mul/product_i_reg[22]/CK  my_fpu_double/i_fpu_mul/product_i_reg[21]/CK  my_fpu_double/i_fpu_mul/product_i_reg[20]/CK  my_fpu_double/i_fpu_mul/product_i_reg[19]/CK  my_fpu_double/i_fpu_mul/product_i_reg[18]/CK  my_fpu_double/i_fpu_mul/product_i_reg[17]/CK  my_fpu_double/i_fpu_mul/product_i_reg[16]/CK  my_fpu_double/i_fpu_mul/product_i_reg[15]/CK  my_fpu_double/i_fpu_mul/product_i_reg[14]/CK  my_fpu_double/i_fpu_mul/product_i_reg[13]/CK  my_fpu_double/i_fpu_mul/product_i_reg[12]/CK  my_fpu_double/i_fpu_mul/product_i_reg[11]/CK  my_fpu_double/i_fpu_mul/product_i_reg[10]/CK  my_fpu_double/i_fpu_mul/product_i_reg[9]/CK  my_fpu_double/i_fpu_mul/product_i_reg[8]/CK  my_fpu_double/i_fpu_mul/product_i_reg[7]/CK  my_fpu_double/i_fpu_mul/product_i_reg[6]/CK  my_fpu_double/i_fpu_mul/product_i_reg[5]/CK  my_fpu_double/i_fpu_mul/product_i_reg[4]/CK  my_fpu_double/i_fpu_mul/product_i_reg[3]/CK  my_fpu_double/i_fpu_mul/product_i_reg[2]/CK  my_fpu_double/i_fpu_mul/product_i_reg[1]/CK  my_fpu_double/i_fpu_mul/product_i_reg[0]/CK  my_fpu_double/i_fpu_mul/product_j_reg[30]/CK  my_fpu_double/i_fpu_mul/product_j_reg[29]/CK  my_fpu_double/i_fpu_mul/product_j_reg[28]/CK  my_fpu_double/i_fpu_mul/product_j_reg[27]/CK  my_fpu_double/i_fpu_mul/product_j_reg[26]/CK  my_fpu_double/i_fpu_mul/product_j_reg[25]/CK  my_fpu_double/i_fpu_mul/product_j_reg[24]/CK  my_fpu_double/i_fpu_mul/product_j_reg[23]/CK  my_fpu_double/i_fpu_mul/product_j_reg[22]/CK  my_fpu_double/i_fpu_mul/product_j_reg[21]/CK  my_fpu_double/i_fpu_mul/product_j_reg[20]/CK  my_fpu_double/i_fpu_mul/product_j_reg[19]/CK  my_fpu_double/i_fpu_mul/product_j_reg[18]/CK  my_fpu_double/i_fpu_mul/product_j_reg[17]/CK  my_fpu_double/i_fpu_mul/product_j_reg[16]/CK  my_fpu_double/i_fpu_mul/product_j_reg[15]/CK  my_fpu_double/i_fpu_mul/product_j_reg[14]/CK  my_fpu_double/i_fpu_mul/product_j_reg[13]/CK  my_fpu_double/i_fpu_mul/product_j_reg[12]/CK  my_fpu_double/i_fpu_mul/product_j_reg[11]/CK  my_fpu_double/i_fpu_mul/product_j_reg[10]/CK  my_fpu_double/i_fpu_mul/product_j_reg[9]/CK  my_fpu_double/i_fpu_mul/product_j_reg[8]/CK  my_fpu_double/i_fpu_mul/product_j_reg[7]/CK  my_fpu_double/i_fpu_mul/product_j_reg[6]/CK  my_fpu_double/i_fpu_mul/product_j_reg[5]/CK  my_fpu_double/i_fpu_mul/product_j_reg[4]/CK  my_fpu_double/i_fpu_mul/product_j_reg[3]/CK  my_fpu_double/i_fpu_mul/product_j_reg[2]/CK  my_fpu_double/i_fpu_mul/product_j_reg[1]/CK  my_fpu_double/i_fpu_mul/product_j_reg[0]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[41]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[40]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[39]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[38]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[37]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[36]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[35]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[34]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[33]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[32]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[31]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[30]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[29]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[28]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[27]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[26]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[25]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[24]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[23]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[22]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[21]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[20]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[19]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[18]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[17]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[16]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[15]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[14]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[13]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[12]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[11]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[10]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[9]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[8]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[7]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[6]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[5]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[4]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[3]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[2]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[1]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[0]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[35]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[34]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[33]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[32]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[31]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[30]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[29]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[28]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[27]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[26]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[25]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[24]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[23]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[22]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[21]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[20]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[19]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[18]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[17]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[16]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[15]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[14]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[13]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[12]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[11]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[10]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[9]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[8]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[7]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[6]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[5]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[4]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[3]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[2]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[1]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[0]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[41]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[40]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[39]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[38]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[37]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[36]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[35]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[34]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[33]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[32]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[31]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[30]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[29]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[28]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[27]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[26]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[25]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[24]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[23]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[22]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[21]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[20]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[19]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[18]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[17]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[16]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[15]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[14]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[13]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[12]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[11]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[10]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[9]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[8]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[7]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[6]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[5]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[4]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[3]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[2]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[1]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[0]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[35]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[34]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[33]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[32]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[31]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[30]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[29]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[28]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[27]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[26]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[25]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[24]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[23]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[22]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[21]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[20]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[19]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[18]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[17]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[16]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[15]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[14]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[13]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[12]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[11]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[10]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[9]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[8]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[7]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[6]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[5]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[4]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[3]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[2]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[1]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[0]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[36]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[35]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[34]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[33]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[32]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[31]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[30]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[29]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[28]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[27]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[26]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[25]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[24]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[23]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[22]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[21]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[20]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[19]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[18]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[17]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[16]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[15]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[14]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[13]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[12]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[11]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[10]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[9]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[8]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[7]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[6]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[5]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[4]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[3]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[2]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[1]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[0]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[27]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[26]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[25]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[24]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[23]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[22]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[21]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[20]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[19]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[18]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[17]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[16]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[15]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[14]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[13]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[12]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[11]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[10]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[9]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[8]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[7]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[6]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[5]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[4]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[3]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[2]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[1]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[0]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[29]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[28]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[27]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[26]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[25]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[24]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[23]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[22]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[21]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[20]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[19]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[18]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[17]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[16]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[15]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[14]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[13]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[12]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[11]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[10]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[9]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[8]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[7]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[6]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[5]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[4]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[3]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[2]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[1]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[0]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[36]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[35]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[34]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[33]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[32]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[31]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[30]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[29]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[28]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[27]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[26]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[25]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[24]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[23]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[22]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[21]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[20]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[19]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[18]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[17]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[16]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[15]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[14]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[13]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[12]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[11]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[10]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[9]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[8]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[7]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[6]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[5]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[4]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[3]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[2]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[1]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[0]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[30]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[29]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[28]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[27]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[26]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[25]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[24]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[23]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[22]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[21]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[20]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[19]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[18]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[17]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[16]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[15]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[14]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[13]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[12]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[11]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[10]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[9]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[8]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[7]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[6]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[5]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[4]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[3]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[2]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[1]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[0]/CK  my_fpu_double/i_fpu_mul/product_reg[105]/CK  my_fpu_double/i_fpu_mul/product_reg[104]/CK  my_fpu_double/i_fpu_mul/product_reg[103]/CK  my_fpu_double/i_fpu_mul/product_reg[102]/CK  my_fpu_double/i_fpu_mul/product_reg[101]/CK  my_fpu_double/i_fpu_mul/product_reg[100]/CK  my_fpu_double/i_fpu_mul/product_reg[99]/CK  my_fpu_double/i_fpu_mul/product_reg[98]/CK  my_fpu_double/i_fpu_mul/product_reg[97]/CK  my_fpu_double/i_fpu_mul/product_reg[96]/CK  my_fpu_double/i_fpu_mul/product_reg[95]/CK  my_fpu_double/i_fpu_mul/product_reg[94]/CK  my_fpu_double/i_fpu_mul/product_reg[93]/CK  my_fpu_double/i_fpu_mul/product_reg[92]/CK  my_fpu_double/i_fpu_mul/product_reg[91]/CK  my_fpu_double/i_fpu_mul/product_reg[90]/CK  my_fpu_double/i_fpu_mul/product_reg[89]/CK  my_fpu_double/i_fpu_mul/product_reg[88]/CK  my_fpu_double/i_fpu_mul/product_reg[87]/CK  my_fpu_double/i_fpu_mul/product_reg[86]/CK  my_fpu_double/i_fpu_mul/product_reg[85]/CK  my_fpu_double/i_fpu_mul/product_reg[84]/CK  my_fpu_double/i_fpu_mul/product_reg[83]/CK  my_fpu_double/i_fpu_mul/product_reg[82]/CK  my_fpu_double/i_fpu_mul/product_reg[81]/CK  my_fpu_double/i_fpu_mul/product_reg[80]/CK  my_fpu_double/i_fpu_mul/product_reg[79]/CK  my_fpu_double/i_fpu_mul/product_reg[78]/CK  my_fpu_double/i_fpu_mul/product_reg[77]/CK  my_fpu_double/i_fpu_mul/product_reg[76]/CK  my_fpu_double/i_fpu_mul/product_reg[75]/CK  my_fpu_double/i_fpu_mul/product_reg[74]/CK  my_fpu_double/i_fpu_mul/product_reg[73]/CK  my_fpu_double/i_fpu_mul/product_reg[72]/CK  my_fpu_double/i_fpu_mul/product_reg[71]/CK  my_fpu_double/i_fpu_mul/product_reg[70]/CK  my_fpu_double/i_fpu_mul/product_reg[69]/CK  my_fpu_double/i_fpu_mul/product_reg[68]/CK  my_fpu_double/i_fpu_mul/product_reg[67]/CK  my_fpu_double/i_fpu_mul/product_reg[66]/CK  my_fpu_double/i_fpu_mul/product_reg[65]/CK  my_fpu_double/i_fpu_mul/product_reg[64]/CK  my_fpu_double/i_fpu_mul/product_reg[63]/CK  my_fpu_double/i_fpu_mul/product_reg[62]/CK  my_fpu_double/i_fpu_mul/product_reg[61]/CK  my_fpu_double/i_fpu_mul/product_reg[60]/CK  my_fpu_double/i_fpu_mul/product_reg[59]/CK  my_fpu_double/i_fpu_mul/product_reg[58]/CK  my_fpu_double/i_fpu_mul/product_reg[57]/CK  my_fpu_double/i_fpu_mul/product_reg[56]/CK  my_fpu_double/i_fpu_mul/product_reg[55]/CK  my_fpu_double/i_fpu_mul/product_reg[54]/CK  my_fpu_double/i_fpu_mul/product_reg[53]/CK  my_fpu_double/i_fpu_mul/product_reg[52]/CK  my_fpu_double/i_fpu_mul/product_reg[51]/CK  my_fpu_double/i_fpu_mul/product_reg[50]/CK  my_fpu_double/i_fpu_mul/product_reg[49]/CK  my_fpu_double/i_fpu_mul/product_reg[48]/CK  my_fpu_double/i_fpu_mul/product_reg[47]/CK  my_fpu_double/i_fpu_mul/product_reg[46]/CK  my_fpu_double/i_fpu_mul/product_reg[45]/CK  my_fpu_double/i_fpu_mul/product_reg[44]/CK  my_fpu_double/i_fpu_mul/product_reg[43]/CK  my_fpu_double/i_fpu_mul/product_reg[42]/CK  my_fpu_double/i_fpu_mul/product_reg[41]/CK  my_fpu_double/i_fpu_mul/product_reg[40]/CK  my_fpu_double/i_fpu_mul/product_reg[39]/CK  my_fpu_double/i_fpu_mul/product_reg[38]/CK  my_fpu_double/i_fpu_mul/product_reg[37]/CK  my_fpu_double/i_fpu_mul/product_reg[36]/CK  my_fpu_double/i_fpu_mul/product_reg[35]/CK  my_fpu_double/i_fpu_mul/product_reg[34]/CK  my_fpu_double/i_fpu_mul/product_reg[33]/CK  my_fpu_double/i_fpu_mul/product_reg[32]/CK  my_fpu_double/i_fpu_mul/product_reg[31]/CK  my_fpu_double/i_fpu_mul/product_reg[30]/CK  my_fpu_double/i_fpu_mul/product_reg[29]/CK  my_fpu_double/i_fpu_mul/product_reg[28]/CK  my_fpu_double/i_fpu_mul/product_reg[27]/CK  my_fpu_double/i_fpu_mul/product_reg[26]/CK  my_fpu_double/i_fpu_mul/product_reg[25]/CK  my_fpu_double/i_fpu_mul/product_reg[24]/CK  my_fpu_double/i_fpu_mul/product_reg[23]/CK  my_fpu_double/i_fpu_mul/product_reg[22]/CK  my_fpu_double/i_fpu_mul/product_reg[21]/CK  my_fpu_double/i_fpu_mul/product_reg[20]/CK  my_fpu_double/i_fpu_mul/product_reg[19]/CK  my_fpu_double/i_fpu_mul/product_reg[18]/CK  my_fpu_double/i_fpu_mul/product_reg[17]/CK  my_fpu_double/i_fpu_mul/product_reg[16]/CK  my_fpu_double/i_fpu_mul/product_reg[15]/CK  my_fpu_double/i_fpu_mul/product_reg[14]/CK  my_fpu_double/i_fpu_mul/product_reg[13]/CK  my_fpu_double/i_fpu_mul/product_reg[12]/CK  my_fpu_double/i_fpu_mul/product_reg[11]/CK  my_fpu_double/i_fpu_mul/product_reg[10]/CK  my_fpu_double/i_fpu_mul/product_reg[9]/CK  my_fpu_double/i_fpu_mul/product_reg[8]/CK  my_fpu_double/i_fpu_mul/product_reg[7]/CK  my_fpu_double/i_fpu_mul/product_reg[6]/CK  my_fpu_double/i_fpu_mul/product_reg[5]/CK  my_fpu_double/i_fpu_mul/product_reg[4]/CK  my_fpu_double/i_fpu_mul/product_reg[3]/CK  my_fpu_double/i_fpu_mul/product_reg[2]/CK  my_fpu_double/i_fpu_mul/product_reg[1]/CK  my_fpu_double/i_fpu_mul/product_reg[0]/CK  my_fpu_double/i_fpu_mul/product_1_reg[105]/CK  my_fpu_double/i_fpu_mul/product_1_reg[104]/CK  my_fpu_double/i_fpu_mul/product_1_reg[103]/CK  my_fpu_double/i_fpu_mul/product_1_reg[102]/CK  my_fpu_double/i_fpu_mul/product_1_reg[101]/CK  my_fpu_double/i_fpu_mul/product_1_reg[100]/CK  my_fpu_double/i_fpu_mul/product_1_reg[99]/CK  my_fpu_double/i_fpu_mul/product_1_reg[98]/CK  my_fpu_double/i_fpu_mul/product_1_reg[97]/CK  my_fpu_double/i_fpu_mul/product_1_reg[96]/CK  my_fpu_double/i_fpu_mul/product_1_reg[95]/CK  my_fpu_double/i_fpu_mul/product_1_reg[94]/CK  my_fpu_double/i_fpu_mul/product_1_reg[93]/CK  my_fpu_double/i_fpu_mul/product_1_reg[92]/CK  my_fpu_double/i_fpu_mul/product_1_reg[91]/CK  my_fpu_double/i_fpu_mul/product_1_reg[90]/CK  my_fpu_double/i_fpu_mul/product_1_reg[89]/CK  my_fpu_double/i_fpu_mul/product_1_reg[88]/CK  my_fpu_double/i_fpu_mul/product_1_reg[87]/CK  my_fpu_double/i_fpu_mul/product_1_reg[86]/CK  my_fpu_double/i_fpu_mul/product_1_reg[85]/CK  my_fpu_double/i_fpu_mul/product_1_reg[84]/CK  my_fpu_double/i_fpu_mul/product_1_reg[83]/CK  my_fpu_double/i_fpu_mul/product_1_reg[82]/CK  my_fpu_double/i_fpu_mul/product_1_reg[81]/CK  my_fpu_double/i_fpu_mul/product_1_reg[80]/CK  my_fpu_double/i_fpu_mul/product_1_reg[79]/CK  my_fpu_double/i_fpu_mul/product_1_reg[78]/CK  my_fpu_double/i_fpu_mul/product_1_reg[77]/CK  my_fpu_double/i_fpu_mul/product_1_reg[76]/CK  my_fpu_double/i_fpu_mul/product_1_reg[75]/CK  my_fpu_double/i_fpu_mul/product_1_reg[74]/CK  my_fpu_double/i_fpu_mul/product_1_reg[73]/CK  my_fpu_double/i_fpu_mul/product_1_reg[72]/CK  my_fpu_double/i_fpu_mul/product_1_reg[71]/CK  my_fpu_double/i_fpu_mul/product_1_reg[70]/CK  my_fpu_double/i_fpu_mul/product_1_reg[69]/CK  my_fpu_double/i_fpu_mul/product_1_reg[68]/CK  my_fpu_double/i_fpu_mul/product_1_reg[67]/CK  my_fpu_double/i_fpu_mul/product_1_reg[66]/CK  my_fpu_double/i_fpu_mul/product_1_reg[65]/CK  my_fpu_double/i_fpu_mul/product_1_reg[64]/CK  my_fpu_double/i_fpu_mul/product_1_reg[63]/CK  my_fpu_double/i_fpu_mul/product_1_reg[62]/CK  my_fpu_double/i_fpu_mul/product_1_reg[61]/CK  my_fpu_double/i_fpu_mul/product_1_reg[60]/CK  my_fpu_double/i_fpu_mul/product_1_reg[59]/CK  my_fpu_double/i_fpu_mul/product_1_reg[58]/CK  my_fpu_double/i_fpu_mul/product_1_reg[57]/CK  my_fpu_double/i_fpu_mul/product_1_reg[56]/CK  my_fpu_double/i_fpu_mul/product_1_reg[55]/CK  my_fpu_double/i_fpu_mul/product_1_reg[54]/CK  my_fpu_double/i_fpu_mul/product_1_reg[53]/CK  my_fpu_double/i_fpu_mul/product_1_reg[52]/CK  my_fpu_double/i_fpu_mul/product_1_reg[51]/CK  my_fpu_double/i_fpu_mul/product_1_reg[50]/CK  my_fpu_double/i_fpu_mul/product_1_reg[49]/CK  my_fpu_double/i_fpu_mul/product_1_reg[48]/CK  my_fpu_double/i_fpu_mul/product_1_reg[47]/CK  my_fpu_double/i_fpu_mul/product_1_reg[46]/CK  my_fpu_double/i_fpu_mul/product_1_reg[45]/CK  my_fpu_double/i_fpu_mul/product_1_reg[44]/CK  my_fpu_double/i_fpu_mul/product_1_reg[43]/CK  my_fpu_double/i_fpu_mul/product_1_reg[42]/CK  my_fpu_double/i_fpu_mul/product_1_reg[41]/CK  my_fpu_double/i_fpu_mul/product_1_reg[40]/CK  my_fpu_double/i_fpu_mul/product_1_reg[39]/CK  my_fpu_double/i_fpu_mul/product_1_reg[38]/CK  my_fpu_double/i_fpu_mul/product_1_reg[37]/CK  my_fpu_double/i_fpu_mul/product_1_reg[36]/CK  my_fpu_double/i_fpu_mul/product_1_reg[35]/CK  my_fpu_double/i_fpu_mul/product_1_reg[34]/CK  my_fpu_double/i_fpu_mul/product_1_reg[33]/CK  my_fpu_double/i_fpu_mul/product_1_reg[32]/CK  my_fpu_double/i_fpu_mul/product_1_reg[31]/CK  my_fpu_double/i_fpu_mul/product_1_reg[30]/CK  my_fpu_double/i_fpu_mul/product_1_reg[29]/CK  my_fpu_double/i_fpu_mul/product_1_reg[28]/CK  my_fpu_double/i_fpu_mul/product_1_reg[27]/CK  my_fpu_double/i_fpu_mul/product_1_reg[26]/CK  my_fpu_double/i_fpu_mul/product_1_reg[25]/CK  my_fpu_double/i_fpu_mul/product_1_reg[24]/CK  my_fpu_double/i_fpu_mul/product_1_reg[23]/CK  my_fpu_double/i_fpu_mul/product_1_reg[22]/CK  my_fpu_double/i_fpu_mul/product_1_reg[21]/CK  my_fpu_double/i_fpu_mul/product_1_reg[20]/CK  my_fpu_double/i_fpu_mul/product_1_reg[19]/CK  my_fpu_double/i_fpu_mul/product_1_reg[18]/CK  my_fpu_double/i_fpu_mul/product_1_reg[17]/CK  my_fpu_double/i_fpu_mul/product_1_reg[16]/CK  my_fpu_double/i_fpu_mul/product_1_reg[15]/CK  my_fpu_double/i_fpu_mul/product_1_reg[14]/CK  my_fpu_double/i_fpu_mul/product_1_reg[13]/CK  my_fpu_double/i_fpu_mul/product_1_reg[12]/CK  my_fpu_double/i_fpu_mul/product_1_reg[11]/CK  my_fpu_double/i_fpu_mul/product_1_reg[10]/CK  my_fpu_double/i_fpu_mul/product_1_reg[9]/CK  my_fpu_double/i_fpu_mul/product_1_reg[8]/CK  my_fpu_double/i_fpu_mul/product_1_reg[7]/CK  my_fpu_double/i_fpu_mul/product_1_reg[6]/CK  my_fpu_double/i_fpu_mul/product_1_reg[5]/CK  my_fpu_double/i_fpu_mul/product_1_reg[4]/CK  my_fpu_double/i_fpu_mul/product_1_reg[3]/CK  my_fpu_double/i_fpu_mul/product_1_reg[2]/CK  my_fpu_double/i_fpu_mul/product_1_reg[1]/CK  my_fpu_double/i_fpu_mul/product_1_reg[0]/CK  my_fpu_double/i_fpu_mul/product_2_reg[105]/CK  my_fpu_double/i_fpu_mul/product_2_reg[104]/CK  my_fpu_double/i_fpu_mul/product_2_reg[103]/CK  my_fpu_double/i_fpu_mul/product_2_reg[102]/CK  my_fpu_double/i_fpu_mul/product_2_reg[101]/CK  my_fpu_double/i_fpu_mul/product_2_reg[100]/CK  my_fpu_double/i_fpu_mul/product_2_reg[99]/CK  my_fpu_double/i_fpu_mul/product_2_reg[98]/CK  my_fpu_double/i_fpu_mul/product_2_reg[97]/CK  my_fpu_double/i_fpu_mul/product_2_reg[96]/CK  my_fpu_double/i_fpu_mul/product_2_reg[95]/CK  my_fpu_double/i_fpu_mul/product_2_reg[94]/CK  my_fpu_double/i_fpu_mul/product_2_reg[93]/CK  my_fpu_double/i_fpu_mul/product_2_reg[92]/CK  my_fpu_double/i_fpu_mul/product_2_reg[91]/CK  my_fpu_double/i_fpu_mul/product_2_reg[90]/CK  my_fpu_double/i_fpu_mul/product_2_reg[89]/CK  my_fpu_double/i_fpu_mul/product_2_reg[88]/CK  my_fpu_double/i_fpu_mul/product_2_reg[87]/CK  my_fpu_double/i_fpu_mul/product_2_reg[86]/CK  my_fpu_double/i_fpu_mul/product_2_reg[85]/CK  my_fpu_double/i_fpu_mul/product_2_reg[84]/CK  my_fpu_double/i_fpu_mul/product_2_reg[83]/CK  my_fpu_double/i_fpu_mul/product_2_reg[82]/CK  my_fpu_double/i_fpu_mul/product_2_reg[81]/CK  my_fpu_double/i_fpu_mul/product_2_reg[80]/CK  my_fpu_double/i_fpu_mul/product_2_reg[79]/CK  my_fpu_double/i_fpu_mul/product_2_reg[78]/CK  my_fpu_double/i_fpu_mul/product_2_reg[77]/CK  my_fpu_double/i_fpu_mul/product_2_reg[76]/CK  my_fpu_double/i_fpu_mul/product_2_reg[75]/CK  my_fpu_double/i_fpu_mul/product_2_reg[74]/CK  my_fpu_double/i_fpu_mul/product_2_reg[73]/CK  my_fpu_double/i_fpu_mul/product_2_reg[72]/CK  my_fpu_double/i_fpu_mul/product_2_reg[71]/CK  my_fpu_double/i_fpu_mul/product_2_reg[70]/CK  my_fpu_double/i_fpu_mul/product_2_reg[69]/CK  my_fpu_double/i_fpu_mul/product_2_reg[68]/CK  my_fpu_double/i_fpu_mul/product_2_reg[67]/CK  my_fpu_double/i_fpu_mul/product_2_reg[66]/CK  my_fpu_double/i_fpu_mul/product_2_reg[65]/CK  my_fpu_double/i_fpu_mul/product_2_reg[64]/CK  my_fpu_double/i_fpu_mul/product_2_reg[63]/CK  my_fpu_double/i_fpu_mul/product_2_reg[62]/CK  my_fpu_double/i_fpu_mul/product_2_reg[61]/CK  my_fpu_double/i_fpu_mul/product_2_reg[60]/CK  my_fpu_double/i_fpu_mul/product_2_reg[59]/CK  my_fpu_double/i_fpu_mul/product_2_reg[58]/CK  my_fpu_double/i_fpu_mul/product_2_reg[57]/CK  my_fpu_double/i_fpu_mul/product_2_reg[56]/CK  my_fpu_double/i_fpu_mul/product_2_reg[55]/CK  my_fpu_double/i_fpu_mul/product_2_reg[54]/CK  my_fpu_double/i_fpu_mul/product_2_reg[53]/CK  my_fpu_double/i_fpu_mul/product_2_reg[52]/CK  my_fpu_double/i_fpu_mul/product_2_reg[51]/CK  my_fpu_double/i_fpu_mul/product_2_reg[50]/CK  my_fpu_double/i_fpu_mul/product_2_reg[49]/CK  my_fpu_double/i_fpu_mul/product_2_reg[48]/CK  my_fpu_double/i_fpu_mul/product_2_reg[47]/CK  my_fpu_double/i_fpu_mul/product_2_reg[46]/CK  my_fpu_double/i_fpu_mul/product_2_reg[45]/CK  my_fpu_double/i_fpu_mul/product_2_reg[44]/CK  my_fpu_double/i_fpu_mul/product_2_reg[43]/CK  my_fpu_double/i_fpu_mul/product_2_reg[42]/CK  my_fpu_double/i_fpu_mul/product_2_reg[41]/CK  my_fpu_double/i_fpu_mul/product_2_reg[40]/CK  my_fpu_double/i_fpu_mul/product_2_reg[39]/CK  my_fpu_double/i_fpu_mul/product_2_reg[38]/CK  my_fpu_double/i_fpu_mul/product_2_reg[37]/CK  my_fpu_double/i_fpu_mul/product_2_reg[36]/CK  my_fpu_double/i_fpu_mul/product_2_reg[35]/CK  my_fpu_double/i_fpu_mul/product_2_reg[34]/CK  my_fpu_double/i_fpu_mul/product_2_reg[33]/CK  my_fpu_double/i_fpu_mul/product_2_reg[32]/CK  my_fpu_double/i_fpu_mul/product_2_reg[31]/CK  my_fpu_double/i_fpu_mul/product_2_reg[30]/CK  my_fpu_double/i_fpu_mul/product_2_reg[29]/CK  my_fpu_double/i_fpu_mul/product_2_reg[28]/CK  my_fpu_double/i_fpu_mul/product_2_reg[27]/CK  my_fpu_double/i_fpu_mul/product_2_reg[26]/CK  my_fpu_double/i_fpu_mul/product_2_reg[25]/CK  my_fpu_double/i_fpu_mul/product_2_reg[24]/CK  my_fpu_double/i_fpu_mul/product_2_reg[23]/CK  my_fpu_double/i_fpu_mul/product_2_reg[22]/CK  my_fpu_double/i_fpu_mul/product_2_reg[21]/CK  my_fpu_double/i_fpu_mul/product_2_reg[20]/CK  my_fpu_double/i_fpu_mul/product_2_reg[19]/CK  my_fpu_double/i_fpu_mul/product_2_reg[18]/CK  my_fpu_double/i_fpu_mul/product_2_reg[17]/CK  my_fpu_double/i_fpu_mul/product_2_reg[16]/CK  my_fpu_double/i_fpu_mul/product_2_reg[15]/CK  my_fpu_double/i_fpu_mul/product_2_reg[14]/CK  my_fpu_double/i_fpu_mul/product_2_reg[13]/CK  my_fpu_double/i_fpu_mul/product_2_reg[12]/CK  my_fpu_double/i_fpu_mul/product_2_reg[11]/CK  my_fpu_double/i_fpu_mul/product_2_reg[10]/CK  my_fpu_double/i_fpu_mul/product_2_reg[9]/CK  my_fpu_double/i_fpu_mul/product_2_reg[8]/CK  my_fpu_double/i_fpu_mul/product_2_reg[7]/CK  my_fpu_double/i_fpu_mul/product_2_reg[6]/CK  my_fpu_double/i_fpu_mul/product_2_reg[5]/CK  my_fpu_double/i_fpu_mul/product_2_reg[4]/CK  my_fpu_double/i_fpu_mul/product_2_reg[3]/CK  my_fpu_double/i_fpu_mul/product_2_reg[2]/CK  my_fpu_double/i_fpu_mul/product_2_reg[1]/CK  my_fpu_double/i_fpu_mul/product_2_reg[0]/CK  my_fpu_double/i_fpu_mul/product_4_reg[105]/CK  my_fpu_double/i_fpu_mul/product_4_reg[104]/CK  my_fpu_double/i_fpu_mul/product_4_reg[103]/CK  my_fpu_double/i_fpu_mul/product_4_reg[102]/CK  my_fpu_double/i_fpu_mul/product_4_reg[101]/CK  my_fpu_double/i_fpu_mul/product_4_reg[100]/CK  my_fpu_double/i_fpu_mul/product_4_reg[99]/CK  my_fpu_double/i_fpu_mul/product_4_reg[98]/CK  my_fpu_double/i_fpu_mul/product_4_reg[97]/CK  my_fpu_double/i_fpu_mul/product_4_reg[96]/CK  my_fpu_double/i_fpu_mul/product_4_reg[95]/CK  my_fpu_double/i_fpu_mul/product_4_reg[94]/CK  my_fpu_double/i_fpu_mul/product_4_reg[93]/CK  my_fpu_double/i_fpu_mul/product_4_reg[92]/CK  my_fpu_double/i_fpu_mul/product_4_reg[91]/CK  my_fpu_double/i_fpu_mul/product_4_reg[90]/CK  my_fpu_double/i_fpu_mul/product_4_reg[89]/CK  my_fpu_double/i_fpu_mul/product_4_reg[88]/CK  my_fpu_double/i_fpu_mul/product_4_reg[87]/CK  my_fpu_double/i_fpu_mul/product_4_reg[86]/CK  my_fpu_double/i_fpu_mul/product_4_reg[85]/CK  my_fpu_double/i_fpu_mul/product_4_reg[84]/CK  my_fpu_double/i_fpu_mul/product_4_reg[83]/CK  my_fpu_double/i_fpu_mul/product_4_reg[82]/CK  my_fpu_double/i_fpu_mul/product_4_reg[81]/CK  my_fpu_double/i_fpu_mul/product_4_reg[80]/CK  my_fpu_double/i_fpu_mul/product_4_reg[79]/CK  my_fpu_double/i_fpu_mul/product_4_reg[78]/CK  my_fpu_double/i_fpu_mul/product_4_reg[77]/CK  my_fpu_double/i_fpu_mul/product_4_reg[76]/CK  my_fpu_double/i_fpu_mul/product_4_reg[75]/CK  my_fpu_double/i_fpu_mul/product_4_reg[74]/CK  my_fpu_double/i_fpu_mul/product_4_reg[73]/CK  my_fpu_double/i_fpu_mul/product_4_reg[72]/CK  my_fpu_double/i_fpu_mul/product_4_reg[71]/CK  my_fpu_double/i_fpu_mul/product_4_reg[70]/CK  my_fpu_double/i_fpu_mul/product_4_reg[69]/CK  my_fpu_double/i_fpu_mul/product_4_reg[68]/CK  my_fpu_double/i_fpu_mul/product_4_reg[67]/CK  my_fpu_double/i_fpu_mul/product_4_reg[66]/CK  my_fpu_double/i_fpu_mul/product_4_reg[65]/CK  my_fpu_double/i_fpu_mul/product_4_reg[64]/CK  my_fpu_double/i_fpu_mul/product_4_reg[63]/CK  my_fpu_double/i_fpu_mul/product_4_reg[62]/CK  my_fpu_double/i_fpu_mul/product_4_reg[61]/CK  my_fpu_double/i_fpu_mul/product_4_reg[60]/CK  my_fpu_double/i_fpu_mul/product_4_reg[59]/CK  my_fpu_double/i_fpu_mul/product_4_reg[58]/CK  my_fpu_double/i_fpu_mul/product_4_reg[57]/CK  my_fpu_double/i_fpu_mul/product_4_reg[56]/CK  my_fpu_double/i_fpu_mul/product_4_reg[55]/CK  my_fpu_double/i_fpu_mul/product_4_reg[54]/CK  my_fpu_double/i_fpu_mul/product_4_reg[53]/CK  my_fpu_double/i_fpu_mul/product_4_reg[52]/CK  my_fpu_double/i_fpu_mul/product_4_reg[51]/CK  my_fpu_double/i_fpu_mul/product_4_reg[50]/CK  my_fpu_double/i_fpu_mul/product_4_reg[49]/CK  my_fpu_double/i_fpu_mul/product_4_reg[48]/CK  my_fpu_double/i_fpu_mul/product_4_reg[47]/CK  my_fpu_double/i_fpu_mul/product_4_reg[46]/CK  my_fpu_double/i_fpu_mul/product_4_reg[45]/CK  my_fpu_double/i_fpu_mul/product_4_reg[44]/CK  my_fpu_double/i_fpu_mul/product_4_reg[43]/CK  my_fpu_double/i_fpu_mul/product_4_reg[42]/CK  my_fpu_double/i_fpu_mul/product_4_reg[41]/CK  my_fpu_double/i_fpu_mul/product_4_reg[40]/CK  my_fpu_double/i_fpu_mul/product_4_reg[39]/CK  my_fpu_double/i_fpu_mul/product_4_reg[38]/CK  my_fpu_double/i_fpu_mul/product_4_reg[37]/CK  my_fpu_double/i_fpu_mul/product_4_reg[36]/CK  my_fpu_double/i_fpu_mul/product_4_reg[35]/CK  my_fpu_double/i_fpu_mul/product_4_reg[34]/CK  my_fpu_double/i_fpu_mul/product_4_reg[33]/CK  my_fpu_double/i_fpu_mul/product_4_reg[32]/CK  my_fpu_double/i_fpu_mul/product_4_reg[31]/CK  my_fpu_double/i_fpu_mul/product_4_reg[30]/CK  my_fpu_double/i_fpu_mul/product_4_reg[29]/CK  my_fpu_double/i_fpu_mul/product_4_reg[28]/CK  my_fpu_double/i_fpu_mul/product_4_reg[27]/CK  my_fpu_double/i_fpu_mul/product_4_reg[26]/CK  my_fpu_double/i_fpu_mul/product_4_reg[25]/CK  my_fpu_double/i_fpu_mul/product_4_reg[24]/CK  my_fpu_double/i_fpu_mul/product_4_reg[23]/CK  my_fpu_double/i_fpu_mul/product_4_reg[22]/CK  my_fpu_double/i_fpu_mul/product_4_reg[21]/CK  my_fpu_double/i_fpu_mul/product_4_reg[20]/CK  my_fpu_double/i_fpu_mul/product_4_reg[19]/CK  my_fpu_double/i_fpu_mul/product_4_reg[18]/CK  my_fpu_double/i_fpu_mul/product_4_reg[17]/CK  my_fpu_double/i_fpu_mul/product_4_reg[16]/CK  my_fpu_double/i_fpu_mul/product_4_reg[15]/CK  my_fpu_double/i_fpu_mul/product_4_reg[14]/CK  my_fpu_double/i_fpu_mul/product_4_reg[13]/CK  my_fpu_double/i_fpu_mul/product_4_reg[12]/CK  my_fpu_double/i_fpu_mul/product_4_reg[11]/CK  my_fpu_double/i_fpu_mul/product_4_reg[10]/CK  my_fpu_double/i_fpu_mul/product_4_reg[9]/CK  my_fpu_double/i_fpu_mul/product_4_reg[8]/CK  my_fpu_double/i_fpu_mul/product_4_reg[7]/CK  my_fpu_double/i_fpu_mul/product_4_reg[6]/CK  my_fpu_double/i_fpu_mul/product_4_reg[5]/CK  my_fpu_double/i_fpu_mul/product_4_reg[4]/CK  my_fpu_double/i_fpu_mul/product_4_reg[3]/CK  my_fpu_double/i_fpu_mul/product_4_reg[2]/CK  my_fpu_double/i_fpu_mul/product_4_reg[1]/CK  my_fpu_double/i_fpu_mul/product_4_reg[0]/CK  my_fpu_double/i_fpu_mul/product_shift_reg[5]/CK  my_fpu_double/i_fpu_mul/product_shift_2_reg[5]/CK  my_fpu_double/i_fpu_mul/product_shift_reg[4]/CK  my_fpu_double/i_fpu_mul/product_shift_2_reg[4]/CK  my_fpu_double/i_fpu_mul/product_shift_reg[3]/CK  my_fpu_double/i_fpu_mul/product_shift_2_reg[3]/CK  my_fpu_double/i_fpu_mul/product_shift_reg[2]/CK  my_fpu_double/i_fpu_mul/product_shift_2_reg[2]/CK  my_fpu_double/i_fpu_mul/product_shift_reg[1]/CK  my_fpu_double/i_fpu_mul/product_shift_2_reg[1]/CK  my_fpu_double/i_fpu_mul/product_shift_reg[0]/CK  my_fpu_double/i_fpu_mul/product_shift_2_reg[0]/CK  my_fpu_double/i_fpu_mul/exponent_gt_prodshift_reg/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[0]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[0]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[0]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[1]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[1]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[1]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[2]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[2]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[2]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[3]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[3]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[3]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[4]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[4]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[4]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[5]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[5]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[5]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[6]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[6]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[6]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[7]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[7]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[7]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[8]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[8]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[8]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[9]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[9]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[9]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[10]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[10]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[10]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[11]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[11]/CK  my_fpu_double/i_fpu_mul/exponent_et_zero_reg/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[11]/CK  my_fpu_double/i_fpu_mul/product_3_reg[0]/CK  my_fpu_double/i_fpu_mul/product_5_reg[0]/CK  my_fpu_double/i_fpu_mul/product_3_reg[1]/CK  my_fpu_double/i_fpu_mul/product_5_reg[1]/CK  my_fpu_double/i_fpu_mul/product_6_reg[0]/CK  my_fpu_double/i_fpu_mul/product_3_reg[2]/CK  my_fpu_double/i_fpu_mul/product_5_reg[2]/CK  my_fpu_double/i_fpu_mul/product_6_reg[1]/CK  my_fpu_double/i_fpu_mul/product_3_reg[3]/CK  my_fpu_double/i_fpu_mul/product_5_reg[3]/CK  my_fpu_double/i_fpu_mul/product_6_reg[2]/CK  my_fpu_double/i_fpu_mul/product_3_reg[4]/CK  my_fpu_double/i_fpu_mul/product_5_reg[4]/CK  my_fpu_double/i_fpu_mul/product_6_reg[3]/CK  my_fpu_double/i_fpu_mul/product_3_reg[5]/CK  my_fpu_double/i_fpu_mul/product_5_reg[5]/CK  my_fpu_double/i_fpu_mul/product_6_reg[4]/CK  my_fpu_double/i_fpu_mul/product_3_reg[6]/CK  my_fpu_double/i_fpu_mul/product_5_reg[6]/CK  my_fpu_double/i_fpu_mul/product_6_reg[5]/CK  my_fpu_double/i_fpu_mul/product_3_reg[7]/CK  my_fpu_double/i_fpu_mul/product_5_reg[7]/CK  my_fpu_double/i_fpu_mul/product_6_reg[6]/CK  my_fpu_double/i_fpu_mul/product_3_reg[8]/CK  my_fpu_double/i_fpu_mul/product_5_reg[8]/CK  my_fpu_double/i_fpu_mul/product_6_reg[7]/CK  my_fpu_double/i_fpu_mul/product_3_reg[9]/CK  my_fpu_double/i_fpu_mul/product_5_reg[9]/CK  my_fpu_double/i_fpu_mul/product_6_reg[8]/CK  my_fpu_double/i_fpu_mul/product_3_reg[10]/CK  my_fpu_double/i_fpu_mul/product_5_reg[10]/CK  my_fpu_double/i_fpu_mul/product_6_reg[9]/CK  my_fpu_double/i_fpu_mul/product_3_reg[11]/CK  my_fpu_double/i_fpu_mul/product_5_reg[11]/CK  my_fpu_double/i_fpu_mul/product_6_reg[10]/CK  my_fpu_double/i_fpu_mul/product_3_reg[12]/CK  my_fpu_double/i_fpu_mul/product_5_reg[12]/CK  my_fpu_double/i_fpu_mul/product_6_reg[11]/CK  my_fpu_double/i_fpu_mul/product_3_reg[13]/CK  my_fpu_double/i_fpu_mul/product_5_reg[13]/CK  my_fpu_double/i_fpu_mul/product_6_reg[12]/CK  my_fpu_double/i_fpu_mul/product_3_reg[14]/CK  my_fpu_double/i_fpu_mul/product_5_reg[14]/CK  my_fpu_double/i_fpu_mul/product_6_reg[13]/CK  my_fpu_double/i_fpu_mul/product_3_reg[15]/CK  my_fpu_double/i_fpu_mul/product_5_reg[15]/CK  my_fpu_double/i_fpu_mul/product_6_reg[14]/CK  my_fpu_double/i_fpu_mul/product_3_reg[16]/CK  my_fpu_double/i_fpu_mul/product_5_reg[16]/CK  my_fpu_double/i_fpu_mul/product_6_reg[15]/CK  my_fpu_double/i_fpu_mul/product_3_reg[17]/CK  my_fpu_double/i_fpu_mul/product_5_reg[17]/CK  my_fpu_double/i_fpu_mul/product_6_reg[16]/CK  my_fpu_double/i_fpu_mul/product_3_reg[18]/CK  my_fpu_double/i_fpu_mul/product_5_reg[18]/CK  my_fpu_double/i_fpu_mul/product_6_reg[17]/CK  my_fpu_double/i_fpu_mul/product_3_reg[19]/CK  my_fpu_double/i_fpu_mul/product_5_reg[19]/CK  my_fpu_double/i_fpu_mul/product_6_reg[18]/CK  my_fpu_double/i_fpu_mul/product_3_reg[20]/CK  my_fpu_double/i_fpu_mul/product_5_reg[20]/CK  my_fpu_double/i_fpu_mul/product_6_reg[19]/CK  my_fpu_double/i_fpu_mul/product_3_reg[21]/CK  my_fpu_double/i_fpu_mul/product_5_reg[21]/CK  my_fpu_double/i_fpu_mul/product_6_reg[20]/CK  my_fpu_double/i_fpu_mul/product_3_reg[22]/CK  my_fpu_double/i_fpu_mul/product_5_reg[22]/CK  my_fpu_double/i_fpu_mul/product_6_reg[21]/CK  my_fpu_double/i_fpu_mul/product_3_reg[23]/CK  my_fpu_double/i_fpu_mul/product_5_reg[23]/CK  my_fpu_double/i_fpu_mul/product_6_reg[22]/CK  my_fpu_double/i_fpu_mul/product_3_reg[24]/CK  my_fpu_double/i_fpu_mul/product_5_reg[24]/CK  my_fpu_double/i_fpu_mul/product_6_reg[23]/CK  my_fpu_double/i_fpu_mul/product_3_reg[25]/CK  my_fpu_double/i_fpu_mul/product_5_reg[25]/CK  my_fpu_double/i_fpu_mul/product_6_reg[24]/CK  my_fpu_double/i_fpu_mul/product_3_reg[26]/CK  my_fpu_double/i_fpu_mul/product_5_reg[26]/CK  my_fpu_double/i_fpu_mul/product_6_reg[25]/CK  my_fpu_double/i_fpu_mul/product_3_reg[27]/CK  my_fpu_double/i_fpu_mul/product_5_reg[27]/CK  my_fpu_double/i_fpu_mul/product_6_reg[26]/CK  my_fpu_double/i_fpu_mul/product_3_reg[28]/CK  my_fpu_double/i_fpu_mul/product_5_reg[28]/CK  my_fpu_double/i_fpu_mul/product_6_reg[27]/CK  my_fpu_double/i_fpu_mul/product_3_reg[29]/CK  my_fpu_double/i_fpu_mul/product_5_reg[29]/CK  my_fpu_double/i_fpu_mul/product_6_reg[28]/CK  my_fpu_double/i_fpu_mul/product_3_reg[30]/CK  my_fpu_double/i_fpu_mul/product_5_reg[30]/CK  my_fpu_double/i_fpu_mul/product_6_reg[29]/CK  my_fpu_double/i_fpu_mul/product_3_reg[31]/CK  my_fpu_double/i_fpu_mul/product_5_reg[31]/CK  my_fpu_double/i_fpu_mul/product_6_reg[30]/CK  my_fpu_double/i_fpu_mul/product_3_reg[32]/CK  my_fpu_double/i_fpu_mul/product_5_reg[32]/CK  my_fpu_double/i_fpu_mul/product_6_reg[31]/CK  my_fpu_double/i_fpu_mul/product_3_reg[33]/CK  my_fpu_double/i_fpu_mul/product_5_reg[33]/CK  my_fpu_double/i_fpu_mul/product_6_reg[32]/CK  my_fpu_double/i_fpu_mul/product_3_reg[34]/CK  my_fpu_double/i_fpu_mul/product_5_reg[34]/CK  my_fpu_double/i_fpu_mul/product_6_reg[33]/CK  my_fpu_double/i_fpu_mul/product_3_reg[35]/CK  my_fpu_double/i_fpu_mul/product_5_reg[35]/CK  my_fpu_double/i_fpu_mul/product_6_reg[34]/CK  my_fpu_double/i_fpu_mul/product_3_reg[36]/CK  my_fpu_double/i_fpu_mul/product_5_reg[36]/CK  my_fpu_double/i_fpu_mul/product_6_reg[35]/CK  my_fpu_double/i_fpu_mul/product_3_reg[37]/CK  my_fpu_double/i_fpu_mul/product_5_reg[37]/CK  my_fpu_double/i_fpu_mul/product_6_reg[36]/CK  my_fpu_double/i_fpu_mul/product_3_reg[38]/CK  my_fpu_double/i_fpu_mul/product_5_reg[38]/CK  my_fpu_double/i_fpu_mul/product_6_reg[37]/CK  my_fpu_double/i_fpu_mul/product_3_reg[39]/CK  my_fpu_double/i_fpu_mul/product_5_reg[39]/CK  my_fpu_double/i_fpu_mul/product_6_reg[38]/CK  my_fpu_double/i_fpu_mul/product_3_reg[40]/CK  my_fpu_double/i_fpu_mul/product_5_reg[40]/CK  my_fpu_double/i_fpu_mul/product_6_reg[39]/CK  my_fpu_double/i_fpu_mul/product_3_reg[41]/CK  my_fpu_double/i_fpu_mul/product_5_reg[41]/CK  my_fpu_double/i_fpu_mul/product_6_reg[40]/CK  my_fpu_double/i_fpu_mul/product_3_reg[42]/CK  my_fpu_double/i_fpu_mul/product_5_reg[42]/CK  my_fpu_double/i_fpu_mul/product_6_reg[41]/CK  my_fpu_double/i_fpu_mul/product_3_reg[43]/CK  my_fpu_double/i_fpu_mul/product_5_reg[43]/CK  my_fpu_double/i_fpu_mul/product_6_reg[42]/CK  my_fpu_double/i_fpu_mul/product_3_reg[44]/CK  my_fpu_double/i_fpu_mul/product_5_reg[44]/CK  my_fpu_double/i_fpu_mul/product_6_reg[43]/CK  my_fpu_double/i_fpu_mul/product_3_reg[45]/CK  my_fpu_double/i_fpu_mul/product_5_reg[45]/CK  my_fpu_double/i_fpu_mul/product_6_reg[44]/CK  my_fpu_double/i_fpu_mul/product_3_reg[46]/CK  my_fpu_double/i_fpu_mul/product_5_reg[46]/CK  my_fpu_double/i_fpu_mul/product_6_reg[45]/CK  my_fpu_double/i_fpu_mul/product_3_reg[47]/CK  my_fpu_double/i_fpu_mul/product_5_reg[47]/CK  my_fpu_double/i_fpu_mul/product_6_reg[46]/CK  my_fpu_double/i_fpu_mul/product_3_reg[48]/CK  my_fpu_double/i_fpu_mul/product_5_reg[48]/CK  my_fpu_double/i_fpu_mul/product_6_reg[47]/CK  my_fpu_double/i_fpu_mul/product_3_reg[49]/CK  my_fpu_double/i_fpu_mul/product_5_reg[49]/CK  my_fpu_double/i_fpu_mul/product_6_reg[48]/CK  my_fpu_double/i_fpu_mul/product_3_reg[50]/CK  my_fpu_double/i_fpu_mul/product_5_reg[50]/CK  my_fpu_double/i_fpu_mul/product_6_reg[49]/CK  my_fpu_double/i_fpu_mul/product_3_reg[51]/CK  my_fpu_double/i_fpu_mul/product_5_reg[51]/CK  my_fpu_double/i_fpu_mul/product_6_reg[50]/CK  my_fpu_double/i_fpu_mul/product_3_reg[52]/CK  my_fpu_double/i_fpu_mul/product_5_reg[52]/CK  my_fpu_double/i_fpu_mul/product_6_reg[51]/CK  my_fpu_double/i_fpu_mul/product_lsb_reg/CK  my_fpu_double/i_fpu_mul/product_3_reg[53]/CK  my_fpu_double/i_fpu_mul/product_5_reg[53]/CK  my_fpu_double/i_fpu_mul/product_6_reg[52]/CK  my_fpu_double/i_fpu_mul/product_3_reg[54]/CK  my_fpu_double/i_fpu_mul/product_5_reg[54]/CK  my_fpu_double/i_fpu_mul/product_6_reg[53]/CK  my_fpu_double/i_fpu_mul/product_3_reg[55]/CK  my_fpu_double/i_fpu_mul/product_5_reg[55]/CK  my_fpu_double/i_fpu_mul/product_6_reg[54]/CK  my_fpu_double/i_fpu_mul/product_3_reg[56]/CK  my_fpu_double/i_fpu_mul/product_5_reg[56]/CK  my_fpu_double/i_fpu_mul/product_6_reg[55]/CK  my_fpu_double/i_fpu_mul/product_3_reg[57]/CK  my_fpu_double/i_fpu_mul/product_5_reg[57]/CK  my_fpu_double/i_fpu_mul/product_6_reg[56]/CK  my_fpu_double/i_fpu_mul/product_3_reg[58]/CK  my_fpu_double/i_fpu_mul/product_5_reg[58]/CK  my_fpu_double/i_fpu_mul/product_6_reg[57]/CK  my_fpu_double/i_fpu_mul/product_3_reg[59]/CK  my_fpu_double/i_fpu_mul/product_5_reg[59]/CK  my_fpu_double/i_fpu_mul/product_6_reg[58]/CK  my_fpu_double/i_fpu_mul/product_3_reg[60]/CK  my_fpu_double/i_fpu_mul/product_5_reg[60]/CK  my_fpu_double/i_fpu_mul/product_6_reg[59]/CK  my_fpu_double/i_fpu_mul/product_3_reg[61]/CK  my_fpu_double/i_fpu_mul/product_5_reg[61]/CK  my_fpu_double/i_fpu_mul/product_6_reg[60]/CK  my_fpu_double/i_fpu_mul/product_3_reg[62]/CK  my_fpu_double/i_fpu_mul/product_5_reg[62]/CK  my_fpu_double/i_fpu_mul/product_6_reg[61]/CK  my_fpu_double/i_fpu_mul/product_3_reg[63]/CK  my_fpu_double/i_fpu_mul/product_5_reg[63]/CK  my_fpu_double/i_fpu_mul/product_6_reg[62]/CK  my_fpu_double/i_fpu_mul/product_3_reg[64]/CK  my_fpu_double/i_fpu_mul/product_5_reg[64]/CK  my_fpu_double/i_fpu_mul/product_6_reg[63]/CK  my_fpu_double/i_fpu_mul/product_3_reg[65]/CK  my_fpu_double/i_fpu_mul/product_5_reg[65]/CK  my_fpu_double/i_fpu_mul/product_6_reg[64]/CK  my_fpu_double/i_fpu_mul/product_3_reg[66]/CK  my_fpu_double/i_fpu_mul/product_5_reg[66]/CK  my_fpu_double/i_fpu_mul/product_6_reg[65]/CK  my_fpu_double/i_fpu_mul/product_3_reg[67]/CK  my_fpu_double/i_fpu_mul/product_5_reg[67]/CK  my_fpu_double/i_fpu_mul/product_6_reg[66]/CK  my_fpu_double/i_fpu_mul/product_3_reg[68]/CK  my_fpu_double/i_fpu_mul/product_5_reg[68]/CK  my_fpu_double/i_fpu_mul/product_6_reg[67]/CK  my_fpu_double/i_fpu_mul/product_3_reg[69]/CK  my_fpu_double/i_fpu_mul/product_5_reg[69]/CK  my_fpu_double/i_fpu_mul/product_6_reg[68]/CK  my_fpu_double/i_fpu_mul/product_3_reg[70]/CK  my_fpu_double/i_fpu_mul/product_5_reg[70]/CK  my_fpu_double/i_fpu_mul/product_6_reg[69]/CK  my_fpu_double/i_fpu_mul/product_3_reg[71]/CK  my_fpu_double/i_fpu_mul/product_5_reg[71]/CK  my_fpu_double/i_fpu_mul/product_6_reg[70]/CK  my_fpu_double/i_fpu_mul/product_3_reg[72]/CK  my_fpu_double/i_fpu_mul/product_5_reg[72]/CK  my_fpu_double/i_fpu_mul/product_6_reg[71]/CK  my_fpu_double/i_fpu_mul/product_3_reg[73]/CK  my_fpu_double/i_fpu_mul/product_5_reg[73]/CK  my_fpu_double/i_fpu_mul/product_6_reg[72]/CK  my_fpu_double/i_fpu_mul/product_3_reg[74]/CK  my_fpu_double/i_fpu_mul/product_5_reg[74]/CK  my_fpu_double/i_fpu_mul/product_6_reg[73]/CK  my_fpu_double/i_fpu_mul/product_3_reg[75]/CK  my_fpu_double/i_fpu_mul/product_5_reg[75]/CK  my_fpu_double/i_fpu_mul/product_6_reg[74]/CK  my_fpu_double/i_fpu_mul/product_3_reg[76]/CK  my_fpu_double/i_fpu_mul/product_5_reg[76]/CK  my_fpu_double/i_fpu_mul/product_6_reg[75]/CK  my_fpu_double/i_fpu_mul/product_3_reg[77]/CK  my_fpu_double/i_fpu_mul/product_5_reg[77]/CK  my_fpu_double/i_fpu_mul/product_6_reg[76]/CK  my_fpu_double/i_fpu_mul/product_3_reg[78]/CK  my_fpu_double/i_fpu_mul/product_5_reg[78]/CK  my_fpu_double/i_fpu_mul/product_6_reg[77]/CK  my_fpu_double/i_fpu_mul/product_3_reg[79]/CK  my_fpu_double/i_fpu_mul/product_5_reg[79]/CK  my_fpu_double/i_fpu_mul/product_6_reg[78]/CK  my_fpu_double/i_fpu_mul/product_3_reg[80]/CK  my_fpu_double/i_fpu_mul/product_5_reg[80]/CK  my_fpu_double/i_fpu_mul/product_6_reg[79]/CK  my_fpu_double/i_fpu_mul/product_3_reg[81]/CK  my_fpu_double/i_fpu_mul/product_5_reg[81]/CK  my_fpu_double/i_fpu_mul/product_6_reg[80]/CK  my_fpu_double/i_fpu_mul/product_3_reg[82]/CK  my_fpu_double/i_fpu_mul/product_5_reg[82]/CK  my_fpu_double/i_fpu_mul/product_6_reg[81]/CK  my_fpu_double/i_fpu_mul/product_3_reg[83]/CK  my_fpu_double/i_fpu_mul/product_5_reg[83]/CK  my_fpu_double/i_fpu_mul/product_6_reg[82]/CK  my_fpu_double/i_fpu_mul/product_3_reg[84]/CK  my_fpu_double/i_fpu_mul/product_5_reg[84]/CK  my_fpu_double/i_fpu_mul/product_6_reg[83]/CK  my_fpu_double/i_fpu_mul/product_3_reg[85]/CK  my_fpu_double/i_fpu_mul/product_5_reg[85]/CK  my_fpu_double/i_fpu_mul/product_6_reg[84]/CK  my_fpu_double/i_fpu_mul/product_3_reg[86]/CK  my_fpu_double/i_fpu_mul/product_5_reg[86]/CK  my_fpu_double/i_fpu_mul/product_6_reg[85]/CK  my_fpu_double/i_fpu_mul/product_3_reg[87]/CK  my_fpu_double/i_fpu_mul/product_5_reg[87]/CK  my_fpu_double/i_fpu_mul/product_6_reg[86]/CK  my_fpu_double/i_fpu_mul/product_3_reg[88]/CK  my_fpu_double/i_fpu_mul/product_5_reg[88]/CK  my_fpu_double/i_fpu_mul/product_6_reg[87]/CK  my_fpu_double/i_fpu_mul/product_3_reg[89]/CK  my_fpu_double/i_fpu_mul/product_5_reg[89]/CK  my_fpu_double/i_fpu_mul/product_6_reg[88]/CK  my_fpu_double/i_fpu_mul/product_3_reg[90]/CK  my_fpu_double/i_fpu_mul/product_5_reg[90]/CK  my_fpu_double/i_fpu_mul/product_6_reg[89]/CK  my_fpu_double/i_fpu_mul/product_3_reg[91]/CK  my_fpu_double/i_fpu_mul/product_5_reg[91]/CK  my_fpu_double/i_fpu_mul/product_6_reg[90]/CK  my_fpu_double/i_fpu_mul/product_3_reg[92]/CK  my_fpu_double/i_fpu_mul/product_5_reg[92]/CK  my_fpu_double/i_fpu_mul/product_6_reg[91]/CK  my_fpu_double/i_fpu_mul/product_3_reg[93]/CK  my_fpu_double/i_fpu_mul/product_5_reg[93]/CK  my_fpu_double/i_fpu_mul/product_6_reg[92]/CK  my_fpu_double/i_fpu_mul/product_3_reg[94]/CK  my_fpu_double/i_fpu_mul/product_5_reg[94]/CK  my_fpu_double/i_fpu_mul/product_6_reg[93]/CK  my_fpu_double/i_fpu_mul/product_3_reg[95]/CK  my_fpu_double/i_fpu_mul/product_5_reg[95]/CK  my_fpu_double/i_fpu_mul/product_6_reg[94]/CK  my_fpu_double/i_fpu_mul/product_3_reg[96]/CK  my_fpu_double/i_fpu_mul/product_5_reg[96]/CK  my_fpu_double/i_fpu_mul/product_6_reg[95]/CK  my_fpu_double/i_fpu_mul/product_3_reg[97]/CK  my_fpu_double/i_fpu_mul/product_5_reg[97]/CK  my_fpu_double/i_fpu_mul/product_6_reg[96]/CK  my_fpu_double/i_fpu_mul/product_3_reg[98]/CK  my_fpu_double/i_fpu_mul/product_5_reg[98]/CK  my_fpu_double/i_fpu_mul/product_6_reg[97]/CK  my_fpu_double/i_fpu_mul/product_3_reg[99]/CK  my_fpu_double/i_fpu_mul/product_5_reg[99]/CK  my_fpu_double/i_fpu_mul/product_6_reg[98]/CK  my_fpu_double/i_fpu_mul/product_3_reg[100]/CK  my_fpu_double/i_fpu_mul/product_5_reg[100]/CK  my_fpu_double/i_fpu_mul/product_6_reg[99]/CK  my_fpu_double/i_fpu_mul/product_3_reg[101]/CK  my_fpu_double/i_fpu_mul/product_5_reg[101]/CK  my_fpu_double/i_fpu_mul/product_6_reg[100]/CK  my_fpu_double/i_fpu_mul/product_3_reg[102]/CK  my_fpu_double/i_fpu_mul/product_5_reg[102]/CK  my_fpu_double/i_fpu_mul/product_6_reg[101]/CK  my_fpu_double/i_fpu_mul/product_3_reg[103]/CK  my_fpu_double/i_fpu_mul/product_5_reg[103]/CK  my_fpu_double/i_fpu_mul/product_6_reg[102]/CK  my_fpu_double/i_fpu_mul/product_3_reg[104]/CK  my_fpu_double/i_fpu_mul/product_5_reg[104]/CK  my_fpu_double/i_fpu_mul/product_6_reg[103]/CK  my_fpu_double/i_fpu_mul/product_3_reg[105]/CK  my_fpu_double/i_fpu_mul/product_5_reg[105]/CK  my_fpu_double/i_fpu_mul/product_6_reg[105]/CK  my_fpu_double/i_fpu_mul/product_6_reg[104]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[8]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[5]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[14]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[11]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[20]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[17]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[32]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[52]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[41]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[24]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[22]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[20]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[26]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[37]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[39]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[43]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[45]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[28]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[47]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[31]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[50]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[48]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[23]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[29]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[51]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[38]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[25]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[27]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[21]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[19]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[42]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[46]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[40]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[36]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[44]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[49]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[46]/CK  my_fpu_double/i_fpu_round/round_out_reg[63]/CK  my_fpu_double/i_fpu_round/sum_round_reg[55]/CK  my_fpu_double/i_fpu_round/sum_round_reg[54]/CK  my_fpu_double/i_fpu_round/sum_round_reg[53]/CK  my_fpu_double/i_fpu_round/sum_round_reg[52]/CK  my_fpu_double/i_fpu_round/sum_round_reg[51]/CK  my_fpu_double/i_fpu_round/sum_round_reg[50]/CK  my_fpu_double/i_fpu_round/sum_round_reg[49]/CK  my_fpu_double/i_fpu_round/sum_round_reg[48]/CK  my_fpu_double/i_fpu_round/sum_round_reg[47]/CK  my_fpu_double/i_fpu_round/sum_round_reg[46]/CK  my_fpu_double/i_fpu_round/sum_round_reg[45]/CK  my_fpu_double/i_fpu_round/sum_round_reg[44]/CK  my_fpu_double/i_fpu_round/sum_round_reg[43]/CK  my_fpu_double/i_fpu_round/sum_round_reg[42]/CK  my_fpu_double/i_fpu_round/sum_round_reg[41]/CK  my_fpu_double/i_fpu_round/sum_round_reg[40]/CK  my_fpu_double/i_fpu_round/sum_round_reg[39]/CK  my_fpu_double/i_fpu_round/sum_round_reg[38]/CK  my_fpu_double/i_fpu_round/sum_round_reg[37]/CK  my_fpu_double/i_fpu_round/sum_round_reg[36]/CK  my_fpu_double/i_fpu_round/sum_round_reg[35]/CK  my_fpu_double/i_fpu_round/sum_round_reg[34]/CK  my_fpu_double/i_fpu_round/sum_round_reg[33]/CK  my_fpu_double/i_fpu_round/sum_round_reg[32]/CK  my_fpu_double/i_fpu_round/sum_round_reg[31]/CK  my_fpu_double/i_fpu_round/sum_round_reg[30]/CK  my_fpu_double/i_fpu_round/sum_round_reg[29]/CK  my_fpu_double/i_fpu_round/sum_round_reg[28]/CK  my_fpu_double/i_fpu_round/sum_round_reg[27]/CK  my_fpu_double/i_fpu_round/sum_round_reg[26]/CK  my_fpu_double/i_fpu_round/sum_round_reg[25]/CK  my_fpu_double/i_fpu_round/sum_round_reg[24]/CK  my_fpu_double/i_fpu_round/sum_round_reg[23]/CK  my_fpu_double/i_fpu_round/sum_round_reg[22]/CK  my_fpu_double/i_fpu_round/sum_round_reg[21]/CK  my_fpu_double/i_fpu_round/sum_round_reg[20]/CK  my_fpu_double/i_fpu_round/sum_round_reg[19]/CK  my_fpu_double/i_fpu_round/sum_round_reg[18]/CK  my_fpu_double/i_fpu_round/sum_round_reg[17]/CK  my_fpu_double/i_fpu_round/sum_round_reg[16]/CK  my_fpu_double/i_fpu_round/sum_round_reg[15]/CK  my_fpu_double/i_fpu_round/sum_round_reg[14]/CK  my_fpu_double/i_fpu_round/sum_round_reg[13]/CK  my_fpu_double/i_fpu_round/sum_round_reg[12]/CK  my_fpu_double/i_fpu_round/sum_round_reg[11]/CK  my_fpu_double/i_fpu_round/sum_round_reg[10]/CK  my_fpu_double/i_fpu_round/sum_round_reg[9]/CK  my_fpu_double/i_fpu_round/sum_round_reg[8]/CK  my_fpu_double/i_fpu_round/sum_round_reg[7]/CK  my_fpu_double/i_fpu_round/sum_round_reg[6]/CK  my_fpu_double/i_fpu_round/sum_round_reg[5]/CK  my_fpu_double/i_fpu_round/sum_round_reg[4]/CK  my_fpu_double/i_fpu_round/sum_round_reg[3]/CK  my_fpu_double/i_fpu_round/sum_round_reg[2]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[53]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[52]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[51]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[50]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[49]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[48]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[47]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[46]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[45]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[44]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[43]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[42]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[41]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[40]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[39]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[38]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[37]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[36]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[35]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[34]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[33]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[32]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[31]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[30]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[29]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[28]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[27]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[26]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[25]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[24]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[23]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[22]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[21]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[20]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[19]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[18]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[17]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[16]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[15]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[14]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[13]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[12]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[11]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[10]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[9]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[8]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[7]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[6]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[5]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[4]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[3]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[2]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[11]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[10]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[9]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[8]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[7]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[6]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[5]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[4]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[3]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[2]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[1]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[0]/CK  my_fpu_double/i_fpu_round/sum_final_reg[53]/CK  my_fpu_double/i_fpu_round/round_out_reg[51]/CK  my_fpu_double/i_fpu_round/sum_final_reg[52]/CK  my_fpu_double/i_fpu_round/round_out_reg[50]/CK  my_fpu_double/i_fpu_round/sum_final_reg[51]/CK  my_fpu_double/i_fpu_round/round_out_reg[49]/CK  my_fpu_double/i_fpu_round/sum_final_reg[50]/CK  my_fpu_double/i_fpu_round/round_out_reg[48]/CK  my_fpu_double/i_fpu_round/sum_final_reg[49]/CK  my_fpu_double/i_fpu_round/round_out_reg[47]/CK  my_fpu_double/i_fpu_round/sum_final_reg[48]/CK  my_fpu_double/i_fpu_round/round_out_reg[46]/CK  my_fpu_double/i_fpu_round/sum_final_reg[47]/CK  my_fpu_double/i_fpu_round/round_out_reg[45]/CK  my_fpu_double/i_fpu_round/sum_final_reg[46]/CK  my_fpu_double/i_fpu_round/round_out_reg[44]/CK  my_fpu_double/i_fpu_round/sum_final_reg[45]/CK  my_fpu_double/i_fpu_round/round_out_reg[43]/CK  my_fpu_double/i_fpu_round/sum_final_reg[44]/CK  my_fpu_double/i_fpu_round/round_out_reg[42]/CK  my_fpu_double/i_fpu_round/sum_final_reg[43]/CK  my_fpu_double/i_fpu_round/round_out_reg[41]/CK  my_fpu_double/i_fpu_round/sum_final_reg[42]/CK  my_fpu_double/i_fpu_round/round_out_reg[40]/CK  my_fpu_double/i_fpu_round/sum_final_reg[41]/CK  my_fpu_double/i_fpu_round/round_out_reg[39]/CK  my_fpu_double/i_fpu_round/sum_final_reg[40]/CK  my_fpu_double/i_fpu_round/round_out_reg[38]/CK  my_fpu_double/i_fpu_round/sum_final_reg[39]/CK  my_fpu_double/i_fpu_round/round_out_reg[37]/CK  my_fpu_double/i_fpu_round/sum_final_reg[38]/CK  my_fpu_double/i_fpu_round/round_out_reg[36]/CK  my_fpu_double/i_fpu_round/sum_final_reg[37]/CK  my_fpu_double/i_fpu_round/round_out_reg[35]/CK  my_fpu_double/i_fpu_round/sum_final_reg[36]/CK  my_fpu_double/i_fpu_round/round_out_reg[34]/CK  my_fpu_double/i_fpu_round/sum_final_reg[35]/CK  my_fpu_double/i_fpu_round/round_out_reg[33]/CK  my_fpu_double/i_fpu_round/sum_final_reg[34]/CK  my_fpu_double/i_fpu_round/round_out_reg[32]/CK  my_fpu_double/i_fpu_round/sum_final_reg[33]/CK  my_fpu_double/i_fpu_round/round_out_reg[31]/CK  my_fpu_double/i_fpu_round/sum_final_reg[32]/CK  my_fpu_double/i_fpu_round/round_out_reg[30]/CK  my_fpu_double/i_fpu_round/sum_final_reg[31]/CK  my_fpu_double/i_fpu_round/round_out_reg[29]/CK  my_fpu_double/i_fpu_round/sum_final_reg[30]/CK  my_fpu_double/i_fpu_round/round_out_reg[28]/CK  my_fpu_double/i_fpu_round/sum_final_reg[29]/CK  my_fpu_double/i_fpu_round/round_out_reg[27]/CK  my_fpu_double/i_fpu_round/sum_final_reg[28]/CK  my_fpu_double/i_fpu_round/round_out_reg[26]/CK  my_fpu_double/i_fpu_round/sum_final_reg[27]/CK  my_fpu_double/i_fpu_round/round_out_reg[25]/CK  my_fpu_double/i_fpu_round/sum_final_reg[26]/CK  my_fpu_double/i_fpu_round/round_out_reg[24]/CK  my_fpu_double/i_fpu_round/sum_final_reg[25]/CK  my_fpu_double/i_fpu_round/round_out_reg[23]/CK  my_fpu_double/i_fpu_round/sum_final_reg[24]/CK  my_fpu_double/i_fpu_round/round_out_reg[22]/CK  my_fpu_double/i_fpu_round/sum_final_reg[23]/CK  my_fpu_double/i_fpu_round/round_out_reg[21]/CK  my_fpu_double/i_fpu_round/sum_final_reg[22]/CK  my_fpu_double/i_fpu_round/round_out_reg[20]/CK  my_fpu_double/i_fpu_round/sum_final_reg[21]/CK  my_fpu_double/i_fpu_round/round_out_reg[19]/CK  my_fpu_double/i_fpu_round/sum_final_reg[20]/CK  my_fpu_double/i_fpu_round/round_out_reg[18]/CK  my_fpu_double/i_fpu_round/sum_final_reg[19]/CK  my_fpu_double/i_fpu_round/round_out_reg[17]/CK  my_fpu_double/i_fpu_round/sum_final_reg[18]/CK  my_fpu_double/i_fpu_round/round_out_reg[16]/CK  my_fpu_double/i_fpu_round/sum_final_reg[17]/CK  my_fpu_double/i_fpu_round/round_out_reg[15]/CK  my_fpu_double/i_fpu_round/sum_final_reg[16]/CK  my_fpu_double/i_fpu_round/round_out_reg[14]/CK  my_fpu_double/i_fpu_round/sum_final_reg[15]/CK  my_fpu_double/i_fpu_round/round_out_reg[13]/CK  my_fpu_double/i_fpu_round/sum_final_reg[14]/CK  my_fpu_double/i_fpu_round/round_out_reg[12]/CK  my_fpu_double/i_fpu_round/sum_final_reg[13]/CK  my_fpu_double/i_fpu_round/round_out_reg[11]/CK  my_fpu_double/i_fpu_round/sum_final_reg[12]/CK  my_fpu_double/i_fpu_round/round_out_reg[10]/CK  my_fpu_double/i_fpu_round/sum_final_reg[11]/CK  my_fpu_double/i_fpu_round/round_out_reg[9]/CK  my_fpu_double/i_fpu_round/sum_final_reg[10]/CK  my_fpu_double/i_fpu_round/round_out_reg[8]/CK  my_fpu_double/i_fpu_round/sum_final_reg[9]/CK  my_fpu_double/i_fpu_round/round_out_reg[7]/CK  my_fpu_double/i_fpu_round/sum_final_reg[8]/CK  my_fpu_double/i_fpu_round/round_out_reg[6]/CK  my_fpu_double/i_fpu_round/sum_final_reg[7]/CK  my_fpu_double/i_fpu_round/round_out_reg[5]/CK  my_fpu_double/i_fpu_round/sum_final_reg[6]/CK  my_fpu_double/i_fpu_round/round_out_reg[4]/CK  my_fpu_double/i_fpu_round/sum_final_reg[5]/CK  my_fpu_double/i_fpu_round/round_out_reg[3]/CK  my_fpu_double/i_fpu_round/sum_final_reg[4]/CK  my_fpu_double/i_fpu_round/round_out_reg[2]/CK  my_fpu_double/i_fpu_round/sum_final_reg[3]/CK  my_fpu_double/i_fpu_round/round_out_reg[1]/CK  my_fpu_double/i_fpu_round/sum_final_reg[2]/CK  my_fpu_double/i_fpu_round/round_out_reg[0]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[11]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[11]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[10]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[10]/CK  my_fpu_double/i_fpu_round/round_out_reg[62]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[9]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[9]/CK  my_fpu_double/i_fpu_round/round_out_reg[61]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[8]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[8]/CK  my_fpu_double/i_fpu_round/round_out_reg[60]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[7]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[7]/CK  my_fpu_double/i_fpu_round/round_out_reg[59]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[6]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[6]/CK  my_fpu_double/i_fpu_round/round_out_reg[58]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[5]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[5]/CK  my_fpu_double/i_fpu_round/round_out_reg[57]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[4]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[4]/CK  my_fpu_double/i_fpu_round/round_out_reg[56]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[3]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[3]/CK  my_fpu_double/i_fpu_round/round_out_reg[55]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[2]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[2]/CK  my_fpu_double/i_fpu_round/round_out_reg[54]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[1]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[1]/CK  my_fpu_double/i_fpu_round/round_out_reg[53]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[0]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[0]/CK  my_fpu_double/i_fpu_round/round_out_reg[52]/CK  my_fpu_double/i_fpu_exceptions/in_et_zero_reg/CK  my_fpu_double/i_fpu_exceptions/opa_et_zero_reg/CK  my_fpu_double/i_fpu_exceptions/opb_et_zero_reg/CK  my_fpu_double/i_fpu_exceptions/add_reg/CK  my_fpu_double/i_fpu_exceptions/subtract_reg/CK  my_fpu_double/i_fpu_exceptions/multiply_reg/CK  my_fpu_double/i_fpu_exceptions/divide_reg/CK  my_fpu_double/i_fpu_exceptions/opa_QNaN_reg/CK  my_fpu_double/i_fpu_exceptions/opb_QNaN_reg/CK  my_fpu_double/i_fpu_exceptions/opa_SNaN_reg/CK  my_fpu_double/i_fpu_exceptions/opb_SNaN_reg/CK  my_fpu_double/i_fpu_exceptions/opa_pos_inf_reg/CK  my_fpu_double/i_fpu_exceptions/opb_pos_inf_reg/CK  my_fpu_double/i_fpu_exceptions/opa_neg_inf_reg/CK  my_fpu_double/i_fpu_exceptions/opb_neg_inf_reg/CK  my_fpu_double/i_fpu_exceptions/opa_inf_reg/CK  my_fpu_double/i_fpu_exceptions/opb_inf_reg/CK  my_fpu_double/i_fpu_exceptions/NaN_input_reg/CK  my_fpu_double/i_fpu_exceptions/SNaN_input_reg/CK  my_fpu_double/i_fpu_exceptions/a_NaN_reg/CK  my_fpu_double/i_fpu_exceptions/div_by_0_reg/CK  my_fpu_double/i_fpu_exceptions/div_0_by_0_reg/CK  my_fpu_double/i_fpu_exceptions/div_inf_by_inf_reg/CK  my_fpu_double/i_fpu_exceptions/div_by_inf_reg/CK  my_fpu_double/i_fpu_exceptions/mul_0_by_inf_reg/CK  my_fpu_double/i_fpu_exceptions/mul_inf_reg/CK  my_fpu_double/i_fpu_exceptions/div_inf_reg/CK  my_fpu_double/i_fpu_exceptions/add_inf_reg/CK  my_fpu_double/i_fpu_exceptions/sub_inf_reg/CK  my_fpu_double/i_fpu_exceptions/addsub_inf_invalid_reg/CK  my_fpu_double/i_fpu_exceptions/addsub_inf_reg/CK  my_fpu_double/i_fpu_exceptions/out_inf_trigger_reg/CK  my_fpu_double/i_fpu_exceptions/out_pos_inf_reg/CK  my_fpu_double/i_fpu_exceptions/out_neg_inf_reg/CK  my_fpu_double/i_fpu_exceptions/round_to_zero_reg/CK  my_fpu_double/i_fpu_exceptions/round_to_pos_inf_reg/CK  my_fpu_double/i_fpu_exceptions/round_to_neg_inf_reg/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_trigger_reg/CK  my_fpu_double/i_fpu_exceptions/mul_uf_reg/CK  my_fpu_double/i_fpu_exceptions/div_uf_reg/CK  my_fpu_double/i_fpu_exceptions/underflow_trigger_reg/CK  my_fpu_double/i_fpu_exceptions/invalid_trigger_reg/CK  my_fpu_double/i_fpu_exceptions/overflow_trigger_reg/CK  my_fpu_double/i_fpu_exceptions/inexact_trigger_reg/CK  my_fpu_double/i_fpu_exceptions/except_trigger_reg/CK  my_fpu_double/i_fpu_exceptions/enable_trigger_reg/CK  my_fpu_double/i_fpu_exceptions/NaN_out_trigger_reg/CK  my_fpu_double/i_fpu_exceptions/SNaN_trigger_reg/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[62]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[61]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[60]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[59]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[58]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[57]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[56]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[55]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[54]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[53]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[52]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[51]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[50]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[49]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[48]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[47]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[46]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[45]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[44]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[43]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[42]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[41]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[40]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[39]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[38]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[37]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[36]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[35]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[34]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[33]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[32]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[31]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[30]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[29]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[28]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[27]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[26]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[25]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[24]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[23]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[22]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[21]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[20]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[19]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[18]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[17]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[16]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[15]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[14]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[13]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[12]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[11]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[10]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[9]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[8]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[7]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[6]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[5]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[4]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[3]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[2]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[1]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[0]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[62]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[61]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[60]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[59]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[58]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[57]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[56]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[55]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[54]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[53]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[52]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[51]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[50]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[49]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[48]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[47]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[46]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[45]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[44]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[43]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[42]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[41]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[40]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[39]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[38]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[37]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[36]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[35]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[34]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[33]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[32]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[31]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[30]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[29]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[28]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[27]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[26]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[25]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[24]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[23]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[22]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[21]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[20]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[19]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[18]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[17]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[16]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[15]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[14]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[13]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[12]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[11]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[10]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[9]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[8]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[7]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[6]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[5]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[4]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[3]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[2]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[1]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[0]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[62]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[61]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[60]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[59]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[58]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[57]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[56]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[55]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[54]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[53]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[51]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[50]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[49]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[48]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[47]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[46]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[45]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[44]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[43]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[42]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[41]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[40]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[39]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[38]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[37]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[36]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[35]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[34]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[33]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[32]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[31]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[30]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[29]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[28]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[27]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[26]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[25]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[24]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[23]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[22]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[21]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[20]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[19]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[18]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[17]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[16]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[15]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[14]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[13]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[12]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[11]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[10]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[9]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[8]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[7]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[6]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[5]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[4]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[3]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[2]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[1]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[0]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[62]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[61]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[60]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[59]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[58]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[57]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[56]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[55]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[54]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[53]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[52]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[51]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[50]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[49]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[48]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[47]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[46]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[45]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[44]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[43]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[42]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[41]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[40]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[39]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[38]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[37]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[36]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[35]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[34]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[33]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[32]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[31]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[30]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[29]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[28]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[27]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[26]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[25]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[24]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[23]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[22]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[21]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[20]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[19]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[18]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[17]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[16]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[15]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[14]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[13]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[12]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[11]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[10]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[9]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[8]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[7]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[6]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[5]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[4]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[3]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[2]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[1]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[0]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[63]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[62]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[61]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[60]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[59]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[58]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[57]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[56]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[55]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[54]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[53]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[52]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[51]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[50]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[49]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[48]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[47]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[46]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[45]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[44]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[43]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[42]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[41]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[40]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[39]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[38]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[37]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[36]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[35]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[34]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[33]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[32]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[31]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[30]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[29]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[28]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[27]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[26]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[25]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[24]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[23]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[22]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[21]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[20]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[19]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[18]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[17]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[16]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[15]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[14]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[13]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[12]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[11]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[10]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[9]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[8]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[7]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[6]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[5]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[4]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[3]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[2]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[1]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[0]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[63]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[63]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[62]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[62]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[61]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[61]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[60]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[60]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[59]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[59]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[58]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[58]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[57]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[57]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[56]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[56]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[55]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[55]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[54]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[54]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[53]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[53]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[52]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[52]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[51]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[51]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[50]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[50]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[49]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[49]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[48]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[48]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[47]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[47]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[46]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[46]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[45]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[45]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[44]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[44]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[43]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[43]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[42]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[42]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[41]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[41]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[40]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[40]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[39]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[39]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[38]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[38]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[37]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[37]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[36]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[36]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[35]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[35]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[34]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[34]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[33]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[33]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[32]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[32]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[31]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[31]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[30]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[30]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[29]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[29]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[28]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[28]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[27]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[27]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[26]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[26]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[25]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[25]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[24]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[24]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[23]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[23]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[22]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[22]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[21]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[21]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[20]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[20]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[19]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[19]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[18]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[18]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[17]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[17]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[16]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[16]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[15]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[15]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[14]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[14]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[13]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[13]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[12]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[12]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[11]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[11]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[10]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[10]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[9]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[9]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[8]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[8]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[7]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[7]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[6]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[6]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[5]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[5]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[4]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[4]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[3]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[3]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[2]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[2]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[1]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[1]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[0]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[0]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[63]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[62]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[61]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[60]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[59]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[58]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[57]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[56]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[55]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[54]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[53]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[52]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[51]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[50]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[49]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[48]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[47]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[46]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[45]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[44]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[43]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[42]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[41]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[40]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[39]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[38]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[37]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[36]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[35]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[34]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[33]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[32]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[31]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[30]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[29]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[28]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[27]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[26]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[25]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[24]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[23]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[22]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[21]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[20]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[19]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[18]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[17]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[16]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[15]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[14]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[13]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[12]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[11]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[10]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[9]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[8]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[7]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[6]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[5]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[4]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[3]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[2]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[1]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[0]/CK  my_fpu_double/i_fpu_exceptions/ex_enable_reg/CK  my_fpu_double/i_fpu_exceptions/underflow_reg/CK  my_fpu_double/i_fpu_exceptions/overflow_reg/CK  my_fpu_double/i_fpu_exceptions/inexact_reg/CK  my_fpu_double/i_fpu_exceptions/exception_reg/CK  my_fpu_double/i_fpu_exceptions/invalid_reg/CK )
[04/20 13:09:24    227s] Level 1 (Total=4449	Sink=4449)
[04/20 13:09:24    227s] Total Sinks		: 4449
[04/20 13:09:24    227s] 
[04/20 13:09:24    227s] # Analysis View: core_adapter_av
[04/20 13:09:24    227s] ********** Clock clk Pre-Route Timing Analysis **********
[04/20 13:09:24    227s] Nr. of Subtrees                : 1
[04/20 13:09:24    227s] Nr. of Sinks                   : 4449
[04/20 13:09:24    227s] Nr. of Buffer                  : 0
[04/20 13:09:24    227s] Nr. of Level (including gates) : 0
[04/20 13:09:24    227s] Root Rise Input Tran           : 0.1(ps)
[04/20 13:09:24    227s] Root Fall Input Tran           : 0.1(ps)
[04/20 13:09:24    227s] No Driving Cell Specified!
[04/20 13:09:24    227s] Max trig. edge delay at sink(R): my_fpu_double/i_fpu_mul/product_2_reg[67]/CK 12821(ps)
[04/20 13:09:24    227s] Min trig. edge delay at sink(R): my_fpu_double/i_fpu_mul/sum_6_reg[28]/CK 1.6(ps)
[04/20 13:09:24    227s] 
[04/20 13:09:24    227s] 
[04/20 13:09:24    227s]                                  (Actual)               (Required)          
[04/20 13:09:24    227s] Rise Phase Delay               : 1.6~12821(ps)          200~3000(ps)        
[04/20 13:09:24    227s] Fall Phase Delay               : 1.6~12821(ps)          200~3000(ps)        
[04/20 13:09:24    227s] Trig. Edge Skew                : 12819.4(ps)            400(ps)             
[04/20 13:09:24    227s] Rise Skew                      : 12819.4(ps)            
[04/20 13:09:24    227s] Fall Skew                      : 12819.4(ps)            
[04/20 13:09:24    227s] Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
[04/20 13:09:24    227s] Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
[04/20 13:09:24    227s] Max. Rise Sink Tran.           : 19618(ps)              200(ps)             
[04/20 13:09:24    227s] Max. Fall Sink Tran.           : 19618(ps)              200(ps)             
[04/20 13:09:24    227s] Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
[04/20 13:09:24    227s] Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
[04/20 13:09:24    227s] Min. Rise Sink Tran.           : 8.6(ps)                0(ps)               
[04/20 13:09:24    227s] Min. Fall Sink Tran.           : 8.6(ps)                0(ps)               
[04/20 13:09:24    227s] 
[04/20 13:09:24    227s] view core_adapter_av : skew = 12819.4ps (required = 400ps)
[04/20 13:09:24    227s] 
[04/20 13:09:24    227s] 
[04/20 13:09:24    227s] Generating Clock Analysis Report results/core_adapter.ctsrpt ....
[04/20 13:09:24    227s] Clock Analysis (CPU Time 0:00:25.6)
[04/20 13:09:24    227s] 
[04/20 13:09:24    227s] 
[04/20 13:09:24    227s] *** End reportClockTree (cpu=0:00:25.6, real=0:00:26.0, mem=1944.8M) ***
[04/20 13:09:24    227s] **WARN: (IMPCK-8086):	The command saveClockNets is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/20 13:09:24    227s] <CMD> all_hold_analysis_views
[04/20 13:09:24    227s] <CMD> all_setup_analysis_views
[04/20 13:09:24    227s] <CMD> getPlaceMode -doneQuickCTS -quiet
[04/20 13:09:24    227s] Redoing specifyClockTree ...
[04/20 13:09:24    227s] Checking spec file integrity...
[04/20 13:09:24    227s] **WARN: (IMPCK-951):	Net clk have 4450 pins.
[04/20 13:09:24    227s] <CMD> saveNetlist results/verilog/core_adapter.cts.v
[04/20 13:09:24    227s] Writing Netlist "results/verilog/core_adapter.cts.v" ...
[04/20 13:09:24    227s] <CMD> saveDesign DBS/06-cts.enc -relativePath -compress
[04/20 13:09:24    227s] #% Begin save design ... (date=04/20 13:09:24, mem=1702.8M)
[04/20 13:09:24    227s] % Begin Save ccopt configuration ... (date=04/20 13:09:24, mem=1702.8M)
[04/20 13:09:24    227s] % End Save ccopt configuration ... (date=04/20 13:09:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.8M, current mem=1702.8M)
[04/20 13:09:24    227s] % Begin Save clock tree specification data ... (date=04/20 13:09:24, mem=1702.8M)
[04/20 13:09:24    227s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/20 13:09:24    227s] Redoing specifyClockTree ...
[04/20 13:09:24    227s] Checking spec file integrity...
[04/20 13:09:24    227s] % End Save clock tree specification data ... (date=04/20 13:09:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.8M, current mem=1702.8M)
[04/20 13:09:24    227s] % Begin Save netlist data ... (date=04/20 13:09:24, mem=1702.8M)
[04/20 13:09:24    227s] Writing Binary DB to DBS/06-cts.enc.dat/core_adapter.v.bin in single-threaded mode...
[04/20 13:09:24    227s] % End Save netlist data ... (date=04/20 13:09:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.8M, current mem=1702.8M)
[04/20 13:09:24    227s] Saving congestion map file DBS/06-cts.enc.dat/core_adapter.route.congmap.gz ...
[04/20 13:09:24    227s] % Begin Save AAE data ... (date=04/20 13:09:24, mem=1702.8M)
[04/20 13:09:24    227s] Saving AAE Data ...
[04/20 13:09:24    227s] % End Save AAE data ... (date=04/20 13:09:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.8M, current mem=1702.8M)
[04/20 13:09:24    227s] % Begin Save clock tree data ... (date=04/20 13:09:24, mem=1702.8M)
[04/20 13:09:24    227s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/20 13:09:24    227s] Saving clock tree spec file 'DBS/06-cts.enc.dat/core_adapter.ctstch' ...
[04/20 13:09:24    227s] % End Save clock tree data ... (date=04/20 13:09:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.8M, current mem=1702.8M)
[04/20 13:09:24    227s] Saving preference file DBS/06-cts.enc.dat/gui.pref.tcl ...
[04/20 13:09:24    227s] Saving mode setting ...
[04/20 13:09:24    227s] Saving global file ...
[04/20 13:09:25    227s] % Begin Save floorplan data ... (date=04/20 13:09:24, mem=1702.8M)
[04/20 13:09:25    227s] Saving floorplan file ...
[04/20 13:09:25    227s] % End Save floorplan data ... (date=04/20 13:09:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.8M, current mem=1702.8M)
[04/20 13:09:25    227s] Saving Drc markers ...
[04/20 13:09:25    227s] ... No Drc file written since there is no markers found.
[04/20 13:09:25    228s] % Begin Save placement data ... (date=04/20 13:09:25, mem=1702.8M)
[04/20 13:09:25    228s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/20 13:09:25    228s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1944.8M) ***
[04/20 13:09:25    228s] % End Save placement data ... (date=04/20 13:09:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.8M, current mem=1702.8M)
[04/20 13:09:25    228s] % Begin Save routing data ... (date=04/20 13:09:25, mem=1702.8M)
[04/20 13:09:25    228s] Saving route file ...
[04/20 13:09:25    228s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1944.8M) ***
[04/20 13:09:25    228s] % End Save routing data ... (date=04/20 13:09:25, total cpu=0:00:00.2, real=0:00:00.0, peak res=1702.8M, current mem=1702.8M)
[04/20 13:09:25    228s] Saving property file DBS/06-cts.enc.dat/core_adapter.prop
[04/20 13:09:25    228s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1944.8M) ***
[04/20 13:09:25    228s] % Begin Save power constraints data ... (date=04/20 13:09:25, mem=1702.8M)
[04/20 13:09:25    228s] % End Save power constraints data ... (date=04/20 13:09:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.8M, current mem=1702.8M)
[04/20 13:09:25    228s] Saving rc congestion map DBS/06-cts.enc.dat/core_adapter.congmap.gz ...
[04/20 13:09:25    228s] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[04/20 13:09:25    228s] Generated self-contained design 06-cts.enc.dat
[04/20 13:09:25    228s] #% End save design ... (date=04/20 13:09:25, total cpu=0:00:00.9, real=0:00:01.0, peak res=1709.8M, current mem=922.3M)
[04/20 13:09:25    228s] 
[04/20 13:09:25    228s] *** Summary of all messages that are not suppressed in this session:
[04/20 13:09:25    228s] Severity  ID               Count  Summary                                  
[04/20 13:09:25    228s] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[04/20 13:09:25    228s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[04/20 13:09:25    228s] ERROR     IMPOAX-142           2  %s                                       
[04/20 13:09:25    228s] *** Message Summary: 2 warning(s), 3 error(s)
[04/20 13:09:25    228s] 
[04/20 13:09:25    228s] **WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
[04/20 13:09:25    228s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/20 13:09:25    228s] Set wireMPool w/ noThreadCheck
[04/20 13:09:25    228s] *** Starting trialRoute (mem=1262.7M) ***
[04/20 13:09:25    228s] 
[04/20 13:09:25    228s] Using hname+ instead name for net compare
[04/20 13:09:25    228s] There are 0 guide points passed to earlyGlobalRoute for fixed pins.
[04/20 13:09:25    228s] There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
[04/20 13:09:25    228s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[04/20 13:09:25    228s] **WARN: (IMPTR-7102):	There are 1 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
[04/20 13:09:25    228s] Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
[04/20 13:09:25    228s] Phase 0 (cpu= 0:00:00.1 real= 0:00:00.1 mem= 1262.7M)
[04/20 13:09:25    228s] Options:  -highEffort -noPinGuide
[04/20 13:09:25    228s] 
[04/20 13:09:25    228s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[04/20 13:09:25    228s] Set wireMPool w/ noThreadCheck
[04/20 13:09:25    228s] routingBox: (0 0) (519840 519960)
[04/20 13:09:25    228s] coreBox:    (9880 10080) (509960 509880)
[04/20 13:09:26    228s] 
[04/20 13:09:26    228s] Phase 1a route (cpu=0:00:00.2 real=0:00:00.2 mem=1262.7M):
[04/20 13:09:26    228s] Est net length = 2.954e+05um = 1.481e+05H + 1.473e+05V
[04/20 13:09:26    228s] Usage: (26.6%H 38.4%V) = (1.947e+05um 2.764e+05um) = (114620 165252)
[04/20 13:09:26    228s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[04/20 13:09:26    228s] Overflow: 487 = 1 (0.00% H) + 486 (1.95% V)
[04/20 13:09:26    228s] 
[04/20 13:09:26    228s] Phase 1b route (cpu=0:00:00.1 real=0:00:00.1 mem=1262.7M):
[04/20 13:09:26    228s] Usage: (26.6%H 38.4%V) = (1.941e+05um 2.764e+05um) = (114278 165252)
[04/20 13:09:26    228s] Overflow: 475 = 0 (0.00% H) + 475 (1.90% V)
[04/20 13:09:26    228s] 
[04/20 13:09:26    229s] Phase 1c route (cpu=0:00:00.1 real=0:00:00.1 mem=1262.7M):
[04/20 13:09:26    229s] Usage: (26.5%H 38.4%V) = (1.932e+05um 2.762e+05um) = (113779 165152)
[04/20 13:09:26    229s] Overflow: 427 = 0 (0.00% H) + 427 (1.71% V)
[04/20 13:09:26    229s] 
[04/20 13:09:26    229s] Phase 1d route (cpu=0:00:00.1 real=0:00:00.1 mem=1262.7M):
[04/20 13:09:26    229s] Usage: (26.5%H 38.4%V) = (1.932e+05um 2.763e+05um) = (113822 165192)
[04/20 13:09:26    229s] Overflow: 375 = 0 (0.00% H) + 375 (1.51% V)
[04/20 13:09:26    229s] 
[04/20 13:09:26    229s] Phase 1a-1d Overflow: 0.00% H + 1.51% V (0:00:00.5 1262.7M)

[04/20 13:09:26    229s] 
[04/20 13:09:26    229s] Phase 1e route (cpu=0:00:00.1 real=0:00:00.1 mem=1262.7M):
[04/20 13:09:26    229s] Usage: (26.5%H 38.4%V) = (1.937e+05um 2.764e+05um) = (114122 165291)
[04/20 13:09:26    229s] Overflow: 187 = 0 (0.00% H) + 187 (0.75% V)
[04/20 13:09:26    229s] 
[04/20 13:09:26    229s] Phase 1f route (cpu=0:00:00.1 real=0:00:00.1 mem=1262.7M):
[04/20 13:09:26    229s] Usage: (26.6%H 38.4%V) = (1.941e+05um 2.765e+05um) = (114355 165388)
[04/20 13:09:26    229s] Overflow: 79 = 0 (0.00% H) + 79 (0.32% V)
[04/20 13:09:26    229s] 
[04/20 13:09:26    229s] Phase 1g route (cpu=0:00:00.1 real=0:00:00.1 mem=1262.7M):
[04/20 13:09:26    229s] Usage: (26.6%H 38.4%V) = (1.945e+05um 2.767e+05um) = (114577 165519)
[04/20 13:09:26    229s] Overflow: 12 = 0 (0.00% H) + 12 (0.05% V)
[04/20 13:09:26    229s] 
[04/20 13:09:26    229s] Phase 1h route (cpu=0:00:00.1 real=0:00:00.1 mem=1262.7M):
[04/20 13:09:26    229s] Usage: (26.6%H 38.4%V) = (1.945e+05um 2.767e+05um) = (114577 165519)
[04/20 13:09:26    229s] Overflow: 12 = 0 (0.00% H) + 12 (0.05% V)
[04/20 13:09:26    229s] 
[04/20 13:09:26    229s] Congestion distribution:
[04/20 13:09:26    229s] 
[04/20 13:09:26    229s] Remain	cntH		cntV
[04/20 13:09:26    229s] --------------------------------------
[04/20 13:09:26    229s]  -2:	0	 0.00%	1	 0.00%
[04/20 13:09:26    229s]  -1:	0	 0.00%	11	 0.04%
[04/20 13:09:26    229s] --------------------------------------
[04/20 13:09:26    229s]   0:	3	 0.01%	635	 2.55%
[04/20 13:09:26    229s]   1:	11	 0.04%	503	 2.02%
[04/20 13:09:26    229s]   2:	35	 0.14%	740	 2.97%
[04/20 13:09:26    229s]   3:	108	 0.43%	971	 3.89%
[04/20 13:09:26    229s]   4:	276	 1.11%	1412	 5.66%
[04/20 13:09:26    229s]   5:	24515	98.26%	20675	82.87%
[04/20 13:09:26    229s] 
[04/20 13:09:26    229s] 
[04/20 13:09:26    229s] Phase 1e-1h Overflow: 0.00% H + 0.05% V (0:00:00.3 1262.7M)

[04/20 13:09:26    229s] Global route (cpu=0.8s real=0.8s 1262.7M)
[04/20 13:09:27    229s] 
[04/20 13:09:27    229s] 
[04/20 13:09:27    229s] *** After '-updateRemainTrks' operation: 
[04/20 13:09:27    229s] 
[04/20 13:09:27    229s] Usage: (29.4%H 40.1%V) = (2.160e+05um 2.869e+05um) = (126584 172834)
[04/20 13:09:27    229s] Overflow: 631 = 17 (0.07% H) + 614 (2.46% V)
[04/20 13:09:27    229s] 
[04/20 13:09:27    229s] Phase 1l Overflow: 0.07% H + 2.46% V (0:00:00.5 1270.7M)

[04/20 13:09:27    229s] 
[04/20 13:09:27    229s] Congestion distribution:
[04/20 13:09:27    229s] 
[04/20 13:09:27    229s] Remain	cntH		cntV
[04/20 13:09:27    229s] --------------------------------------
[04/20 13:09:27    229s]  -5:	0	 0.00%	34	 0.14%
[04/20 13:09:27    229s]  -4:	0	 0.00%	25	 0.10%
[04/20 13:09:27    229s]  -3:	0	 0.00%	59	 0.24%
[04/20 13:09:27    229s]  -2:	5	 0.02%	103	 0.41%
[04/20 13:09:27    229s]  -1:	10	 0.04%	235	 0.94%
[04/20 13:09:27    229s] --------------------------------------
[04/20 13:09:27    229s]   0:	30	 0.12%	450	 1.80%
[04/20 13:09:27    229s]   1:	77	 0.31%	682	 2.73%
[04/20 13:09:27    229s]   2:	154	 0.62%	858	 3.44%
[04/20 13:09:27    229s]   3:	276	 1.11%	1134	 4.55%
[04/20 13:09:27    229s]   4:	444	 1.78%	1346	 5.40%
[04/20 13:09:27    229s]   5:	23952	96.01%	20022	80.25%
[04/20 13:09:27    229s] 
[04/20 13:09:27    229s] Starting trMTInitAdjWires in ST mode ...
[04/20 13:09:27    230s] 
[04/20 13:09:27    230s] *** Completed Phase 1 route (cpu=0:00:01.5 real=0:00:01.5 1270.7M) ***
[04/20 13:09:27    230s] 
[04/20 13:09:27    230s] Using trMTFlushLazyWireDel= 1
[04/20 13:09:27    230s] Not using mpools for CRoute
[04/20 13:09:27    230s] Starting trMTDtrRoute1CleanupA in ST mode ...
[04/20 13:09:27    230s] Phase 2a (cpu=0:00:00.4 real=0:00:00.4 mem=1270.7M)
[04/20 13:09:27    230s] Not using mpools for CRoute
[04/20 13:09:28    230s] Phase 2b (cpu=0:00:00.4 real=0:00:00.4 mem=1270.7M)
[04/20 13:09:28    230s] Starting trMTDtrRoute1CleanupB in ST mode ...
[04/20 13:09:28    231s] Cleanup real= 0:00:00.3
[04/20 13:09:28    231s] Phase 2 total (cpu=0:00:01.0 real=0:00:01.0 mem=1270.7M)
[04/20 13:09:28    231s] 
[04/20 13:09:28    231s] Total length: 3.348e+05um, number of vias: 184927
[04/20 13:09:28    231s] M1(H) length: 1.295e+04um, number of vias: 94566
[04/20 13:09:28    231s] M2(V) length: 1.079e+05um, number of vias: 66002
[04/20 13:09:28    231s] M3(H) length: 1.284e+05um, number of vias: 16750
[04/20 13:09:28    231s] M4(V) length: 4.923e+04um, number of vias: 3973
[04/20 13:09:28    231s] M5(H) length: 1.592e+04um, number of vias: 2829
[04/20 13:09:28    231s] M6(V) length: 1.729e+04um, number of vias: 393
[04/20 13:09:28    231s] M7(H) length: 6.544e+02um, number of vias: 342
[04/20 13:09:28    231s] M8(V) length: 2.163e+03um, number of vias: 47
[04/20 13:09:28    231s] M9(H) length: 1.117e+02um, number of vias: 25
[04/20 13:09:28    231s] M10(V) length: 1.200e+02um
[04/20 13:09:28    231s] *** Completed Phase 2 route (cpu=0:00:01.0 real=0:00:01.1 1270.7M) ***
[04/20 13:09:28    231s] 
[04/20 13:09:28    231s] Skipping QALenRecalc
[04/20 13:09:28    231s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[04/20 13:09:28    231s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[04/20 13:09:28    231s] *** Finished all Phases (cpu=0:00:02.6 mem=1270.7M) ***
[04/20 13:09:28    231s] trMTFlushLazyWireDel was already disabled
[04/20 13:09:28    231s] Starting trMTSprFixZeroViaCodes in ST mode ...
[04/20 13:09:28    231s] trMTSprFixZeroViaCodes runtime= 0:00:00.1
[04/20 13:09:28    231s] **WARN: (IMPTR-7102):	There are 1 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
[04/20 13:09:28    231s] Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
[04/20 13:09:28    231s] Starting trMTRemoveAntenna in ST mode ...
[04/20 13:09:28    231s] Peak Memory Usage was 1270.7M 
[04/20 13:09:28    231s] TrialRoute+GlbRouteEst total runtime= +0:00:02.8 = 0:00:09.7
[04/20 13:09:28    231s]   TrialRoute full (called 3x) runtime= 0:00:09.7
[04/20 13:09:28    231s] *** Finished trialRoute (cpu=0:00:02.8 mem=1270.7M) ***
[04/20 13:09:28    231s] 
[04/20 13:09:28    231s] Set wireMPool w/ threadCheck
[04/20 13:09:28    231s] <CMD> extractRC
[04/20 13:09:28    231s] Extraction called for design 'core_adapter' of instances=25196 and nets=28531 using extraction engine 'preRoute' .
[04/20 13:09:28    231s] PreRoute RC Extraction called for design core_adapter.
[04/20 13:09:28    231s] RC Extraction called in multi-corner(1) mode.
[04/20 13:09:28    231s] RCMode: PreRoute
[04/20 13:09:28    231s]       RC Corner Indexes            0   
[04/20 13:09:28    231s] Capacitance Scaling Factor   : 1.00000 
[04/20 13:09:28    231s] Resistance Scaling Factor    : 1.00000 
[04/20 13:09:28    231s] Clock Cap. Scaling Factor    : 1.00000 
[04/20 13:09:28    231s] Clock Res. Scaling Factor    : 1.00000 
[04/20 13:09:28    231s] Shrink Factor                : 1.00000
[04/20 13:09:28    231s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/20 13:09:28    231s] Using capacitance table file ...
[04/20 13:09:28    231s] Updating RC grid for preRoute extraction ...
[04/20 13:09:28    231s] Initializing multi-corner capacitance tables ... 
[04/20 13:09:28    231s] Initializing multi-corner resistance tables ...
[04/20 13:09:28    231s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1256.141M)
[04/20 13:09:28    231s] <CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true -clockPropagation sdcControl
[04/20 13:09:28    231s] <CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir ./results/timing/06-cts-timeDesign.hold
[04/20 13:09:29    232s] Effort level <high> specified for reg2reg path_group
[04/20 13:09:29    232s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1242.4M
[04/20 13:09:29    232s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1242.4M
[04/20 13:09:29    232s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1242.4M
[04/20 13:09:29    232s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1242.4M
[04/20 13:09:29    232s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1242.4M
[04/20 13:09:29    232s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1242.4M
[04/20 13:09:29    232s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1242.4M
[04/20 13:09:29    232s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1242.4M
[04/20 13:09:29    232s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1242.4M
[04/20 13:09:29    232s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:1242.4M
[04/20 13:09:29    232s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1242.4M
[04/20 13:09:29    232s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1242.4M
[04/20 13:09:29    232s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1242.4M
[04/20 13:09:29    232s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1242.4M
[04/20 13:09:29    232s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.003, MEM:1242.4M
[04/20 13:09:29    232s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1242.4M
[04/20 13:09:29    232s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1242.4M
[04/20 13:09:29    232s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1242.4M
[04/20 13:09:29    232s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.049, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.049, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.057, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.070, REAL:0.064, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.064, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1242.4M
[04/20 13:09:30    232s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1242.4M
[04/20 13:09:30    232s] #################################################################################
[04/20 13:09:30    232s] # Design Stage: PreRoute
[04/20 13:09:30    232s] # Design Name: core_adapter
[04/20 13:09:30    232s] # Design Mode: 45nm
[04/20 13:09:30    232s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:09:30    232s] # Parasitics Mode: No SPEF/RCDB
[04/20 13:09:30    232s] # Signoff Settings: SI Off 
[04/20 13:09:30    232s] #################################################################################
[04/20 13:09:30    233s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:09:30    233s] Calculate delays in Single mode...
[04/20 13:09:30    233s] Topological Sorting (REAL = 0:00:00.0, MEM = 1244.2M, InitMEM = 1240.4M)
[04/20 13:09:30    233s] Start delay calculation (fullDC) (1 T). (MEM=1244.23)
[04/20 13:09:30    233s] End AAE Lib Interpolated Model. (MEM=1260.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:09:34    237s] Total number of fetched objects 31379
[04/20 13:09:34    237s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:09:34    237s] End delay calculation. (MEM=1308.46 CPU=0:00:03.3 REAL=0:00:03.0)
[04/20 13:09:34    237s] End delay calculation (fullDC). (MEM=1308.46 CPU=0:00:04.2 REAL=0:00:04.0)
[04/20 13:09:34    237s] *** CDM Built up (cpu=0:00:04.5  real=0:00:04.0  mem= 1308.5M) ***
[04/20 13:09:34    237s] *** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:04.0 totSessionCpu=0:03:58 mem=1308.5M)
[04/20 13:09:35    238s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.214  |  0.000  |  0.214  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4448   |    0    |  4448   |
+--------------------+---------+---------+---------+
|core_adapter_av     |  0.214  |  0.000  |  0.214  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  4448   |    0    |  4448   |
+--------------------+---------+---------+---------+

Density: 80.028%
------------------------------------------------------------
Reported timing to dir ./results/timing/06-cts-timeDesign.hold
[04/20 13:09:35    238s] Total CPU time: 6.44 sec
[04/20 13:09:35    238s] Total Real time: 7.0 sec
[04/20 13:09:35    238s] Total Memory Usage: 1250.898438 Mbytes
[04/20 13:09:35    238s] <CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_hold.rpt
[04/20 13:09:35    238s] <CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
[04/20 13:09:36    238s] <CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/06-cts-timeDesign.setup
[04/20 13:09:36    238s] #optDebug: fT-S <1 1 0 0 0>
[04/20 13:09:36    238s] Effort level <high> specified for reg2reg path_group
[04/20 13:09:36    239s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.003, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.049, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.049, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.057, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.070, REAL:0.064, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.064, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1234.4M
[04/20 13:09:36    239s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1234.4M
[04/20 13:09:36    239s] #################################################################################
[04/20 13:09:36    239s] # Design Stage: PreRoute
[04/20 13:09:36    239s] # Design Name: core_adapter
[04/20 13:09:36    239s] # Design Mode: 45nm
[04/20 13:09:36    239s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:09:36    239s] # Parasitics Mode: No SPEF/RCDB
[04/20 13:09:36    239s] # Signoff Settings: SI Off 
[04/20 13:09:36    239s] #################################################################################
[04/20 13:09:37    240s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:09:37    240s] Calculate delays in Single mode...
[04/20 13:09:37    240s] Topological Sorting (REAL = 0:00:00.0, MEM = 1236.2M, InitMEM = 1232.4M)
[04/20 13:09:37    240s] Start delay calculation (fullDC) (1 T). (MEM=1236.23)
[04/20 13:09:37    240s] End AAE Lib Interpolated Model. (MEM=1252.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:09:41    244s] Total number of fetched objects 31379
[04/20 13:09:41    244s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:09:41    244s] End delay calculation. (MEM=1300.46 CPU=0:00:03.3 REAL=0:00:03.0)
[04/20 13:09:41    244s] End delay calculation (fullDC). (MEM=1300.46 CPU=0:00:04.3 REAL=0:00:04.0)
[04/20 13:09:41    244s] *** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 1300.5M) ***
[04/20 13:09:41    244s] *** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:04:05 mem=1300.5M)
[04/20 13:09:43    246s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.547  |  8.144  |  1.547  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+
|core_adapter_av     |  1.547  |  8.144  |  1.547  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.028%
------------------------------------------------------------
Reported timing to dir ./results/timing/06-cts-timeDesign.setup
[04/20 13:09:43    246s] Total CPU time: 7.49 sec
[04/20 13:09:43    246s] Total Real time: 7.0 sec
[04/20 13:09:43    246s] Total Memory Usage: 1248.898438 Mbytes
[04/20 13:09:43    246s] #optDebug: fT-R <0 1 0 0 0>
[04/20 13:09:44    246s] <CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_setup.rpt
[04/20 13:09:44    246s] <CMD> summaryReport -outfile results/summary/06-cts.rpt
[04/20 13:09:44    246s] Start to collect the design information.
[04/20 13:09:44    246s] Build netlist information for Cell core_adapter.
[04/20 13:09:44    246s] Finished collecting the design information.
[04/20 13:09:44    246s] Generating standard cells used in the design report.
[04/20 13:09:44    246s] Analyze library ... 
[04/20 13:09:44    246s] Analyze netlist ... 
[04/20 13:09:44    246s] Generating HFO information report.
[04/20 13:09:44    246s] Generate no-driven nets information report.
[04/20 13:09:44    246s] Analyze timing ... 
[04/20 13:09:44    246s] Analyze floorplan/placement ... 
[04/20 13:09:44    246s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1248.9M
[04/20 13:09:44    246s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1248.9M
[04/20 13:09:44    246s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1248.9M
[04/20 13:09:44    246s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1248.9M
[04/20 13:09:44    246s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1248.9M
[04/20 13:09:44    246s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1248.9M
[04/20 13:09:44    246s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1248.9M
[04/20 13:09:44    246s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1248.9M
[04/20 13:09:44    246s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1248.9M
[04/20 13:09:44    246s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:1248.9M
[04/20 13:09:44    246s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1248.9M
[04/20 13:09:44    246s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1248.9M
[04/20 13:09:44    246s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1248.9M
[04/20 13:09:44    246s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1248.9M
[04/20 13:09:44    246s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.003, MEM:1248.9M
[04/20 13:09:44    246s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1248.9M
[04/20 13:09:44    246s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1248.9M
[04/20 13:09:44    246s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1248.9M
[04/20 13:09:44    246s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.049, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.049, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.057, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.063, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.064, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.001, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.003, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1248.9M
[04/20 13:09:44    247s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1248.9M
[04/20 13:09:44    247s] Analysis Routing ...
[04/20 13:09:44    247s] Report saved in file results/summary/06-cts.rpt.
[04/20 13:09:44    247s] <CMD> initECO temp/ipo2_setup.txt
[04/20 13:09:44    247s] **WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
[04/20 13:09:44    247s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/20 13:09:44    247s] Set wireMPool w/ noThreadCheck
[04/20 13:09:44    247s] *** Starting trialRoute (mem=1246.9M) ***
[04/20 13:09:44    247s] 
[04/20 13:09:44    247s] Using hname+ instead name for net compare
[04/20 13:09:44    247s] There are 0 guide points passed to earlyGlobalRoute for fixed pins.
[04/20 13:09:44    247s] There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
[04/20 13:09:44    247s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[04/20 13:09:44    247s] **WARN: (IMPTR-7102):	There are 1 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
[04/20 13:09:44    247s] Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
[04/20 13:09:44    247s] Phase 0 (cpu= 0:00:00.1 real= 0:00:00.1 mem= 1246.9M)
[04/20 13:09:44    247s] Options:  -highEffort -noPinGuide
[04/20 13:09:44    247s] 
[04/20 13:09:44    247s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[04/20 13:09:44    247s] Set wireMPool w/ noThreadCheck
[04/20 13:09:44    247s] routingBox: (0 0) (519840 519960)
[04/20 13:09:44    247s] coreBox:    (9880 10080) (509960 509880)
[04/20 13:09:45    247s] 
[04/20 13:09:45    247s] Phase 1a route (cpu=0:00:00.2 real=0:00:00.2 mem=1246.9M):
[04/20 13:09:45    247s] Est net length = 2.954e+05um = 1.481e+05H + 1.473e+05V
[04/20 13:09:45    247s] Usage: (26.6%H 38.4%V) = (1.947e+05um 2.764e+05um) = (114620 165252)
[04/20 13:09:45    247s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[04/20 13:09:45    247s] Overflow: 487 = 1 (0.00% H) + 486 (1.95% V)
[04/20 13:09:45    247s] 
[04/20 13:09:45    247s] Phase 1b route (cpu=0:00:00.1 real=0:00:00.1 mem=1246.9M):
[04/20 13:09:45    247s] Usage: (26.6%H 38.4%V) = (1.941e+05um 2.764e+05um) = (114278 165252)
[04/20 13:09:45    247s] Overflow: 475 = 0 (0.00% H) + 475 (1.90% V)
[04/20 13:09:45    247s] 
[04/20 13:09:45    247s] Phase 1c route (cpu=0:00:00.1 real=0:00:00.1 mem=1246.9M):
[04/20 13:09:45    247s] Usage: (26.5%H 38.4%V) = (1.932e+05um 2.762e+05um) = (113779 165152)
[04/20 13:09:45    247s] Overflow: 427 = 0 (0.00% H) + 427 (1.71% V)
[04/20 13:09:45    247s] 
[04/20 13:09:45    247s] Phase 1d route (cpu=0:00:00.1 real=0:00:00.1 mem=1246.9M):
[04/20 13:09:45    247s] Usage: (26.5%H 38.4%V) = (1.932e+05um 2.763e+05um) = (113822 165192)
[04/20 13:09:45    247s] Overflow: 375 = 0 (0.00% H) + 375 (1.51% V)
[04/20 13:09:45    247s] 
[04/20 13:09:45    247s] Phase 1a-1d Overflow: 0.00% H + 1.51% V (0:00:00.6 1246.9M)

[04/20 13:09:45    247s] 
[04/20 13:09:45    247s] Phase 1e route (cpu=0:00:00.1 real=0:00:00.1 mem=1246.9M):
[04/20 13:09:45    247s] Usage: (26.5%H 38.4%V) = (1.937e+05um 2.764e+05um) = (114122 165291)
[04/20 13:09:45    247s] Overflow: 187 = 0 (0.00% H) + 187 (0.75% V)
[04/20 13:09:45    247s] 
[04/20 13:09:45    247s] Phase 1f route (cpu=0:00:00.1 real=0:00:00.1 mem=1246.9M):
[04/20 13:09:45    247s] Usage: (26.6%H 38.4%V) = (1.941e+05um 2.765e+05um) = (114355 165388)
[04/20 13:09:45    247s] Overflow: 79 = 0 (0.00% H) + 79 (0.32% V)
[04/20 13:09:45    247s] 
[04/20 13:09:45    248s] Phase 1g route (cpu=0:00:00.1 real=0:00:00.1 mem=1246.9M):
[04/20 13:09:45    248s] Usage: (26.6%H 38.4%V) = (1.945e+05um 2.767e+05um) = (114577 165519)
[04/20 13:09:45    248s] Overflow: 12 = 0 (0.00% H) + 12 (0.05% V)
[04/20 13:09:45    248s] 
[04/20 13:09:45    248s] Phase 1h route (cpu=0:00:00.1 real=0:00:00.1 mem=1246.9M):
[04/20 13:09:45    248s] Usage: (26.6%H 38.4%V) = (1.945e+05um 2.767e+05um) = (114577 165519)
[04/20 13:09:45    248s] Overflow: 12 = 0 (0.00% H) + 12 (0.05% V)
[04/20 13:09:45    248s] 
[04/20 13:09:45    248s] Congestion distribution:
[04/20 13:09:45    248s] 
[04/20 13:09:45    248s] Remain	cntH		cntV
[04/20 13:09:45    248s] --------------------------------------
[04/20 13:09:45    248s]  -2:	0	 0.00%	1	 0.00%
[04/20 13:09:45    248s]  -1:	0	 0.00%	11	 0.04%
[04/20 13:09:45    248s] --------------------------------------
[04/20 13:09:45    248s]   0:	3	 0.01%	635	 2.55%
[04/20 13:09:45    248s]   1:	11	 0.04%	503	 2.02%
[04/20 13:09:45    248s]   2:	35	 0.14%	740	 2.97%
[04/20 13:09:45    248s]   3:	108	 0.43%	971	 3.89%
[04/20 13:09:45    248s]   4:	276	 1.11%	1412	 5.66%
[04/20 13:09:45    248s]   5:	24515	98.26%	20675	82.87%
[04/20 13:09:45    248s] 
[04/20 13:09:45    248s] 
[04/20 13:09:45    248s] Phase 1e-1h Overflow: 0.00% H + 0.05% V (0:00:00.3 1246.9M)

[04/20 13:09:45    248s] Global route (cpu=0.8s real=0.8s 1246.9M)
[04/20 13:09:46    248s] 
[04/20 13:09:46    248s] 
[04/20 13:09:46    248s] *** After '-updateRemainTrks' operation: 
[04/20 13:09:46    248s] 
[04/20 13:09:46    248s] Usage: (29.4%H 40.1%V) = (2.160e+05um 2.869e+05um) = (126584 172834)
[04/20 13:09:46    248s] Overflow: 631 = 17 (0.07% H) + 614 (2.46% V)
[04/20 13:09:46    248s] 
[04/20 13:09:46    248s] Phase 1l Overflow: 0.07% H + 2.46% V (0:00:00.6 1254.9M)

[04/20 13:09:46    248s] 
[04/20 13:09:46    248s] Congestion distribution:
[04/20 13:09:46    248s] 
[04/20 13:09:46    248s] Remain	cntH		cntV
[04/20 13:09:46    248s] --------------------------------------
[04/20 13:09:46    248s]  -5:	0	 0.00%	34	 0.14%
[04/20 13:09:46    248s]  -4:	0	 0.00%	25	 0.10%
[04/20 13:09:46    248s]  -3:	0	 0.00%	59	 0.24%
[04/20 13:09:46    248s]  -2:	5	 0.02%	103	 0.41%
[04/20 13:09:46    248s]  -1:	10	 0.04%	235	 0.94%
[04/20 13:09:46    248s] --------------------------------------
[04/20 13:09:46    248s]   0:	30	 0.12%	450	 1.80%
[04/20 13:09:46    248s]   1:	77	 0.31%	682	 2.73%
[04/20 13:09:46    248s]   2:	154	 0.62%	858	 3.44%
[04/20 13:09:46    248s]   3:	276	 1.11%	1134	 4.55%
[04/20 13:09:46    248s]   4:	444	 1.78%	1346	 5.40%
[04/20 13:09:46    248s]   5:	23952	96.01%	20022	80.25%
[04/20 13:09:46    248s] 
[04/20 13:09:46    248s] Starting trMTInitAdjWires in ST mode ...
[04/20 13:09:46    248s] 
[04/20 13:09:46    248s] *** Completed Phase 1 route (cpu=0:00:01.5 real=0:00:01.5 1254.9M) ***
[04/20 13:09:46    248s] 
[04/20 13:09:46    248s] Using trMTFlushLazyWireDel= 1
[04/20 13:09:46    248s] Not using mpools for CRoute
[04/20 13:09:46    249s] Starting trMTDtrRoute1CleanupA in ST mode ...
[04/20 13:09:46    249s] Phase 2a (cpu=0:00:00.4 real=0:00:00.4 mem=1254.9M)
[04/20 13:09:46    249s] Not using mpools for CRoute
[04/20 13:09:47    249s] Phase 2b (cpu=0:00:00.4 real=0:00:00.4 mem=1254.9M)
[04/20 13:09:47    249s] Starting trMTDtrRoute1CleanupB in ST mode ...
[04/20 13:09:47    249s] Cleanup real= 0:00:00.3
[04/20 13:09:47    249s] Phase 2 total (cpu=0:00:01.0 real=0:00:01.0 mem=1254.9M)
[04/20 13:09:47    249s] 
[04/20 13:09:47    249s] Total length: 3.348e+05um, number of vias: 184927
[04/20 13:09:47    249s] M1(H) length: 1.295e+04um, number of vias: 94566
[04/20 13:09:47    249s] M2(V) length: 1.079e+05um, number of vias: 66002
[04/20 13:09:47    249s] M3(H) length: 1.284e+05um, number of vias: 16750
[04/20 13:09:47    249s] M4(V) length: 4.923e+04um, number of vias: 3973
[04/20 13:09:47    249s] M5(H) length: 1.592e+04um, number of vias: 2829
[04/20 13:09:47    249s] M6(V) length: 1.729e+04um, number of vias: 393
[04/20 13:09:47    249s] M7(H) length: 6.544e+02um, number of vias: 342
[04/20 13:09:47    249s] M8(V) length: 2.163e+03um, number of vias: 47
[04/20 13:09:47    249s] M9(H) length: 1.117e+02um, number of vias: 25
[04/20 13:09:47    249s] M10(V) length: 1.200e+02um
[04/20 13:09:47    249s] *** Completed Phase 2 route (cpu=0:00:01.0 real=0:00:01.1 1254.9M) ***
[04/20 13:09:47    249s] 
[04/20 13:09:47    249s] Skipping QALenRecalc
[04/20 13:09:47    249s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[04/20 13:09:47    249s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[04/20 13:09:47    249s] *** Finished all Phases (cpu=0:00:02.7 mem=1254.9M) ***
[04/20 13:09:47    249s] trMTFlushLazyWireDel was already disabled
[04/20 13:09:47    249s] Starting trMTSprFixZeroViaCodes in ST mode ...
[04/20 13:09:47    249s] trMTSprFixZeroViaCodes runtime= 0:00:00.1
[04/20 13:09:47    249s] **WARN: (IMPTR-7102):	There are 1 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
[04/20 13:09:47    249s] Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
[04/20 13:09:47    249s] Starting trMTRemoveAntenna in ST mode ...
[04/20 13:09:47    249s] Peak Memory Usage was 1254.9M 
[04/20 13:09:47    249s] TrialRoute+GlbRouteEst total runtime= +0:00:02.9 = 0:00:12.6
[04/20 13:09:47    249s]   TrialRoute full (called 4x) runtime= 0:00:12.6
[04/20 13:09:47    249s] *** Finished trialRoute (cpu=0:00:02.9 mem=1254.9M) ***
[04/20 13:09:47    249s] 
[04/20 13:09:47    249s] Set wireMPool w/ threadCheck
[04/20 13:09:47    250s] <CMD> setExtractRCMode -engine preRoute
[04/20 13:09:47    250s] <CMD> extractRC
[04/20 13:09:47    250s] Extraction called for design 'core_adapter' of instances=25196 and nets=28531 using extraction engine 'preRoute' .
[04/20 13:09:47    250s] PreRoute RC Extraction called for design core_adapter.
[04/20 13:09:47    250s] RC Extraction called in multi-corner(1) mode.
[04/20 13:09:47    250s] RCMode: PreRoute
[04/20 13:09:47    250s]       RC Corner Indexes            0   
[04/20 13:09:47    250s] Capacitance Scaling Factor   : 1.00000 
[04/20 13:09:47    250s] Resistance Scaling Factor    : 1.00000 
[04/20 13:09:47    250s] Clock Cap. Scaling Factor    : 1.00000 
[04/20 13:09:47    250s] Clock Res. Scaling Factor    : 1.00000 
[04/20 13:09:47    250s] Shrink Factor                : 1.00000
[04/20 13:09:47    250s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/20 13:09:47    250s] Using capacitance table file ...
[04/20 13:09:47    250s] Updating RC grid for preRoute extraction ...
[04/20 13:09:47    250s] Initializing multi-corner capacitance tables ... 
[04/20 13:09:47    250s] Initializing multi-corner resistance tables ...
[04/20 13:09:48    250s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1240.371M)
[04/20 13:09:48    250s] <CMD> optDesign -postCTS
[04/20 13:09:48    250s] **WARN: (IMPOPT-576):	1 nets have unplaced terms. 
[04/20 13:09:48    250s] Type 'man IMPOPT-576' for more detail.
[04/20 13:09:48    250s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/20 13:09:48    250s] #spOpts: N=45 mergeVia=F 
[04/20 13:09:48    250s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1240.4M
[04/20 13:09:48    250s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/20 13:09:48    250s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1240.4M
[04/20 13:09:48    250s] SiteArray: one-level site array dimensions = 178 x 1316
[04/20 13:09:48    250s] SiteArray: use 936,992 bytes
[04/20 13:09:48    250s] SiteArray: current memory after site array memory allocatiion 1240.4M
[04/20 13:09:48    250s] SiteArray: FP blocked sites are writable
[04/20 13:09:48    250s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.003, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1240.4M
[04/20 13:09:48    250s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 13:09:48    250s] Mark StBox On SiteArr starts
[04/20 13:09:48    250s] Mark StBox On SiteArr ends
[04/20 13:09:48    250s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.049, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.049, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.057, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.064, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.064, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1240.4M
[04/20 13:09:48    250s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    251s] #spOpts: N=45 mergeVia=F 
[04/20 13:09:48    251s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.011, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.011, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    251s] GigaOpt running with 1 threads.
[04/20 13:09:48    251s] Info: 1 threads available for lower-level modules during optimization.
[04/20 13:09:48    251s] OPERPROF: Starting DPlace-Init at level 1, MEM:1240.4M
[04/20 13:09:48    251s] #spOpts: N=45 mergeVia=F 
[04/20 13:09:48    251s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.010, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:       Starting CMU at level 4, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.012, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.012, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.001, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.010, REAL:0.003, MEM:1240.4M
[04/20 13:09:48    251s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1240.4MB).
[04/20 13:09:48    251s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.035, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1240.4M
[04/20 13:09:48    251s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:48    251s] 
[04/20 13:09:48    251s] Creating Lib Analyzer ...
[04/20 13:09:48    251s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/20 13:09:48    251s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/20 13:09:48    251s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/20 13:09:48    251s] 
[04/20 13:09:49    251s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:12 mem=1240.4M
[04/20 13:09:49    251s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:12 mem=1240.4M
[04/20 13:09:49    251s] Creating Lib Analyzer, finished. 
[04/20 13:09:49    251s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[04/20 13:09:49    251s] Type 'man IMPOPT-665' for more detail.
[04/20 13:09:49    251s] Effort level <high> specified for reg2reg path_group
[04/20 13:09:49    251s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 876.7M, totSessionCpu=0:04:12 **
[04/20 13:09:49    251s] *** optDesign -postCTS ***
[04/20 13:09:49    251s] DRC Margin: user margin 0.0; extra margin 0.2
[04/20 13:09:49    251s] Hold Target Slack: user slack 0
[04/20 13:09:49    251s] Setup Target Slack: user slack 0; extra slack 0.0
[04/20 13:09:49    251s] setUsefulSkewMode -ecoRoute false
[04/20 13:09:49    251s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1240.4M
[04/20 13:09:49    251s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1240.4M
[04/20 13:09:49    251s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:49    251s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1240.4M
[04/20 13:09:49    251s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1240.4M
[04/20 13:09:49    251s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:49    251s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1240.4M
[04/20 13:09:49    251s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:49    251s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1240.4M
[04/20 13:09:49    251s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:49    251s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1240.4M
[04/20 13:09:49    251s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1240.4M
[04/20 13:09:49    252s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.010, MEM:1240.4M
[04/20 13:09:49    252s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.011, MEM:1240.4M
[04/20 13:09:49    252s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1240.4M
[04/20 13:09:49    252s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1240.4M
[04/20 13:09:49    252s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1240.4M
[04/20 13:09:49    252s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1240.4M
[04/20 13:09:49    252s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1240.4M
[04/20 13:09:49    252s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1240.4M
[04/20 13:09:49    252s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1240.4M
[04/20 13:09:49    252s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1240.4M
[04/20 13:09:49    252s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1240.4M
[04/20 13:09:49    252s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.010, REAL:0.000, MEM:1240.4M
[04/20 13:09:49    252s] Multi-VT timing optimization disabled based on library information.
[04/20 13:09:49    252s] Deleting Cell Server ...
[04/20 13:09:49    252s] Deleting Lib Analyzer.
[04/20 13:09:49    252s] Creating Cell Server ...(0, 0, 0, 0)
[04/20 13:09:49    252s] Summary for sequential cells identification: 
[04/20 13:09:49    252s]   Identified SBFF number: 16
[04/20 13:09:49    252s]   Identified MBFF number: 0
[04/20 13:09:49    252s]   Identified SB Latch number: 0
[04/20 13:09:49    252s]   Identified MB Latch number: 0
[04/20 13:09:49    252s]   Not identified SBFF number: 0
[04/20 13:09:49    252s]   Not identified MBFF number: 0
[04/20 13:09:49    252s]   Not identified SB Latch number: 0
[04/20 13:09:49    252s]   Not identified MB Latch number: 0
[04/20 13:09:49    252s]   Number of sequential cells which are not FFs: 13
[04/20 13:09:49    252s]  Visiting view : core_adapter_av
[04/20 13:09:49    252s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/20 13:09:49    252s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/20 13:09:49    252s]  Visiting view : core_adapter_av
[04/20 13:09:49    252s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/20 13:09:49    252s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/20 13:09:49    252s]  Setting StdDelay to 32.90
[04/20 13:09:49    252s] Creating Cell Server, finished. 
[04/20 13:09:49    252s] 
[04/20 13:09:49    252s] Deleting Cell Server ...
[04/20 13:09:49    252s] Start to check current routing status for nets...
[04/20 13:09:49    252s] Using hname+ instead name for net compare
[04/20 13:09:49    252s] All nets are already routed correctly.
[04/20 13:09:49    252s] End to check current routing status for nets (mem=1240.4M)
[04/20 13:09:50    252s] Compute RC Scale Done ...
[04/20 13:09:50    252s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1391.9M
[04/20 13:09:50    252s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1391.9M
[04/20 13:09:50    252s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1391.9M
[04/20 13:09:50    252s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1391.9M
[04/20 13:09:50    252s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1391.9M
[04/20 13:09:50    252s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1391.9M
[04/20 13:09:50    252s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1391.9M
[04/20 13:09:50    252s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1391.9M
[04/20 13:09:50    252s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1391.9M
[04/20 13:09:50    252s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.002, MEM:1391.9M
[04/20 13:09:50    252s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1391.9M
[04/20 13:09:50    252s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1391.9M
[04/20 13:09:50    252s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1391.9M
[04/20 13:09:50    252s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1391.9M
[04/20 13:09:50    252s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.003, MEM:1391.9M
[04/20 13:09:50    252s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1391.9M
[04/20 13:09:50    252s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1391.9M
[04/20 13:09:50    252s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1391.9M
[04/20 13:09:50    252s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.040, REAL:0.048, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.040, REAL:0.048, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.056, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.062, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.062, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1391.9M
[04/20 13:09:50    253s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1391.9M
[04/20 13:09:50    253s] #################################################################################
[04/20 13:09:50    253s] # Design Stage: PreRoute
[04/20 13:09:50    253s] # Design Name: core_adapter
[04/20 13:09:50    253s] # Design Mode: 45nm
[04/20 13:09:50    253s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:09:50    253s] # Parasitics Mode: No SPEF/RCDB
[04/20 13:09:50    253s] # Signoff Settings: SI Off 
[04/20 13:09:50    253s] #################################################################################
[04/20 13:09:51    253s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:09:51    253s] Calculate delays in Single mode...
[04/20 13:09:51    253s] Topological Sorting (REAL = 0:00:00.0, MEM = 1389.9M, InitMEM = 1389.9M)
[04/20 13:09:51    253s] Start delay calculation (fullDC) (1 T). (MEM=1389.93)
[04/20 13:09:51    253s] End AAE Lib Interpolated Model. (MEM=1406.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:09:55    257s] Total number of fetched objects 31379
[04/20 13:09:55    257s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:09:55    257s] End delay calculation. (MEM=1406.46 CPU=0:00:03.3 REAL=0:00:03.0)
[04/20 13:09:55    257s] End delay calculation (fullDC). (MEM=1406.46 CPU=0:00:04.3 REAL=0:00:04.0)
[04/20 13:09:55    257s] *** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 1406.5M) ***
[04/20 13:09:55    258s] *** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:04:18 mem=1406.5M)
[04/20 13:09:56    258s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.575  |  1.575  |  8.155  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4449   |  4448   |  4449   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.028%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 972.2M, totSessionCpu=0:04:19 **
[04/20 13:09:56    258s] ** INFO : this run is activating low effort ccoptDesign flow
[04/20 13:09:56    258s] PhyDesignGrid: maxLocalDensity 0.98
[04/20 13:09:56    258s] ### Creating PhyDesignMc. totSessionCpu=0:04:19 mem=1318.5M
[04/20 13:09:56    258s] OPERPROF: Starting DPlace-Init at level 1, MEM:1318.5M
[04/20 13:09:56    258s] #spOpts: N=45 mergeVia=F 
[04/20 13:09:56    258s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1318.5M
[04/20 13:09:56    258s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1318.5M
[04/20 13:09:56    258s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1318.5M
[04/20 13:09:56    258s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1318.5M
[04/20 13:09:56    258s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1318.5M
[04/20 13:09:56    258s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1318.5M
[04/20 13:09:56    258s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1318.5M
[04/20 13:09:56    258s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1318.5M
[04/20 13:09:56    258s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1318.5M
[04/20 13:09:56    258s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1318.5M
[04/20 13:09:56    258s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1318.5M
[04/20 13:09:56    258s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1318.5M
[04/20 13:09:56    258s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.010, MEM:1318.5M
[04/20 13:09:56    258s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.010, MEM:1318.5M
[04/20 13:09:56    258s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1318.5M
[04/20 13:09:56    258s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1318.5M
[04/20 13:09:56    258s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1318.5MB).
[04/20 13:09:56    258s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.027, MEM:1318.5M
[04/20 13:09:56    258s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:19 mem=1318.5M
[04/20 13:09:56    258s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1318.5M
[04/20 13:09:56    258s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1318.5M
[04/20 13:09:56    258s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1318.5M
[04/20 13:09:56    258s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1318.5M
[04/20 13:09:56    258s] #optDebug: fT-E <X 2 0 0 1>
[04/20 13:09:57    259s] *** Starting optimizing excluded clock nets MEM= 1318.5M) ***
[04/20 13:09:57    259s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1318.5M) ***
[04/20 13:09:57    259s] *** Starting optimizing excluded clock nets MEM= 1318.5M) ***
[04/20 13:09:57    259s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1318.5M) ***
[04/20 13:09:57    260s] *** Timing Is met
[04/20 13:09:57    260s] *** Check timing (0:00:00.0)
[04/20 13:09:57    260s] Creating Cell Server ...(0, 0, 0, 0)
[04/20 13:09:57    260s] Summary for sequential cells identification: 
[04/20 13:09:57    260s]   Identified SBFF number: 16
[04/20 13:09:57    260s]   Identified MBFF number: 0
[04/20 13:09:57    260s]   Identified SB Latch number: 0
[04/20 13:09:57    260s]   Identified MB Latch number: 0
[04/20 13:09:57    260s]   Not identified SBFF number: 0
[04/20 13:09:57    260s]   Not identified MBFF number: 0
[04/20 13:09:57    260s]   Not identified SB Latch number: 0
[04/20 13:09:57    260s]   Not identified MB Latch number: 0
[04/20 13:09:57    260s]   Number of sequential cells which are not FFs: 13
[04/20 13:09:57    260s]  Visiting view : core_adapter_av
[04/20 13:09:57    260s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/20 13:09:57    260s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/20 13:09:57    260s]  Visiting view : core_adapter_av
[04/20 13:09:57    260s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/20 13:09:57    260s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/20 13:09:57    260s]  Setting StdDelay to 32.90
[04/20 13:09:57    260s] Creating Cell Server, finished. 
[04/20 13:09:57    260s] 
[04/20 13:09:57    260s] **INFO: Flow update: Design timing is met.
[04/20 13:09:57    260s] **INFO: Flow update: Design timing is met.
[04/20 13:09:58    260s] Info: 1 clock net  excluded from IPO operation.
[04/20 13:09:58    260s] ### Creating LA Mngr. totSessionCpu=0:04:20 mem=1315.5M
[04/20 13:09:58    260s] ### Creating LA Mngr, finished. totSessionCpu=0:04:21 mem=1321.5M
[04/20 13:09:58    260s] PhyDesignGrid: maxLocalDensity 0.98
[04/20 13:09:58    260s] ### Creating PhyDesignMc. totSessionCpu=0:04:21 mem=1340.6M
[04/20 13:09:58    260s] OPERPROF: Starting DPlace-Init at level 1, MEM:1340.6M
[04/20 13:09:58    260s] #spOpts: N=45 mergeVia=F 
[04/20 13:09:58    260s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1340.6M
[04/20 13:09:58    260s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1340.6M
[04/20 13:09:58    260s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1340.6M
[04/20 13:09:58    260s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1340.6M
[04/20 13:09:58    260s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1340.6M
[04/20 13:09:58    260s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1340.6M
[04/20 13:09:58    260s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1340.6M
[04/20 13:09:58    260s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.010, REAL:0.000, MEM:1340.6M
[04/20 13:09:58    260s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1340.6M
[04/20 13:09:58    260s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1340.6M
[04/20 13:09:58    260s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1340.6M
[04/20 13:09:58    260s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1340.6M
[04/20 13:09:58    260s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.011, MEM:1340.6M
[04/20 13:09:58    260s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.011, MEM:1340.6M
[04/20 13:09:58    260s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1340.6M
[04/20 13:09:58    260s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1340.6M
[04/20 13:09:58    260s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1340.6MB).
[04/20 13:09:58    260s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.028, MEM:1340.6M
[04/20 13:09:58    260s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:21 mem=1340.6M
[04/20 13:09:58    260s] Begin: Area Reclaim Optimization
[04/20 13:09:58    260s] 
[04/20 13:09:58    260s] Creating Lib Analyzer ...
[04/20 13:09:58    260s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/20 13:09:58    260s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/20 13:09:58    260s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/20 13:09:58    260s] 
[04/20 13:09:58    261s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:21 mem=1356.6M
[04/20 13:09:58    261s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:21 mem=1356.6M
[04/20 13:09:58    261s] Creating Lib Analyzer, finished. 
[04/20 13:09:58    261s] 
[04/20 13:09:58    261s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/20 13:09:58    261s] ### Creating LA Mngr. totSessionCpu=0:04:21 mem=1364.6M
[04/20 13:09:58    261s] ### Creating LA Mngr, finished. totSessionCpu=0:04:21 mem=1364.6M
[04/20 13:09:59    262s] Usable buffer cells for single buffer setup transform:
[04/20 13:09:59    262s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[04/20 13:09:59    262s] Number of usable buffer cells above: 9
[04/20 13:09:59    262s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1364.6M
[04/20 13:09:59    262s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1364.6M
[04/20 13:09:59    262s] Reclaim Optimization WNS Slack 0.066  TNS Slack 0.000 Density 80.03
[04/20 13:09:59    262s] +----------+---------+--------+--------+------------+--------+
[04/20 13:09:59    262s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/20 13:09:59    262s] +----------+---------+--------+--------+------------+--------+
[04/20 13:09:59    262s] |    80.03%|        -|   0.066|   0.000|   0:00:00.0| 1364.6M|
[04/20 13:10:02    264s] |    80.02%|       13|   0.066|   0.000|   0:00:03.0| 1402.8M|
[04/20 13:10:02    265s] |    80.02%|        8|   0.066|   0.000|   0:00:00.0| 1402.8M|
[04/20 13:10:03    265s] |    80.02%|        3|   0.066|   0.000|   0:00:01.0| 1402.8M|
[04/20 13:10:03    265s] |    80.02%|        1|   0.066|   0.000|   0:00:00.0| 1402.8M|
[04/20 13:10:03    265s] #optDebug: <stH: 1.4000 MiSeL: 37.9375>
[04/20 13:10:03    265s] |    80.02%|        0|   0.066|   0.000|   0:00:00.0| 1402.8M|
[04/20 13:10:03    266s] |    80.02%|        0|   0.066|   0.000|   0:00:00.0| 1402.8M|
[04/20 13:10:04    266s] |    80.02%|        0|   0.066|   0.000|   0:00:01.0| 1402.8M|
[04/20 13:10:04    266s] #optDebug: <stH: 1.4000 MiSeL: 37.9375>
[04/20 13:10:04    266s] |    80.02%|        0|   0.066|   0.000|   0:00:00.0| 1402.8M|
[04/20 13:10:04    266s] +----------+---------+--------+--------+------------+--------+
[04/20 13:10:04    266s] Reclaim Optimization End WNS Slack 0.066  TNS Slack 0.000 Density 80.02
[04/20 13:10:04    266s] 
[04/20 13:10:04    266s] ** Summary: Restruct = 25 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/20 13:10:04    266s] --------------------------------------------------------------
[04/20 13:10:04    266s] |                                   | Total     | Sequential |
[04/20 13:10:04    266s] --------------------------------------------------------------
[04/20 13:10:04    266s] | Num insts resized                 |       0  |       0    |
[04/20 13:10:04    266s] | Num insts undone                  |       0  |       0    |
[04/20 13:10:04    266s] | Num insts Downsized               |       0  |       0    |
[04/20 13:10:04    266s] | Num insts Samesized               |       0  |       0    |
[04/20 13:10:04    266s] | Num insts Upsized                 |       0  |       0    |
[04/20 13:10:04    266s] | Num multiple commits+uncommits    |       0  |       -    |
[04/20 13:10:04    266s] --------------------------------------------------------------
[04/20 13:10:04    266s] **** Begin NDR-Layer Usage Statistics ****
[04/20 13:10:04    266s] 0 Ndr or Layer constraints added by optimization 
[04/20 13:10:04    266s] **** End NDR-Layer Usage Statistics ****
[04/20 13:10:04    266s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.0) (real = 0:00:06.0) **
[04/20 13:10:04    266s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1402.8M
[04/20 13:10:04    266s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1402.8M
[04/20 13:10:04    266s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1402.8M
[04/20 13:10:04    266s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1402.8M
[04/20 13:10:04    266s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1402.8M
[04/20 13:10:04    266s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1402.8M
[04/20 13:10:04    266s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1402.8M
[04/20 13:10:04    266s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1402.8M
[04/20 13:10:04    266s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1402.8M
[04/20 13:10:04    266s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.010, REAL:0.015, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.010, REAL:0.015, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.032, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.032, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF: Starting RefinePlace at level 1, MEM:1402.8M
[04/20 13:10:04    267s] *** Starting refinePlace (0:04:27 mem=1402.8M) ***
[04/20 13:10:04    267s] Total net bbox length = 2.569e+05 (1.286e+05 1.282e+05) (ext = 1.740e+03)
[04/20 13:10:04    267s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/20 13:10:04    267s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1402.8M
[04/20 13:10:04    267s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1402.8M
[04/20 13:10:04    267s] Starting refinePlace ...
[04/20 13:10:04    267s] 
[04/20 13:10:04    267s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[04/20 13:10:05    267s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/20 13:10:05    267s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1402.8MB) @(0:04:27 - 0:04:28).
[04/20 13:10:05    267s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/20 13:10:05    267s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1402.8MB
[04/20 13:10:05    267s] Statistics of distance of Instance movement in refine placement:
[04/20 13:10:05    267s]   maximum (X+Y) =         0.00 um
[04/20 13:10:05    267s]   mean    (X+Y) =         0.00 um
[04/20 13:10:05    267s] Total instances flipped for legalization: 9
[04/20 13:10:05    267s] Summary Report:
[04/20 13:10:05    267s] Instances move: 0 (out of 25196 movable)
[04/20 13:10:05    267s] Instances flipped: 9
[04/20 13:10:05    267s] Mean displacement: 0.00 um
[04/20 13:10:05    267s] Max displacement: 0.00 um 
[04/20 13:10:05    267s] Total instances moved : 0
[04/20 13:10:05    267s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.560, REAL:0.555, MEM:1402.8M
[04/20 13:10:05    267s] Total net bbox length = 2.569e+05 (1.286e+05 1.282e+05) (ext = 1.740e+03)
[04/20 13:10:05    267s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1402.8MB
[04/20 13:10:05    267s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1402.8MB) @(0:04:27 - 0:04:28).
[04/20 13:10:05    267s] *** Finished refinePlace (0:04:28 mem=1402.8M) ***
[04/20 13:10:05    267s] OPERPROF: Finished RefinePlace at level 1, CPU:0.590, REAL:0.597, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1402.8M
[04/20 13:10:05    267s] *** maximum move = 0.00 um ***
[04/20 13:10:05    267s] *** Finished re-routing un-routed nets (1402.8M) ***
[04/20 13:10:05    267s] OPERPROF: Starting DPlace-Init at level 1, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.020, REAL:0.015, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.015, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1402.8M
[04/20 13:10:05    267s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.032, MEM:1402.8M
[04/20 13:10:05    267s] 
[04/20 13:10:05    267s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1402.8M) ***
[04/20 13:10:05    267s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1367.7M
[04/20 13:10:05    267s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1367.7M
[04/20 13:10:05    267s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1367.7M
[04/20 13:10:05    267s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1367.7M
[04/20 13:10:05    267s] *** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1321.52M, totSessionCpu=0:04:28).
[04/20 13:10:05    268s] ### Creating LA Mngr. totSessionCpu=0:04:28 mem=1321.5M
[04/20 13:10:05    268s] ### Creating LA Mngr, finished. totSessionCpu=0:04:28 mem=1321.5M
[04/20 13:10:05    268s] [PSP]    Started earlyGlobalRoute kernel
[04/20 13:10:05    268s] [PSP]    Initial Peak syMemory usage = 1321.5 MB
[04/20 13:10:05    268s] (I)       Reading DB...
[04/20 13:10:05    268s] (I)       Read data from FE... (mem=1321.5M)
[04/20 13:10:05    268s] (I)       Read nodes and places... (mem=1321.5M)
[04/20 13:10:05    268s] (I)       Done Read nodes and places (cpu=0.010s, mem=1327.9M)
[04/20 13:10:05    268s] (I)       Read nets... (mem=1327.9M)
[04/20 13:10:05    268s] (I)       Done Read nets (cpu=0.060s, mem=1334.4M)
[04/20 13:10:05    268s] (I)       Done Read data from FE (cpu=0.070s, mem=1334.4M)
[04/20 13:10:05    268s] (I)       before initializing RouteDB syMemory usage = 1334.4 MB
[04/20 13:10:05    268s] (I)       congestionReportName   : 
[04/20 13:10:05    268s] (I)       layerRangeFor2DCongestion : 
[04/20 13:10:05    268s] (I)       buildTerm2TermWires    : 1
[04/20 13:10:05    268s] (I)       doTrackAssignment      : 1
[04/20 13:10:05    268s] (I)       dumpBookshelfFiles     : 0
[04/20 13:10:05    268s] (I)       numThreads             : 1
[04/20 13:10:05    268s] (I)       bufferingAwareRouting  : false
[04/20 13:10:05    268s] [NR-eGR] honorMsvRouteConstraint: false
[04/20 13:10:05    268s] (I)       honorPin               : false
[04/20 13:10:05    268s] (I)       honorPinGuide          : true
[04/20 13:10:05    268s] (I)       honorPartition         : false
[04/20 13:10:05    268s] (I)       honorPartitionAllowFeedthru: false
[04/20 13:10:05    268s] (I)       allowPartitionCrossover: false
[04/20 13:10:05    268s] (I)       honorSingleEntry       : true
[04/20 13:10:05    268s] (I)       honorSingleEntryStrong : true
[04/20 13:10:05    268s] (I)       handleViaSpacingRule   : false
[04/20 13:10:05    268s] (I)       handleEolSpacingRule   : false
[04/20 13:10:05    268s] (I)       PDConstraint           : none
[04/20 13:10:05    268s] (I)       expBetterNDRHandling   : false
[04/20 13:10:05    268s] [NR-eGR] honorClockSpecNDR      : 0
[04/20 13:10:05    268s] (I)       routingEffortLevel     : 3
[04/20 13:10:05    268s] (I)       effortLevel            : standard
[04/20 13:10:05    268s] [NR-eGR] minRouteLayer          : 2
[04/20 13:10:05    268s] [NR-eGR] maxRouteLayer          : 127
[04/20 13:10:05    268s] (I)       relaxedTopLayerCeiling : 127
[04/20 13:10:05    268s] (I)       relaxedBottomLayerFloor: 2
[04/20 13:10:05    268s] (I)       numRowsPerGCell        : 1
[04/20 13:10:05    268s] (I)       speedUpLargeDesign     : 0
[04/20 13:10:05    268s] (I)       multiThreadingTA       : 1
[04/20 13:10:05    268s] (I)       optimizationMode       : false
[04/20 13:10:05    268s] (I)       routeSecondPG          : false
[04/20 13:10:05    268s] (I)       scenicRatioForLayerRelax: 0.00
[04/20 13:10:05    268s] (I)       detourLimitForLayerRelax: 0.00
[04/20 13:10:05    268s] (I)       punchThroughDistance   : 500.00
[04/20 13:10:05    268s] (I)       scenicBound            : 1.15
[04/20 13:10:05    268s] (I)       maxScenicToAvoidBlk    : 100.00
[04/20 13:10:05    268s] (I)       source-to-sink ratio   : 0.00
[04/20 13:10:05    268s] (I)       targetCongestionRatioH : 1.00
[04/20 13:10:05    268s] (I)       targetCongestionRatioV : 1.00
[04/20 13:10:05    268s] (I)       layerCongestionRatio   : 0.70
[04/20 13:10:05    268s] (I)       m1CongestionRatio      : 0.10
[04/20 13:10:05    268s] (I)       m2m3CongestionRatio    : 0.70
[04/20 13:10:05    268s] (I)       localRouteEffort       : 1.00
[04/20 13:10:05    268s] (I)       numSitesBlockedByOneVia: 8.00
[04/20 13:10:05    268s] (I)       supplyScaleFactorH     : 1.00
[04/20 13:10:05    268s] (I)       supplyScaleFactorV     : 1.00
[04/20 13:10:05    268s] (I)       highlight3DOverflowFactor: 0.00
[04/20 13:10:05    268s] (I)       routeVias              : 
[04/20 13:10:05    268s] (I)       readTROption           : true
[04/20 13:10:05    268s] (I)       extraSpacingFactor     : 1.00
[04/20 13:10:05    268s] [NR-eGR] numTracksPerClockWire  : 0
[04/20 13:10:05    268s] (I)       routeSelectedNetsOnly  : false
[04/20 13:10:05    268s] (I)       clkNetUseMaxDemand     : false
[04/20 13:10:05    268s] (I)       extraDemandForClocks   : 0
[04/20 13:10:05    268s] (I)       steinerRemoveLayers    : false
[04/20 13:10:05    268s] (I)       demoteLayerScenicScale : 1.00
[04/20 13:10:05    268s] (I)       nonpreferLayerCostScale : 100.00
[04/20 13:10:05    268s] (I)       similarTopologyRoutingFast : false
[04/20 13:10:05    268s] (I)       spanningTreeRefinement : false
[04/20 13:10:05    268s] (I)       spanningTreeRefinementAlpha : -1.00
[04/20 13:10:05    268s] (I)       starting read tracks
[04/20 13:10:05    268s] (I)       build grid graph
[04/20 13:10:05    268s] (I)       build grid graph start
[04/20 13:10:05    268s] [NR-eGR] metal1 has no routable track
[04/20 13:10:05    268s] [NR-eGR] metal2 has single uniform track structure
[04/20 13:10:05    268s] [NR-eGR] metal3 has single uniform track structure
[04/20 13:10:05    268s] [NR-eGR] metal4 has single uniform track structure
[04/20 13:10:05    268s] [NR-eGR] metal5 has single uniform track structure
[04/20 13:10:05    268s] [NR-eGR] metal6 has single uniform track structure
[04/20 13:10:05    268s] [NR-eGR] metal7 has single uniform track structure
[04/20 13:10:05    268s] [NR-eGR] metal8 has single uniform track structure
[04/20 13:10:05    268s] [NR-eGR] metal9 has single uniform track structure
[04/20 13:10:05    268s] [NR-eGR] metal10 has single uniform track structure
[04/20 13:10:05    268s] (I)       build grid graph end
[04/20 13:10:05    268s] (I)       merge level 0
[04/20 13:10:05    268s] (I)       numViaLayers=10
[04/20 13:10:05    268s] (I)       Reading via via1_8 for layer: 0 
[04/20 13:10:05    268s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:10:05    268s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:10:05    268s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:10:05    268s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:10:05    268s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:10:05    268s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:10:05    268s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:10:05    268s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:10:05    268s] (I)       end build via table
[04/20 13:10:05    268s] [NR-eGR] Read 94796 PG shapes in 0.010 seconds
[04/20 13:10:05    268s] 
[04/20 13:10:05    268s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=94796 numBumpBlks=0 numBoundaryFakeBlks=0
[04/20 13:10:05    268s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/20 13:10:05    268s] (I)       readDataFromPlaceDB
[04/20 13:10:05    268s] (I)       Read net information..
[04/20 13:10:05    268s] [NR-eGR] Read numTotalNets=28155  numIgnoredNets=0
[04/20 13:10:05    268s] (I)       Read testcase time = 0.000 seconds
[04/20 13:10:05    268s] 
[04/20 13:10:05    268s] (I)       read default dcut vias
[04/20 13:10:05    268s] (I)       Reading via via1_8 for layer: 0 
[04/20 13:10:05    268s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:10:05    268s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:10:05    268s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:10:05    268s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:10:05    268s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:10:05    268s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:10:05    268s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:10:05    268s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:10:05    268s] (I)       early_global_route_priority property id does not exist.
[04/20 13:10:05    268s] (I)       build grid graph start
[04/20 13:10:05    268s] (I)       build grid graph end
[04/20 13:10:05    268s] (I)       Model blockage into capacity
[04/20 13:10:05    268s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[04/20 13:10:05    268s] (I)       Modeling time = 0.010 seconds
[04/20 13:10:05    268s] 
[04/20 13:10:05    268s] (I)       Number of ignored nets = 0
[04/20 13:10:05    268s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/20 13:10:05    268s] (I)       Number of clock nets = 1.  Ignored: No
[04/20 13:10:05    268s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/20 13:10:05    268s] (I)       Number of special nets = 0.  Ignored: Yes
[04/20 13:10:05    268s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/20 13:10:05    268s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/20 13:10:05    268s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/20 13:10:05    268s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/20 13:10:05    268s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/20 13:10:05    268s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/20 13:10:05    268s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1341.6 MB
[04/20 13:10:05    268s] (I)       Ndr track 0 does not exist
[04/20 13:10:05    268s] (I)       Layer1  viaCost=200.00
[04/20 13:10:05    268s] (I)       Layer2  viaCost=200.00
[04/20 13:10:05    268s] (I)       Layer3  viaCost=100.00
[04/20 13:10:05    268s] (I)       Layer4  viaCost=100.00
[04/20 13:10:05    268s] (I)       Layer5  viaCost=100.00
[04/20 13:10:05    268s] (I)       Layer6  viaCost=100.00
[04/20 13:10:05    268s] (I)       Layer7  viaCost=100.00
[04/20 13:10:05    268s] (I)       Layer8  viaCost=100.00
[04/20 13:10:05    268s] (I)       Layer9  viaCost=100.00
[04/20 13:10:05    268s] (I)       ---------------------Grid Graph Info--------------------
[04/20 13:10:05    268s] (I)       Routing area        : (1480, 1680) - (519840, 519960)
[04/20 13:10:05    268s] (I)       Core area           : (9880, 10080) - (509960, 509880)
[04/20 13:10:05    268s] (I)       Site width          :   380  (dbu)
[04/20 13:10:05    268s] (I)       Row height          :  2800  (dbu)
[04/20 13:10:05    268s] (I)       GCell width         :  2800  (dbu)
[04/20 13:10:05    268s] (I)       GCell height        :  2800  (dbu)
[04/20 13:10:05    268s] (I)       Grid                :   186   186    10
[04/20 13:10:05    268s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/20 13:10:05    268s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/20 13:10:05    268s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/20 13:10:05    268s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/20 13:10:05    268s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/20 13:10:05    268s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/20 13:10:05    268s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/20 13:10:05    268s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[04/20 13:10:05    268s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/20 13:10:05    268s] (I)       Total num of tracks :     0  1368  1857   928   928   928   309   309   162   154
[04/20 13:10:05    268s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/20 13:10:05    268s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/20 13:10:05    268s] (I)       --------------------------------------------------------
[04/20 13:10:05    268s] 
[04/20 13:10:05    268s] [NR-eGR] ============ Routing rule table ============
[04/20 13:10:05    268s] [NR-eGR] Rule id: 0  Nets: 28155 
[04/20 13:10:05    268s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/20 13:10:05    268s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/20 13:10:05    268s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:10:05    268s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:10:05    268s] [NR-eGR] ========================================
[04/20 13:10:05    268s] [NR-eGR] 
[04/20 13:10:05    268s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/20 13:10:05    268s] (I)       blocked tracks on layer2 : = 63008 / 254448 (24.76%)
[04/20 13:10:05    268s] (I)       blocked tracks on layer3 : = 26850 / 345402 (7.77%)
[04/20 13:10:05    268s] (I)       blocked tracks on layer4 : = 53700 / 172608 (31.11%)
[04/20 13:10:05    268s] (I)       blocked tracks on layer5 : = 26850 / 172608 (15.56%)
[04/20 13:10:05    268s] (I)       blocked tracks on layer6 : = 73932 / 172608 (42.83%)
[04/20 13:10:05    268s] (I)       blocked tracks on layer7 : = 32038 / 57474 (55.74%)
[04/20 13:10:05    268s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[04/20 13:10:05    268s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[04/20 13:10:05    268s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[04/20 13:10:05    268s] (I)       After initializing earlyGlobalRoute syMemory usage = 1341.6 MB
[04/20 13:10:05    268s] (I)       Loading and dumping file time : 0.15 seconds
[04/20 13:10:05    268s] (I)       ============= Initialization =============
[04/20 13:10:05    268s] (I)       totalPins=94726  totalGlobalPin=89795 (94.79%)
[04/20 13:10:05    268s] (I)       total 2D Cap : 1096985 = (530647 H, 566338 V)
[04/20 13:10:05    268s] [NR-eGR] Layer group 1: route 28155 net(s) in layer range [2, 10]
[04/20 13:10:05    268s] (I)       ============  Phase 1a Route ============
[04/20 13:10:06    268s] (I)       Phase 1a runs 0.03 seconds
[04/20 13:10:06    268s] (I)       Usage: 212388 = (106798 H, 105590 V) = (20.13% H, 18.64% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:10:06    268s] (I)       
[04/20 13:10:06    268s] (I)       ============  Phase 1b Route ============
[04/20 13:10:06    268s] (I)       Usage: 212388 = (106798 H, 105590 V) = (20.13% H, 18.64% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:10:06    268s] (I)       
[04/20 13:10:06    268s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.50% V. EstWL: 2.973432e+05um
[04/20 13:10:06    268s] (I)       ============  Phase 1c Route ============
[04/20 13:10:06    268s] (I)       Usage: 212388 = (106798 H, 105590 V) = (20.13% H, 18.64% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:10:06    268s] (I)       
[04/20 13:10:06    268s] (I)       ============  Phase 1d Route ============
[04/20 13:10:06    268s] (I)       Usage: 212388 = (106798 H, 105590 V) = (20.13% H, 18.64% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:10:06    268s] (I)       
[04/20 13:10:06    268s] (I)       ============  Phase 1e Route ============
[04/20 13:10:06    268s] (I)       Phase 1e runs 0.00 seconds
[04/20 13:10:06    268s] (I)       Usage: 212388 = (106798 H, 105590 V) = (20.13% H, 18.64% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:10:06    268s] (I)       
[04/20 13:10:06    268s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.50% V. EstWL: 2.973432e+05um
[04/20 13:10:06    268s] [NR-eGR] 
[04/20 13:10:06    268s] (I)       ============  Phase 1l Route ============
[04/20 13:10:06    268s] (I)       Phase 1l runs 0.08 seconds
[04/20 13:10:06    268s] (I)       
[04/20 13:10:06    268s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/20 13:10:06    268s] [NR-eGR]                        OverCon           OverCon           OverCon            
[04/20 13:10:06    268s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[04/20 13:10:06    268s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[04/20 13:10:06    268s] [NR-eGR] --------------------------------------------------------------------------------
[04/20 13:10:06    268s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:10:06    268s] [NR-eGR]  metal2  (2)       226( 0.66%)         8( 0.02%)         1( 0.00%)   ( 0.68%) 
[04/20 13:10:06    268s] [NR-eGR]  metal3  (3)         6( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[04/20 13:10:06    268s] [NR-eGR]  metal4  (4)       157( 0.46%)         0( 0.00%)         0( 0.00%)   ( 0.46%) 
[04/20 13:10:06    268s] [NR-eGR]  metal5  (5)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[04/20 13:10:06    268s] [NR-eGR]  metal6  (6)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[04/20 13:10:06    268s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:10:06    268s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:10:06    268s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:10:06    268s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:10:06    268s] [NR-eGR] --------------------------------------------------------------------------------
[04/20 13:10:06    268s] [NR-eGR] Total              395( 0.14%)         8( 0.00%)         1( 0.00%)   ( 0.14%) 
[04/20 13:10:06    268s] [NR-eGR] 
[04/20 13:10:06    268s] (I)       Total Global Routing Runtime: 0.16 seconds
[04/20 13:10:06    268s] (I)       total 2D Cap : 1110689 = (536491 H, 574198 V)
[04/20 13:10:06    268s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[04/20 13:10:06    268s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[04/20 13:10:06    268s] (I)       ============= track Assignment ============
[04/20 13:10:06    268s] (I)       extract Global 3D Wires
[04/20 13:10:06    268s] (I)       Extract Global WL : time=0.01
[04/20 13:10:06    268s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[04/20 13:10:06    268s] (I)       Initialization real time=0.00 seconds
[04/20 13:10:06    268s] (I)       Run Multi-thread track assignment
[04/20 13:10:06    268s] (I)       Kernel real time=0.24 seconds
[04/20 13:10:06    268s] (I)       End Greedy Track Assignment
[04/20 13:10:06    268s] [NR-eGR] --------------------------------------------------------------------------
[04/20 13:10:06    268s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 94626
[04/20 13:10:06    268s] [NR-eGR] metal2  (2V) length: 7.924466e+04um, number of vias: 123454
[04/20 13:10:06    268s] [NR-eGR] metal3  (3H) length: 1.316051e+05um, number of vias: 38239
[04/20 13:10:06    268s] [NR-eGR] metal4  (4V) length: 6.419682e+04um, number of vias: 4742
[04/20 13:10:06    268s] [NR-eGR] metal5  (5H) length: 2.588840e+04um, number of vias: 2986
[04/20 13:10:06    268s] [NR-eGR] metal6  (6V) length: 1.955235e+04um, number of vias: 262
[04/20 13:10:06    268s] [NR-eGR] metal7  (7H) length: 1.224365e+03um, number of vias: 208
[04/20 13:10:06    268s] [NR-eGR] metal8  (8V) length: 3.226139e+03um, number of vias: 2
[04/20 13:10:06    268s] [NR-eGR] metal9  (9H) length: 8.400000e-01um, number of vias: 0
[04/20 13:10:06    268s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[04/20 13:10:06    268s] [NR-eGR] Total length: 3.249387e+05um, number of vias: 264519
[04/20 13:10:06    268s] [NR-eGR] --------------------------------------------------------------------------
[04/20 13:10:06    268s] [NR-eGR] Total eGR-routed clock nets wire length: 1.344319e+04um 
[04/20 13:10:06    268s] [NR-eGR] --------------------------------------------------------------------------
[04/20 13:10:06    269s] [NR-eGR] End Peak syMemory usage = 1308.4 MB
[04/20 13:10:06    269s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.02 seconds
[04/20 13:10:06    269s] Extraction called for design 'core_adapter' of instances=25196 and nets=28531 using extraction engine 'preRoute' .
[04/20 13:10:06    269s] PreRoute RC Extraction called for design core_adapter.
[04/20 13:10:06    269s] RC Extraction called in multi-corner(1) mode.
[04/20 13:10:06    269s] RCMode: PreRoute
[04/20 13:10:06    269s]       RC Corner Indexes            0   
[04/20 13:10:06    269s] Capacitance Scaling Factor   : 1.00000 
[04/20 13:10:06    269s] Resistance Scaling Factor    : 1.00000 
[04/20 13:10:06    269s] Clock Cap. Scaling Factor    : 1.00000 
[04/20 13:10:06    269s] Clock Res. Scaling Factor    : 1.00000 
[04/20 13:10:06    269s] Shrink Factor                : 1.00000
[04/20 13:10:06    269s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/20 13:10:06    269s] Using capacitance table file ...
[04/20 13:10:06    269s] Updating RC grid for preRoute extraction ...
[04/20 13:10:06    269s] Initializing multi-corner capacitance tables ... 
[04/20 13:10:07    269s] Initializing multi-corner resistance tables ...
[04/20 13:10:07    269s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1303.684M)
[04/20 13:10:07    270s] Compute RC Scale Done ...
[04/20 13:10:07    270s] [hotspot] +------------+---------------+---------------+
[04/20 13:10:07    270s] [hotspot] |            |   max hotspot | total hotspot |
[04/20 13:10:07    270s] [hotspot] +------------+---------------+---------------+
[04/20 13:10:07    270s] [hotspot] | normalized |          0.00 |          0.00 |
[04/20 13:10:07    270s] [hotspot] +------------+---------------+---------------+
[04/20 13:10:07    270s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/20 13:10:07    270s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/20 13:10:07    270s] #################################################################################
[04/20 13:10:07    270s] # Design Stage: PreRoute
[04/20 13:10:07    270s] # Design Name: core_adapter
[04/20 13:10:07    270s] # Design Mode: 45nm
[04/20 13:10:07    270s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:10:07    270s] # Parasitics Mode: No SPEF/RCDB
[04/20 13:10:07    270s] # Signoff Settings: SI Off 
[04/20 13:10:07    270s] #################################################################################
[04/20 13:10:08    271s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:10:08    271s] Calculate delays in Single mode...
[04/20 13:10:08    271s] Topological Sorting (REAL = 0:00:00.0, MEM = 1307.6M, InitMEM = 1303.7M)
[04/20 13:10:08    271s] Start delay calculation (fullDC) (1 T). (MEM=1307.55)
[04/20 13:10:08    271s] End AAE Lib Interpolated Model. (MEM=1324.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:10:13    275s] Total number of fetched objects 31379
[04/20 13:10:13    275s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:10:13    275s] End delay calculation. (MEM=1371.78 CPU=0:00:03.4 REAL=0:00:04.0)
[04/20 13:10:13    275s] End delay calculation (fullDC). (MEM=1371.78 CPU=0:00:04.4 REAL=0:00:05.0)
[04/20 13:10:13    275s] *** CDM Built up (cpu=0:00:05.3  real=0:00:06.0  mem= 1371.8M) ***
[04/20 13:10:13    275s] Begin: GigaOpt postEco DRV Optimization
[04/20 13:10:13    275s] Info: 1 clock net  excluded from IPO operation.
[04/20 13:10:13    275s] PhyDesignGrid: maxLocalDensity 0.98
[04/20 13:10:13    275s] ### Creating PhyDesignMc. totSessionCpu=0:04:36 mem=1371.8M
[04/20 13:10:13    275s] OPERPROF: Starting DPlace-Init at level 1, MEM:1371.8M
[04/20 13:10:13    275s] #spOpts: N=45 mergeVia=F 
[04/20 13:10:13    276s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1371.8M
[04/20 13:10:13    276s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/20 13:10:13    276s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1371.8M
[04/20 13:10:13    276s] SiteArray: one-level site array dimensions = 178 x 1316
[04/20 13:10:13    276s] SiteArray: use 936,992 bytes
[04/20 13:10:13    276s] SiteArray: current memory after site array memory allocatiion 1371.8M
[04/20 13:10:13    276s] SiteArray: FP blocked sites are writable
[04/20 13:10:13    276s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.002, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.003, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1371.8M
[04/20 13:10:13    276s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 13:10:13    276s] Mark StBox On SiteArr starts
[04/20 13:10:13    276s] Mark StBox On SiteArr ends
[04/20 13:10:13    276s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.050, REAL:0.049, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.050, REAL:0.049, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.060, REAL:0.057, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.060, REAL:0.064, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.064, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1371.8M
[04/20 13:10:13    276s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1371.8M
[04/20 13:10:13    276s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1371.8MB).
[04/20 13:10:13    276s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.085, MEM:1371.8M
[04/20 13:10:13    276s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:36 mem=1371.8M
[04/20 13:10:13    276s] 
[04/20 13:10:13    276s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[04/20 13:10:13    276s] ### Creating LA Mngr. totSessionCpu=0:04:36 mem=1371.8M
[04/20 13:10:13    276s] ### Creating LA Mngr, finished. totSessionCpu=0:04:36 mem=1371.8M
[04/20 13:10:16    278s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1390.9M
[04/20 13:10:16    278s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1390.9M
[04/20 13:10:16    278s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/20 13:10:16    278s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/20 13:10:16    278s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/20 13:10:16    278s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/20 13:10:16    278s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/20 13:10:16    278s] Info: violation cost 1.181379 (cap = 0.012629, tran = 1.168750, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/20 13:10:16    278s] |     8|   134|    -0.02|     2|     2|    -0.00|     0|     0|     0|     0|     1.57|     0.00|       0|       0|       0|  80.02|          |         |
[04/20 13:10:16    279s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/20 13:10:16    279s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.57|     0.00|       5|       0|       3|  80.03| 0:00:00.0|  1409.9M|
[04/20 13:10:16    279s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/20 13:10:16    279s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.57|     0.00|       0|       0|       0|  80.03| 0:00:00.0|  1409.9M|
[04/20 13:10:16    279s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/20 13:10:16    279s] **** Begin NDR-Layer Usage Statistics ****
[04/20 13:10:16    279s] Layer 4 has 1 constrained nets 
[04/20 13:10:16    279s] **** End NDR-Layer Usage Statistics ****
[04/20 13:10:16    279s] 
[04/20 13:10:16    279s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:00.0 mem=1409.9M) ***
[04/20 13:10:16    279s] 
[04/20 13:10:17    279s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.001, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.010, REAL:0.015, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.010, REAL:0.015, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.032, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.032, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF: Starting RefinePlace at level 1, MEM:1425.9M
[04/20 13:10:17    279s] *** Starting refinePlace (0:04:40 mem=1425.9M) ***
[04/20 13:10:17    279s] Total net bbox length = 2.569e+05 (1.286e+05 1.282e+05) (ext = 1.740e+03)
[04/20 13:10:17    279s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/20 13:10:17    279s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1425.9M
[04/20 13:10:17    279s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1425.9M
[04/20 13:10:17    279s] Starting refinePlace ...
[04/20 13:10:17    279s] 
[04/20 13:10:17    279s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[04/20 13:10:17    280s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/20 13:10:17    280s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1425.9MB) @(0:04:40 - 0:04:40).
[04/20 13:10:17    280s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/20 13:10:17    280s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1425.9MB
[04/20 13:10:17    280s] Statistics of distance of Instance movement in refine placement:
[04/20 13:10:17    280s]   maximum (X+Y) =         0.00 um
[04/20 13:10:17    280s]   mean    (X+Y) =         0.00 um
[04/20 13:10:17    280s] Summary Report:
[04/20 13:10:17    280s] Instances move: 0 (out of 25201 movable)
[04/20 13:10:17    280s] Instances flipped: 0
[04/20 13:10:17    280s] Mean displacement: 0.00 um
[04/20 13:10:17    280s] Max displacement: 0.00 um 
[04/20 13:10:17    280s] Total instances moved : 0
[04/20 13:10:17    280s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.560, REAL:0.556, MEM:1425.9M
[04/20 13:10:17    280s] Total net bbox length = 2.569e+05 (1.286e+05 1.282e+05) (ext = 1.740e+03)
[04/20 13:10:17    280s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1425.9MB
[04/20 13:10:17    280s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1425.9MB) @(0:04:40 - 0:04:40).
[04/20 13:10:17    280s] *** Finished refinePlace (0:04:40 mem=1425.9M) ***
[04/20 13:10:17    280s] OPERPROF: Finished RefinePlace at level 1, CPU:0.610, REAL:0.598, MEM:1425.9M
[04/20 13:10:17    280s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1425.9M
[04/20 13:10:17    280s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1425.9M
[04/20 13:10:17    280s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1425.9M
[04/20 13:10:17    280s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1425.9M
[04/20 13:10:17    280s] *** maximum move = 0.00 um ***
[04/20 13:10:17    280s] *** Finished re-routing un-routed nets (1425.9M) ***
[04/20 13:10:17    280s] OPERPROF: Starting DPlace-Init at level 1, MEM:1425.9M
[04/20 13:10:18    280s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1425.9M
[04/20 13:10:18    280s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1425.9M
[04/20 13:10:18    280s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1425.9M
[04/20 13:10:18    280s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1425.9M
[04/20 13:10:18    280s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1425.9M
[04/20 13:10:18    280s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1425.9M
[04/20 13:10:18    280s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1425.9M
[04/20 13:10:18    280s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1425.9M
[04/20 13:10:18    280s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1425.9M
[04/20 13:10:18    280s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1425.9M
[04/20 13:10:18    280s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1425.9M
[04/20 13:10:18    280s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1425.9M
[04/20 13:10:18    280s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.015, MEM:1425.9M
[04/20 13:10:18    280s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.015, MEM:1425.9M
[04/20 13:10:18    280s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1425.9M
[04/20 13:10:18    280s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1425.9M
[04/20 13:10:18    280s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1425.9M
[04/20 13:10:18    280s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1425.9M
[04/20 13:10:18    280s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.033, MEM:1425.9M
[04/20 13:10:18    280s] 
[04/20 13:10:18    280s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:02.0 mem=1425.9M) ***
[04/20 13:10:18    280s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1390.9M
[04/20 13:10:18    280s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1390.9M
[04/20 13:10:18    280s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1390.9M
[04/20 13:10:18    280s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1390.9M
[04/20 13:10:18    280s] End: GigaOpt postEco DRV Optimization
[04/20 13:10:18    280s] **INFO: Flow update: Design timing is met.
[04/20 13:10:18    280s] **INFO: Flow update: Design timing is met.
[04/20 13:10:18    280s] **INFO: Flow update: Design timing is met.
[04/20 13:10:18    280s] *** Steiner Routed Nets: 0.046%; Threshold: 100; Threshold for Hold: 100
[04/20 13:10:18    280s] ### Creating LA Mngr. totSessionCpu=0:04:41 mem=1390.9M
[04/20 13:10:18    280s] ### Creating LA Mngr, finished. totSessionCpu=0:04:41 mem=1390.9M
[04/20 13:10:18    280s] Re-routed 0 nets
[04/20 13:10:18    280s] #optDebug: fT-D <X 1 0 0 0>
[04/20 13:10:18    280s] 
[04/20 13:10:18    280s] Active setup views:
[04/20 13:10:18    280s]  core_adapter_av
[04/20 13:10:18    280s]   Dominating endpoints: 0
[04/20 13:10:18    280s]   Dominating TNS: -0.000
[04/20 13:10:18    280s] 
[04/20 13:10:18    280s] Extraction called for design 'core_adapter' of instances=25201 and nets=28536 using extraction engine 'preRoute' .
[04/20 13:10:18    280s] PreRoute RC Extraction called for design core_adapter.
[04/20 13:10:18    280s] RC Extraction called in multi-corner(1) mode.
[04/20 13:10:18    280s] RCMode: PreRoute
[04/20 13:10:18    280s]       RC Corner Indexes            0   
[04/20 13:10:18    280s] Capacitance Scaling Factor   : 1.00000 
[04/20 13:10:18    280s] Resistance Scaling Factor    : 1.00000 
[04/20 13:10:18    280s] Clock Cap. Scaling Factor    : 1.00000 
[04/20 13:10:18    280s] Clock Res. Scaling Factor    : 1.00000 
[04/20 13:10:18    280s] Shrink Factor                : 1.00000
[04/20 13:10:18    280s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/20 13:10:18    280s] Using capacitance table file ...
[04/20 13:10:18    280s] Initializing multi-corner capacitance tables ... 
[04/20 13:10:18    280s] Initializing multi-corner resistance tables ...
[04/20 13:10:18    280s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1301.676M)
[04/20 13:10:18    280s] [PSP]    Started earlyGlobalRoute kernel
[04/20 13:10:18    280s] [PSP]    Initial Peak syMemory usage = 1301.7 MB
[04/20 13:10:18    280s] (I)       Reading DB...
[04/20 13:10:18    280s] (I)       Read data from FE... (mem=1301.7M)
[04/20 13:10:18    280s] (I)       Read nodes and places... (mem=1301.7M)
[04/20 13:10:18    281s] (I)       Done Read nodes and places (cpu=0.020s, mem=1308.1M)
[04/20 13:10:18    281s] (I)       Read nets... (mem=1308.1M)
[04/20 13:10:18    281s] (I)       Done Read nets (cpu=0.060s, mem=1314.6M)
[04/20 13:10:18    281s] (I)       Done Read data from FE (cpu=0.080s, mem=1314.6M)
[04/20 13:10:18    281s] (I)       before initializing RouteDB syMemory usage = 1314.6 MB
[04/20 13:10:18    281s] (I)       congestionReportName   : 
[04/20 13:10:18    281s] (I)       layerRangeFor2DCongestion : 
[04/20 13:10:18    281s] (I)       buildTerm2TermWires    : 0
[04/20 13:10:18    281s] (I)       doTrackAssignment      : 1
[04/20 13:10:18    281s] (I)       dumpBookshelfFiles     : 0
[04/20 13:10:18    281s] (I)       numThreads             : 1
[04/20 13:10:18    281s] (I)       bufferingAwareRouting  : false
[04/20 13:10:18    281s] [NR-eGR] honorMsvRouteConstraint: false
[04/20 13:10:18    281s] (I)       honorPin               : false
[04/20 13:10:18    281s] (I)       honorPinGuide          : true
[04/20 13:10:18    281s] (I)       honorPartition         : false
[04/20 13:10:18    281s] (I)       honorPartitionAllowFeedthru: false
[04/20 13:10:18    281s] (I)       allowPartitionCrossover: false
[04/20 13:10:18    281s] (I)       honorSingleEntry       : true
[04/20 13:10:18    281s] (I)       honorSingleEntryStrong : true
[04/20 13:10:18    281s] (I)       handleViaSpacingRule   : false
[04/20 13:10:18    281s] (I)       handleEolSpacingRule   : false
[04/20 13:10:18    281s] (I)       PDConstraint           : none
[04/20 13:10:18    281s] (I)       expBetterNDRHandling   : false
[04/20 13:10:18    281s] [NR-eGR] honorClockSpecNDR      : 0
[04/20 13:10:18    281s] (I)       routingEffortLevel     : 3
[04/20 13:10:18    281s] (I)       effortLevel            : standard
[04/20 13:10:18    281s] [NR-eGR] minRouteLayer          : 2
[04/20 13:10:18    281s] [NR-eGR] maxRouteLayer          : 127
[04/20 13:10:18    281s] (I)       relaxedTopLayerCeiling : 127
[04/20 13:10:18    281s] (I)       relaxedBottomLayerFloor: 2
[04/20 13:10:18    281s] (I)       numRowsPerGCell        : 1
[04/20 13:10:18    281s] (I)       speedUpLargeDesign     : 0
[04/20 13:10:18    281s] (I)       multiThreadingTA       : 1
[04/20 13:10:18    281s] (I)       optimizationMode       : false
[04/20 13:10:18    281s] (I)       routeSecondPG          : false
[04/20 13:10:18    281s] (I)       scenicRatioForLayerRelax: 0.00
[04/20 13:10:18    281s] (I)       detourLimitForLayerRelax: 0.00
[04/20 13:10:18    281s] (I)       punchThroughDistance   : 500.00
[04/20 13:10:18    281s] (I)       scenicBound            : 1.15
[04/20 13:10:18    281s] (I)       maxScenicToAvoidBlk    : 100.00
[04/20 13:10:18    281s] (I)       source-to-sink ratio   : 0.00
[04/20 13:10:18    281s] (I)       targetCongestionRatioH : 1.00
[04/20 13:10:18    281s] (I)       targetCongestionRatioV : 1.00
[04/20 13:10:18    281s] (I)       layerCongestionRatio   : 0.70
[04/20 13:10:18    281s] (I)       m1CongestionRatio      : 0.10
[04/20 13:10:18    281s] (I)       m2m3CongestionRatio    : 0.70
[04/20 13:10:18    281s] (I)       localRouteEffort       : 1.00
[04/20 13:10:18    281s] (I)       numSitesBlockedByOneVia: 8.00
[04/20 13:10:18    281s] (I)       supplyScaleFactorH     : 1.00
[04/20 13:10:18    281s] (I)       supplyScaleFactorV     : 1.00
[04/20 13:10:18    281s] (I)       highlight3DOverflowFactor: 0.00
[04/20 13:10:18    281s] (I)       routeVias              : 
[04/20 13:10:18    281s] (I)       readTROption           : true
[04/20 13:10:18    281s] (I)       extraSpacingFactor     : 1.00
[04/20 13:10:18    281s] [NR-eGR] numTracksPerClockWire  : 0
[04/20 13:10:18    281s] (I)       routeSelectedNetsOnly  : false
[04/20 13:10:18    281s] (I)       clkNetUseMaxDemand     : false
[04/20 13:10:18    281s] (I)       extraDemandForClocks   : 0
[04/20 13:10:18    281s] (I)       steinerRemoveLayers    : false
[04/20 13:10:18    281s] (I)       demoteLayerScenicScale : 1.00
[04/20 13:10:18    281s] (I)       nonpreferLayerCostScale : 100.00
[04/20 13:10:18    281s] (I)       similarTopologyRoutingFast : false
[04/20 13:10:18    281s] (I)       spanningTreeRefinement : false
[04/20 13:10:18    281s] (I)       spanningTreeRefinementAlpha : -1.00
[04/20 13:10:18    281s] (I)       starting read tracks
[04/20 13:10:18    281s] (I)       build grid graph
[04/20 13:10:18    281s] (I)       build grid graph start
[04/20 13:10:18    281s] [NR-eGR] metal1 has no routable track
[04/20 13:10:18    281s] [NR-eGR] metal2 has single uniform track structure
[04/20 13:10:18    281s] [NR-eGR] metal3 has single uniform track structure
[04/20 13:10:18    281s] [NR-eGR] metal4 has single uniform track structure
[04/20 13:10:18    281s] [NR-eGR] metal5 has single uniform track structure
[04/20 13:10:18    281s] [NR-eGR] metal6 has single uniform track structure
[04/20 13:10:18    281s] [NR-eGR] metal7 has single uniform track structure
[04/20 13:10:18    281s] [NR-eGR] metal8 has single uniform track structure
[04/20 13:10:18    281s] [NR-eGR] metal9 has single uniform track structure
[04/20 13:10:18    281s] [NR-eGR] metal10 has single uniform track structure
[04/20 13:10:18    281s] (I)       build grid graph end
[04/20 13:10:18    281s] (I)       merge level 0
[04/20 13:10:18    281s] (I)       numViaLayers=10
[04/20 13:10:18    281s] (I)       Reading via via1_8 for layer: 0 
[04/20 13:10:18    281s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:10:18    281s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:10:18    281s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:10:18    281s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:10:18    281s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:10:18    281s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:10:18    281s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:10:18    281s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:10:18    281s] (I)       end build via table
[04/20 13:10:18    281s] [NR-eGR] Read 94796 PG shapes in 0.020 seconds
[04/20 13:10:18    281s] 
[04/20 13:10:18    281s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=94796 numBumpBlks=0 numBoundaryFakeBlks=0
[04/20 13:10:18    281s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/20 13:10:18    281s] (I)       readDataFromPlaceDB
[04/20 13:10:18    281s] (I)       Read net information..
[04/20 13:10:18    281s] [NR-eGR] Read numTotalNets=28160  numIgnoredNets=0
[04/20 13:10:18    281s] (I)       Read testcase time = 0.010 seconds
[04/20 13:10:18    281s] 
[04/20 13:10:18    281s] (I)       read default dcut vias
[04/20 13:10:18    281s] (I)       Reading via via1_8 for layer: 0 
[04/20 13:10:18    281s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:10:18    281s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:10:18    281s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:10:18    281s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:10:18    281s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:10:18    281s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:10:18    281s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:10:18    281s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:10:18    281s] (I)       early_global_route_priority property id does not exist.
[04/20 13:10:18    281s] (I)       build grid graph start
[04/20 13:10:18    281s] (I)       build grid graph end
[04/20 13:10:18    281s] (I)       Model blockage into capacity
[04/20 13:10:18    281s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[04/20 13:10:18    281s] (I)       Modeling time = 0.010 seconds
[04/20 13:10:18    281s] 
[04/20 13:10:18    281s] (I)       Number of ignored nets = 0
[04/20 13:10:18    281s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/20 13:10:18    281s] (I)       Number of clock nets = 1.  Ignored: No
[04/20 13:10:18    281s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/20 13:10:18    281s] (I)       Number of special nets = 0.  Ignored: Yes
[04/20 13:10:18    281s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/20 13:10:18    281s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/20 13:10:18    281s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/20 13:10:18    281s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/20 13:10:18    281s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/20 13:10:18    281s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/20 13:10:18    281s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1321.8 MB
[04/20 13:10:18    281s] (I)       Ndr track 0 does not exist
[04/20 13:10:18    281s] (I)       Layer1  viaCost=200.00
[04/20 13:10:18    281s] (I)       Layer2  viaCost=200.00
[04/20 13:10:18    281s] (I)       Layer3  viaCost=100.00
[04/20 13:10:18    281s] (I)       Layer4  viaCost=100.00
[04/20 13:10:18    281s] (I)       Layer5  viaCost=100.00
[04/20 13:10:18    281s] (I)       Layer6  viaCost=100.00
[04/20 13:10:18    281s] (I)       Layer7  viaCost=100.00
[04/20 13:10:18    281s] (I)       Layer8  viaCost=100.00
[04/20 13:10:18    281s] (I)       Layer9  viaCost=100.00
[04/20 13:10:18    281s] (I)       ---------------------Grid Graph Info--------------------
[04/20 13:10:18    281s] (I)       Routing area        : (1480, 1680) - (519840, 519960)
[04/20 13:10:18    281s] (I)       Core area           : (9880, 10080) - (509960, 509880)
[04/20 13:10:18    281s] (I)       Site width          :   380  (dbu)
[04/20 13:10:18    281s] (I)       Row height          :  2800  (dbu)
[04/20 13:10:18    281s] (I)       GCell width         :  2800  (dbu)
[04/20 13:10:18    281s] (I)       GCell height        :  2800  (dbu)
[04/20 13:10:18    281s] (I)       Grid                :   186   186    10
[04/20 13:10:18    281s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/20 13:10:18    281s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/20 13:10:18    281s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/20 13:10:18    281s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/20 13:10:18    281s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/20 13:10:18    281s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/20 13:10:18    281s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/20 13:10:18    281s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[04/20 13:10:18    281s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/20 13:10:18    281s] (I)       Total num of tracks :     0  1368  1857   928   928   928   309   309   162   154
[04/20 13:10:18    281s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/20 13:10:18    281s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/20 13:10:18    281s] (I)       --------------------------------------------------------
[04/20 13:10:18    281s] 
[04/20 13:10:18    281s] [NR-eGR] ============ Routing rule table ============
[04/20 13:10:18    281s] [NR-eGR] Rule id: 0  Nets: 28160 
[04/20 13:10:18    281s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/20 13:10:18    281s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/20 13:10:18    281s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:10:18    281s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:10:18    281s] [NR-eGR] ========================================
[04/20 13:10:18    281s] [NR-eGR] 
[04/20 13:10:18    281s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/20 13:10:18    281s] (I)       blocked tracks on layer2 : = 63008 / 254448 (24.76%)
[04/20 13:10:18    281s] (I)       blocked tracks on layer3 : = 26850 / 345402 (7.77%)
[04/20 13:10:18    281s] (I)       blocked tracks on layer4 : = 53700 / 172608 (31.11%)
[04/20 13:10:18    281s] (I)       blocked tracks on layer5 : = 26850 / 172608 (15.56%)
[04/20 13:10:18    281s] (I)       blocked tracks on layer6 : = 73932 / 172608 (42.83%)
[04/20 13:10:18    281s] (I)       blocked tracks on layer7 : = 32038 / 57474 (55.74%)
[04/20 13:10:18    281s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[04/20 13:10:18    281s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[04/20 13:10:18    281s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[04/20 13:10:18    281s] (I)       After initializing earlyGlobalRoute syMemory usage = 1321.8 MB
[04/20 13:10:18    281s] (I)       Loading and dumping file time : 0.15 seconds
[04/20 13:10:18    281s] (I)       ============= Initialization =============
[04/20 13:10:18    281s] (I)       totalPins=94736  totalGlobalPin=89804 (94.79%)
[04/20 13:10:18    281s] (I)       total 2D Cap : 1096985 = (530647 H, 566338 V)
[04/20 13:10:18    281s] [NR-eGR] Layer group 1: route 28160 net(s) in layer range [2, 10]
[04/20 13:10:18    281s] (I)       ============  Phase 1a Route ============
[04/20 13:10:18    281s] (I)       Phase 1a runs 0.05 seconds
[04/20 13:10:18    281s] (I)       Usage: 212391 = (106800 H, 105591 V) = (20.13% H, 18.64% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:10:18    281s] (I)       
[04/20 13:10:18    281s] (I)       ============  Phase 1b Route ============
[04/20 13:10:18    281s] (I)       Usage: 212391 = (106800 H, 105591 V) = (20.13% H, 18.64% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:10:18    281s] (I)       
[04/20 13:10:18    281s] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.49% V. EstWL: 2.973474e+05um
[04/20 13:10:18    281s] (I)       ============  Phase 1c Route ============
[04/20 13:10:18    281s] (I)       Usage: 212391 = (106800 H, 105591 V) = (20.13% H, 18.64% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:10:18    281s] (I)       
[04/20 13:10:18    281s] (I)       ============  Phase 1d Route ============
[04/20 13:10:18    281s] (I)       Usage: 212391 = (106800 H, 105591 V) = (20.13% H, 18.64% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:10:18    281s] (I)       
[04/20 13:10:18    281s] (I)       ============  Phase 1e Route ============
[04/20 13:10:18    281s] (I)       Phase 1e runs 0.00 seconds
[04/20 13:10:18    281s] (I)       Usage: 212391 = (106800 H, 105591 V) = (20.13% H, 18.64% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:10:18    281s] (I)       
[04/20 13:10:18    281s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.49% V. EstWL: 2.973474e+05um
[04/20 13:10:18    281s] [NR-eGR] 
[04/20 13:10:18    281s] (I)       ============  Phase 1l Route ============
[04/20 13:10:18    281s] (I)       Phase 1l runs 0.07 seconds
[04/20 13:10:18    281s] (I)       
[04/20 13:10:18    281s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/20 13:10:18    281s] [NR-eGR]                        OverCon           OverCon           OverCon            
[04/20 13:10:18    281s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[04/20 13:10:18    281s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[04/20 13:10:18    281s] [NR-eGR] --------------------------------------------------------------------------------
[04/20 13:10:18    281s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:10:18    281s] [NR-eGR]  metal2  (2)       236( 0.69%)         7( 0.02%)         1( 0.00%)   ( 0.71%) 
[04/20 13:10:18    281s] [NR-eGR]  metal3  (3)         6( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[04/20 13:10:18    281s] [NR-eGR]  metal4  (4)       146( 0.42%)         0( 0.00%)         0( 0.00%)   ( 0.42%) 
[04/20 13:10:18    281s] [NR-eGR]  metal5  (5)         6( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[04/20 13:10:18    281s] [NR-eGR]  metal6  (6)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[04/20 13:10:18    281s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:10:18    281s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:10:18    281s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:10:18    281s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:10:18    281s] [NR-eGR] --------------------------------------------------------------------------------
[04/20 13:10:18    281s] [NR-eGR] Total              397( 0.14%)         7( 0.00%)         1( 0.00%)   ( 0.14%) 
[04/20 13:10:18    281s] [NR-eGR] 
[04/20 13:10:18    281s] (I)       Total Global Routing Runtime: 0.17 seconds
[04/20 13:10:18    281s] (I)       total 2D Cap : 1110689 = (536491 H, 574198 V)
[04/20 13:10:18    281s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/20 13:10:18    281s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/20 13:10:18    281s] [NR-eGR] End Peak syMemory usage = 1321.8 MB
[04/20 13:10:18    281s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.34 seconds
[04/20 13:10:18    281s] [hotspot] +------------+---------------+---------------+
[04/20 13:10:18    281s] [hotspot] |            |   max hotspot | total hotspot |
[04/20 13:10:18    281s] [hotspot] +------------+---------------+---------------+
[04/20 13:10:18    281s] [hotspot] | normalized |          0.00 |          0.00 |
[04/20 13:10:18    281s] [hotspot] +------------+---------------+---------------+
[04/20 13:10:18    281s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/20 13:10:18    281s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/20 13:10:19    281s] #################################################################################
[04/20 13:10:19    281s] # Design Stage: PreRoute
[04/20 13:10:19    281s] # Design Name: core_adapter
[04/20 13:10:19    281s] # Design Mode: 45nm
[04/20 13:10:19    281s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:10:19    281s] # Parasitics Mode: No SPEF/RCDB
[04/20 13:10:19    281s] # Signoff Settings: SI Off 
[04/20 13:10:19    281s] #################################################################################
[04/20 13:10:19    282s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:10:19    282s] Calculate delays in Single mode...
[04/20 13:10:19    282s] Topological Sorting (REAL = 0:00:00.0, MEM = 1319.8M, InitMEM = 1319.8M)
[04/20 13:10:19    282s] Start delay calculation (fullDC) (1 T). (MEM=1319.78)
[04/20 13:10:20    282s] End AAE Lib Interpolated Model. (MEM=1336.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:10:24    286s] Total number of fetched objects 31384
[04/20 13:10:24    286s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:10:24    286s] End delay calculation. (MEM=1384 CPU=0:00:03.4 REAL=0:00:04.0)
[04/20 13:10:24    286s] End delay calculation (fullDC). (MEM=1384 CPU=0:00:04.4 REAL=0:00:05.0)
[04/20 13:10:24    286s] *** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 1384.0M) ***
[04/20 13:10:24    286s] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:04:47 mem=1384.0M)
[04/20 13:10:24    287s] Reported timing to dir ./timingReports
[04/20 13:10:24    287s] **optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 996.4M, totSessionCpu=0:04:47 **
[04/20 13:10:24    287s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.011, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.011, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1320.8M
[04/20 13:10:24    287s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1320.8M
[04/20 13:10:26    288s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.565  |  1.565  |  8.162  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4449   |  4448   |  4449   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.027%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:37, mem = 990.6M, totSessionCpu=0:04:48 **
[04/20 13:10:26    288s] *** Finished optDesign ***
[04/20 13:10:26    288s] 
[04/20 13:10:26    288s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:45.9 real=0:00:46.2)
[04/20 13:10:26    288s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:07.6 real=0:00:07.6)
[04/20 13:10:26    288s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:10.3 real=0:00:10.3)
[04/20 13:10:26    288s] Info: pop threads available for lower-level modules during optimization.
[04/20 13:10:26    288s] Deleting Lib Analyzer.
[04/20 13:10:26    288s] Info: Destroy the CCOpt slew target map.
[04/20 13:10:26    288s] <CMD> endECO
[04/20 13:10:26    288s] <CMD> initECO temp/ipo2_hold.txt
[04/20 13:10:26    288s] <CMD> setExtractRCMode -engine postRoute -effortLevel low
[04/20 13:10:26    288s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/20 13:10:26    288s] Type 'man IMPEXT-3493' for more detail.
[04/20 13:10:26    288s] <CMD> extractRC
[04/20 13:10:26    288s] Extraction called for design 'core_adapter' of instances=25201 and nets=28536 using extraction engine 'postRoute' at effort level 'low' .
[04/20 13:10:26    288s] PostRoute (effortLevel low) RC Extraction called for design core_adapter.
[04/20 13:10:26    288s] RC Extraction called in multi-corner(1) mode.
[04/20 13:10:26    288s] Process corner(s) are loaded.
[04/20 13:10:26    288s]  Corner: nangate45nm_caps
[04/20 13:10:26    288s] extractDetailRC Option : -outfile /tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d  -extended
[04/20 13:10:26    288s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[04/20 13:10:26    288s]       RC Corner Indexes            0   
[04/20 13:10:26    288s] Capacitance Scaling Factor   : 1.00000 
[04/20 13:10:26    288s] Coupling Cap. Scaling Factor : 1.00000 
[04/20 13:10:26    288s] Resistance Scaling Factor    : 1.00000 
[04/20 13:10:26    288s] Clock Cap. Scaling Factor    : 1.00000 
[04/20 13:10:26    288s] Clock Res. Scaling Factor    : 1.00000 
[04/20 13:10:26    288s] Shrink Factor                : 1.00000
[04/20 13:10:26    288s] Initializing multi-corner capacitance tables ... 
[04/20 13:10:26    289s] Initializing multi-corner resistance tables ...
[04/20 13:10:27    289s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1248.1M)
[04/20 13:10:27    289s] Creating parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d' for storing RC.
[04/20 13:10:27    289s] Extracted 10.0006% (CPU Time= 0:00:00.6  MEM= 1340.3M)
[04/20 13:10:27    289s] Extracted 20.0005% (CPU Time= 0:00:00.6  MEM= 1340.3M)
[04/20 13:10:27    289s] Extracted 30.0004% (CPU Time= 0:00:00.8  MEM= 1364.3M)
[04/20 13:10:27    289s] Extracted 40.0004% (CPU Time= 0:00:00.9  MEM= 1364.3M)
[04/20 13:10:27    289s] Extracted 50.0006% (CPU Time= 0:00:01.1  MEM= 1364.3M)
[04/20 13:10:27    290s] Extracted 60.0006% (CPU Time= 0:00:01.2  MEM= 1364.3M)
[04/20 13:10:28    290s] Extracted 70.0005% (CPU Time= 0:00:01.4  MEM= 1364.3M)
[04/20 13:10:28    290s] Extracted 80.0004% (CPU Time= 0:00:01.7  MEM= 1364.3M)
[04/20 13:10:28    290s] Extracted 90.0004% (CPU Time= 0:00:01.9  MEM= 1368.3M)
[04/20 13:10:29    291s] Extracted 100% (CPU Time= 0:00:03.1  MEM= 1368.3M)
[04/20 13:10:29    291s] Number of Extracted Resistors     : 591531
[04/20 13:10:29    291s] Number of Extracted Ground Cap.   : 616046
[04/20 13:10:29    291s] Number of Extracted Coupling Cap. : 1446870
[04/20 13:10:29    291s] Opening parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d' for reading.
[04/20 13:10:29    291s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/20 13:10:29    291s]  Corner: nangate45nm_caps
[04/20 13:10:30    292s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1328.2M)
[04/20 13:10:30    292s] Creating parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb_Filter.rcdb.d' for storing RC.
[04/20 13:10:30    292s] Closing parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d'. 28160 times net's RC data read were performed.
[04/20 13:10:30    292s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1328.250M)
[04/20 13:10:30    292s] Opening parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d' for reading.
[04/20 13:10:30    292s] processing rcdb (/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d) for hinst (top) of cell (core_adapter);
[04/20 13:10:30    292s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1328.250M)
[04/20 13:10:30    292s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.3  Real Time: 0:00:04.0  MEM: 1328.250M)
[04/20 13:10:30    292s] <CMD> optDesign -postCTS -hold
[04/20 13:10:30    292s] **WARN: (IMPOPT-576):	1 nets have unplaced terms. 
[04/20 13:10:30    292s] Type 'man IMPOPT-576' for more detail.
[04/20 13:10:30    292s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/20 13:10:30    292s] GigaOpt running with 1 threads.
[04/20 13:10:30    292s] Info: 1 threads available for lower-level modules during optimization.
[04/20 13:10:30    292s] #spOpts: N=45 mergeVia=F 
[04/20 13:10:30    292s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1313.7M
[04/20 13:10:30    292s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1313.7M
[04/20 13:10:30    292s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:30    292s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1313.7M
[04/20 13:10:30    292s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1313.7M
[04/20 13:10:30    292s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/20 13:10:30    292s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1313.7M
[04/20 13:10:30    292s] SiteArray: one-level site array dimensions = 178 x 1316
[04/20 13:10:30    292s] SiteArray: use 936,992 bytes
[04/20 13:10:30    292s] SiteArray: current memory after site array memory allocatiion 1313.7M
[04/20 13:10:30    292s] SiteArray: FP blocked sites are writable
[04/20 13:10:30    292s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1313.7M
[04/20 13:10:30    292s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:30    292s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1313.7M
[04/20 13:10:30    292s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:1313.7M
[04/20 13:10:30    292s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1313.7M
[04/20 13:10:30    292s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:30    292s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1313.7M
[04/20 13:10:30    292s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:30    292s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.003, MEM:1313.7M
[04/20 13:10:30    292s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1313.7M
[04/20 13:10:30    292s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:30    292s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1313.7M
[04/20 13:10:30    292s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1313.7M
[04/20 13:10:30    292s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 13:10:30    292s] Mark StBox On SiteArr starts
[04/20 13:10:30    293s] Mark StBox On SiteArr ends
[04/20 13:10:30    293s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.048, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.048, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.056, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.063, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.063, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.001, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.003, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1313.7M
[04/20 13:10:30    293s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:31    293s] #spOpts: N=45 mergeVia=F 
[04/20 13:10:31    293s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.010, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.011, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.001, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.003, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF: Starting DPlace-Init at level 1, MEM:1313.7M
[04/20 13:10:31    293s] #spOpts: N=45 mergeVia=F 
[04/20 13:10:31    293s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:       Starting CMU at level 4, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.012, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.012, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.000, REAL:0.003, MEM:1313.7M
[04/20 13:10:31    293s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1313.7MB).
[04/20 13:10:31    293s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.035, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1313.7M
[04/20 13:10:31    293s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1313.7M
[04/20 13:10:31    293s] Initializing multi-corner capacitance tables ... 
[04/20 13:10:31    293s] Initializing multi-corner resistance tables ...
[04/20 13:10:31    293s] 
[04/20 13:10:31    293s] Creating Lib Analyzer ...
[04/20 13:10:31    294s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/20 13:10:31    294s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/20 13:10:31    294s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/20 13:10:31    294s] 
[04/20 13:10:32    294s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:54 mem=1313.7M
[04/20 13:10:32    294s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:54 mem=1313.7M
[04/20 13:10:32    294s] Creating Lib Analyzer, finished. 
[04/20 13:10:32    294s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[04/20 13:10:32    294s] Type 'man IMPOPT-665' for more detail.
[04/20 13:10:32    294s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 890.0M, totSessionCpu=0:04:54 **
[04/20 13:10:32    294s] setExtractRCMode -engine preRoute
[04/20 13:10:32    294s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/20 13:10:32    294s] Type 'man IMPEXT-3493' for more detail.
[04/20 13:10:32    294s] *** optDesign -postCTS ***
[04/20 13:10:32    294s] DRC Margin: user margin 0.0
[04/20 13:10:32    294s] Hold Target Slack: user slack 0
[04/20 13:10:32    294s] Setup Target Slack: user slack 0;
[04/20 13:10:32    294s] setUsefulSkewMode -ecoRoute false
[04/20 13:10:32    294s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.010, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.010, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.001, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.010, REAL:0.003, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1238.7M
[04/20 13:10:32    294s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1238.7M
[04/20 13:10:32    294s] Deleting Cell Server ...
[04/20 13:10:32    294s] Deleting Lib Analyzer.
[04/20 13:10:32    294s] Creating Cell Server ...(0, 0, 0, 0)
[04/20 13:10:32    294s] Summary for sequential cells identification: 
[04/20 13:10:32    294s]   Identified SBFF number: 16
[04/20 13:10:32    294s]   Identified MBFF number: 0
[04/20 13:10:32    294s]   Identified SB Latch number: 0
[04/20 13:10:32    294s]   Identified MB Latch number: 0
[04/20 13:10:32    294s]   Not identified SBFF number: 0
[04/20 13:10:32    294s]   Not identified MBFF number: 0
[04/20 13:10:32    294s]   Not identified SB Latch number: 0
[04/20 13:10:32    294s]   Not identified MB Latch number: 0
[04/20 13:10:32    294s]   Number of sequential cells which are not FFs: 13
[04/20 13:10:32    294s]  Visiting view : core_adapter_av
[04/20 13:10:32    294s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/20 13:10:32    294s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/20 13:10:32    294s]  Visiting view : core_adapter_av
[04/20 13:10:32    294s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/20 13:10:32    294s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/20 13:10:32    294s]  Setting StdDelay to 32.90
[04/20 13:10:32    294s] Creating Cell Server, finished. 
[04/20 13:10:32    294s] 
[04/20 13:10:32    294s] Deleting Cell Server ...
[04/20 13:10:32    294s] Start to check current routing status for nets...
[04/20 13:10:32    294s] Using hname+ instead name for net compare
[04/20 13:10:32    294s] All nets are already routed correctly.
[04/20 13:10:32    294s] End to check current routing status for nets (mem=1236.7M)
[04/20 13:10:32    294s] Extraction called for design 'core_adapter' of instances=25201 and nets=28536 using extraction engine 'preRoute' .
[04/20 13:10:32    294s] PreRoute RC Extraction called for design core_adapter.
[04/20 13:10:32    294s] RC Extraction called in multi-corner(1) mode.
[04/20 13:10:32    294s] RCMode: PreRoute
[04/20 13:10:32    294s]       RC Corner Indexes            0   
[04/20 13:10:32    294s] Capacitance Scaling Factor   : 1.00000 
[04/20 13:10:32    294s] Resistance Scaling Factor    : 1.00000 
[04/20 13:10:32    294s] Clock Cap. Scaling Factor    : 1.00000 
[04/20 13:10:32    294s] Clock Res. Scaling Factor    : 1.00000 
[04/20 13:10:32    294s] Shrink Factor                : 1.00000
[04/20 13:10:32    294s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/20 13:10:32    294s] Using capacitance table file ...
[04/20 13:10:32    294s] Initializing multi-corner capacitance tables ... 
[04/20 13:10:32    294s] Initializing multi-corner resistance tables ...
[04/20 13:10:32    294s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1230.668M)
[04/20 13:10:32    294s] PhyDesignGrid: maxLocalDensity 0.98
[04/20 13:10:32    294s] ### Creating PhyDesignMc. totSessionCpu=0:04:55 mem=1230.7M
[04/20 13:10:32    294s] OPERPROF: Starting DPlace-Init at level 1, MEM:1230.7M
[04/20 13:10:32    294s] #spOpts: N=45 mergeVia=F 
[04/20 13:10:32    294s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1230.7M
[04/20 13:10:32    294s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/20 13:10:32    294s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1230.7M
[04/20 13:10:32    294s] SiteArray: one-level site array dimensions = 178 x 1316
[04/20 13:10:32    294s] SiteArray: use 936,992 bytes
[04/20 13:10:32    294s] SiteArray: current memory after site array memory allocatiion 1230.7M
[04/20 13:10:32    294s] SiteArray: FP blocked sites are writable
[04/20 13:10:32    294s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.010, REAL:0.002, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.010, REAL:0.003, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1230.7M
[04/20 13:10:32    294s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 13:10:32    294s] Mark StBox On SiteArr starts
[04/20 13:10:32    294s] Mark StBox On SiteArr ends
[04/20 13:10:32    294s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.050, REAL:0.049, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.050, REAL:0.050, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.060, REAL:0.058, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.060, REAL:0.065, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.065, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1230.7M
[04/20 13:10:32    294s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1230.7M
[04/20 13:10:32    294s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1230.7MB).
[04/20 13:10:32    294s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.083, MEM:1230.7M
[04/20 13:10:32    295s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:55 mem=1230.7M
[04/20 13:10:32    295s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1230.7M
[04/20 13:10:32    295s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1230.7M
[04/20 13:10:32    295s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1230.7M
[04/20 13:10:32    295s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1230.7M
[04/20 13:10:32    295s] GigaOpt Hold Optimizer is used
[04/20 13:10:33    295s] End AAE Lib Interpolated Model. (MEM=1230.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:10:33    295s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:55 mem=1230.7M ***
[04/20 13:10:33    295s] 
[04/20 13:10:33    295s] Creating Lib Analyzer ...
[04/20 13:10:33    295s] Creating Cell Server ...(0, 0, 0, 0)
[04/20 13:10:33    295s] Summary for sequential cells identification: 
[04/20 13:10:33    295s]   Identified SBFF number: 16
[04/20 13:10:33    295s]   Identified MBFF number: 0
[04/20 13:10:33    295s]   Identified SB Latch number: 0
[04/20 13:10:33    295s]   Identified MB Latch number: 0
[04/20 13:10:33    295s]   Not identified SBFF number: 0
[04/20 13:10:33    295s]   Not identified MBFF number: 0
[04/20 13:10:33    295s]   Not identified SB Latch number: 0
[04/20 13:10:33    295s]   Not identified MB Latch number: 0
[04/20 13:10:33    295s]   Number of sequential cells which are not FFs: 13
[04/20 13:10:33    295s]  Visiting view : core_adapter_av
[04/20 13:10:33    295s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/20 13:10:33    295s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/20 13:10:33    295s]  Visiting view : core_adapter_av
[04/20 13:10:33    295s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/20 13:10:33    295s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/20 13:10:33    295s]  Setting StdDelay to 32.90
[04/20 13:10:33    295s] Creating Cell Server, finished. 
[04/20 13:10:33    295s] 
[04/20 13:10:33    295s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/20 13:10:33    295s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/20 13:10:33    295s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/20 13:10:33    295s] 
[04/20 13:10:33    295s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:55 mem=1236.7M
[04/20 13:10:33    295s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:55 mem=1236.7M
[04/20 13:10:33    295s] Creating Lib Analyzer, finished. 
[04/20 13:10:33    295s] Effort level <high> specified for reg2reg path_group
[04/20 13:10:33    295s] End AAE Lib Interpolated Model. (MEM=1238.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:10:33    295s] **INFO: Starting Blocking QThread with 1 CPU
[04/20 13:10:33    295s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/20 13:10:33    295s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
[04/20 13:10:33    295s] #################################################################################
[04/20 13:10:33    295s] # Design Stage: PreRoute
[04/20 13:10:33    295s] # Design Name: core_adapter
[04/20 13:10:33    295s] # Design Mode: 45nm
[04/20 13:10:33    295s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:10:33    295s] # Parasitics Mode: No SPEF/RCDB
[04/20 13:10:33    295s] # Signoff Settings: SI Off 
[04/20 13:10:33    295s] #################################################################################
[04/20 13:10:33    295s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:10:33    295s] Calculate delays in Single mode...
[04/20 13:10:33    295s] Topological Sorting (REAL = 0:00:00.0, MEM = 2.5M, InitMEM = 0.0M)
[04/20 13:10:33    295s] Start delay calculation (fullDC) (1 T). (MEM=2.54297)
[04/20 13:10:33    295s] End AAE Lib Interpolated Model. (MEM=19.0742 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:10:33    295s] Total number of fetched objects 31384
[04/20 13:10:33    295s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:10:33    295s] End delay calculation. (MEM=0 CPU=0:00:03.4 REAL=0:00:03.0)
[04/20 13:10:33    295s] End delay calculation (fullDC). (MEM=0 CPU=0:00:04.2 REAL=0:00:04.0)
[04/20 13:10:33    295s] *** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 0.0M) ***
[04/20 13:10:33    295s] *** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:00:05.7 mem=0.0M)
[04/20 13:10:33    295s] 
[04/20 13:10:33    295s] Active hold views:
[04/20 13:10:33    295s]  core_adapter_av
[04/20 13:10:33    295s]   Dominating endpoints: 0
[04/20 13:10:33    295s]   Dominating TNS: -0.000
[04/20 13:10:33    295s] 
[04/20 13:10:33    295s] Done building cte hold timing graph (fixHold) cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:00:05.7 mem=0.0M ***
[04/20 13:10:33    295s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.5 real=0:00:07.0 totSessionCpu=0:00:06.5 mem=0.0M ***
[04/20 13:10:33    295s] *** QThread HoldInit [finish] : cpu/real = 0:00:06.5/0:00:07.0 (0.9), mem = 0.0M
[04/20 13:10:40    301s]  
_______________________________________________________________________
[04/20 13:10:40    302s] #################################################################################
[04/20 13:10:40    302s] # Design Stage: PreRoute
[04/20 13:10:40    302s] # Design Name: core_adapter
[04/20 13:10:40    302s] # Design Mode: 45nm
[04/20 13:10:40    302s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:10:40    302s] # Parasitics Mode: No SPEF/RCDB
[04/20 13:10:40    302s] # Signoff Settings: SI Off 
[04/20 13:10:40    302s] #################################################################################
[04/20 13:10:40    302s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:10:40    302s] Calculate delays in Single mode...
[04/20 13:10:40    302s] Topological Sorting (REAL = 0:00:00.0, MEM = 1240.5M, InitMEM = 1236.7M)
[04/20 13:10:40    302s] Start delay calculation (fullDC) (1 T). (MEM=1240.54)
[04/20 13:10:40    302s] End AAE Lib Interpolated Model. (MEM=1257.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:10:44    306s] Total number of fetched objects 31384
[04/20 13:10:44    306s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:10:44    306s] End delay calculation. (MEM=1304.76 CPU=0:00:03.4 REAL=0:00:03.0)
[04/20 13:10:44    306s] End delay calculation (fullDC). (MEM=1304.76 CPU=0:00:04.3 REAL=0:00:04.0)
[04/20 13:10:44    306s] *** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 1304.8M) ***
[04/20 13:10:45    307s] *** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:05:07 mem=1304.8M)
[04/20 13:10:45    307s] Done building cte setup timing graph (fixHold) cpu=0:00:11.9 real=0:00:12.0 totSessionCpu=0:05:07 mem=1304.8M ***
[04/20 13:10:46    307s] *info: category slack lower bound [L 0.0] default
[04/20 13:10:46    307s] *info: category slack lower bound [H 0.0] reg2reg 
[04/20 13:10:46    307s] --------------------------------------------------- 
[04/20 13:10:46    307s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/20 13:10:46    307s] --------------------------------------------------- 
[04/20 13:10:46    307s]          WNS    reg2regWNS
[04/20 13:10:46    307s]     1.565 ns      1.565 ns
[04/20 13:10:46    307s] --------------------------------------------------- 
[04/20 13:10:46    307s] Restoring Auto Hold Views:  core_adapter_av
[04/20 13:10:46    307s] Restoring Active Hold Views:  core_adapter_av 
[04/20 13:10:46    307s] Restoring Hold Target Slack: 0
[04/20 13:10:46    307s] 
[04/20 13:10:46    307s] *Info: minBufDelay = 66.7 ps, libStdDelay = 32.9 ps, minBufSize = 3192000 (3.0)
[04/20 13:10:46    307s] *Info: worst delay setup view: core_adapter_av
[04/20 13:10:46    307s] Footprint list for hold buffering (delay unit: ps)
[04/20 13:10:46    307s] =================================================================
[04/20 13:10:46    307s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[04/20 13:10:46    307s] ------------------------------------------------------------------
[04/20 13:10:46    307s] *Info:       67.5       1.00    3.0  55.90 BUF_X1 (A,Z)
[04/20 13:10:46    307s] *Info:       83.8       1.00    3.0  68.89 CLKBUF_X1 (A,Z)
[04/20 13:10:46    307s] *Info:       66.7       1.00    4.0  27.86 BUF_X2 (A,Z)
[04/20 13:10:46    307s] *Info:       71.6       1.00    4.0  34.37 CLKBUF_X2 (A,Z)
[04/20 13:10:46    307s] *Info:       72.7       1.00    5.0  23.16 CLKBUF_X3 (A,Z)
[04/20 13:10:46    307s] *Info:       68.3       1.00    7.0  13.91 BUF_X4 (A,Z)
[04/20 13:10:46    307s] *Info:       67.5       1.00   13.0   6.97 BUF_X8 (A,Z)
[04/20 13:10:46    307s] *Info:       67.7       1.00   25.0   3.50 BUF_X16 (A,Z)
[04/20 13:10:46    307s] *Info:       69.8       1.00   49.0   1.77 BUF_X32 (A,Z)
[04/20 13:10:46    307s] =================================================================
[04/20 13:10:46    307s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.012, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.012, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1304.8M
[04/20 13:10:46    307s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1304.8M
[04/20 13:10:46    308s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av
Hold  views included:
 core_adapter_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.565  |  1.565  |  8.162  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4449   |  4448   |  4449   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.214  |  0.214  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4448   |  4448   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.027%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Deleting Cell Server ...
[04/20 13:10:46    308s] Deleting Lib Analyzer.
[04/20 13:10:46    308s] Creating Cell Server ...(0, 0, 0, 0)
[04/20 13:10:46    308s] Summary for sequential cells identification: 
[04/20 13:10:46    308s]   Identified SBFF number: 16
[04/20 13:10:46    308s]   Identified MBFF number: 0
[04/20 13:10:46    308s]   Identified SB Latch number: 0
[04/20 13:10:46    308s]   Identified MB Latch number: 0
[04/20 13:10:46    308s]   Not identified SBFF number: 0
[04/20 13:10:46    308s]   Not identified MBFF number: 0
[04/20 13:10:46    308s]   Not identified SB Latch number: 0
[04/20 13:10:46    308s]   Not identified MB Latch number: 0
[04/20 13:10:46    308s]   Number of sequential cells which are not FFs: 13
[04/20 13:10:46    308s]  Visiting view : core_adapter_av
[04/20 13:10:46    308s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/20 13:10:46    308s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/20 13:10:46    308s]  Visiting view : core_adapter_av
[04/20 13:10:46    308s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/20 13:10:46    308s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/20 13:10:46    308s]  Setting StdDelay to 32.90
[04/20 13:10:46    308s] Creating Cell Server, finished. 
[04/20 13:10:46    308s] 
[04/20 13:10:46    308s] Deleting Cell Server ...
[04/20 13:10:46    308s] 
[04/20 13:10:46    308s] Creating Lib Analyzer ...
[04/20 13:10:46    308s] Creating Cell Server ...(0, 0, 0, 0)
[04/20 13:10:46    308s] Summary for sequential cells identification: 
[04/20 13:10:46    308s]   Identified SBFF number: 16
[04/20 13:10:46    308s]   Identified MBFF number: 0
[04/20 13:10:46    308s]   Identified SB Latch number: 0
[04/20 13:10:46    308s]   Identified MB Latch number: 0
[04/20 13:10:46    308s]   Not identified SBFF number: 0
[04/20 13:10:46    308s]   Not identified MBFF number: 0
[04/20 13:10:46    308s]   Not identified SB Latch number: 0
[04/20 13:10:46    308s]   Not identified MB Latch number: 0
[04/20 13:10:46    308s]   Number of sequential cells which are not FFs: 13
[04/20 13:10:46    308s]  Visiting view : core_adapter_av
[04/20 13:10:46    308s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/20 13:10:46    308s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/20 13:10:46    308s]  Visiting view : core_adapter_av
[04/20 13:10:46    308s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/20 13:10:46    308s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/20 13:10:46    308s]  Setting StdDelay to 32.90
[04/20 13:10:46    308s] Creating Cell Server, finished. 
[04/20 13:10:46    308s] 
[04/20 13:10:46    308s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/20 13:10:46    308s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/20 13:10:46    308s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/20 13:10:46    308s] 
[04/20 13:10:46    308s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:09 mem=1304.8M
[04/20 13:10:46    308s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:09 mem=1304.8M
[04/20 13:10:46    308s] Creating Lib Analyzer, finished. 
[04/20 13:10:46    308s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 912.3M, totSessionCpu=0:05:09 **
[04/20 13:10:47    308s] ### Creating LA Mngr. totSessionCpu=0:05:09 mem=1404.3M
[04/20 13:10:47    308s] ### Creating LA Mngr, finished. totSessionCpu=0:05:09 mem=1404.3M
[04/20 13:10:47    308s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[04/20 13:10:47    308s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[04/20 13:10:47    308s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[04/20 13:10:47    308s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[04/20 13:10:47    308s] *info: Run optDesign holdfix with 1 thread.
[04/20 13:10:47    308s] Info: 1 clock net  excluded from IPO operation.
[04/20 13:10:47    308s] --------------------------------------------------- 
[04/20 13:10:47    308s]    Hold Timing Summary  - Initial 
[04/20 13:10:47    308s] --------------------------------------------------- 
[04/20 13:10:47    308s]  Target slack:       0.0000 ns
[04/20 13:10:47    308s]  View: core_adapter_av 
[04/20 13:10:47    308s]    WNS:       0.2144
[04/20 13:10:47    308s]    TNS:       0.0000
[04/20 13:10:47    308s]    VP :            0
[04/20 13:10:47    308s]    Worst hold path end point: my_fpu_double/i_fpu_sub/exponent_2_reg[1]/D 
[04/20 13:10:47    308s] --------------------------------------------------- 
[04/20 13:10:47    308s] *** Hold timing is met. Hold fixing is not needed 
[04/20 13:10:47    308s] **INFO: total 0 insts, 0 nets marked don't touch
[04/20 13:10:47    308s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[04/20 13:10:47    308s] **INFO: total 0 insts, 0 nets unmarked don't touch

[04/20 13:10:47    308s] 
[04/20 13:10:47    308s] Capturing REF for hold ...
[04/20 13:10:47    308s]    Hold Timing Snapshot: (REF)
[04/20 13:10:47    308s]              All PG WNS: 0.000
[04/20 13:10:47    308s]              All PG TNS: 0.000
[04/20 13:10:47    308s] 
[04/20 13:10:47    308s] Active setup views:
[04/20 13:10:47    308s]  core_adapter_av
[04/20 13:10:47    308s]   Dominating endpoints: 0
[04/20 13:10:47    308s]   Dominating TNS: -0.000
[04/20 13:10:47    308s] 
[04/20 13:10:47    308s] [NR-eGR] Started earlyGlobalRoute kernel
[04/20 13:10:47    308s] [NR-eGR] Initial Peak syMemory usage = 1318.4 MB
[04/20 13:10:47    308s] (I)       Reading DB...
[04/20 13:10:47    308s] (I)       Read data from FE... (mem=1318.4M)
[04/20 13:10:47    308s] (I)       Read nodes and places... (mem=1318.4M)
[04/20 13:10:47    308s] (I)       Done Read nodes and places (cpu=0.020s, mem=1324.8M)
[04/20 13:10:47    308s] (I)       Read nets... (mem=1324.8M)
[04/20 13:10:47    308s] (I)       Done Read nets (cpu=0.060s, mem=1332.5M)
[04/20 13:10:47    308s] (I)       Done Read data from FE (cpu=0.080s, mem=1332.5M)
[04/20 13:10:47    308s] (I)       before initializing RouteDB syMemory usage = 1332.5 MB
[04/20 13:10:47    308s] (I)       congestionReportName   : 
[04/20 13:10:47    308s] (I)       layerRangeFor2DCongestion : 
[04/20 13:10:47    308s] (I)       buildTerm2TermWires    : 0
[04/20 13:10:47    308s] (I)       doTrackAssignment      : 1
[04/20 13:10:47    308s] (I)       dumpBookshelfFiles     : 0
[04/20 13:10:47    308s] (I)       numThreads             : 1
[04/20 13:10:47    308s] (I)       bufferingAwareRouting  : false
[04/20 13:10:47    308s] [NR-eGR] honorMsvRouteConstraint: false
[04/20 13:10:47    308s] (I)       honorPin               : false
[04/20 13:10:47    308s] (I)       honorPinGuide          : true
[04/20 13:10:47    308s] (I)       honorPartition         : false
[04/20 13:10:47    308s] (I)       honorPartitionAllowFeedthru: false
[04/20 13:10:47    308s] (I)       allowPartitionCrossover: false
[04/20 13:10:47    308s] (I)       honorSingleEntry       : true
[04/20 13:10:47    308s] (I)       honorSingleEntryStrong : true
[04/20 13:10:47    308s] (I)       handleViaSpacingRule   : false
[04/20 13:10:47    308s] (I)       handleEolSpacingRule   : false
[04/20 13:10:47    308s] (I)       PDConstraint           : none
[04/20 13:10:47    308s] (I)       expBetterNDRHandling   : false
[04/20 13:10:47    308s] [NR-eGR] honorClockSpecNDR      : 0
[04/20 13:10:47    308s] (I)       routingEffortLevel     : 3
[04/20 13:10:47    308s] (I)       effortLevel            : standard
[04/20 13:10:47    308s] [NR-eGR] minRouteLayer          : 2
[04/20 13:10:47    308s] [NR-eGR] maxRouteLayer          : 127
[04/20 13:10:47    308s] (I)       relaxedTopLayerCeiling : 127
[04/20 13:10:47    308s] (I)       relaxedBottomLayerFloor: 2
[04/20 13:10:47    308s] (I)       numRowsPerGCell        : 1
[04/20 13:10:47    308s] (I)       speedUpLargeDesign     : 0
[04/20 13:10:47    308s] (I)       multiThreadingTA       : 1
[04/20 13:10:47    308s] (I)       optimizationMode       : false
[04/20 13:10:47    308s] (I)       routeSecondPG          : false
[04/20 13:10:47    308s] (I)       scenicRatioForLayerRelax: 0.00
[04/20 13:10:47    308s] (I)       detourLimitForLayerRelax: 0.00
[04/20 13:10:47    308s] (I)       punchThroughDistance   : 500.00
[04/20 13:10:47    308s] (I)       scenicBound            : 1.15
[04/20 13:10:47    308s] (I)       maxScenicToAvoidBlk    : 100.00
[04/20 13:10:47    308s] (I)       source-to-sink ratio   : 0.00
[04/20 13:10:47    308s] (I)       targetCongestionRatioH : 1.00
[04/20 13:10:47    308s] (I)       targetCongestionRatioV : 1.00
[04/20 13:10:47    308s] (I)       layerCongestionRatio   : 0.70
[04/20 13:10:47    308s] (I)       m1CongestionRatio      : 0.10
[04/20 13:10:47    308s] (I)       m2m3CongestionRatio    : 0.70
[04/20 13:10:47    308s] (I)       localRouteEffort       : 1.00
[04/20 13:10:47    308s] (I)       numSitesBlockedByOneVia: 8.00
[04/20 13:10:47    308s] (I)       supplyScaleFactorH     : 1.00
[04/20 13:10:47    308s] (I)       supplyScaleFactorV     : 1.00
[04/20 13:10:47    308s] (I)       highlight3DOverflowFactor: 0.00
[04/20 13:10:47    308s] (I)       routeVias              : 
[04/20 13:10:47    308s] (I)       readTROption           : true
[04/20 13:10:47    308s] (I)       extraSpacingFactor     : 1.00
[04/20 13:10:47    308s] [NR-eGR] numTracksPerClockWire  : 0
[04/20 13:10:47    308s] (I)       routeSelectedNetsOnly  : false
[04/20 13:10:47    308s] (I)       clkNetUseMaxDemand     : false
[04/20 13:10:47    308s] (I)       extraDemandForClocks   : 0
[04/20 13:10:47    308s] (I)       steinerRemoveLayers    : false
[04/20 13:10:47    308s] (I)       demoteLayerScenicScale : 1.00
[04/20 13:10:47    308s] (I)       nonpreferLayerCostScale : 100.00
[04/20 13:10:47    308s] (I)       similarTopologyRoutingFast : false
[04/20 13:10:47    308s] (I)       spanningTreeRefinement : false
[04/20 13:10:47    308s] (I)       spanningTreeRefinementAlpha : -1.00
[04/20 13:10:47    308s] (I)       starting read tracks
[04/20 13:10:47    308s] (I)       build grid graph
[04/20 13:10:47    308s] (I)       build grid graph start
[04/20 13:10:47    308s] [NR-eGR] metal1 has no routable track
[04/20 13:10:47    308s] [NR-eGR] metal2 has single uniform track structure
[04/20 13:10:47    308s] [NR-eGR] metal3 has single uniform track structure
[04/20 13:10:47    308s] [NR-eGR] metal4 has single uniform track structure
[04/20 13:10:47    308s] [NR-eGR] metal5 has single uniform track structure
[04/20 13:10:47    308s] [NR-eGR] metal6 has single uniform track structure
[04/20 13:10:47    308s] [NR-eGR] metal7 has single uniform track structure
[04/20 13:10:47    308s] [NR-eGR] metal8 has single uniform track structure
[04/20 13:10:47    308s] [NR-eGR] metal9 has single uniform track structure
[04/20 13:10:47    308s] [NR-eGR] metal10 has single uniform track structure
[04/20 13:10:47    308s] (I)       build grid graph end
[04/20 13:10:47    308s] (I)       merge level 0
[04/20 13:10:47    308s] (I)       numViaLayers=10
[04/20 13:10:47    308s] (I)       Reading via via1_8 for layer: 0 
[04/20 13:10:47    308s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:10:47    308s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:10:47    308s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:10:47    308s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:10:47    308s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:10:47    308s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:10:47    308s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:10:47    308s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:10:47    308s] (I)       end build via table
[04/20 13:10:47    309s] [NR-eGR] Read 94796 PG shapes in 0.010 seconds
[04/20 13:10:47    309s] 
[04/20 13:10:47    309s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=94796 numBumpBlks=0 numBoundaryFakeBlks=0
[04/20 13:10:47    309s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/20 13:10:47    309s] (I)       readDataFromPlaceDB
[04/20 13:10:47    309s] (I)       Read net information..
[04/20 13:10:47    309s] [NR-eGR] Read numTotalNets=28160  numIgnoredNets=0
[04/20 13:10:47    309s] (I)       Read testcase time = 0.000 seconds
[04/20 13:10:47    309s] 
[04/20 13:10:47    309s] (I)       read default dcut vias
[04/20 13:10:47    309s] (I)       Reading via via1_8 for layer: 0 
[04/20 13:10:47    309s] (I)       Reading via via2_8 for layer: 1 
[04/20 13:10:47    309s] (I)       Reading via via3_2 for layer: 2 
[04/20 13:10:47    309s] (I)       Reading via via4_0 for layer: 3 
[04/20 13:10:47    309s] (I)       Reading via via5_0 for layer: 4 
[04/20 13:10:47    309s] (I)       Reading via via6_0 for layer: 5 
[04/20 13:10:47    309s] (I)       Reading via via7_0 for layer: 6 
[04/20 13:10:47    309s] (I)       Reading via via8_0 for layer: 7 
[04/20 13:10:47    309s] (I)       Reading via via9_0 for layer: 8 
[04/20 13:10:47    309s] (I)       early_global_route_priority property id does not exist.
[04/20 13:10:47    309s] (I)       build grid graph start
[04/20 13:10:47    309s] (I)       build grid graph end
[04/20 13:10:47    309s] (I)       Model blockage into capacity
[04/20 13:10:47    309s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[04/20 13:10:47    309s] (I)       Modeling time = 0.010 seconds
[04/20 13:10:47    309s] 
[04/20 13:10:47    309s] (I)       Number of ignored nets = 0
[04/20 13:10:47    309s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/20 13:10:47    309s] (I)       Number of clock nets = 1.  Ignored: No
[04/20 13:10:47    309s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/20 13:10:47    309s] (I)       Number of special nets = 0.  Ignored: Yes
[04/20 13:10:47    309s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/20 13:10:47    309s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/20 13:10:47    309s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/20 13:10:47    309s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/20 13:10:47    309s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/20 13:10:47    309s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/20 13:10:47    309s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1339.7 MB
[04/20 13:10:47    309s] (I)       Ndr track 0 does not exist
[04/20 13:10:47    309s] (I)       Layer1  viaCost=200.00
[04/20 13:10:47    309s] (I)       Layer2  viaCost=200.00
[04/20 13:10:47    309s] (I)       Layer3  viaCost=100.00
[04/20 13:10:47    309s] (I)       Layer4  viaCost=100.00
[04/20 13:10:47    309s] (I)       Layer5  viaCost=100.00
[04/20 13:10:47    309s] (I)       Layer6  viaCost=100.00
[04/20 13:10:47    309s] (I)       Layer7  viaCost=100.00
[04/20 13:10:47    309s] (I)       Layer8  viaCost=100.00
[04/20 13:10:47    309s] (I)       Layer9  viaCost=100.00
[04/20 13:10:47    309s] (I)       ---------------------Grid Graph Info--------------------
[04/20 13:10:47    309s] (I)       Routing area        : (1480, 1680) - (519840, 519960)
[04/20 13:10:47    309s] (I)       Core area           : (9880, 10080) - (509960, 509880)
[04/20 13:10:47    309s] (I)       Site width          :   380  (dbu)
[04/20 13:10:47    309s] (I)       Row height          :  2800  (dbu)
[04/20 13:10:47    309s] (I)       GCell width         :  2800  (dbu)
[04/20 13:10:47    309s] (I)       GCell height        :  2800  (dbu)
[04/20 13:10:47    309s] (I)       Grid                :   186   186    10
[04/20 13:10:47    309s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/20 13:10:47    309s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/20 13:10:47    309s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/20 13:10:47    309s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/20 13:10:47    309s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/20 13:10:47    309s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/20 13:10:47    309s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/20 13:10:47    309s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[04/20 13:10:47    309s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/20 13:10:47    309s] (I)       Total num of tracks :     0  1368  1857   928   928   928   309   309   162   154
[04/20 13:10:47    309s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/20 13:10:47    309s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/20 13:10:47    309s] (I)       --------------------------------------------------------
[04/20 13:10:47    309s] 
[04/20 13:10:47    309s] [NR-eGR] ============ Routing rule table ============
[04/20 13:10:47    309s] [NR-eGR] Rule id: 0  Nets: 28160 
[04/20 13:10:47    309s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/20 13:10:47    309s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/20 13:10:47    309s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:10:47    309s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 13:10:47    309s] [NR-eGR] ========================================
[04/20 13:10:47    309s] [NR-eGR] 
[04/20 13:10:47    309s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/20 13:10:47    309s] (I)       blocked tracks on layer2 : = 63008 / 254448 (24.76%)
[04/20 13:10:47    309s] (I)       blocked tracks on layer3 : = 26850 / 345402 (7.77%)
[04/20 13:10:47    309s] (I)       blocked tracks on layer4 : = 53700 / 172608 (31.11%)
[04/20 13:10:47    309s] (I)       blocked tracks on layer5 : = 26850 / 172608 (15.56%)
[04/20 13:10:47    309s] (I)       blocked tracks on layer6 : = 73932 / 172608 (42.83%)
[04/20 13:10:47    309s] (I)       blocked tracks on layer7 : = 32038 / 57474 (55.74%)
[04/20 13:10:47    309s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[04/20 13:10:47    309s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[04/20 13:10:47    309s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[04/20 13:10:47    309s] (I)       After initializing earlyGlobalRoute syMemory usage = 1339.7 MB
[04/20 13:10:47    309s] (I)       Loading and dumping file time : 0.15 seconds
[04/20 13:10:47    309s] (I)       ============= Initialization =============
[04/20 13:10:47    309s] (I)       totalPins=94736  totalGlobalPin=89804 (94.79%)
[04/20 13:10:47    309s] (I)       total 2D Cap : 1096985 = (530647 H, 566338 V)
[04/20 13:10:47    309s] [NR-eGR] Layer group 1: route 28160 net(s) in layer range [2, 10]
[04/20 13:10:47    309s] (I)       ============  Phase 1a Route ============
[04/20 13:10:47    309s] (I)       Phase 1a runs 0.04 seconds
[04/20 13:10:47    309s] (I)       Usage: 212391 = (106800 H, 105591 V) = (20.13% H, 18.64% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:10:47    309s] (I)       
[04/20 13:10:47    309s] (I)       ============  Phase 1b Route ============
[04/20 13:10:47    309s] (I)       Usage: 212391 = (106800 H, 105591 V) = (20.13% H, 18.64% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:10:47    309s] (I)       
[04/20 13:10:47    309s] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.49% V. EstWL: 2.973474e+05um
[04/20 13:10:47    309s] (I)       ============  Phase 1c Route ============
[04/20 13:10:47    309s] (I)       Usage: 212391 = (106800 H, 105591 V) = (20.13% H, 18.64% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:10:47    309s] (I)       
[04/20 13:10:47    309s] (I)       ============  Phase 1d Route ============
[04/20 13:10:47    309s] (I)       Usage: 212391 = (106800 H, 105591 V) = (20.13% H, 18.64% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:10:47    309s] (I)       
[04/20 13:10:47    309s] (I)       ============  Phase 1e Route ============
[04/20 13:10:47    309s] (I)       Phase 1e runs 0.00 seconds
[04/20 13:10:47    309s] (I)       Usage: 212391 = (106800 H, 105591 V) = (20.13% H, 18.64% V) = (1.495e+05um H, 1.478e+05um V)
[04/20 13:10:47    309s] (I)       
[04/20 13:10:47    309s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.49% V. EstWL: 2.973474e+05um
[04/20 13:10:47    309s] [NR-eGR] 
[04/20 13:10:47    309s] (I)       ============  Phase 1l Route ============
[04/20 13:10:47    309s] (I)       Phase 1l runs 0.07 seconds
[04/20 13:10:47    309s] (I)       
[04/20 13:10:47    309s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/20 13:10:47    309s] [NR-eGR]                        OverCon           OverCon           OverCon            
[04/20 13:10:47    309s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[04/20 13:10:47    309s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[04/20 13:10:47    309s] [NR-eGR] --------------------------------------------------------------------------------
[04/20 13:10:47    309s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:10:47    309s] [NR-eGR]  metal2  (2)       236( 0.69%)         7( 0.02%)         1( 0.00%)   ( 0.71%) 
[04/20 13:10:47    309s] [NR-eGR]  metal3  (3)         6( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[04/20 13:10:47    309s] [NR-eGR]  metal4  (4)       146( 0.42%)         0( 0.00%)         0( 0.00%)   ( 0.42%) 
[04/20 13:10:47    309s] [NR-eGR]  metal5  (5)         6( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[04/20 13:10:47    309s] [NR-eGR]  metal6  (6)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[04/20 13:10:47    309s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:10:47    309s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:10:47    309s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:10:47    309s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/20 13:10:47    309s] [NR-eGR] --------------------------------------------------------------------------------
[04/20 13:10:47    309s] [NR-eGR] Total              397( 0.14%)         7( 0.00%)         1( 0.00%)   ( 0.14%) 
[04/20 13:10:47    309s] [NR-eGR] 
[04/20 13:10:47    309s] (I)       Total Global Routing Runtime: 0.17 seconds
[04/20 13:10:47    309s] (I)       total 2D Cap : 1110689 = (536491 H, 574198 V)
[04/20 13:10:47    309s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/20 13:10:47    309s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/20 13:10:47    309s] [NR-eGR] End Peak syMemory usage = 1339.7 MB
[04/20 13:10:47    309s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.36 seconds
[04/20 13:10:47    309s] [hotspot] +------------+---------------+---------------+
[04/20 13:10:47    309s] [hotspot] |            |   max hotspot | total hotspot |
[04/20 13:10:47    309s] [hotspot] +------------+---------------+---------------+
[04/20 13:10:47    309s] [hotspot] | normalized |          0.00 |          0.00 |
[04/20 13:10:47    309s] [hotspot] +------------+---------------+---------------+
[04/20 13:10:47    309s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/20 13:10:47    309s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/20 13:10:47    309s] Reported timing to dir ./timingReports
[04/20 13:10:47    309s] **optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 999.4M, totSessionCpu=0:05:09 **
[04/20 13:10:47    309s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.011, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.011, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.000, REAL:0.003, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1319.7M
[04/20 13:10:47    309s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1319.7M
[04/20 13:10:47    309s] End AAE Lib Interpolated Model. (MEM=1319.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:10:47    309s] **INFO: Starting Blocking QThread with 1 CPU
[04/20 13:10:47    309s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/20 13:10:47    309s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
[04/20 13:10:47    309s] #################################################################################
[04/20 13:10:47    309s] # Design Stage: PreRoute
[04/20 13:10:47    309s] # Design Name: core_adapter
[04/20 13:10:47    309s] # Design Mode: 45nm
[04/20 13:10:47    309s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:10:47    309s] # Parasitics Mode: No SPEF/RCDB
[04/20 13:10:47    309s] # Signoff Settings: SI Off 
[04/20 13:10:47    309s] #################################################################################
[04/20 13:10:47    309s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:10:47    309s] Calculate delays in Single mode...
[04/20 13:10:47    309s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[04/20 13:10:47    309s] Start delay calculation (fullDC) (1 T). (MEM=0)
[04/20 13:10:47    309s] End AAE Lib Interpolated Model. (MEM=4.51172 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:10:47    309s] Total number of fetched objects 31384
[04/20 13:10:47    309s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:10:47    309s] End delay calculation. (MEM=0 CPU=0:00:03.4 REAL=0:00:04.0)
[04/20 13:10:47    309s] End delay calculation (fullDC). (MEM=0 CPU=0:00:04.3 REAL=0:00:05.0)
[04/20 13:10:47    309s] *** CDM Built up (cpu=0:00:04.4  real=0:00:05.0  mem= 0.0M) ***
[04/20 13:10:47    309s] *** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:00:11.7 mem=0.0M)
[04/20 13:10:47    309s] *** QThread HoldRpt [finish] : cpu/real = 0:00:05.9/0:00:06.0 (1.0), mem = 0.0M
[04/20 13:10:53    314s]  
_______________________________________________________________________
[04/20 13:10:55    315s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 
Hold  views included:
 core_adapter_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.565  |  1.565  |  8.162  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4449   |  4448   |  4449   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.214  |  0.214  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4448   |  4448   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.027%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:06.5, REAL=0:00:08.0, MEM=1321.7M
[04/20 13:10:55    315s] **optDesign ... cpu = 0:00:21, real = 0:00:23, mem = 999.4M, totSessionCpu=0:05:16 **
[04/20 13:10:55    315s] *** Finished optDesign ***
[04/20 13:10:55    315s] 
[04/20 13:10:55    315s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:22.0 real=0:00:23.7)
[04/20 13:10:55    315s] Info: pop threads available for lower-level modules during optimization.
[04/20 13:10:55    315s] Deleting Lib Analyzer.
[04/20 13:10:55    315s] Info: Destroy the CCOpt slew target map.
[04/20 13:10:55    315s] <CMD> endECO
[04/20 13:10:55    315s] <CMD> saveNetlist results/verilog/core_adapter.postcts.v
[04/20 13:10:55    315s] Writing Netlist "results/verilog/core_adapter.postcts.v" ...
[04/20 13:10:55    315s] <CMD> saveDesign ./DBS/07-postCtsOpt.enc -relativePath -compress
[04/20 13:10:55    315s] #% Begin save design ... (date=04/20 13:10:55, mem=999.4M)
[04/20 13:10:55    315s] % Begin Save ccopt configuration ... (date=04/20 13:10:55, mem=999.4M)
[04/20 13:10:55    315s] % End Save ccopt configuration ... (date=04/20 13:10:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=999.6M, current mem=999.6M)
[04/20 13:10:55    315s] % Begin Save clock tree specification data ... (date=04/20 13:10:55, mem=999.6M)
[04/20 13:10:55    315s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/20 13:10:55    315s] Redoing specifyClockTree ...
[04/20 13:10:55    315s] Checking spec file integrity...
[04/20 13:10:55    315s] % End Save clock tree specification data ... (date=04/20 13:10:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1000.4M, current mem=1000.4M)
[04/20 13:10:55    315s] % Begin Save netlist data ... (date=04/20 13:10:55, mem=1000.4M)
[04/20 13:10:55    315s] Writing Binary DB to ./DBS/07-postCtsOpt.enc.dat/core_adapter.v.bin in single-threaded mode...
[04/20 13:10:55    316s] % End Save netlist data ... (date=04/20 13:10:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1000.8M, current mem=1000.8M)
[04/20 13:10:55    316s] Saving congestion map file ./DBS/07-postCtsOpt.enc.dat/core_adapter.route.congmap.gz ...
[04/20 13:10:55    316s] % Begin Save AAE data ... (date=04/20 13:10:55, mem=1001.1M)
[04/20 13:10:55    316s] Saving AAE Data ...
[04/20 13:10:55    316s] % End Save AAE data ... (date=04/20 13:10:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1001.1M, current mem=1001.1M)
[04/20 13:10:55    316s] % Begin Save clock tree data ... (date=04/20 13:10:55, mem=1001.1M)
[04/20 13:10:55    316s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/20 13:10:55    316s] Saving clock tree spec file './DBS/07-postCtsOpt.enc.dat/core_adapter.ctstch' ...
[04/20 13:10:55    316s] % End Save clock tree data ... (date=04/20 13:10:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1001.1M, current mem=1001.1M)
[04/20 13:10:55    316s] Saving preference file ./DBS/07-postCtsOpt.enc.dat/gui.pref.tcl ...
[04/20 13:10:55    316s] Saving mode setting ...
[04/20 13:10:55    316s] Saving global file ...
[04/20 13:10:56    316s] % Begin Save floorplan data ... (date=04/20 13:10:56, mem=1001.1M)
[04/20 13:10:56    316s] Saving floorplan file ...
[04/20 13:10:56    316s] % End Save floorplan data ... (date=04/20 13:10:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=1001.1M, current mem=1001.1M)
[04/20 13:10:56    316s] Saving Drc markers ...
[04/20 13:10:56    316s] ... No Drc file written since there is no markers found.
[04/20 13:10:56    316s] % Begin Save placement data ... (date=04/20 13:10:56, mem=1001.1M)
[04/20 13:10:56    316s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/20 13:10:56    316s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1319.6M) ***
[04/20 13:10:56    316s] % End Save placement data ... (date=04/20 13:10:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1001.3M, current mem=1001.3M)
[04/20 13:10:56    316s] % Begin Save routing data ... (date=04/20 13:10:56, mem=1001.3M)
[04/20 13:10:56    316s] Saving route file ...
[04/20 13:10:56    316s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1319.6M) ***
[04/20 13:10:56    316s] % End Save routing data ... (date=04/20 13:10:56, total cpu=0:00:00.3, real=0:00:00.0, peak res=1002.3M, current mem=1002.3M)
[04/20 13:10:56    316s] Saving property file ./DBS/07-postCtsOpt.enc.dat/core_adapter.prop
[04/20 13:10:56    316s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1319.6M) ***
[04/20 13:10:56    316s] % Begin Save power constraints data ... (date=04/20 13:10:56, mem=1002.3M)
[04/20 13:10:56    316s] % End Save power constraints data ... (date=04/20 13:10:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1002.3M, current mem=1002.3M)
[04/20 13:10:56    316s] Saving rc congestion map ./DBS/07-postCtsOpt.enc.dat/core_adapter.congmap.gz ...
[04/20 13:10:56    316s] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[04/20 13:10:56    316s] Generated self-contained design 07-postCtsOpt.enc.dat
[04/20 13:10:56    316s] #% End save design ... (date=04/20 13:10:56, total cpu=0:00:01.0, real=0:00:01.0, peak res=1002.3M, current mem=913.1M)
[04/20 13:10:56    316s] 
[04/20 13:10:56    316s] *** Summary of all messages that are not suppressed in this session:
[04/20 13:10:56    316s] Severity  ID               Count  Summary                                  
[04/20 13:10:56    316s] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[04/20 13:10:56    316s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[04/20 13:10:56    316s] ERROR     IMPOAX-142           2  %s                                       
[04/20 13:10:56    316s] *** Message Summary: 2 warning(s), 3 error(s)
[04/20 13:10:56    316s] 
[04/20 13:10:56    316s] <CMD> setExtractRCMode -engine postRoute -effortLevel low
[04/20 13:10:56    316s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/20 13:10:56    316s] Type 'man IMPEXT-3493' for more detail.
[04/20 13:10:56    316s] <CMD> extractRC
[04/20 13:10:56    316s] Extraction called for design 'core_adapter' of instances=25201 and nets=28536 using extraction engine 'postRoute' at effort level 'low' .
[04/20 13:10:56    316s] PostRoute (effortLevel low) RC Extraction called for design core_adapter.
[04/20 13:10:56    316s] RC Extraction called in multi-corner(1) mode.
[04/20 13:10:56    316s] Process corner(s) are loaded.
[04/20 13:10:56    316s]  Corner: nangate45nm_caps
[04/20 13:10:56    316s] extractDetailRC Option : -outfile /tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d -maxResLength 200  -extended
[04/20 13:10:56    316s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[04/20 13:10:56    316s]       RC Corner Indexes            0   
[04/20 13:10:56    316s] Capacitance Scaling Factor   : 1.00000 
[04/20 13:10:56    316s] Coupling Cap. Scaling Factor : 1.00000 
[04/20 13:10:56    316s] Resistance Scaling Factor    : 1.00000 
[04/20 13:10:56    316s] Clock Cap. Scaling Factor    : 1.00000 
[04/20 13:10:56    316s] Clock Res. Scaling Factor    : 1.00000 
[04/20 13:10:56    316s] Shrink Factor                : 1.00000
[04/20 13:10:57    317s] Initializing multi-corner capacitance tables ... 
[04/20 13:10:57    317s] Initializing multi-corner resistance tables ...
[04/20 13:10:57    317s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1248.4M)
[04/20 13:10:57    317s] Creating parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d' for storing RC.
[04/20 13:10:57    317s] Extracted 10.0006% (CPU Time= 0:00:00.6  MEM= 1340.6M)
[04/20 13:10:57    317s] Extracted 20.0005% (CPU Time= 0:00:00.6  MEM= 1340.6M)
[04/20 13:10:57    318s] Extracted 30.0004% (CPU Time= 0:00:00.8  MEM= 1364.6M)
[04/20 13:10:58    318s] Extracted 40.0004% (CPU Time= 0:00:01.0  MEM= 1364.6M)
[04/20 13:10:58    318s] Extracted 50.0006% (CPU Time= 0:00:01.1  MEM= 1364.6M)
[04/20 13:10:58    318s] Extracted 60.0006% (CPU Time= 0:00:01.3  MEM= 1364.6M)
[04/20 13:10:58    318s] Extracted 70.0005% (CPU Time= 0:00:01.5  MEM= 1364.6M)
[04/20 13:10:58    319s] Extracted 80.0004% (CPU Time= 0:00:01.8  MEM= 1364.6M)
[04/20 13:10:59    319s] Extracted 90.0004% (CPU Time= 0:00:02.0  MEM= 1368.6M)
[04/20 13:11:00    320s] Extracted 100% (CPU Time= 0:00:03.2  MEM= 1368.6M)
[04/20 13:11:00    320s] Number of Extracted Resistors     : 591531
[04/20 13:11:00    320s] Number of Extracted Ground Cap.   : 616046
[04/20 13:11:00    320s] Number of Extracted Coupling Cap. : 1446870
[04/20 13:11:00    320s] Opening parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d' for reading.
[04/20 13:11:00    320s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/20 13:11:00    320s]  Corner: nangate45nm_caps
[04/20 13:11:00    320s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1328.6M)
[04/20 13:11:00    320s] Creating parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb_Filter.rcdb.d' for storing RC.
[04/20 13:11:00    320s] Closing parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d'. 28160 times net's RC data read were performed.
[04/20 13:11:00    320s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1328.625M)
[04/20 13:11:00    320s] Opening parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d' for reading.
[04/20 13:11:00    320s] processing rcdb (/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d) for hinst (top) of cell (core_adapter);
[04/20 13:11:01    321s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=1328.625M)
[04/20 13:11:01    321s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.4  Real Time: 0:00:05.0  MEM: 1328.625M)
[04/20 13:11:01    321s] <CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true -clockPropagation sdcControl
[04/20 13:11:01    321s] <CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/07-postCTSOpt-timeDesign.hold
[04/20 13:11:01    321s] Effort level <high> specified for reg2reg path_group
[04/20 13:11:02    322s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.003, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.048, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.049, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.057, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.070, REAL:0.063, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.064, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1232.5M
[04/20 13:11:02    322s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1232.5M
[04/20 13:11:02    322s] #################################################################################
[04/20 13:11:02    322s] # Design Stage: PreRoute
[04/20 13:11:02    322s] # Design Name: core_adapter
[04/20 13:11:02    322s] # Design Mode: 45nm
[04/20 13:11:02    322s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:11:02    322s] # Parasitics Mode: SPEF/RCDB
[04/20 13:11:02    322s] # Signoff Settings: SI Off 
[04/20 13:11:02    322s] #################################################################################
[04/20 13:11:02    322s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:11:02    322s] Calculate delays in Single mode...
[04/20 13:11:02    322s] Topological Sorting (REAL = 0:00:00.0, MEM = 1234.4M, InitMEM = 1230.5M)
[04/20 13:11:02    322s] Start delay calculation (fullDC) (1 T). (MEM=1234.39)
[04/20 13:11:02    322s] Initializing multi-corner capacitance tables ... 
[04/20 13:11:02    322s] Initializing multi-corner resistance tables ...
[04/20 13:11:02    322s] End AAE Lib Interpolated Model. (MEM=1250.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:11:02    322s] Opening parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d' for reading.
[04/20 13:11:02    322s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1250.9M)
[04/20 13:11:02    322s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:11:06    326s] Total number of fetched objects 31384
[04/20 13:11:06    326s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:11:06    326s] End delay calculation. (MEM=1298.61 CPU=0:00:03.4 REAL=0:00:03.0)
[04/20 13:11:06    326s] End delay calculation (fullDC). (MEM=1298.61 CPU=0:00:04.0 REAL=0:00:04.0)
[04/20 13:11:06    326s] *** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 1298.6M) ***
[04/20 13:11:06    327s] *** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:04.0 totSessionCpu=0:05:27 mem=1298.6M)
[04/20 13:11:07    327s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.215  |  0.000  |  0.215  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4448   |    0    |  4448   |
+--------------------+---------+---------+---------+
|core_adapter_av     |  0.215  |  0.000  |  0.215  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  4448   |    0    |  4448   |
+--------------------+---------+---------+---------+

Density: 80.027%
------------------------------------------------------------
Reported timing to dir results/timing/07-postCTSOpt-timeDesign.hold
[04/20 13:11:07    327s] Total CPU time: 6.0 sec
[04/20 13:11:07    327s] Total Real time: 6.0 sec
[04/20 13:11:07    327s] Total Memory Usage: 1249.050781 Mbytes
[04/20 13:11:07    327s] <CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_hold.rpt
[04/20 13:11:07    327s] <CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
[04/20 13:11:07    328s] <CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/07-postCTSOpt-timeDesign.setup
[04/20 13:11:07    328s] Effort level <high> specified for reg2reg path_group
[04/20 13:11:08    328s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.003, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.048, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.048, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.056, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.062, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.062, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1234.5M
[04/20 13:11:08    328s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1234.5M
[04/20 13:11:08    329s] #################################################################################
[04/20 13:11:08    329s] # Design Stage: PreRoute
[04/20 13:11:08    329s] # Design Name: core_adapter
[04/20 13:11:08    329s] # Design Mode: 45nm
[04/20 13:11:08    329s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:11:08    329s] # Parasitics Mode: SPEF/RCDB
[04/20 13:11:08    329s] # Signoff Settings: SI Off 
[04/20 13:11:08    329s] #################################################################################
[04/20 13:11:09    329s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:11:09    329s] Calculate delays in Single mode...
[04/20 13:11:09    329s] Topological Sorting (REAL = 0:00:00.0, MEM = 1236.4M, InitMEM = 1232.5M)
[04/20 13:11:09    329s] Start delay calculation (fullDC) (1 T). (MEM=1236.38)
[04/20 13:11:09    329s] End AAE Lib Interpolated Model. (MEM=1252.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:11:12    332s] Total number of fetched objects 31384
[04/20 13:11:12    332s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/20 13:11:12    332s] End delay calculation. (MEM=1300.61 CPU=0:00:03.2 REAL=0:00:03.0)
[04/20 13:11:12    332s] End delay calculation (fullDC). (MEM=1300.61 CPU=0:00:03.6 REAL=0:00:03.0)
[04/20 13:11:12    332s] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1300.6M) ***
[04/20 13:11:13    333s] *** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:05:33 mem=1300.6M)
[04/20 13:11:14    334s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.501  |  8.100  |  1.501  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+
|core_adapter_av     |  1.501  |  8.100  |  1.501  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.027%
------------------------------------------------------------
Reported timing to dir ./results/timing/07-postCTSOpt-timeDesign.setup
[04/20 13:11:14    334s] Total CPU time: 6.52 sec
[04/20 13:11:14    334s] Total Real time: 7.0 sec
[04/20 13:11:14    334s] Total Memory Usage: 1249.050781 Mbytes
[04/20 13:11:14    334s] <CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_setup.rpt
[04/20 13:11:15    335s] <CMD> summaryReport -outfile results/summary/07-postCTSOpt.rpt
[04/20 13:11:15    335s] Start to collect the design information.
[04/20 13:11:15    335s] Build netlist information for Cell core_adapter.
[04/20 13:11:15    335s] Finished collecting the design information.
[04/20 13:11:15    335s] Generating standard cells used in the design report.
[04/20 13:11:15    335s] Analyze library ... 
[04/20 13:11:15    335s] Analyze netlist ... 
[04/20 13:11:15    335s] Generating HFO information report.
[04/20 13:11:15    335s] Generate no-driven nets information report.
[04/20 13:11:15    335s] Analyze timing ... 
[04/20 13:11:15    335s] Analyze floorplan/placement ... 
[04/20 13:11:15    335s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.002, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.003, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.040, REAL:0.049, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.040, REAL:0.049, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.058, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.064, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.065, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1249.1M
[04/20 13:11:15    335s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1249.1M
[04/20 13:11:15    335s] Analysis Routing ...
[04/20 13:11:15    335s] Report saved in file results/summary/07-postCTSOpt.rpt.
[04/20 13:11:15    335s] <CMD> setAttribute -net clk -weight 100
[04/20 13:11:15    335s] <CMD> setAttribute -net clk -avoid_detour true
[04/20 13:11:15    335s] <CMD> setAttribute -net clk -bottom_preferred_routing_layer 2
[04/20 13:11:15    335s] <CMD> setAttribute -net clk -top_preferred_routing_layer 4
[04/20 13:11:15    335s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna false
[04/20 13:11:15    335s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode false
[04/20 13:11:15    335s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName default
[04/20 13:11:15    335s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[04/20 13:11:15    335s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[04/20 13:11:15    335s] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[04/20 13:11:15    335s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[04/20 13:11:15    335s] <CMD> setNanoRouteMode -quiet -drouteAutoStop false
[04/20 13:11:15    335s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[04/20 13:11:15    335s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[04/20 13:11:15    335s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/20 13:11:15    335s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 10
[04/20 13:11:15    335s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[04/20 13:11:15    335s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[04/20 13:11:15    335s] <CMD> setNanoRouteMode -quiet -routeUseBlockageForAutoGgrid true
[04/20 13:11:15    335s] <CMD> globalDetailRoute
[04/20 13:11:15    335s] #% Begin globalDetailRoute (date=04/20 13:11:15, mem=960.8M)
[04/20 13:11:15    335s] 
[04/20 13:11:15    335s] globalDetailRoute
[04/20 13:11:15    335s] 
[04/20 13:11:15    335s] #setNanoRouteMode -drouteAutoStop false
[04/20 13:11:15    335s] #setNanoRouteMode -drouteFixAntenna false
[04/20 13:11:15    335s] #setNanoRouteMode -routeBottomRoutingLayer 1
[04/20 13:11:15    335s] #setNanoRouteMode -routeInsertAntennaDiode false
[04/20 13:11:15    335s] #setNanoRouteMode -routeSelectedNetOnly false
[04/20 13:11:15    335s] #setNanoRouteMode -routeTopRoutingLayer 10
[04/20 13:11:15    335s] #setNanoRouteMode -routeWithSiDriven true
[04/20 13:11:15    335s] #setNanoRouteMode -routeWithTimingDriven true
[04/20 13:11:15    335s] #Start globalDetailRoute on Tue Apr 20 13:11:15 2021
[04/20 13:11:15    335s] #
[04/20 13:11:15    335s] Closing parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d'. 28159 times net's RC data read were performed.
[04/20 13:11:15    335s] #Generating timing data, please wait...
[04/20 13:11:15    335s] #28160 total nets, 0 already routed, 0 will ignore in trialRoute
[04/20 13:11:16    336s] #Dump tif for version 2.1
[04/20 13:11:17    337s] End AAE Lib Interpolated Model. (MEM=1263.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:11:21    341s] Total number of fetched objects 31384
[04/20 13:11:21    341s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/20 13:11:21    341s] End delay calculation. (MEM=1310.8 CPU=0:00:03.4 REAL=0:00:03.0)
[04/20 13:11:24    344s] #Current view: core_adapter_av 
[04/20 13:11:24    344s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/20 13:11:24    344s] #Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 872.78 (MB), peak = 1709.78 (MB)
[04/20 13:11:24    344s] #Done generating timing data.
[04/20 13:11:24    344s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[04/20 13:11:24    344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/20 13:11:24    344s] ### Net info: total nets: 28536
[04/20 13:11:24    344s] ### Net info: dirty nets: 0
[04/20 13:11:24    344s] ### Net info: marked as disconnected nets: 0
[04/20 13:11:24    344s] ### Net info: fully routed nets: 0
[04/20 13:11:24    344s] ### Net info: trivial (single pin) nets: 0
[04/20 13:11:24    344s] ### Net info: unrouted nets: 28536
[04/20 13:11:24    344s] ### Net info: re-extraction nets: 0
[04/20 13:11:24    344s] ### Net info: ignored nets: 0
[04/20 13:11:24    344s] ### Net info: skip routing nets: 0
[04/20 13:11:24    344s] #Start reading timing information from file .timing_file_13638.tif.gz ...
[04/20 13:11:25    345s] #Read in timing information for 101 ports, 25201 instances from timing file .timing_file_13638.tif.gz.
[04/20 13:11:25    345s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[04/20 13:11:25    345s] #RTESIG:78da8dd04d0b82401006e0cefd8a413d6c90b633eeb67a0dba56487515a355043fc25dff
[04/20 13:11:25    345s] #       7f4657719debfbf0ce307ef03c67e06112210f3f9c538e70c930e19228442ed501937c8a
[04/20 13:11:25    345s] #       1e276feb07d7db1d4940593446037bf57db387d1e8018cb6b6eeaadddf8838751a4547a7
[04/20 13:11:25    345s] #       419e20c414a5fc37c0caa62fecbc4429dd7524624060756775a587792384721709856b90
[04/20 13:11:25    345s] #       02afd5ef7a6c3d60c60e53362f252120771c26a787d9615c5c29a7c73b8d5871bb14b450
[04/20 13:11:25    345s] #       b4f902e7e6a9cd
[04/20 13:11:25    345s] #
[04/20 13:11:25    345s] #RTESIG:78da8dd04d0b82401006e0cefd8a413d6c90b633eeb67a0dba56487515a355043fc25dff
[04/20 13:11:25    345s] #       7f4657719debfbf0ce307ef03c67e06112210f3f9c538e70c930e19228442ed501937c8a
[04/20 13:11:25    345s] #       1e276feb07d7db1d4940593446037bf57db387d1e8018cb6b6eeaadddf8838751a4547a7
[04/20 13:11:25    345s] #       419e20c414a5fc37c0caa62fecbc4429dd7524624060756775a587792384721709856b90
[04/20 13:11:25    345s] #       02afd5ef7a6c3d60c60e53362f252120771c26a787d9615c5c29a7c73b8d5871bb14b450
[04/20 13:11:25    345s] #       b4f902e7e6a9cd
[04/20 13:11:25    345s] #
[04/20 13:11:25    345s] #Start routing data preparation on Tue Apr 20 13:11:25 2021
[04/20 13:11:25    345s] #
[04/20 13:11:25    345s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.07000.
[04/20 13:11:25    345s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.07000.
[04/20 13:11:25    345s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.07000.
[04/20 13:11:25    345s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.07000.
[04/20 13:11:25    345s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.07000.
[04/20 13:11:25    345s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.07000.
[04/20 13:11:25    345s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.07000.
[04/20 13:11:25    345s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.07000.
[04/20 13:11:25    345s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.07000.
[04/20 13:11:25    345s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.14000.
[04/20 13:11:25    345s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.07000.
[04/20 13:11:25    345s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.14000.
[04/20 13:11:25    345s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.14000.
[04/20 13:11:25    345s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.14000.
[04/20 13:11:25    345s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.14000.
[04/20 13:11:25    345s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.14000.
[04/20 13:11:25    345s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.14000.
[04/20 13:11:25    345s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.14000.
[04/20 13:11:25    345s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.14000.
[04/20 13:11:25    345s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.14000.
[04/20 13:11:25    345s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.14000.
[04/20 13:11:25    345s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.40000.
[04/20 13:11:25    345s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.14000.
[04/20 13:11:25    345s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.40000.
[04/20 13:11:25    345s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.40000.
[04/20 13:11:25    345s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.40000.
[04/20 13:11:25    345s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.40000.
[04/20 13:11:25    345s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.40000.
[04/20 13:11:25    345s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.40000.
[04/20 13:11:25    345s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.80000.
[04/20 13:11:25    345s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.40000.
[04/20 13:11:25    345s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.80000.
[04/20 13:11:25    345s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.80000.
[04/20 13:11:25    345s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.80000.
[04/20 13:11:25    345s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.80000.
[04/20 13:11:25    345s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.80000.
[04/20 13:11:25    345s] #Minimum voltage of a net in the design = 0.000.
[04/20 13:11:25    345s] #Maximum voltage of a net in the design = 0.950.
[04/20 13:11:25    345s] #Voltage range [0.000 - 0.000] has 191 nets.
[04/20 13:11:25    345s] #Voltage range [0.950 - 0.950] has 11 nets.
[04/20 13:11:25    345s] #Voltage range [0.000 - 0.950] has 28334 nets.
[04/20 13:11:25    345s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[04/20 13:11:25    345s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[04/20 13:11:25    345s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[04/20 13:11:25    345s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/20 13:11:25    345s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/20 13:11:25    345s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/20 13:11:25    345s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/20 13:11:25    345s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/20 13:11:25    345s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[04/20 13:11:25    345s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[04/20 13:11:25    345s] #Regenerating Ggrids automatically.
[04/20 13:11:25    345s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[04/20 13:11:25    345s] #Using automatically generated G-grids.
[04/20 13:11:25    345s] #Done routing data preparation.
[04/20 13:11:25    345s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 898.60 (MB), peak = 1709.78 (MB)
[04/20 13:11:25    345s] #Merging special wires...
[04/20 13:11:26    346s] #
[04/20 13:11:26    346s] #Finished routing data preparation on Tue Apr 20 13:11:26 2021
[04/20 13:11:26    346s] #
[04/20 13:11:26    346s] #Cpu time = 00:00:01
[04/20 13:11:26    346s] #Elapsed time = 00:00:01
[04/20 13:11:26    346s] #Increased memory = 10.86 (MB)
[04/20 13:11:26    346s] #Total memory = 899.67 (MB)
[04/20 13:11:26    346s] #Peak memory = 1709.78 (MB)
[04/20 13:11:26    346s] #
[04/20 13:11:26    346s] #
[04/20 13:11:26    346s] #Start global routing on Tue Apr 20 13:11:26 2021
[04/20 13:11:26    346s] #
[04/20 13:11:26    346s] #Number of eco nets is 0
[04/20 13:11:26    346s] #
[04/20 13:11:26    346s] #Start global routing data preparation on Tue Apr 20 13:11:26 2021
[04/20 13:11:26    346s] #
[04/20 13:11:26    346s] #Start routing resource analysis on Tue Apr 20 13:11:26 2021
[04/20 13:11:26    346s] #
[04/20 13:11:26    346s] #Routing resource analysis is done on Tue Apr 20 13:11:26 2021
[04/20 13:11:26    346s] #
[04/20 13:11:26    346s] #  Resource Analysis:
[04/20 13:11:26    346s] #
[04/20 13:11:26    346s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/20 13:11:26    346s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/20 13:11:26    346s] #  --------------------------------------------------------------
[04/20 13:11:26    346s] #  metal1         H        1857           0       15376    86.78%
[04/20 13:11:26    346s] #  metal2         V        1368           0       15376     0.00%
[04/20 13:11:26    346s] #  metal3         H        1857           0       15376     0.00%
[04/20 13:11:26    346s] #  metal4         V         928           0       15376     0.00%
[04/20 13:11:26    346s] #  metal5         H         928           0       15376     0.00%
[04/20 13:11:26    346s] #  metal6         V         531         397       15376     1.57%
[04/20 13:11:26    346s] #  metal7         H         145         164       15376    32.59%
[04/20 13:11:26    346s] #  metal8         V         309           0       15376     0.00%
[04/20 13:11:26    346s] #  metal9         H         124           0       15376     0.00%
[04/20 13:11:26    346s] #  metal10        V         124           0       15376     0.00%
[04/20 13:11:26    346s] #  --------------------------------------------------------------
[04/20 13:11:26    346s] #  Total                   8171       9.57%      153760    12.09%
[04/20 13:11:26    346s] #
[04/20 13:11:26    346s] #
[04/20 13:11:26    346s] #
[04/20 13:11:26    346s] #
[04/20 13:11:26    346s] #Global routing data preparation is done on Tue Apr 20 13:11:26 2021
[04/20 13:11:26    346s] #
[04/20 13:11:26    346s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 902.43 (MB), peak = 1709.78 (MB)
[04/20 13:11:26    346s] #
[04/20 13:11:26    346s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 902.69 (MB), peak = 1709.78 (MB)
[04/20 13:11:26    346s] #
[04/20 13:11:26    346s] #start global routing iteration 1...
[04/20 13:11:27    347s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 920.91 (MB), peak = 1709.78 (MB)
[04/20 13:11:27    347s] #
[04/20 13:11:27    347s] #start global routing iteration 2...
[04/20 13:11:29    349s] #Initial_route: 2.26429
[04/20 13:11:46    366s] #Reroute: 16.89841
[04/20 13:11:47    367s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1014.17 (MB), peak = 1709.78 (MB)
[04/20 13:11:47    367s] #
[04/20 13:11:47    367s] #start global routing iteration 3...
[04/20 13:11:53    373s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1014.55 (MB), peak = 1709.78 (MB)
[04/20 13:11:53    373s] #
[04/20 13:11:53    373s] #
[04/20 13:11:53    373s] #Total number of trivial nets (e.g. < 2 pins) = 376 (skipped).
[04/20 13:11:53    373s] #Total number of routable nets = 28160.
[04/20 13:11:53    373s] #Total number of nets in the design = 28536.
[04/20 13:11:53    373s] #
[04/20 13:11:53    373s] #28160 routable nets have only global wires.
[04/20 13:11:53    373s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/20 13:11:53    373s] #
[04/20 13:11:53    373s] #Routed nets constraints summary:
[04/20 13:11:53    373s] #------------------------------------------
[04/20 13:11:53    373s] #        Rules   Pref Layer   Unconstrained  
[04/20 13:11:53    373s] #------------------------------------------
[04/20 13:11:53    373s] #      Default            2           28158  
[04/20 13:11:53    373s] #------------------------------------------
[04/20 13:11:53    373s] #        Total            2           28158  
[04/20 13:11:53    373s] #------------------------------------------
[04/20 13:11:53    373s] #
[04/20 13:11:53    373s] #Routing constraints summary of the whole design:
[04/20 13:11:53    373s] #------------------------------------------
[04/20 13:11:53    373s] #        Rules   Pref Layer   Unconstrained  
[04/20 13:11:53    373s] #------------------------------------------
[04/20 13:11:53    373s] #      Default            2           28158  
[04/20 13:11:53    373s] #------------------------------------------
[04/20 13:11:53    373s] #        Total            2           28158  
[04/20 13:11:53    373s] #------------------------------------------
[04/20 13:11:53    373s] #
[04/20 13:11:53    373s] #
[04/20 13:11:53    373s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/20 13:11:53    373s] #
[04/20 13:11:53    373s] #                 OverCon       OverCon       OverCon          
[04/20 13:11:53    373s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[04/20 13:11:53    373s] #     Layer         (1-2)         (3-4)           (5)   OverCon
[04/20 13:11:53    373s] #  ------------------------------------------------------------
[04/20 13:11:53    373s] #  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/20 13:11:53    373s] #  metal2      294(1.91%)     27(0.18%)      4(0.03%)   (2.11%)
[04/20 13:11:53    373s] #  metal3       70(0.46%)      0(0.00%)      0(0.00%)   (0.46%)
[04/20 13:11:53    373s] #  metal4      186(1.21%)      0(0.00%)      0(0.00%)   (1.21%)
[04/20 13:11:53    373s] #  metal5       35(0.23%)      0(0.00%)      0(0.00%)   (0.23%)
[04/20 13:11:53    373s] #  metal6       35(0.23%)      0(0.00%)      0(0.00%)   (0.23%)
[04/20 13:11:53    373s] #  metal7        3(0.03%)      0(0.00%)      0(0.00%)   (0.03%)
[04/20 13:11:53    373s] #  metal8        1(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
[04/20 13:11:53    373s] #  metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/20 13:11:53    373s] #  metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/20 13:11:53    373s] #  ------------------------------------------------------------
[04/20 13:11:53    373s] #     Total    624(0.45%)     27(0.02%)      4(0.00%)   (0.47%)
[04/20 13:11:53    373s] #
[04/20 13:11:53    373s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[04/20 13:11:53    373s] #  Overflow after GR: 0.08% H + 0.39% V
[04/20 13:11:53    373s] #
[04/20 13:11:54    374s] #Complete Global Routing.
[04/20 13:11:54    374s] #Total wire length = 301648 um.
[04/20 13:11:54    374s] #Total half perimeter of net bounding box = 282034 um.
[04/20 13:11:54    374s] #Total wire length on LAYER metal1 = 1212 um.
[04/20 13:11:54    374s] #Total wire length on LAYER metal2 = 60750 um.
[04/20 13:11:54    374s] #Total wire length on LAYER metal3 = 117336 um.
[04/20 13:11:54    374s] #Total wire length on LAYER metal4 = 50578 um.
[04/20 13:11:54    374s] #Total wire length on LAYER metal5 = 33460 um.
[04/20 13:11:54    374s] #Total wire length on LAYER metal6 = 31162 um.
[04/20 13:11:54    374s] #Total wire length on LAYER metal7 = 2950 um.
[04/20 13:11:54    374s] #Total wire length on LAYER metal8 = 2883 um.
[04/20 13:11:54    374s] #Total wire length on LAYER metal9 = 993 um.
[04/20 13:11:54    374s] #Total wire length on LAYER metal10 = 323 um.
[04/20 13:11:54    374s] #Total number of vias = 180740
[04/20 13:11:54    374s] #Up-Via Summary (total 180740):
[04/20 13:11:54    374s] #           
[04/20 13:11:54    374s] #-----------------------
[04/20 13:11:54    374s] # metal1          89700
[04/20 13:11:54    374s] # metal2          58649
[04/20 13:11:54    374s] # metal3          19953
[04/20 13:11:54    374s] # metal4           6737
[04/20 13:11:54    374s] # metal5           4551
[04/20 13:11:54    374s] # metal6            579
[04/20 13:11:54    374s] # metal7            409
[04/20 13:11:54    374s] # metal8            126
[04/20 13:11:54    374s] # metal9             36
[04/20 13:11:54    374s] #-----------------------
[04/20 13:11:54    374s] #                180740 
[04/20 13:11:54    374s] #
[04/20 13:11:54    374s] #Max overcon = 5 tracks.
[04/20 13:11:54    374s] #Total overcon = 0.47%.
[04/20 13:11:54    374s] #Worst layer Gcell overcon rate = 1.21%.
[04/20 13:11:54    374s] #
[04/20 13:11:54    374s] #Global routing statistics:
[04/20 13:11:54    374s] #Cpu time = 00:00:28
[04/20 13:11:54    374s] #Elapsed time = 00:00:28
[04/20 13:11:54    374s] #Increased memory = 115.02 (MB)
[04/20 13:11:54    374s] #Total memory = 1014.77 (MB)
[04/20 13:11:54    374s] #Peak memory = 1709.78 (MB)
[04/20 13:11:54    374s] #
[04/20 13:11:54    374s] #Finished global routing on Tue Apr 20 13:11:54 2021
[04/20 13:11:54    374s] #
[04/20 13:11:54    374s] #
[04/20 13:11:54    374s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 952.54 (MB), peak = 1709.78 (MB)
[04/20 13:11:54    374s] #Start Track Assignment.
[04/20 13:11:56    376s] #Done with 42342 horizontal wires in 1 hboxes and 38161 vertical wires in 1 hboxes.
[04/20 13:11:59    379s] #Done with 10136 horizontal wires in 1 hboxes and 7697 vertical wires in 1 hboxes.
[04/20 13:12:00    380s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/20 13:12:00    380s] #
[04/20 13:12:00    380s] #Track assignment summary:
[04/20 13:12:00    380s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/20 13:12:00    380s] #------------------------------------------------------------------------
[04/20 13:12:00    380s] # metal1      1214.44 	  0.07%  	  0.00% 	  0.00%
[04/20 13:12:00    380s] # metal2     60245.01 	  0.13%  	  0.00% 	  0.00%
[04/20 13:12:00    380s] # metal3    115766.15 	  0.12%  	  0.00% 	  0.00%
[04/20 13:12:00    380s] # metal4     50534.08 	  0.17%  	  0.00% 	  0.00%
[04/20 13:12:00    380s] # metal5     33463.47 	  0.14%  	  0.00% 	  0.00%
[04/20 13:12:00    380s] # metal6     31199.50 	  0.06%  	  0.00% 	  0.00%
[04/20 13:12:00    380s] # metal7      3014.11 	  0.01%  	  0.00% 	  0.00%
[04/20 13:12:00    380s] # metal8      2935.62 	  0.05%  	  0.00% 	  0.00%
[04/20 13:12:00    380s] # metal9      1033.48 	  0.00%  	  0.00% 	  0.00%
[04/20 13:12:00    380s] # metal10      337.84 	  0.00%  	  0.00% 	  0.00%
[04/20 13:12:00    380s] #------------------------------------------------------------------------
[04/20 13:12:00    380s] # All      299743.70  	  0.12% 	  0.00% 	  0.00%
[04/20 13:12:00    380s] #Complete Track Assignment.
[04/20 13:12:00    380s] #Total wire length = 320289 um.
[04/20 13:12:00    380s] #Total half perimeter of net bounding box = 282034 um.
[04/20 13:12:00    380s] #Total wire length on LAYER metal1 = 15411 um.
[04/20 13:12:00    380s] #Total wire length on LAYER metal2 = 59971 um.
[04/20 13:12:00    380s] #Total wire length on LAYER metal3 = 122221 um.
[04/20 13:12:00    380s] #Total wire length on LAYER metal4 = 50534 um.
[04/20 13:12:00    380s] #Total wire length on LAYER metal5 = 33686 um.
[04/20 13:12:00    380s] #Total wire length on LAYER metal6 = 31286 um.
[04/20 13:12:00    380s] #Total wire length on LAYER metal7 = 2971 um.
[04/20 13:12:00    380s] #Total wire length on LAYER metal8 = 2889 um.
[04/20 13:12:00    380s] #Total wire length on LAYER metal9 = 993 um.
[04/20 13:12:00    380s] #Total wire length on LAYER metal10 = 327 um.
[04/20 13:12:00    380s] #Total number of vias = 180740
[04/20 13:12:00    380s] #Up-Via Summary (total 180740):
[04/20 13:12:00    380s] #           
[04/20 13:12:00    380s] #-----------------------
[04/20 13:12:00    380s] # metal1          89700
[04/20 13:12:00    380s] # metal2          58649
[04/20 13:12:00    380s] # metal3          19953
[04/20 13:12:00    380s] # metal4           6737
[04/20 13:12:00    380s] # metal5           4551
[04/20 13:12:00    380s] # metal6            579
[04/20 13:12:00    380s] # metal7            409
[04/20 13:12:00    380s] # metal8            126
[04/20 13:12:00    380s] # metal9             36
[04/20 13:12:00    380s] #-----------------------
[04/20 13:12:00    380s] #                180740 
[04/20 13:12:00    380s] #
[04/20 13:12:00    380s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 979.92 (MB), peak = 1709.78 (MB)
[04/20 13:12:00    380s] #
[04/20 13:12:00    380s] #number of short segments in preferred routing layers
[04/20 13:12:00    380s] #	metal2    metal3    metal4    metal5    metal6    Total 
[04/20 13:12:00    380s] #	2282      1170      3         2         1         3458      
[04/20 13:12:00    380s] #
[04/20 13:12:00    380s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/20 13:12:00    380s] #Cpu time = 00:00:35
[04/20 13:12:00    380s] #Elapsed time = 00:00:35
[04/20 13:12:00    380s] #Increased memory = 91.88 (MB)
[04/20 13:12:00    380s] #Total memory = 980.66 (MB)
[04/20 13:12:00    380s] #Peak memory = 1709.78 (MB)
[04/20 13:12:00    380s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 14000 ( 7.00000 um)
[04/20 13:12:00    380s] #
[04/20 13:12:00    380s] #Start Detail Routing..
[04/20 13:12:00    380s] #start initial detail routing ...
[04/20 13:13:03    443s] #   number of violations = 3
[04/20 13:13:03    443s] #
[04/20 13:13:03    443s] #    By Layer and Type :
[04/20 13:13:03    443s] #	         MetSpc    Short   Totals
[04/20 13:13:03    443s] #	metal1        0        0        0
[04/20 13:13:03    443s] #	metal2        1        2        3
[04/20 13:13:03    443s] #	Totals        1        2        3
[04/20 13:13:03    443s] #cpu time = 00:01:02, elapsed time = 00:01:02, memory = 1062.86 (MB), peak = 1709.78 (MB)
[04/20 13:13:03    443s] #start 1st optimization iteration ...
[04/20 13:13:03    443s] #   number of violations = 0
[04/20 13:13:03    443s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1063.83 (MB), peak = 1709.78 (MB)
[04/20 13:13:03    443s] #Complete Detail Routing.
[04/20 13:13:03    443s] #Total wire length = 312520 um.
[04/20 13:13:03    443s] #Total half perimeter of net bounding box = 282034 um.
[04/20 13:13:03    443s] #Total wire length on LAYER metal1 = 7590 um.
[04/20 13:13:03    443s] #Total wire length on LAYER metal2 = 85037 um.
[04/20 13:13:03    443s] #Total wire length on LAYER metal3 = 118090 um.
[04/20 13:13:03    443s] #Total wire length on LAYER metal4 = 43561 um.
[04/20 13:13:03    443s] #Total wire length on LAYER metal5 = 28230 um.
[04/20 13:13:03    443s] #Total wire length on LAYER metal6 = 24628 um.
[04/20 13:13:03    443s] #Total wire length on LAYER metal7 = 2372 um.
[04/20 13:13:03    443s] #Total wire length on LAYER metal8 = 2079 um.
[04/20 13:13:03    443s] #Total wire length on LAYER metal9 = 748 um.
[04/20 13:13:03    443s] #Total wire length on LAYER metal10 = 186 um.
[04/20 13:13:03    443s] #Total number of vias = 209651
[04/20 13:13:03    443s] #Up-Via Summary (total 209651):
[04/20 13:13:03    443s] #           
[04/20 13:13:03    443s] #-----------------------
[04/20 13:13:03    443s] # metal1          95123
[04/20 13:13:03    443s] # metal2          87148
[04/20 13:13:03    443s] # metal3          19039
[04/20 13:13:03    443s] # metal4           4796
[04/20 13:13:03    443s] # metal5           2741
[04/20 13:13:03    443s] # metal6            410
[04/20 13:13:03    443s] # metal7            278
[04/20 13:13:03    443s] # metal8             90
[04/20 13:13:03    443s] # metal9             26
[04/20 13:13:03    443s] #-----------------------
[04/20 13:13:03    443s] #                209651 
[04/20 13:13:03    443s] #
[04/20 13:13:03    443s] #Total number of DRC violations = 0
[04/20 13:13:03    443s] #Cpu time = 00:01:04
[04/20 13:13:03    443s] #Elapsed time = 00:01:04
[04/20 13:13:03    443s] #Increased memory = -30.59 (MB)
[04/20 13:13:03    443s] #Total memory = 950.22 (MB)
[04/20 13:13:03    443s] #Peak memory = 1709.78 (MB)
[04/20 13:13:03    443s] #detailRoute Statistics:
[04/20 13:13:03    443s] #Cpu time = 00:01:04
[04/20 13:13:03    443s] #Elapsed time = 00:01:04
[04/20 13:13:03    443s] #Increased memory = -30.59 (MB)
[04/20 13:13:03    443s] #Total memory = 950.22 (MB)
[04/20 13:13:03    443s] #Peak memory = 1709.78 (MB)
[04/20 13:13:04    444s] #
[04/20 13:13:04    444s] #globalDetailRoute statistics:
[04/20 13:13:04    444s] #Cpu time = 00:01:49
[04/20 13:13:04    444s] #Elapsed time = 00:01:49
[04/20 13:13:04    444s] #Increased memory = -38.32 (MB)
[04/20 13:13:04    444s] #Total memory = 922.54 (MB)
[04/20 13:13:04    444s] #Peak memory = 1709.78 (MB)
[04/20 13:13:04    444s] #Number of warnings = 38
[04/20 13:13:04    444s] #Total number of warnings = 38
[04/20 13:13:04    444s] #Number of fails = 0
[04/20 13:13:04    444s] #Total number of fails = 0
[04/20 13:13:04    444s] #Complete globalDetailRoute on Tue Apr 20 13:13:04 2021
[04/20 13:13:04    444s] #
[04/20 13:13:04    444s] ### 
[04/20 13:13:04    444s] ###   Scalability Statistics
[04/20 13:13:04    444s] ### 
[04/20 13:13:04    444s] ### --------------------------------+----------------+----------------+----------------+
[04/20 13:13:04    444s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/20 13:13:04    444s] ### --------------------------------+----------------+----------------+----------------+
[04/20 13:13:04    444s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/20 13:13:04    444s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/20 13:13:04    444s] ###   Timing Data Generation        |        00:00:09|        00:00:09|             1.0|
[04/20 13:13:04    444s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[04/20 13:13:04    444s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[04/20 13:13:04    444s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[04/20 13:13:04    444s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[04/20 13:13:04    444s] ###   Global Routing                |        00:00:28|        00:00:28|             1.0|
[04/20 13:13:04    444s] ###   Track Assignment              |        00:00:06|        00:00:06|             1.0|
[04/20 13:13:04    444s] ###   Detail Routing                |        00:01:03|        00:01:03|             1.0|
[04/20 13:13:04    444s] ###   Entire Command                |        00:01:49|        00:01:49|             1.0|
[04/20 13:13:04    444s] ### --------------------------------+----------------+----------------+----------------+
[04/20 13:13:04    444s] ### 
[04/20 13:13:04    444s] #% End globalDetailRoute (date=04/20 13:13:04, total cpu=0:01:49, real=0:01:49, peak res=1062.8M, current mem=922.3M)
[04/20 13:13:04    444s] <CMD> saveNetlist results/verilog/core_adapter.route.v
[04/20 13:13:04    444s] Writing Netlist "results/verilog/core_adapter.route.v" ...
[04/20 13:13:04    444s] <CMD> saveDesign ./DBS/08-route.enc -relativePath -compress
[04/20 13:13:04    444s] #% Begin save design ... (date=04/20 13:13:04, mem=922.4M)
[04/20 13:13:04    444s] % Begin Save ccopt configuration ... (date=04/20 13:13:04, mem=922.4M)
[04/20 13:13:04    444s] % End Save ccopt configuration ... (date=04/20 13:13:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=922.6M, current mem=922.6M)
[04/20 13:13:04    444s] % Begin Save clock tree specification data ... (date=04/20 13:13:04, mem=922.6M)
[04/20 13:13:04    444s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/20 13:13:04    444s] Redoing specifyClockTree ...
[04/20 13:13:04    444s] Checking spec file integrity...
[04/20 13:13:04    444s] % End Save clock tree specification data ... (date=04/20 13:13:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=923.5M, current mem=923.5M)
[04/20 13:13:04    444s] % Begin Save netlist data ... (date=04/20 13:13:04, mem=923.5M)
[04/20 13:13:04    444s] Writing Binary DB to ./DBS/08-route.enc.dat/core_adapter.v.bin in single-threaded mode...
[04/20 13:13:04    444s] % End Save netlist data ... (date=04/20 13:13:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=925.1M, current mem=925.1M)
[04/20 13:13:04    444s] Saving congestion map file ./DBS/08-route.enc.dat/core_adapter.route.congmap.gz ...
[04/20 13:13:05    444s] % Begin Save AAE data ... (date=04/20 13:13:05, mem=925.8M)
[04/20 13:13:05    444s] Saving AAE Data ...
[04/20 13:13:05    444s] % End Save AAE data ... (date=04/20 13:13:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=925.8M, current mem=925.8M)
[04/20 13:13:05    445s] % Begin Save clock tree data ... (date=04/20 13:13:05, mem=932.4M)
[04/20 13:13:05    445s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/20 13:13:05    445s] Saving clock tree spec file './DBS/08-route.enc.dat/core_adapter.ctstch' ...
[04/20 13:13:05    445s] % End Save clock tree data ... (date=04/20 13:13:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=932.4M, current mem=932.4M)
[04/20 13:13:05    445s] Saving preference file ./DBS/08-route.enc.dat/gui.pref.tcl ...
[04/20 13:13:05    445s] Saving mode setting ...
[04/20 13:13:05    445s] Saving global file ...
[04/20 13:13:05    445s] % Begin Save floorplan data ... (date=04/20 13:13:05, mem=932.4M)
[04/20 13:13:05    445s] Saving floorplan file ...
[04/20 13:13:05    445s] % End Save floorplan data ... (date=04/20 13:13:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=932.4M, current mem=932.4M)
[04/20 13:13:05    445s] Saving Drc markers ...
[04/20 13:13:05    445s] ... No Drc file written since there is no markers found.
[04/20 13:13:05    445s] % Begin Save placement data ... (date=04/20 13:13:05, mem=932.4M)
[04/20 13:13:05    445s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/20 13:13:05    445s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1264.7M) ***
[04/20 13:13:05    445s] % End Save placement data ... (date=04/20 13:13:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=932.8M, current mem=932.8M)
[04/20 13:13:05    445s] % Begin Save routing data ... (date=04/20 13:13:05, mem=932.8M)
[04/20 13:13:05    445s] Saving route file ...
[04/20 13:13:05    445s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1264.7M) ***
[04/20 13:13:05    445s] % End Save routing data ... (date=04/20 13:13:05, total cpu=0:00:00.2, real=0:00:00.0, peak res=933.1M, current mem=933.1M)
[04/20 13:13:05    445s] Saving property file ./DBS/08-route.enc.dat/core_adapter.prop
[04/20 13:13:05    445s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1264.7M) ***
[04/20 13:13:05    445s] #Saving pin access data to file ./DBS/08-route.enc.dat/core_adapter.apa ...
[04/20 13:13:05    445s] #
[04/20 13:13:05    445s] % Begin Save power constraints data ... (date=04/20 13:13:05, mem=933.1M)
[04/20 13:13:05    445s] % End Save power constraints data ... (date=04/20 13:13:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=933.1M, current mem=933.1M)
[04/20 13:13:05    445s] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[04/20 13:13:06    445s] Generated self-contained design 08-route.enc.dat
[04/20 13:13:06    445s] #% End save design ... (date=04/20 13:13:06, total cpu=0:00:01.1, real=0:00:02.0, peak res=933.1M, current mem=928.5M)
[04/20 13:13:06    445s] 
[04/20 13:13:06    445s] *** Summary of all messages that are not suppressed in this session:
[04/20 13:13:06    445s] Severity  ID               Count  Summary                                  
[04/20 13:13:06    445s] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[04/20 13:13:06    445s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[04/20 13:13:06    445s] ERROR     IMPOAX-142           2  %s                                       
[04/20 13:13:06    445s] *** Message Summary: 2 warning(s), 3 error(s)
[04/20 13:13:06    445s] 
[04/20 13:13:06    445s] <CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
[04/20 13:13:06    445s] <CMD> setExtractRCMode -engine postRoute -effortLevel low
[04/20 13:13:06    445s] <CMD> extractRC
[04/20 13:13:06    445s] Extraction called for design 'core_adapter' of instances=25201 and nets=28536 using extraction engine 'postRoute' at effort level 'low' .
[04/20 13:13:06    445s] PostRoute (effortLevel low) RC Extraction called for design core_adapter.
[04/20 13:13:06    445s] RC Extraction called in multi-corner(1) mode.
[04/20 13:13:06    445s] Process corner(s) are loaded.
[04/20 13:13:06    445s]  Corner: nangate45nm_caps
[04/20 13:13:06    445s] extractDetailRC Option : -outfile /tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d -maxResLength 200  -extended
[04/20 13:13:06    445s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[04/20 13:13:06    445s]       RC Corner Indexes            0   
[04/20 13:13:06    445s] Capacitance Scaling Factor   : 1.00000 
[04/20 13:13:06    445s] Coupling Cap. Scaling Factor : 1.00000 
[04/20 13:13:06    445s] Resistance Scaling Factor    : 1.00000 
[04/20 13:13:06    445s] Clock Cap. Scaling Factor    : 1.00000 
[04/20 13:13:06    445s] Clock Res. Scaling Factor    : 1.00000 
[04/20 13:13:06    445s] Shrink Factor                : 1.00000
[04/20 13:13:06    446s] Initializing multi-corner capacitance tables ... 
[04/20 13:13:06    446s] Initializing multi-corner resistance tables ...
[04/20 13:13:06    446s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1256.7M)
[04/20 13:13:06    446s] Creating parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d' for storing RC.
[04/20 13:13:07    446s] Extracted 10.0009% (CPU Time= 0:00:00.7  MEM= 1372.9M)
[04/20 13:13:07    447s] Extracted 20.0008% (CPU Time= 0:00:00.9  MEM= 1372.9M)
[04/20 13:13:07    447s] Extracted 30.0007% (CPU Time= 0:00:01.0  MEM= 1372.9M)
[04/20 13:13:07    447s] Extracted 40.0006% (CPU Time= 0:00:01.1  MEM= 1372.9M)
[04/20 13:13:07    447s] Extracted 50.001% (CPU Time= 0:00:01.2  MEM= 1372.9M)
[04/20 13:13:07    447s] Extracted 60.0009% (CPU Time= 0:00:01.3  MEM= 1372.9M)
[04/20 13:13:07    447s] Extracted 70.0008% (CPU Time= 0:00:01.5  MEM= 1372.9M)
[04/20 13:13:08    447s] Extracted 80.0007% (CPU Time= 0:00:01.7  MEM= 1376.9M)
[04/20 13:13:08    448s] Extracted 90.0006% (CPU Time= 0:00:01.9  MEM= 1376.9M)
[04/20 13:13:09    449s] Extracted 100% (CPU Time= 0:00:02.9  MEM= 1377.9M)
[04/20 13:13:09    449s] Number of Extracted Resistors     : 413394
[04/20 13:13:09    449s] Number of Extracted Ground Cap.   : 440866
[04/20 13:13:09    449s] Number of Extracted Coupling Cap. : 1245474
[04/20 13:13:09    449s] Opening parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d' for reading.
[04/20 13:13:09    449s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/20 13:13:09    449s]  Corner: nangate45nm_caps
[04/20 13:13:09    449s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1337.9M)
[04/20 13:13:09    449s] Creating parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb_Filter.rcdb.d' for storing RC.
[04/20 13:13:09    449s] Closing parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d'. 28160 times net's RC data read were performed.
[04/20 13:13:10    449s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1337.863M)
[04/20 13:13:10    449s] Opening parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d' for reading.
[04/20 13:13:10    449s] processing rcdb (/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d) for hinst (top) of cell (core_adapter);
[04/20 13:13:10    450s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1337.863M)
[04/20 13:13:10    450s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.3  Real Time: 0:00:04.0  MEM: 1337.863M)
[04/20 13:13:10    450s] <CMD> setAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
[04/20 13:13:10    450s] <CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/08-route-timeDesign.hold
[04/20 13:13:10    450s] Effort level <high> specified for reg2reg path_group
[04/20 13:13:11    450s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.003, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.049, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.049, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.058, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.065, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.065, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.001, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.003, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1271.5M
[04/20 13:13:11    450s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1271.5M
[04/20 13:13:11    451s] #################################################################################
[04/20 13:13:11    451s] # Design Stage: PostRoute
[04/20 13:13:11    451s] # Design Name: core_adapter
[04/20 13:13:11    451s] # Design Mode: 45nm
[04/20 13:13:11    451s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:13:11    451s] # Parasitics Mode: SPEF/RCDB
[04/20 13:13:11    451s] # Signoff Settings: SI Off 
[04/20 13:13:11    451s] #################################################################################
[04/20 13:13:11    451s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:13:11    451s] Calculate delays in Single mode...
[04/20 13:13:11    451s] Topological Sorting (REAL = 0:00:00.0, MEM = 1275.3M, InitMEM = 1271.5M)
[04/20 13:13:11    451s] Start delay calculation (fullDC) (1 T). (MEM=1275.34)
[04/20 13:13:11    451s] Initializing multi-corner capacitance tables ... 
[04/20 13:13:11    451s] Initializing multi-corner resistance tables ...
[04/20 13:13:11    451s] End AAE Lib Interpolated Model. (MEM=1291.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:13:11    451s] Opening parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d' for reading.
[04/20 13:13:11    451s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1291.8M)
[04/20 13:13:11    451s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:13:15    455s] Total number of fetched objects 31384
[04/20 13:13:15    455s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/20 13:13:15    455s] End delay calculation. (MEM=1339.49 CPU=0:00:03.6 REAL=0:00:03.0)
[04/20 13:13:15    455s] End delay calculation (fullDC). (MEM=1339.49 CPU=0:00:04.2 REAL=0:00:04.0)
[04/20 13:13:15    455s] *** CDM Built up (cpu=0:00:04.6  real=0:00:04.0  mem= 1339.5M) ***
[04/20 13:13:16    455s] *** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:07:36 mem=1339.5M)
[04/20 13:13:16    456s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.215  |  0.000  |  0.215  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4448   |    0    |  4448   |
+--------------------+---------+---------+---------+
|core_adapter_av     |  0.215  |  0.000  |  0.215  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  4448   |    0    |  4448   |
+--------------------+---------+---------+---------+

Density: 80.027%
------------------------------------------------------------
Reported timing to dir results/timing/08-route-timeDesign.hold
[04/20 13:13:16    456s] Total CPU time: 6.24 sec
[04/20 13:13:16    456s] Total Real time: 6.0 sec
[04/20 13:13:16    456s] Total Memory Usage: 1295.792969 Mbytes
[04/20 13:13:16    456s] <CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/08-route.hold.rpt
[04/20 13:13:17    456s] <CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
[04/20 13:13:17    456s] <CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/08-route-timeDesign.setup
[04/20 13:13:17    457s] Effort level <high> specified for reg2reg path_group
[04/20 13:13:18    457s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.002, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.003, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.050, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.051, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.058, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.001, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.066, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.066, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.001, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.003, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1279.3M
[04/20 13:13:18    457s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1279.3M
[04/20 13:13:18    457s] #################################################################################
[04/20 13:13:18    457s] # Design Stage: PostRoute
[04/20 13:13:18    457s] # Design Name: core_adapter
[04/20 13:13:18    457s] # Design Mode: 45nm
[04/20 13:13:18    457s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:13:18    457s] # Parasitics Mode: SPEF/RCDB
[04/20 13:13:18    457s] # Signoff Settings: SI Off 
[04/20 13:13:18    457s] #################################################################################
[04/20 13:13:18    458s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:13:18    458s] Calculate delays in Single mode...
[04/20 13:13:18    458s] Topological Sorting (REAL = 0:00:00.0, MEM = 1281.2M, InitMEM = 1277.3M)
[04/20 13:13:18    458s] Start delay calculation (fullDC) (1 T). (MEM=1281.18)
[04/20 13:13:18    458s] End AAE Lib Interpolated Model. (MEM=1297.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:13:22    461s] Total number of fetched objects 31384
[04/20 13:13:22    461s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/20 13:13:22    461s] End delay calculation. (MEM=1345.34 CPU=0:00:03.2 REAL=0:00:04.0)
[04/20 13:13:22    461s] End delay calculation (fullDC). (MEM=1345.34 CPU=0:00:03.7 REAL=0:00:04.0)
[04/20 13:13:22    461s] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1345.3M) ***
[04/20 13:13:22    462s] *** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:07:42 mem=1345.3M)
[04/20 13:13:24    463s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.602  |  8.176  |  1.602  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+
|core_adapter_av     |  1.602  |  8.176  |  1.602  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.027%
------------------------------------------------------------
Reported timing to dir results/timing/08-route-timeDesign.setup
[04/20 13:13:24    463s] Total CPU time: 6.97 sec
[04/20 13:13:24    463s] Total Real time: 7.0 sec
[04/20 13:13:24    463s] Total Memory Usage: 1293.777344 Mbytes
[04/20 13:13:24    463s] <CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/08-route.setup.rpt
[04/20 13:13:24    464s] <CMD> summaryReport -outfile results/summary/08-route.rpt
[04/20 13:13:24    464s] Start to collect the design information.
[04/20 13:13:24    464s] Build netlist information for Cell core_adapter.
[04/20 13:13:25    464s] Finished collecting the design information.
[04/20 13:13:25    464s] Generating standard cells used in the design report.
[04/20 13:13:25    464s] Analyze library ... 
[04/20 13:13:25    464s] Analyze netlist ... 
[04/20 13:13:25    464s] Generating HFO information report.
[04/20 13:13:25    464s] Generate no-driven nets information report.
[04/20 13:13:25    464s] Analyze timing ... 
[04/20 13:13:25    464s] Analyze floorplan/placement ... 
[04/20 13:13:25    464s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.003, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.049, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.050, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.050, REAL:0.058, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.001, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.065, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.065, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.003, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.001, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1293.8M
[04/20 13:13:25    464s] Analysis Routing ...
[04/20 13:13:25    464s] Report saved in file results/summary/08-route.rpt.
[04/20 13:13:25    464s] <CMD> addFiller -cell {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1} -prefix FILL
[04/20 13:13:25    464s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[04/20 13:13:25    464s] Type 'man IMPSP-5217' for more detail.
[04/20 13:13:25    464s] OPERPROF: Starting DPlace-Init at level 1, MEM:1293.8M
[04/20 13:13:25    464s] #spOpts: N=45 
[04/20 13:13:25    464s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1293.8M
[04/20 13:13:25    464s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/20 13:13:25    464s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1293.8M
[04/20 13:13:25    464s] SiteArray: one-level site array dimensions = 178 x 1316
[04/20 13:13:25    464s] SiteArray: use 936,992 bytes
[04/20 13:13:25    464s] SiteArray: current memory after site array memory allocatiion 1293.8M
[04/20 13:13:25    464s] SiteArray: FP blocked sites are writable
[04/20 13:13:25    464s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.002, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.003, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1293.8M
[04/20 13:13:25    464s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 13:13:25    464s] Mark StBox On SiteArr starts
[04/20 13:13:25    464s] Mark StBox On SiteArr ends
[04/20 13:13:25    464s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.200, REAL:0.207, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.200, REAL:0.207, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.210, REAL:0.215, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.001, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.220, REAL:0.222, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.220, REAL:0.223, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1293.8M
[04/20 13:13:25    464s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1293.8MB).
[04/20 13:13:25    464s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.239, MEM:1293.8M
[04/20 13:13:25    464s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:1293.8M
[04/20 13:13:25    465s]   Signal wire search tree: 413393 elements. (cpu=0:00:00.1, mem=0.0M)
[04/20 13:13:25    465s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.130, REAL:0.121, MEM:1293.8M
[04/20 13:13:25    465s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:1293.8M
[04/20 13:13:25    465s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:1293.8M
[04/20 13:13:25    465s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:1293.8M
[04/20 13:13:26    465s] *INFO: Adding fillers to top-module.
[04/20 13:13:26    465s] *INFO:   Added 26 filler insts (cell FILLCELL_X32 / prefix FILL).
[04/20 13:13:26    465s] *INFO:   Added 164 filler insts (cell FILLCELL_X16 / prefix FILL).
[04/20 13:13:26    465s] *INFO:   Added 953 filler insts (cell FILLCELL_X8 / prefix FILL).
[04/20 13:13:26    465s] *INFO:   Added 3043 filler insts (cell FILLCELL_X4 / prefix FILL).
[04/20 13:13:26    465s] *INFO:   Added 23534 filler insts (cell FILLCELL_X1 / prefix FILL).
[04/20 13:13:26    465s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILL).
[04/20 13:13:26    465s] *INFO: Total 27720 filler insts added - prefix FILL (CPU: 0:00:01.2).
[04/20 13:13:26    465s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:0.800, REAL:0.805, MEM:1293.8M
[04/20 13:13:26    465s] OPERPROF:     Starting AddFillerWithCellMap/BatchGNCProcess at level 3, MEM:1293.8M
[04/20 13:13:26    465s] For 27720 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[04/20 13:13:26    465s] OPERPROF:     Finished AddFillerWithCellMap/BatchGNCProcess at level 3, CPU:0.010, REAL:0.009, MEM:1293.8M
[04/20 13:13:26    465s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:0.810, REAL:0.814, MEM:1293.8M
[04/20 13:13:26    465s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:0.810, REAL:0.814, MEM:1293.8M
[04/20 13:13:26    465s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1293.8M
[04/20 13:13:26    465s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1293.8M
[04/20 13:13:26    466s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1293.8M
[04/20 13:13:26    466s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1293.8M
[04/20 13:13:26    466s] <CMD> fillNotch -reportfile results/fillnotch.rpt
[04/20 13:13:26    466s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[04/20 13:13:26    466s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[04/20 13:13:27    466s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[04/20 13:13:27    466s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[04/20 13:13:27    467s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[04/20 13:13:27    467s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
[04/20 13:13:28    467s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
[04/20 13:13:28    467s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[04/20 13:13:28    468s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[04/20 13:13:28    468s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[04/20 13:13:29    468s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[04/20 13:13:29    468s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
[04/20 13:13:29    469s]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
[04/20 13:13:29    469s]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[04/20 13:13:29    469s]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[04/20 13:13:30    469s]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[04/20 13:13:30    469s] VG: elapsed time: 4.00
[04/20 13:13:30    469s] 
[04/20 13:13:30    469s]   fillNotch ...... Starting .....
[04/20 13:13:30    469s]   fillNotch ...... Creating Sub-Areas
[04/20 13:13:30    469s]   fillNotch ...... End of Creating sub-areas
[04/20 13:13:30    469s]   The total number of 0 gaps are filled.
[04/20 13:13:30    469s]   The total number of 0 notches are filled.
[04/20 13:13:30    469s]   The total number of 0 holes are filled.
[04/20 13:13:30    469s]   The total number of 0 acute angles are filled.
[04/20 13:13:30    469s]   **********End: fillNotch **********
[04/20 13:13:30    469s]  (CPU: 0:00:03.7  MEM: 112.3M)
[04/20 13:13:30    469s] 
[04/20 13:13:30    469s] 
[04/20 13:13:30    469s] Info: fillNotch is completed.
[04/20 13:13:30    469s] <CMD> verifyConnectivity
[04/20 13:13:30    469s] VERIFY_CONNECTIVITY use new engine.
[04/20 13:13:30    469s] 
[04/20 13:13:30    469s] ******** Start: VERIFY CONNECTIVITY ********
[04/20 13:13:30    469s] Start Time: Tue Apr 20 13:13:30 2021
[04/20 13:13:30    469s] 
[04/20 13:13:30    469s] Design Name: core_adapter
[04/20 13:13:30    469s] Database Units: 2000
[04/20 13:13:30    469s] Design Boundary: (0.0000, 0.0000) (259.9200, 259.9800)
[04/20 13:13:30    469s] Error Limit = 1000; Warning Limit = 50
[04/20 13:13:30    469s] Check all nets
[04/20 13:13:30    469s] **** 13:13:30 **** Processed 5000 nets.
[04/20 13:13:30    470s] **** 13:13:30 **** Processed 10000 nets.
[04/20 13:13:30    470s] **** 13:13:30 **** Processed 15000 nets.
[04/20 13:13:30    470s] **** 13:13:30 **** Processed 20000 nets.
[04/20 13:13:30    470s] **** 13:13:30 **** Processed 25000 nets.
[04/20 13:13:32    471s] 
[04/20 13:13:32    471s] Begin Summary 
[04/20 13:13:32    471s]   Found no problems or warnings.
[04/20 13:13:32    471s] End Summary
[04/20 13:13:32    471s] 
[04/20 13:13:32    471s] End Time: Tue Apr 20 13:13:32 2021
[04/20 13:13:32    471s] Time Elapsed: 0:00:02.0
[04/20 13:13:32    471s] 
[04/20 13:13:32    471s] ******** End: VERIFY CONNECTIVITY ********
[04/20 13:13:32    471s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/20 13:13:32    471s]   (CPU Time: 0:00:02.0  MEM: -0.094M)
[04/20 13:13:32    471s] 
[04/20 13:13:32    471s] <CMD> verifyGeometry -reportfile results/geometry.rpt -noSameNet -noMinSpacing
[04/20 13:13:32    471s]  *** Starting Verify Geometry (MEM: 1406.1) ***
[04/20 13:13:32    471s] 
[04/20 13:13:32    471s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[04/20 13:13:32    471s]   VERIFY GEOMETRY ...... Starting Verification
[04/20 13:13:32    471s]   VERIFY GEOMETRY ...... Initializing
[04/20 13:13:32    471s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[04/20 13:13:32    471s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[04/20 13:13:32    471s]                   ...... bin size: 2160
[04/20 13:13:32    471s]   VERIFY GEOMETRY ...... SubArea : 1 of 16
[04/20 13:13:32    472s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/20 13:13:32    472s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/20 13:13:32    472s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/20 13:13:32    472s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/20 13:13:32    472s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[04/20 13:13:32    472s]   VERIFY GEOMETRY ...... SubArea : 2 of 16
[04/20 13:13:32    472s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/20 13:13:32    472s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/20 13:13:32    472s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/20 13:13:32    472s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/20 13:13:32    472s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[04/20 13:13:32    472s]   VERIFY GEOMETRY ...... SubArea : 3 of 16
[04/20 13:13:33    472s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/20 13:13:33    472s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/20 13:13:33    472s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/20 13:13:33    472s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/20 13:13:33    472s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[04/20 13:13:33    472s]   VERIFY GEOMETRY ...... SubArea : 4 of 16
[04/20 13:13:33    473s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/20 13:13:33    473s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/20 13:13:33    473s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/20 13:13:33    473s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/20 13:13:33    473s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[04/20 13:13:33    473s]   VERIFY GEOMETRY ...... SubArea : 5 of 16
[04/20 13:13:34    473s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/20 13:13:34    473s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/20 13:13:34    473s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/20 13:13:34    473s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/20 13:13:34    473s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[04/20 13:13:34    473s]   VERIFY GEOMETRY ...... SubArea : 6 of 16
[04/20 13:13:34    474s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/20 13:13:34    474s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/20 13:13:34    474s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/20 13:13:34    474s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/20 13:13:34    474s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
[04/20 13:13:34    474s]   VERIFY GEOMETRY ...... SubArea : 7 of 16
[04/20 13:13:35    474s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/20 13:13:35    474s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/20 13:13:35    474s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/20 13:13:35    474s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/20 13:13:35    474s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
[04/20 13:13:35    474s]   VERIFY GEOMETRY ...... SubArea : 8 of 16
[04/20 13:13:35    475s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/20 13:13:35    475s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/20 13:13:35    475s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/20 13:13:35    475s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/20 13:13:35    475s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[04/20 13:13:35    475s]   VERIFY GEOMETRY ...... SubArea : 9 of 16
[04/20 13:13:36    475s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/20 13:13:36    475s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/20 13:13:36    475s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/20 13:13:36    475s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/20 13:13:36    475s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[04/20 13:13:36    475s]   VERIFY GEOMETRY ...... SubArea : 10 of 16
[04/20 13:13:36    476s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/20 13:13:36    476s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/20 13:13:36    476s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/20 13:13:36    476s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/20 13:13:36    476s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[04/20 13:13:36    476s]   VERIFY GEOMETRY ...... SubArea : 11 of 16
[04/20 13:13:36    476s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/20 13:13:36    476s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/20 13:13:36    476s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/20 13:13:36    476s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/20 13:13:36    476s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[04/20 13:13:36    476s]   VERIFY GEOMETRY ...... SubArea : 12 of 16
[04/20 13:13:37    476s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/20 13:13:37    476s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/20 13:13:37    476s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/20 13:13:37    476s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/20 13:13:37    476s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
[04/20 13:13:37    476s]   VERIFY GEOMETRY ...... SubArea : 13 of 16
[04/20 13:13:37    477s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/20 13:13:37    477s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/20 13:13:37    477s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/20 13:13:37    477s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/20 13:13:37    477s]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
[04/20 13:13:37    477s]   VERIFY GEOMETRY ...... SubArea : 14 of 16
[04/20 13:13:38    477s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/20 13:13:38    477s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/20 13:13:38    477s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/20 13:13:38    477s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/20 13:13:38    477s]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[04/20 13:13:38    477s]   VERIFY GEOMETRY ...... SubArea : 15 of 16
[04/20 13:13:38    478s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/20 13:13:38    478s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/20 13:13:38    478s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/20 13:13:38    478s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/20 13:13:38    478s]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[04/20 13:13:38    478s]   VERIFY GEOMETRY ...... SubArea : 16 of 16
[04/20 13:13:38    478s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/20 13:13:38    478s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/20 13:13:38    478s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/20 13:13:38    478s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/20 13:13:38    478s]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[04/20 13:13:38    478s] VG: elapsed time: 6.00
[04/20 13:13:38    478s] Begin Summary ...
[04/20 13:13:38    478s]   Cells       : 0
[04/20 13:13:38    478s]   SameNet     : 0
[04/20 13:13:38    478s]   Wiring      : 0
[04/20 13:13:38    478s]   Antenna     : 0
[04/20 13:13:38    478s]   Short       : 0
[04/20 13:13:38    478s]   Overlap     : 0
[04/20 13:13:38    478s] End Summary
[04/20 13:13:38    478s] 
[04/20 13:13:38    478s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/20 13:13:38    478s] 
[04/20 13:13:38    478s] **********End: VERIFY GEOMETRY**********
[04/20 13:13:38    478s]  *** verify geometry (CPU: 0:00:06.8  MEM: -0.4M)
[04/20 13:13:38    478s] 
[04/20 13:13:38    478s] <CMD> setExtractRCMode -engine postRoute -effortLevel low
[04/20 13:13:38    478s] Closing parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d'. 28159 times net's RC data read were performed.
[04/20 13:13:38    478s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/20 13:13:38    478s] Type 'man IMPEXT-3493' for more detail.
[04/20 13:13:38    478s] <CMD> extractRC
[04/20 13:13:38    478s] Extraction called for design 'core_adapter' of instances=52921 and nets=28536 using extraction engine 'postRoute' at effort level 'low' .
[04/20 13:13:38    478s] PostRoute (effortLevel low) RC Extraction called for design core_adapter.
[04/20 13:13:38    478s] RC Extraction called in multi-corner(1) mode.
[04/20 13:13:38    478s] Process corner(s) are loaded.
[04/20 13:13:38    478s]  Corner: nangate45nm_caps
[04/20 13:13:38    478s] extractDetailRC Option : -outfile /tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d -maxResLength 200  -extended
[04/20 13:13:38    478s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[04/20 13:13:38    478s]       RC Corner Indexes            0   
[04/20 13:13:38    478s] Capacitance Scaling Factor   : 1.00000 
[04/20 13:13:38    478s] Coupling Cap. Scaling Factor : 1.00000 
[04/20 13:13:38    478s] Resistance Scaling Factor    : 1.00000 
[04/20 13:13:38    478s] Clock Cap. Scaling Factor    : 1.00000 
[04/20 13:13:38    478s] Clock Res. Scaling Factor    : 1.00000 
[04/20 13:13:38    478s] Shrink Factor                : 1.00000
[04/20 13:13:39    478s] Initializing multi-corner capacitance tables ... 
[04/20 13:13:39    479s] Initializing multi-corner resistance tables ...
[04/20 13:13:39    479s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1304.8M)
[04/20 13:13:39    479s] Creating parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d' for storing RC.
[04/20 13:13:40    479s] Extracted 10.0009% (CPU Time= 0:00:00.8  MEM= 1421.0M)
[04/20 13:13:40    479s] Extracted 20.0008% (CPU Time= 0:00:01.0  MEM= 1421.0M)
[04/20 13:13:40    480s] Extracted 30.0007% (CPU Time= 0:00:01.1  MEM= 1421.0M)
[04/20 13:13:40    480s] Extracted 40.0006% (CPU Time= 0:00:01.2  MEM= 1421.0M)
[04/20 13:13:40    480s] Extracted 50.001% (CPU Time= 0:00:01.3  MEM= 1421.0M)
[04/20 13:13:40    480s] Extracted 60.0009% (CPU Time= 0:00:01.4  MEM= 1421.0M)
[04/20 13:13:40    480s] Extracted 70.0008% (CPU Time= 0:00:01.6  MEM= 1421.0M)
[04/20 13:13:41    480s] Extracted 80.0007% (CPU Time= 0:00:01.8  MEM= 1425.0M)
[04/20 13:13:41    480s] Extracted 90.0006% (CPU Time= 0:00:02.0  MEM= 1425.0M)
[04/20 13:13:42    481s] Extracted 100% (CPU Time= 0:00:03.0  MEM= 1425.0M)
[04/20 13:13:42    481s] Number of Extracted Resistors     : 413394
[04/20 13:13:42    481s] Number of Extracted Ground Cap.   : 440866
[04/20 13:13:42    481s] Number of Extracted Coupling Cap. : 1245474
[04/20 13:13:42    481s] Opening parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d' for reading.
[04/20 13:13:42    481s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/20 13:13:42    481s]  Corner: nangate45nm_caps
[04/20 13:13:42    482s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1385.0M)
[04/20 13:13:42    482s] Creating parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb_Filter.rcdb.d' for storing RC.
[04/20 13:13:42    482s] Closing parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d'. 28160 times net's RC data read were performed.
[04/20 13:13:42    482s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1384.977M)
[04/20 13:13:42    482s] Opening parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d' for reading.
[04/20 13:13:42    482s] processing rcdb (/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d) for hinst (top) of cell (core_adapter);
[04/20 13:13:43    482s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=1384.977M)
[04/20 13:13:43    482s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.2  Real Time: 0:00:05.0  MEM: 1384.977M)
[04/20 13:13:43    482s] <CMD> setAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
[04/20 13:13:43    482s] <CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/09-finishing-timeDesign.hold
[04/20 13:13:43    483s] Effort level <high> specified for reg2reg path_group
[04/20 13:13:44    484s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.003, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.006, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.090, REAL:0.085, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.090, REAL:0.086, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.110, REAL:0.104, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.001, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.004, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.130, REAL:0.126, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.130, REAL:0.127, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.003, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.004, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1287.6M
[04/20 13:13:44    484s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1287.6M
[04/20 13:13:44    484s] #################################################################################
[04/20 13:13:44    484s] # Design Stage: PostRoute
[04/20 13:13:44    484s] # Design Name: core_adapter
[04/20 13:13:44    484s] # Design Mode: 45nm
[04/20 13:13:44    484s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:13:44    484s] # Parasitics Mode: SPEF/RCDB
[04/20 13:13:44    484s] # Signoff Settings: SI Off 
[04/20 13:13:44    484s] #################################################################################
[04/20 13:13:45    485s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:13:45    485s] Calculate delays in Single mode...
[04/20 13:13:45    485s] Topological Sorting (REAL = 0:00:00.0, MEM = 1289.4M, InitMEM = 1285.6M)
[04/20 13:13:45    485s] Start delay calculation (fullDC) (1 T). (MEM=1289.43)
[04/20 13:13:45    485s] Initializing multi-corner capacitance tables ... 
[04/20 13:13:45    485s] Initializing multi-corner resistance tables ...
[04/20 13:13:46    485s] End AAE Lib Interpolated Model. (MEM=1305.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:13:46    485s] Opening parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d' for reading.
[04/20 13:13:46    485s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1305.9M)
[04/20 13:13:46    485s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:13:49    489s] Total number of fetched objects 31384
[04/20 13:13:49    489s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:13:49    489s] End delay calculation. (MEM=1353.58 CPU=0:00:03.4 REAL=0:00:03.0)
[04/20 13:13:49    489s] End delay calculation (fullDC). (MEM=1353.58 CPU=0:00:04.4 REAL=0:00:04.0)
[04/20 13:13:49    489s] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1353.6M) ***
[04/20 13:13:50    490s] *** Done Building Timing Graph (cpu=0:00:05.4 real=0:00:06.0 totSessionCpu=0:08:10 mem=1353.6M)
[04/20 13:13:50    490s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.215  |  0.000  |  0.215  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4448   |    0    |  4448   |
+--------------------+---------+---------+---------+
|core_adapter_av     |  0.215  |  0.000  |  0.215  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  4448   |    0    |  4448   |
+--------------------+---------+---------+---------+

Density: 80.027%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir results/timing/09-finishing-timeDesign.hold
[04/20 13:13:50    490s] Total CPU time: 7.5 sec
[04/20 13:13:50    490s] Total Real time: 7.0 sec
[04/20 13:13:50    490s] Total Memory Usage: 1304.019531 Mbytes
[04/20 13:13:50    490s] <CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/09-finishing.hold.rpt
[04/20 13:13:51    491s] <CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
[04/20 13:13:51    491s] <CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/09-finishing-timeDesign.setup
[04/20 13:13:51    491s] Effort level <high> specified for reg2reg path_group
[04/20 13:13:52    492s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1289.6M
[04/20 13:13:52    492s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1289.6M
[04/20 13:13:52    492s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1289.6M
[04/20 13:13:52    492s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1289.6M
[04/20 13:13:52    492s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1289.6M
[04/20 13:13:52    492s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1289.6M
[04/20 13:13:52    492s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1289.6M
[04/20 13:13:52    492s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1289.6M
[04/20 13:13:52    492s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1289.6M
[04/20 13:13:52    492s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.004, MEM:1289.6M
[04/20 13:13:52    492s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1289.6M
[04/20 13:13:52    492s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1289.6M
[04/20 13:13:52    492s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1289.6M
[04/20 13:13:52    492s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1289.6M
[04/20 13:13:52    492s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.006, MEM:1289.6M
[04/20 13:13:52    492s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1289.6M
[04/20 13:13:52    492s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1289.6M
[04/20 13:13:52    492s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1289.6M
[04/20 13:13:52    492s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.090, REAL:0.084, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.090, REAL:0.085, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.001, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.110, REAL:0.106, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.005, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.140, REAL:0.136, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.140, REAL:0.137, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.002, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.006, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1289.6M
[04/20 13:13:53    492s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1289.6M
[04/20 13:13:53    492s] #################################################################################
[04/20 13:13:53    492s] # Design Stage: PostRoute
[04/20 13:13:53    492s] # Design Name: core_adapter
[04/20 13:13:53    492s] # Design Mode: 45nm
[04/20 13:13:53    492s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:13:53    492s] # Parasitics Mode: SPEF/RCDB
[04/20 13:13:53    492s] # Signoff Settings: SI Off 
[04/20 13:13:53    492s] #################################################################################
[04/20 13:13:53    493s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:13:53    493s] Calculate delays in Single mode...
[04/20 13:13:53    493s] Topological Sorting (REAL = 0:00:00.0, MEM = 1291.4M, InitMEM = 1287.6M)
[04/20 13:13:53    493s] Start delay calculation (fullDC) (1 T). (MEM=1291.42)
[04/20 13:13:53    493s] End AAE Lib Interpolated Model. (MEM=1307.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:13:57    496s] Total number of fetched objects 31384
[04/20 13:13:57    497s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/20 13:13:57    497s] End delay calculation. (MEM=1355.58 CPU=0:00:03.3 REAL=0:00:04.0)
[04/20 13:13:57    497s] End delay calculation (fullDC). (MEM=1355.58 CPU=0:00:03.8 REAL=0:00:04.0)
[04/20 13:13:57    497s] *** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 1355.6M) ***
[04/20 13:13:58    497s] *** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:08:18 mem=1355.6M)
[04/20 13:14:00    499s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.602  |  8.176  |  1.602  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+
|core_adapter_av     |  1.602  |  8.176  |  1.602  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.027%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir results/timing/09-finishing-timeDesign.setup
[04/20 13:14:00    499s] Total CPU time: 8.27 sec
[04/20 13:14:00    499s] Total Real time: 9.0 sec
[04/20 13:14:00    499s] Total Memory Usage: 1304.019531 Mbytes
[04/20 13:14:00    499s] <CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/09-finishing.setup.rpt
[04/20 13:14:00    500s] <CMD> defOut -placement -routing -floorplan results/core_adapter.def
[04/20 13:14:00    500s] Writing DEF file 'results/core_adapter.def', current time is Tue Apr 20 13:14:00 2021 ...
[04/20 13:14:00    500s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[04/20 13:14:01    500s] DEF file 'results/core_adapter.def' is written, current time is Tue Apr 20 13:14:01 2021 ...
[04/20 13:14:01    500s] **WARN: (IMPSYC-189):	lefOut command is replaced by write_lef_abstract command.
[04/20 13:14:01    500s] It still works in this release but will be removed in future release. Please update
[04/20 13:14:01    500s] your script to use the new command.
[04/20 13:14:01    500s] <CMD> saveNetlist -phys -excludeLeafCell results/verilog/core_adapter.phys.v
[04/20 13:14:01    500s] Writing Netlist "results/verilog/core_adapter.phys.v" ...
[04/20 13:14:01    500s] Pwr name (VDD).
[04/20 13:14:01    500s] Gnd name (VSS).
[04/20 13:14:01    500s] 1 Pwr names and 1 Gnd names.
[04/20 13:14:01    500s] <CMD> saveNetlist -excludeLeafCell results/verilog/core_adapter.final.v
[04/20 13:14:01    500s] Writing Netlist "results/verilog/core_adapter.final.v" ...
[04/20 13:14:01    500s] <CMD> setExtractRCMode -engine postRoute
[04/20 13:14:01    500s] Closing parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d'. 28159 times net's RC data read were performed.
[04/20 13:14:01    500s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/20 13:14:01    500s] Type 'man IMPEXT-3493' for more detail.
[04/20 13:14:01    500s] <CMD> extractRC
[04/20 13:14:01    500s] Extraction called for design 'core_adapter' of instances=52921 and nets=28536 using extraction engine 'postRoute' at effort level 'low' .
[04/20 13:14:01    500s] PostRoute (effortLevel low) RC Extraction called for design core_adapter.
[04/20 13:14:01    500s] RC Extraction called in multi-corner(1) mode.
[04/20 13:14:01    500s] Process corner(s) are loaded.
[04/20 13:14:01    500s]  Corner: nangate45nm_caps
[04/20 13:14:01    500s] extractDetailRC Option : -outfile /tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d -maxResLength 200  -extended
[04/20 13:14:01    500s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[04/20 13:14:01    500s]       RC Corner Indexes            0   
[04/20 13:14:01    500s] Capacitance Scaling Factor   : 1.00000 
[04/20 13:14:01    500s] Coupling Cap. Scaling Factor : 1.00000 
[04/20 13:14:01    500s] Resistance Scaling Factor    : 1.00000 
[04/20 13:14:01    500s] Clock Cap. Scaling Factor    : 1.00000 
[04/20 13:14:01    500s] Clock Res. Scaling Factor    : 1.00000 
[04/20 13:14:01    500s] Shrink Factor                : 1.00000
[04/20 13:14:01    501s] Initializing multi-corner capacitance tables ... 
[04/20 13:14:01    501s] Initializing multi-corner resistance tables ...
[04/20 13:14:02    501s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1300.0M)
[04/20 13:14:02    501s] Creating parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d' for storing RC.
[04/20 13:14:02    502s] Extracted 10.0009% (CPU Time= 0:00:00.8  MEM= 1416.2M)
[04/20 13:14:02    502s] Extracted 20.0008% (CPU Time= 0:00:01.1  MEM= 1416.2M)
[04/20 13:14:02    502s] Extracted 30.0007% (CPU Time= 0:00:01.2  MEM= 1416.2M)
[04/20 13:14:03    502s] Extracted 40.0006% (CPU Time= 0:00:01.4  MEM= 1416.2M)
[04/20 13:14:03    502s] Extracted 50.001% (CPU Time= 0:00:01.6  MEM= 1416.2M)
[04/20 13:14:03    502s] Extracted 60.0009% (CPU Time= 0:00:01.7  MEM= 1416.2M)
[04/20 13:14:03    503s] Extracted 70.0008% (CPU Time= 0:00:01.9  MEM= 1416.2M)
[04/20 13:14:03    503s] Extracted 80.0007% (CPU Time= 0:00:02.1  MEM= 1420.2M)
[04/20 13:14:03    503s] Extracted 90.0006% (CPU Time= 0:00:02.3  MEM= 1420.2M)
[04/20 13:14:05    504s] Extracted 100% (CPU Time= 0:00:03.4  MEM= 1420.2M)
[04/20 13:14:05    504s] Number of Extracted Resistors     : 413394
[04/20 13:14:05    504s] Number of Extracted Ground Cap.   : 440866
[04/20 13:14:05    504s] Number of Extracted Coupling Cap. : 1245474
[04/20 13:14:05    504s] Opening parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d' for reading.
[04/20 13:14:05    504s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/20 13:14:05    504s]  Corner: nangate45nm_caps
[04/20 13:14:05    504s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1380.2M)
[04/20 13:14:05    504s] Creating parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb_Filter.rcdb.d' for storing RC.
[04/20 13:14:05    505s] Closing parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d'. 28160 times net's RC data read were performed.
[04/20 13:14:05    505s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1380.203M)
[04/20 13:14:05    505s] Opening parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d' for reading.
[04/20 13:14:05    505s] processing rcdb (/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d) for hinst (top) of cell (core_adapter);
[04/20 13:14:05    505s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1380.203M)
[04/20 13:14:05    505s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.6  Real Time: 0:00:04.0  MEM: 1380.203M)
[04/20 13:14:05    505s] <CMD> rcOut -spef results/core_adapter.spef
[04/20 13:14:05    505s] Opening parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d' for reading.
[04/20 13:14:05    505s] RC Out has the following PVT Info:
[04/20 13:14:05    505s]    RC-typical 
[04/20 13:14:05    505s] Dumping Spef file.....
[04/20 13:14:05    505s] Printing D_NET...
[04/20 13:14:06    506s] RC Out from RCDB Completed (CPU Time= 0:00:00.9  MEM= 1365.7M)
[04/20 13:14:06    506s] Closing parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d'. 28160 times net's RC data read were performed.
[04/20 13:14:06    506s] <CMD> saveDesign DBS/core_adapter.final.enc
[04/20 13:14:06    506s] The in-memory database contained RC information but was not saved. To save 
[04/20 13:14:06    506s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/20 13:14:06    506s] so it should only be saved when it is really desired.
[04/20 13:14:06    506s] #% Begin save design ... (date=04/20 13:14:06, mem=1085.3M)
[04/20 13:14:06    506s] % Begin Save ccopt configuration ... (date=04/20 13:14:06, mem=1085.3M)
[04/20 13:14:06    506s] % End Save ccopt configuration ... (date=04/20 13:14:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1085.3M, current mem=1085.3M)
[04/20 13:14:06    506s] % Begin Save clock tree specification data ... (date=04/20 13:14:06, mem=1085.3M)
[04/20 13:14:06    506s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/20 13:14:06    506s] Redoing specifyClockTree ...
[04/20 13:14:07    506s] Checking spec file integrity...
[04/20 13:14:07    506s] % End Save clock tree specification data ... (date=04/20 13:14:07, total cpu=0:00:00.2, real=0:00:01.0, peak res=1086.1M, current mem=1086.1M)
[04/20 13:14:07    506s] % Begin Save netlist data ... (date=04/20 13:14:07, mem=1086.1M)
[04/20 13:14:07    506s] Writing Binary DB to DBS/core_adapter.final.enc.dat/core_adapter.v.bin in single-threaded mode...
[04/20 13:14:07    506s] % End Save netlist data ... (date=04/20 13:14:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1087.3M, current mem=1087.3M)
[04/20 13:14:07    506s] Saving congestion map file DBS/core_adapter.final.enc.dat/core_adapter.route.congmap.gz ...
[04/20 13:14:07    506s] % Begin Save AAE data ... (date=04/20 13:14:07, mem=1087.3M)
[04/20 13:14:07    506s] Saving AAE Data ...
[04/20 13:14:07    506s] % End Save AAE data ... (date=04/20 13:14:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.3M, current mem=1087.3M)
[04/20 13:14:07    507s] % Begin Save clock tree data ... (date=04/20 13:14:07, mem=1087.3M)
[04/20 13:14:07    507s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/20 13:14:07    507s] Saving clock tree spec file 'DBS/core_adapter.final.enc.dat/core_adapter.ctstch' ...
[04/20 13:14:07    507s] % End Save clock tree data ... (date=04/20 13:14:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.3M, current mem=1087.3M)
[04/20 13:14:07    507s] Saving preference file DBS/core_adapter.final.enc.dat/gui.pref.tcl ...
[04/20 13:14:07    507s] Saving mode setting ...
[04/20 13:14:07    507s] Saving global file ...
[04/20 13:14:07    507s] % Begin Save floorplan data ... (date=04/20 13:14:07, mem=1087.3M)
[04/20 13:14:07    507s] Saving floorplan file ...
[04/20 13:14:07    507s] % End Save floorplan data ... (date=04/20 13:14:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1087.3M, current mem=1087.3M)
[04/20 13:14:07    507s] Saving Drc markers ...
[04/20 13:14:07    507s] ... No Drc file written since there is no markers found.
[04/20 13:14:07    507s] % Begin Save placement data ... (date=04/20 13:14:07, mem=1087.3M)
[04/20 13:14:07    507s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/20 13:14:07    507s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1365.7M) ***
[04/20 13:14:07    507s] % End Save placement data ... (date=04/20 13:14:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.3M, current mem=1087.3M)
[04/20 13:14:07    507s] % Begin Save routing data ... (date=04/20 13:14:07, mem=1087.3M)
[04/20 13:14:07    507s] Saving route file ...
[04/20 13:14:07    507s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1365.7M) ***
[04/20 13:14:07    507s] % End Save routing data ... (date=04/20 13:14:07, total cpu=0:00:00.2, real=0:00:00.0, peak res=1087.3M, current mem=1087.3M)
[04/20 13:14:07    507s] Saving property file DBS/core_adapter.final.enc.dat/core_adapter.prop
[04/20 13:14:07    507s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1365.7M) ***
[04/20 13:14:07    507s] #Saving pin access data to file DBS/core_adapter.final.enc.dat/core_adapter.apa ...
[04/20 13:14:08    507s] #
[04/20 13:14:08    507s] % Begin Save power constraints data ... (date=04/20 13:14:08, mem=1087.3M)
[04/20 13:14:08    507s] % End Save power constraints data ... (date=04/20 13:14:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.3M, current mem=1087.3M)
[04/20 13:14:08    507s] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[04/20 13:14:08    507s] Generated self-contained design core_adapter.final.enc.dat
[04/20 13:14:08    507s] #% End save design ... (date=04/20 13:14:08, total cpu=0:00:01.1, real=0:00:02.0, peak res=1087.3M, current mem=942.1M)
[04/20 13:14:08    507s] 
[04/20 13:14:08    507s] *** Summary of all messages that are not suppressed in this session:
[04/20 13:14:08    507s] Severity  ID               Count  Summary                                  
[04/20 13:14:08    507s] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[04/20 13:14:08    507s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[04/20 13:14:08    507s] ERROR     IMPOAX-142           2  %s                                       
[04/20 13:14:08    507s] *** Message Summary: 2 warning(s), 3 error(s)
[04/20 13:14:08    507s] 
[04/20 13:14:08    507s] <CMD> summaryReport -outfile results/summary/09-finishing.rpt
[04/20 13:14:08    507s] Start to collect the design information.
[04/20 13:14:08    507s] Build netlist information for Cell core_adapter.
[04/20 13:14:08    507s] Finished collecting the design information.
[04/20 13:14:08    507s] Generating standard cells used in the design report.
[04/20 13:14:08    507s] Analyze library ... 
[04/20 13:14:08    507s] Analyze netlist ... 
[04/20 13:14:08    507s] Generating HFO information report.
[04/20 13:14:08    507s] Generate no-driven nets information report.
[04/20 13:14:08    507s] Analyze timing ... 
[04/20 13:14:08    507s] Analyze floorplan/placement ... 
[04/20 13:14:08    507s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.004, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.050, REAL:0.048, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.048, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.059, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.070, REAL:0.071, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.071, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.004, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1279.6M
[04/20 13:14:08    507s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1279.6M
[04/20 13:14:08    507s] Analysis Routing ...
[04/20 13:14:08    507s] Report saved in file results/summary/09-finishing.rpt.
[04/20 13:14:08    507s] <CMD> set_analysis_view -setup {core_adapter_av} -hold {core_adapter_av}
[04/20 13:14:08    508s] Extraction setup Started 
[04/20 13:14:08    508s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/20 13:14:08    508s] Reading Capacitance Table File /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl ...
[04/20 13:14:08    508s] Cap table was created using Encounter 08.10-p004_1.
[04/20 13:14:08    508s] Process name: master_techFreePDK45.
[04/20 13:14:08    508s] Importing multi-corner RC tables ... 
[04/20 13:14:08    508s] Summary of Active RC-Corners : 
[04/20 13:14:08    508s]  
[04/20 13:14:08    508s]  Analysis View: core_adapter_av
[04/20 13:14:08    508s]     RC-Corner Name        : nangate45nm_caps
[04/20 13:14:08    508s]     RC-Corner Index       : 0
[04/20 13:14:08    508s]     RC-Corner Temperature : 125 Celsius
[04/20 13:14:08    508s]     RC-Corner Cap Table   : '/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl'
[04/20 13:14:08    508s]     RC-Corner PreRoute Res Factor         : 1
[04/20 13:14:08    508s]     RC-Corner PreRoute Cap Factor         : 1
[04/20 13:14:08    508s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/20 13:14:08    508s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/20 13:14:08    508s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/20 13:14:08    508s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/20 13:14:08    508s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/20 13:14:08    508s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/20 13:14:08    508s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/20 13:14:08    508s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[04/20 13:14:08    508s] Initializing multi-corner capacitance tables ... 
[04/20 13:14:08    508s] Initializing multi-corner resistance tables ...
[04/20 13:14:08    508s] Reading timing constraints file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/.mmmcaRjU1L/modes/core_adapter_cm/core_adapter_cm.sdc' ...
[04/20 13:14:08    508s] Current (total cpu=0:08:28, real=0:09:07, peak res=1709.8M, current mem=901.7M)
[04/20 13:14:08    508s] INFO (CTE): Constraints read successfully.
[04/20 13:14:09    508s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=909.7M, current mem=909.7M)
[04/20 13:14:09    508s] Current (total cpu=0:08:28, real=0:09:08, peak res=1709.8M, current mem=909.7M)
[04/20 13:14:09    508s] Reading latency file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/.mmmcaRjU1L/views/core_adapter_av/latency.sdc' ...
[04/20 13:14:09    508s] Deleting Cell Server ...
[04/20 13:14:09    508s] Creating Cell Server ...(0, 1, 1, 1)
[04/20 13:14:09    508s] Summary for sequential cells identification: 
[04/20 13:14:09    508s]   Identified SBFF number: 16
[04/20 13:14:09    508s]   Identified MBFF number: 0
[04/20 13:14:09    508s]   Identified SB Latch number: 0
[04/20 13:14:09    508s]   Identified MB Latch number: 0
[04/20 13:14:09    508s]   Not identified SBFF number: 0
[04/20 13:14:09    508s]   Not identified MBFF number: 0
[04/20 13:14:09    508s]   Not identified SB Latch number: 0
[04/20 13:14:09    508s]   Not identified MB Latch number: 0
[04/20 13:14:09    508s]   Number of sequential cells which are not FFs: 13
[04/20 13:14:09    508s] Total number of combinational cells: 99
[04/20 13:14:09    508s] Total number of sequential cells: 29
[04/20 13:14:09    508s] Total number of tristate cells: 6
[04/20 13:14:09    508s] Total number of level shifter cells: 0
[04/20 13:14:09    508s] Total number of power gating cells: 0
[04/20 13:14:09    508s] Total number of isolation cells: 0
[04/20 13:14:09    508s] Total number of power switch cells: 0
[04/20 13:14:09    508s] Total number of pulse generator cells: 0
[04/20 13:14:09    508s] Total number of always on buffers: 0
[04/20 13:14:09    508s] Total number of retention cells: 0
[04/20 13:14:09    508s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[04/20 13:14:09    508s] Total number of usable buffers: 9
[04/20 13:14:09    508s] List of unusable buffers:
[04/20 13:14:09    508s] Total number of unusable buffers: 0
[04/20 13:14:09    508s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[04/20 13:14:09    508s] Total number of usable inverters: 6
[04/20 13:14:09    508s] List of unusable inverters:
[04/20 13:14:09    508s] Total number of unusable inverters: 0
[04/20 13:14:09    508s] List of identified usable delay cells:
[04/20 13:14:09    508s] Total number of identified usable delay cells: 0
[04/20 13:14:09    508s] List of identified unusable delay cells:
[04/20 13:14:09    508s] Total number of identified unusable delay cells: 0
[04/20 13:14:09    508s] Creating Cell Server, finished. 
[04/20 13:14:09    508s] 
[04/20 13:14:09    508s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[04/20 13:14:09    508s] Deleting Cell Server ...
[04/20 13:14:09    508s] <CMD> do_extract_model results/${TOP}_slow.lib -view core_adapter_av
[04/20 13:14:09    508s] AAE DB initialization (MEM=1255.16 CPU=0:00:00.1 REAL=0:00:00.0) 
[04/20 13:14:09    508s] #################################################################################
[04/20 13:14:09    508s] # Design Stage: PostRoute
[04/20 13:14:09    508s] # Design Name: core_adapter
[04/20 13:14:09    508s] # Design Mode: 45nm
[04/20 13:14:09    508s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:14:09    508s] # Parasitics Mode: SPEF/RCDB
[04/20 13:14:09    508s] # Signoff Settings: SI Off 
[04/20 13:14:09    508s] #################################################################################
[04/20 13:14:09    509s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:14:09    509s] Topological Sorting (REAL = 0:00:00.0, MEM = 1270.8M, InitMEM = 1266.9M)
[04/20 13:14:09    509s] Start delay calculation (fullDC) (1 T). (MEM=1270.8)
[04/20 13:14:10    509s] siFlow : Timing analysis mode is single, using late cdB files
[04/20 13:14:10    509s] Start AAE Lib Loading. (MEM=1278.88)
[04/20 13:14:10    509s] End AAE Lib Loading. (MEM=1288.41 CPU=0:00:00.0 Real=0:00:00.0)
[04/20 13:14:10    509s] End AAE Lib Interpolated Model. (MEM=1288.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:14:10    509s] First Iteration Infinite Tw... 
[04/20 13:14:10    509s] Opening parasitic data file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d' for reading.
[04/20 13:14:10    509s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1288.4M)
[04/20 13:14:10    509s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:14:15    514s] Total number of fetched objects 31384
[04/20 13:14:15    514s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/20 13:14:15    514s] End delay calculation. (MEM=1338.1 CPU=0:00:04.9 REAL=0:00:05.0)
[04/20 13:14:15    514s] End delay calculation (fullDC). (MEM=1326.56 CPU=0:00:05.4 REAL=0:00:06.0)
[04/20 13:14:15    514s] *** CDM Built up (cpu=0:00:06.2  real=0:00:06.0  mem= 1326.6M) ***
[04/20 13:14:32    518s] <CMD> report_area > results/post_PR_area.rpt
[04/20 13:14:33    519s] <CMD> checkFPlan -reportUtil > results/post_PR_FPlan.rpt
[04/20 13:14:33    519s] Checking routing tracks.....
[04/20 13:14:33    519s] Checking other grids.....
[04/20 13:14:33    519s] Checking routing blockage.....
[04/20 13:14:33    519s] Checking components.....
[04/20 13:14:33    519s] Checking constraints (guide/region/fence).....
[04/20 13:14:33    519s] Checking groups.....
[04/20 13:14:33    519s] 
[04/20 13:14:33    519s] Checking Preroutes.....
[04/20 13:14:33    519s] No. of regular pre-routes not on tracks : 0 
[04/20 13:14:33    519s] 
[04/20 13:14:33    519s] Reporting Utilizations.....
[04/20 13:14:33    519s] 
[04/20 13:14:33    519s] Core utilization  = 99.719888
[04/20 13:14:33    519s] Effective Utilizations
[04/20 13:14:33    519s] #spOpts: N=45 
[04/20 13:14:33    519s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1337.6M
[04/20 13:14:33    519s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/20 13:14:33    519s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1337.6M
[04/20 13:14:33    519s] SiteArray: one-level site array dimensions = 178 x 1316
[04/20 13:14:33    519s] SiteArray: use 936,992 bytes
[04/20 13:14:33    519s] SiteArray: current memory after site array memory allocatiion 1337.6M
[04/20 13:14:33    519s] SiteArray: FP blocked sites are writable
[04/20 13:14:33    519s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.002, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.004, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1337.6M
[04/20 13:14:33    519s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 13:14:33    519s] Mark StBox On SiteArr starts
[04/20 13:14:33    519s] Mark StBox On SiteArr ends
[04/20 13:14:33    519s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.040, REAL:0.049, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.050, REAL:0.049, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.060, REAL:0.060, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.002, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.080, REAL:0.072, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.080, REAL:0.073, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.004, MEM:1337.6M
[04/20 13:14:33    519s] Average module density = 1.000.
[04/20 13:14:33    519s] Density for the design = 1.000.
[04/20 13:14:33    519s]        = stdcell_area 234248 sites (62310 um^2) / alloc_area 234248 sites (62310 um^2).
[04/20 13:14:33    519s] Pin Density = 0.4044.
[04/20 13:14:33    519s]             = total # of pins 94737 / total area 234248.
[04/20 13:14:33    519s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.002, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.002, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1337.6M
[04/20 13:14:33    519s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1337.6M
[04/20 13:14:33    519s] <CMD> report_power > results/post_PR_power.rpt
[04/20 13:14:33    519s] 
[04/20 13:14:33    519s] Power Net Detected:
[04/20 13:14:33    519s]     Voltage	    Name
[04/20 13:14:33    519s]     0.00V	    VSS
[04/20 13:14:33    519s]     0.95V	    VDD
[04/20 13:14:33    519s] #################################################################################
[04/20 13:14:33    519s] # Design Stage: PostRoute
[04/20 13:14:33    519s] # Design Name: core_adapter
[04/20 13:14:33    519s] # Design Mode: 45nm
[04/20 13:14:33    519s] # Analysis Mode: MMMC Non-OCV 
[04/20 13:14:33    519s] # Parasitics Mode: SPEF/RCDB
[04/20 13:14:33    519s] # Signoff Settings: SI Off 
[04/20 13:14:33    519s] #################################################################################
[04/20 13:14:34    520s] AAE_INFO: 1 threads acquired from CTE.
[04/20 13:14:34    520s] Calculate delays in Single mode...
[04/20 13:14:34    520s] Topological Sorting (REAL = 0:00:00.0, MEM = 1337.6M, InitMEM = 1337.6M)
[04/20 13:14:34    520s] Start delay calculation (fullDC) (1 T). (MEM=1337.57)
[04/20 13:14:34    520s] End AAE Lib Interpolated Model. (MEM=1354.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:14:37    523s] Total number of fetched objects 31384
[04/20 13:14:37    523s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 13:14:37    523s] End delay calculation. (MEM=1354.03 CPU=0:00:03.1 REAL=0:00:03.0)
[04/20 13:14:37    523s] End delay calculation (fullDC). (MEM=1354.03 CPU=0:00:03.5 REAL=0:00:03.0)
[04/20 13:14:37    524s] *** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 1354.0M) ***
[04/20 13:14:37    524s] 
[04/20 13:14:37    524s] Begin Power Analysis
[04/20 13:14:37    524s] 
[04/20 13:14:38    524s]     0.00V	    VSS
[04/20 13:14:38    524s]     0.95V	    VDD
[04/20 13:14:38    524s] Begin Processing Timing Library for Power Calculation
[04/20 13:14:38    524s] 
[04/20 13:14:38    524s] Begin Processing Timing Library for Power Calculation
[04/20 13:14:38    524s] 
[04/20 13:14:38    524s] 
[04/20 13:14:38    524s] 
[04/20 13:14:38    524s] Begin Processing Power Net/Grid for Power Calculation
[04/20 13:14:38    524s] 
[04/20 13:14:38    524s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1036.42MB/2113.56MB/1706.46MB)
[04/20 13:14:38    524s] 
[04/20 13:14:38    524s] Begin Processing Timing Window Data for Power Calculation
[04/20 13:14:38    524s] 
[04/20 13:14:38    524s] CLK(62.5MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1038.03MB/2113.56MB/1706.46MB)
[04/20 13:14:38    524s] 
[04/20 13:14:38    524s] Begin Processing User Attributes
[04/20 13:14:38    524s] 
[04/20 13:14:38    524s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1038.08MB/2113.56MB/1706.46MB)
[04/20 13:14:38    524s] 
[04/20 13:14:38    524s] Begin Processing Signal Activity
[04/20 13:14:38    524s] 
[04/20 13:14:39    525s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1040.54MB/2113.56MB/1706.46MB)
[04/20 13:14:39    525s] 
[04/20 13:14:39    525s] Begin Power Computation
[04/20 13:14:39    525s] 
[04/20 13:14:39    525s]       ----------------------------------------------------------
[04/20 13:14:39    525s]       # of cell(s) missing both power/leakage table: 0
[04/20 13:14:39    525s]       # of cell(s) missing power table: 0
[04/20 13:14:39    525s]       # of cell(s) missing leakage table: 0
[04/20 13:14:39    525s]       # of MSMV cell(s) missing power_level: 0
[04/20 13:14:39    525s]       ----------------------------------------------------------
[04/20 13:14:39    525s] 
[04/20 13:14:39    525s] 
[04/20 13:14:41    527s] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1040.92MB/2113.56MB/1706.46MB)
[04/20 13:14:41    527s] 
[04/20 13:14:41    527s] Begin Processing User Attributes
[04/20 13:14:41    527s] 
[04/20 13:14:41    527s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1040.93MB/2113.56MB/1706.46MB)
[04/20 13:14:41    527s] 
[04/20 13:14:41    527s] Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1040.94MB/2113.56MB/1706.46MB)
[04/20 13:14:41    527s] 
[04/20 13:14:41    528s] <CMD> setLayerPreference violation -isVisible 1
[04/20 13:14:41    528s] <CMD> violationBrowser -all -no_display_false
[04/20 13:16:27    532s] <CMD_INTERNAL> violationBrowserClose
[04/20 13:23:52    555s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[04/20 13:23:53    555s] Innovus terminated by user interrupt.
[04/20 13:23:53    555s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Apr 20 13:23:53 2021
  Total CPU time:     0:09:32
  Total real time:    0:18:53
  Peak memory (main): 1706.46MB

[04/20 13:23:53    555s] 
[04/20 13:23:53    555s] *** Memory Usage v#1 (Current mem = 1319.824M, initial mem = 251.488M) ***
[04/20 13:23:53    555s] 
[04/20 13:23:53    555s] *** Summary of all messages that are not suppressed in this session:
[04/20 13:23:53    555s] Severity  ID               Count  Summary                                  
[04/20 13:23:53    555s] ERROR     IMPSE-25             1  You are using a Limited Access feature t...
[04/20 13:23:53    555s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/20 13:23:53    555s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[04/20 13:23:53    555s] WARNING   IMPEXT-3493          6  The design extraction status has been re...
[04/20 13:23:53    555s] ERROR     IMPSYT-6245          7  Error %s, while saving MS constraint fil...
[04/20 13:23:53    555s] WARNING   IMPSYC-189           1  lefOut command is replaced by write_lef_...
[04/20 13:23:53    555s] WARNING   IMPCK-8086          13  The command %s is obsolete and will be r...
[04/20 13:23:53    555s] WARNING   IMPCK-951            3  Net %s have %d pins.                     
[04/20 13:23:53    555s] WARNING   IMPDB-1270           1  Some nets (%d) did not have valid net le...
[04/20 13:23:53    555s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/20 13:23:53    555s] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[04/20 13:23:53    555s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[04/20 13:23:53    555s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[04/20 13:23:53    555s] WARNING   IMPOPT-576           3  %d nets have unplaced terms.             
[04/20 13:23:53    555s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[04/20 13:23:53    555s] WARNING   IMPOPT-665           3  %s : Net has unplaced terms or is connec...
[04/20 13:23:53    555s] WARNING   IMPTR-9999           4  The trialRoute command is obsolete and s...
[04/20 13:23:53    555s] WARNING   IMPTR-7102           8  There are %d unplaced pins or pins witho...
[04/20 13:23:53    555s] ERROR     IMPOAX-142          17  %s                                       
[04/20 13:23:53    555s] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[04/20 13:23:53    555s] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[04/20 13:23:53    555s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[04/20 13:23:53    555s] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[04/20 13:23:53    555s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/20 13:23:53    555s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[04/20 13:23:53    555s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[04/20 13:23:53    555s] *** Message Summary: 79 warning(s), 27 error(s)
[04/20 13:23:53    555s] 
[04/20 13:23:53    555s] --- Ending "Innovus" (totcpu=0:09:15, real=0:18:52, mem=1319.8M) ---
