\doxysection{SDIO\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_s_d_i_o___type_def}{}\label{struct_s_d_i_o___type_def}\index{SDIO\_TypeDef@{SDIO\_TypeDef}}


SD host Interface.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a7c156bc55f6d970a846a459d57a9e940}{POWER}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_aeb1e30ce2038628e45264f75e5e926bb}{CLKCR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a3e24392875e98cd09043e54a0990ab7a}{ARG}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_abbbdc3174e12dab21123d746d65f345d}{CMD}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a9d881ed6c2fdecf77e872bcc6b404774}{RESPCMD}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a2b6f1ca5a5a50f8ef5417fe7be22553c}{RESP1}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a9228c8a38c07c508373644220dd322f0}{RESP2}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a70f3e911570bd326bff852664fd8a7d5}{RESP3}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_ac7b45c7672922d38ffb0a1415a122716}{RESP4}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a5af1984c7c00890598ca74fc85449f9f}{DTIMER}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_aa98ab507ed05468ca4baccd1731231cd}{DLEN}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a801519a7af801ad43b88007bf4e2e906}{DCTRL}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a0366564e2795952d520c0de4be70020f}{DCOUNT}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a6b917b09c127e77bd3128bbe19a00499}{STA}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_ae3c052b85cc438d2b3069f99620e5139}{ICR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a9a08e405ab985c60ff9031025ab37d31}{MASK}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a33cb9d9c17ad0f0c3071cac5e75297a9}{RESERVED0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_ae30d52b6556f5d17db8e5cfd2641e7b4}{FIFOCNT}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a4017b35303754e115249d3c75bdf6894}{RESERVED1}} \mbox{[}13\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_ab4757027388ea3a0a6f114d7de2ed4cf}{FIFO}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SD host Interface. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_s_d_i_o___type_def_a3e24392875e98cd09043e54a0990ab7a}\label{struct_s_d_i_o___type_def_a3e24392875e98cd09043e54a0990ab7a} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!ARG@{ARG}}
\index{ARG@{ARG}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ARG}{ARG}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDIO\+\_\+\+Type\+Def\+::\+ARG}

SDIO argument register, Address offset\+: 0x08 \Hypertarget{struct_s_d_i_o___type_def_aeb1e30ce2038628e45264f75e5e926bb}\label{struct_s_d_i_o___type_def_aeb1e30ce2038628e45264f75e5e926bb} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!CLKCR@{CLKCR}}
\index{CLKCR@{CLKCR}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CLKCR}{CLKCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDIO\+\_\+\+Type\+Def\+::\+CLKCR}

SDI clock control register, Address offset\+: 0x04 \Hypertarget{struct_s_d_i_o___type_def_abbbdc3174e12dab21123d746d65f345d}\label{struct_s_d_i_o___type_def_abbbdc3174e12dab21123d746d65f345d} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!CMD@{CMD}}
\index{CMD@{CMD}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMD}{CMD}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDIO\+\_\+\+Type\+Def\+::\+CMD}

SDIO command register, Address offset\+: 0x0C \Hypertarget{struct_s_d_i_o___type_def_a0366564e2795952d520c0de4be70020f}\label{struct_s_d_i_o___type_def_a0366564e2795952d520c0de4be70020f} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!DCOUNT@{DCOUNT}}
\index{DCOUNT@{DCOUNT}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCOUNT}{DCOUNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SDIO\+\_\+\+Type\+Def\+::\+DCOUNT}

SDIO data counter register, Address offset\+: 0x30 \Hypertarget{struct_s_d_i_o___type_def_a801519a7af801ad43b88007bf4e2e906}\label{struct_s_d_i_o___type_def_a801519a7af801ad43b88007bf4e2e906} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!DCTRL@{DCTRL}}
\index{DCTRL@{DCTRL}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCTRL}{DCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDIO\+\_\+\+Type\+Def\+::\+DCTRL}

SDIO data control register, Address offset\+: 0x2C \Hypertarget{struct_s_d_i_o___type_def_aa98ab507ed05468ca4baccd1731231cd}\label{struct_s_d_i_o___type_def_aa98ab507ed05468ca4baccd1731231cd} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!DLEN@{DLEN}}
\index{DLEN@{DLEN}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DLEN}{DLEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDIO\+\_\+\+Type\+Def\+::\+DLEN}

SDIO data length register, Address offset\+: 0x28 \Hypertarget{struct_s_d_i_o___type_def_a5af1984c7c00890598ca74fc85449f9f}\label{struct_s_d_i_o___type_def_a5af1984c7c00890598ca74fc85449f9f} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!DTIMER@{DTIMER}}
\index{DTIMER@{DTIMER}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DTIMER}{DTIMER}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDIO\+\_\+\+Type\+Def\+::\+DTIMER}

SDIO data timer register, Address offset\+: 0x24 \Hypertarget{struct_s_d_i_o___type_def_ab4757027388ea3a0a6f114d7de2ed4cf}\label{struct_s_d_i_o___type_def_ab4757027388ea3a0a6f114d7de2ed4cf} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!FIFO@{FIFO}}
\index{FIFO@{FIFO}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FIFO}{FIFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDIO\+\_\+\+Type\+Def\+::\+FIFO}

SDIO data FIFO register, Address offset\+: 0x80 \Hypertarget{struct_s_d_i_o___type_def_ae30d52b6556f5d17db8e5cfd2641e7b4}\label{struct_s_d_i_o___type_def_ae30d52b6556f5d17db8e5cfd2641e7b4} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!FIFOCNT@{FIFOCNT}}
\index{FIFOCNT@{FIFOCNT}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FIFOCNT}{FIFOCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SDIO\+\_\+\+Type\+Def\+::\+FIFOCNT}

SDIO FIFO counter register, Address offset\+: 0x48 \Hypertarget{struct_s_d_i_o___type_def_ae3c052b85cc438d2b3069f99620e5139}\label{struct_s_d_i_o___type_def_ae3c052b85cc438d2b3069f99620e5139} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDIO\+\_\+\+Type\+Def\+::\+ICR}

SDIO interrupt clear register, Address offset\+: 0x38 \Hypertarget{struct_s_d_i_o___type_def_a9a08e405ab985c60ff9031025ab37d31}\label{struct_s_d_i_o___type_def_a9a08e405ab985c60ff9031025ab37d31} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!MASK@{MASK}}
\index{MASK@{MASK}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MASK}{MASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDIO\+\_\+\+Type\+Def\+::\+MASK}

SDIO mask register, Address offset\+: 0x3C \Hypertarget{struct_s_d_i_o___type_def_a7c156bc55f6d970a846a459d57a9e940}\label{struct_s_d_i_o___type_def_a7c156bc55f6d970a846a459d57a9e940} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!POWER@{POWER}}
\index{POWER@{POWER}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{POWER}{POWER}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDIO\+\_\+\+Type\+Def\+::\+POWER}

SDIO power control register, Address offset\+: 0x00 \Hypertarget{struct_s_d_i_o___type_def_a33cb9d9c17ad0f0c3071cac5e75297a9}\label{struct_s_d_i_o___type_def_a33cb9d9c17ad0f0c3071cac5e75297a9} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t SDIO\+\_\+\+Type\+Def\+::\+RESERVED0\mbox{[}2\mbox{]}}

Reserved, 0x40-\/0x44 ~\newline
 \Hypertarget{struct_s_d_i_o___type_def_a4017b35303754e115249d3c75bdf6894}\label{struct_s_d_i_o___type_def_a4017b35303754e115249d3c75bdf6894} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t SDIO\+\_\+\+Type\+Def\+::\+RESERVED1\mbox{[}13\mbox{]}}

Reserved, 0x4\+C-\/0x7C ~\newline
 \Hypertarget{struct_s_d_i_o___type_def_a2b6f1ca5a5a50f8ef5417fe7be22553c}\label{struct_s_d_i_o___type_def_a2b6f1ca5a5a50f8ef5417fe7be22553c} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESP1@{RESP1}}
\index{RESP1@{RESP1}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESP1}{RESP1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SDIO\+\_\+\+Type\+Def\+::\+RESP1}

SDIO response 1 register, Address offset\+: 0x14 \Hypertarget{struct_s_d_i_o___type_def_a9228c8a38c07c508373644220dd322f0}\label{struct_s_d_i_o___type_def_a9228c8a38c07c508373644220dd322f0} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESP2@{RESP2}}
\index{RESP2@{RESP2}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESP2}{RESP2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SDIO\+\_\+\+Type\+Def\+::\+RESP2}

SDIO response 2 register, Address offset\+: 0x18 \Hypertarget{struct_s_d_i_o___type_def_a70f3e911570bd326bff852664fd8a7d5}\label{struct_s_d_i_o___type_def_a70f3e911570bd326bff852664fd8a7d5} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESP3@{RESP3}}
\index{RESP3@{RESP3}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESP3}{RESP3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SDIO\+\_\+\+Type\+Def\+::\+RESP3}

SDIO response 3 register, Address offset\+: 0x1C \Hypertarget{struct_s_d_i_o___type_def_ac7b45c7672922d38ffb0a1415a122716}\label{struct_s_d_i_o___type_def_ac7b45c7672922d38ffb0a1415a122716} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESP4@{RESP4}}
\index{RESP4@{RESP4}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESP4}{RESP4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SDIO\+\_\+\+Type\+Def\+::\+RESP4}

SDIO response 4 register, Address offset\+: 0x20 \Hypertarget{struct_s_d_i_o___type_def_a9d881ed6c2fdecf77e872bcc6b404774}\label{struct_s_d_i_o___type_def_a9d881ed6c2fdecf77e872bcc6b404774} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESPCMD@{RESPCMD}}
\index{RESPCMD@{RESPCMD}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESPCMD}{RESPCMD}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SDIO\+\_\+\+Type\+Def\+::\+RESPCMD}

SDIO command response register, Address offset\+: 0x10 \Hypertarget{struct_s_d_i_o___type_def_a6b917b09c127e77bd3128bbe19a00499}\label{struct_s_d_i_o___type_def_a6b917b09c127e77bd3128bbe19a00499} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!STA@{STA}}
\index{STA@{STA}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{STA}{STA}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SDIO\+\_\+\+Type\+Def\+::\+STA}

SDIO status register, Address offset\+: 0x34 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
