<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Dreg01SynRst.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Dreg01SynRst.bld"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Dreg01SynRst.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Dreg01SynRst.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Dreg01SynRst.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Dreg01SynRst.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Dreg01SynRst.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Dreg01SynRst.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Dreg01SynRst.par" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Dreg01SynRst.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Dreg01SynRst.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Dreg01SynRst.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Dreg01SynRst.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Dreg01SynRst.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Dreg01SynRst.xpi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dreg01SynRst_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Dreg01SynRst_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Dreg01SynRst_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Dreg01SynRst_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Dreg01SynRst_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Dreg01SynRst_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Dreg01SynRst_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Dreg01SynRst_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dreg01SynRst_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dreg01SynRst_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Dreg01SynRst_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Dreg01SynRst_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dreg01SynRst_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Dreg01SynRst_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Dreg01SynRst_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Dreg01SynRst_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dreg01SynRst_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dreg01SynRst_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Dreg01Synrst.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Dreg01Synrst.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dreg01Synrst.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Dreg01Synrst.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Dreg01Synrst.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Dreg01Synrst_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DregSynRst_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1628451987" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1628451979">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1628452029" xil_pn:in_ck="2931837939656026880" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1628452029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dreg01SynRst.vhd"/>
      <outfile xil_pn:name="DregSynRst_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1628452037" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2405832711217164961" xil_pn:start_ts="1628452037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628452037" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2516050376217803943" xil_pn:start_ts="1628452037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451987" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1800036924757561312" xil_pn:start_ts="1628451987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628452037" xil_pn:in_ck="2931837939656026880" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1628452037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dreg01SynRst.vhd"/>
      <outfile xil_pn:name="DregSynRst_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1628452040" xil_pn:in_ck="2931837939656026880" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8529979538362413409" xil_pn:start_ts="1628452037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dreg01SynRst_TB_beh.prj"/>
      <outfile xil_pn:name="Dreg01SynRst_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1628452040" xil_pn:in_ck="4077701413963102618" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5926108696311713972" xil_pn:start_ts="1628452040">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dreg01SynRst_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1628451785" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1628451785">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451908" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-317771390317962063" xil_pn:start_ts="1628451908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451908" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1800036924757561312" xil_pn:start_ts="1628451908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451785" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1628451785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451908" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4892045230513652743" xil_pn:start_ts="1628451908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451785" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1628451785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451908" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5487774241164281770" xil_pn:start_ts="1628451908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451913" xil_pn:in_ck="-3157093395757813658" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-3829695248465024354" xil_pn:start_ts="1628451908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Dreg01SynRst.lso"/>
      <outfile xil_pn:name="Dreg01SynRst.ngc"/>
      <outfile xil_pn:name="Dreg01SynRst.ngr"/>
      <outfile xil_pn:name="Dreg01SynRst.syr"/>
      <outfile xil_pn:name="Dreg01SynRst_vhdl.prj"/>
      <outfile xil_pn:name="Dreg01SynRst_xst.xrpt"/>
      <outfile xil_pn:name="Dreg01Synrst.prj"/>
      <outfile xil_pn:name="Dreg01Synrst.stx"/>
      <outfile xil_pn:name="Dreg01Synrst.xst"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1628451914" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3146734589857057266" xil_pn:start_ts="1628451914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451918" xil_pn:in_ck="-3157093395757822404" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6080186545931679224" xil_pn:start_ts="1628451914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dreg01SynRst.bld"/>
      <outfile xil_pn:name="Dreg01SynRst.ngd"/>
      <outfile xil_pn:name="Dreg01SynRst_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1628451921" xil_pn:in_ck="-3157093395757822403" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6037968062645765743" xil_pn:start_ts="1628451918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dreg01SynRst_map.map"/>
      <outfile xil_pn:name="Dreg01SynRst_map.mrp"/>
      <outfile xil_pn:name="Dreg01SynRst_map.ncd"/>
      <outfile xil_pn:name="Dreg01SynRst_map.ngm"/>
      <outfile xil_pn:name="Dreg01SynRst_map.xrpt"/>
      <outfile xil_pn:name="Dreg01SynRst_summary.xml"/>
      <outfile xil_pn:name="Dreg01SynRst_usage.xml"/>
      <outfile xil_pn:name="Dreg01Synrst.pcf"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1628451927" xil_pn:in_ck="-1499323892855262250" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3266239339701135281" xil_pn:start_ts="1628451921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dreg01SynRst.ncd"/>
      <outfile xil_pn:name="Dreg01SynRst.pad"/>
      <outfile xil_pn:name="Dreg01SynRst.par"/>
      <outfile xil_pn:name="Dreg01SynRst.ptwx"/>
      <outfile xil_pn:name="Dreg01SynRst.unroutes"/>
      <outfile xil_pn:name="Dreg01SynRst.xpi"/>
      <outfile xil_pn:name="Dreg01SynRst_pad.csv"/>
      <outfile xil_pn:name="Dreg01SynRst_pad.txt"/>
      <outfile xil_pn:name="Dreg01SynRst_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1628451927" xil_pn:in_ck="-3157093395757822535" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1628451924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dreg01SynRst.twr"/>
      <outfile xil_pn:name="Dreg01SynRst.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
