\doxysubsubsubsection{MCO1 Clock Prescaler}
\hypertarget{group___r_c_c___m_c_o1___clock___prescaler}{}\label{group___r_c_c___m_c_o1___clock___prescaler}\index{MCO1 Clock Prescaler@{MCO1 Clock Prescaler}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}{RCC\+\_\+\+MCODIV\+\_\+1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___prescaler_ga6198330847077f4da351915518140bfc}{RCC\+\_\+\+MCODIV\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f09d53898c8b449c4bb3c4e7d5fb9}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___prescaler_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8}{RCC\+\_\+\+MCODIV\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2226fb2d3a83378d6736065c3ca2e71b}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___prescaler_gadb84d9a10db2c49376be8fada619fe08}{RCC\+\_\+\+MCODIV\+\_\+8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2226fb2d3a83378d6736065c3ca2e71b}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f09d53898c8b449c4bb3c4e7d5fb9}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___prescaler_ga3ab3ab9547ef8800355111517b547882}{RCC\+\_\+\+MCODIV\+\_\+16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ae1dca228a7e8ff1e1af07b9adc246}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___prescaler_ga6992ae7e6940f17362bcf2107c634cb3}{RCC\+\_\+\+MCODIV\+\_\+32}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ae1dca228a7e8ff1e1af07b9adc246}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f09d53898c8b449c4bb3c4e7d5fb9}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___prescaler_ga2330ed42b1743f239ccdd37f7df6635b}{RCC\+\_\+\+MCODIV\+\_\+64}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ae1dca228a7e8ff1e1af07b9adc246}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2226fb2d3a83378d6736065c3ca2e71b}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___prescaler_ga82bbfcc3bbd113b9d1b7a05c9db2dd24}{RCC\+\_\+\+MCODIV\+\_\+128}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ae1dca228a7e8ff1e1af07b9adc246}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2226fb2d3a83378d6736065c3ca2e71b}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f09d53898c8b449c4bb3c4e7d5fb9}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+0}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___r_c_c___m_c_o1___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}\label{group___r_c_c___m_c_o1___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53} 
\index{MCO1 Clock Prescaler@{MCO1 Clock Prescaler}!RCC\_MCODIV\_1@{RCC\_MCODIV\_1}}
\index{RCC\_MCODIV\_1@{RCC\_MCODIV\_1}!MCO1 Clock Prescaler@{MCO1 Clock Prescaler}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCODIV\_1}{RCC\_MCODIV\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+1~0x00000000U}

MCO not divided \Hypertarget{group___r_c_c___m_c_o1___clock___prescaler_ga82bbfcc3bbd113b9d1b7a05c9db2dd24}\label{group___r_c_c___m_c_o1___clock___prescaler_ga82bbfcc3bbd113b9d1b7a05c9db2dd24} 
\index{MCO1 Clock Prescaler@{MCO1 Clock Prescaler}!RCC\_MCODIV\_128@{RCC\_MCODIV\_128}}
\index{RCC\_MCODIV\_128@{RCC\_MCODIV\_128}!MCO1 Clock Prescaler@{MCO1 Clock Prescaler}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCODIV\_128}{RCC\_MCODIV\_128}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+128~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ae1dca228a7e8ff1e1af07b9adc246}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2226fb2d3a83378d6736065c3ca2e71b}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f09d53898c8b449c4bb3c4e7d5fb9}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+0}})}

MCO divided by 128 \Hypertarget{group___r_c_c___m_c_o1___clock___prescaler_ga3ab3ab9547ef8800355111517b547882}\label{group___r_c_c___m_c_o1___clock___prescaler_ga3ab3ab9547ef8800355111517b547882} 
\index{MCO1 Clock Prescaler@{MCO1 Clock Prescaler}!RCC\_MCODIV\_16@{RCC\_MCODIV\_16}}
\index{RCC\_MCODIV\_16@{RCC\_MCODIV\_16}!MCO1 Clock Prescaler@{MCO1 Clock Prescaler}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCODIV\_16}{RCC\_MCODIV\_16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+16~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ae1dca228a7e8ff1e1af07b9adc246}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+2}}}

MCO divided by 16 \Hypertarget{group___r_c_c___m_c_o1___clock___prescaler_ga6198330847077f4da351915518140bfc}\label{group___r_c_c___m_c_o1___clock___prescaler_ga6198330847077f4da351915518140bfc} 
\index{MCO1 Clock Prescaler@{MCO1 Clock Prescaler}!RCC\_MCODIV\_2@{RCC\_MCODIV\_2}}
\index{RCC\_MCODIV\_2@{RCC\_MCODIV\_2}!MCO1 Clock Prescaler@{MCO1 Clock Prescaler}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCODIV\_2}{RCC\_MCODIV\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f09d53898c8b449c4bb3c4e7d5fb9}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+0}}}

MCO divided by 2 \Hypertarget{group___r_c_c___m_c_o1___clock___prescaler_ga6992ae7e6940f17362bcf2107c634cb3}\label{group___r_c_c___m_c_o1___clock___prescaler_ga6992ae7e6940f17362bcf2107c634cb3} 
\index{MCO1 Clock Prescaler@{MCO1 Clock Prescaler}!RCC\_MCODIV\_32@{RCC\_MCODIV\_32}}
\index{RCC\_MCODIV\_32@{RCC\_MCODIV\_32}!MCO1 Clock Prescaler@{MCO1 Clock Prescaler}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCODIV\_32}{RCC\_MCODIV\_32}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+32~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ae1dca228a7e8ff1e1af07b9adc246}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f09d53898c8b449c4bb3c4e7d5fb9}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+0}})}

MCO divided by 32 \Hypertarget{group___r_c_c___m_c_o1___clock___prescaler_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8}\label{group___r_c_c___m_c_o1___clock___prescaler_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8} 
\index{MCO1 Clock Prescaler@{MCO1 Clock Prescaler}!RCC\_MCODIV\_4@{RCC\_MCODIV\_4}}
\index{RCC\_MCODIV\_4@{RCC\_MCODIV\_4}!MCO1 Clock Prescaler@{MCO1 Clock Prescaler}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCODIV\_4}{RCC\_MCODIV\_4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+4~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2226fb2d3a83378d6736065c3ca2e71b}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+1}}}

MCO divided by 4 \Hypertarget{group___r_c_c___m_c_o1___clock___prescaler_ga2330ed42b1743f239ccdd37f7df6635b}\label{group___r_c_c___m_c_o1___clock___prescaler_ga2330ed42b1743f239ccdd37f7df6635b} 
\index{MCO1 Clock Prescaler@{MCO1 Clock Prescaler}!RCC\_MCODIV\_64@{RCC\_MCODIV\_64}}
\index{RCC\_MCODIV\_64@{RCC\_MCODIV\_64}!MCO1 Clock Prescaler@{MCO1 Clock Prescaler}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCODIV\_64}{RCC\_MCODIV\_64}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+64~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ae1dca228a7e8ff1e1af07b9adc246}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2226fb2d3a83378d6736065c3ca2e71b}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+1}})}

MCO divided by 64 \Hypertarget{group___r_c_c___m_c_o1___clock___prescaler_gadb84d9a10db2c49376be8fada619fe08}\label{group___r_c_c___m_c_o1___clock___prescaler_gadb84d9a10db2c49376be8fada619fe08} 
\index{MCO1 Clock Prescaler@{MCO1 Clock Prescaler}!RCC\_MCODIV\_8@{RCC\_MCODIV\_8}}
\index{RCC\_MCODIV\_8@{RCC\_MCODIV\_8}!MCO1 Clock Prescaler@{MCO1 Clock Prescaler}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCODIV\_8}{RCC\_MCODIV\_8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+8~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2226fb2d3a83378d6736065c3ca2e71b}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f09d53898c8b449c4bb3c4e7d5fb9}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+0}})}

MCO divided by 8 