ARM GAS  /tmp/cckFqA0y.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"spi.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MX_SPI1_Init,"ax",%progbits
  19              		.align	2
  20              		.global	MX_SPI1_Init
  21              		.thumb
  22              		.thumb_func
  24              	MX_SPI1_Init:
  25              	.LFB63:
  26              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /**
   2:Core/Src/spi.c ****   ******************************************************************************
   3:Core/Src/spi.c ****   * File Name          : SPI.c
   4:Core/Src/spi.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/spi.c ****   *                      of the SPI instances.
   6:Core/Src/spi.c ****   ******************************************************************************
   7:Core/Src/spi.c ****   * This notice applies to any and all portions of this file
   8:Core/Src/spi.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Core/Src/spi.c ****   * USER CODE END. Other portions of this file, whether 
  10:Core/Src/spi.c ****   * inserted by the user or by software development tools
  11:Core/Src/spi.c ****   * are owned by their respective copyright owners.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * Copyright (c) 2018 STMicroelectronics International N.V. 
  14:Core/Src/spi.c ****   * All rights reserved.
  15:Core/Src/spi.c ****   *
  16:Core/Src/spi.c ****   * Redistribution and use in source and binary forms, with or without 
  17:Core/Src/spi.c ****   * modification, are permitted, provided that the following conditions are met:
  18:Core/Src/spi.c ****   *
  19:Core/Src/spi.c ****   * 1. Redistribution of source code must retain the above copyright notice, 
  20:Core/Src/spi.c ****   *    this list of conditions and the following disclaimer.
  21:Core/Src/spi.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:Core/Src/spi.c ****   *    this list of conditions and the following disclaimer in the documentation
  23:Core/Src/spi.c ****   *    and/or other materials provided with the distribution.
  24:Core/Src/spi.c ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  25:Core/Src/spi.c ****   *    contributors to this software may be used to endorse or promote products 
  26:Core/Src/spi.c ****   *    derived from this software without specific written permission.
  27:Core/Src/spi.c ****   * 4. This software, including modifications and/or derivative works of this 
  28:Core/Src/spi.c ****   *    software, must execute solely and exclusively on microcontroller or
  29:Core/Src/spi.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  30:Core/Src/spi.c ****   * 5. Redistribution and use of this software other than as permitted under 
  31:Core/Src/spi.c ****   *    this license is void and will automatically terminate your rights under 
  32:Core/Src/spi.c ****   *    this license. 
ARM GAS  /tmp/cckFqA0y.s 			page 2


  33:Core/Src/spi.c ****   *
  34:Core/Src/spi.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
  35:Core/Src/spi.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  36:Core/Src/spi.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  37:Core/Src/spi.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  38:Core/Src/spi.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  39:Core/Src/spi.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  40:Core/Src/spi.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  41:Core/Src/spi.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  42:Core/Src/spi.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  43:Core/Src/spi.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  44:Core/Src/spi.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  45:Core/Src/spi.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46:Core/Src/spi.c ****   *
  47:Core/Src/spi.c ****   ******************************************************************************
  48:Core/Src/spi.c ****   */
  49:Core/Src/spi.c **** 
  50:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  51:Core/Src/spi.c **** #include "spi.h"
  52:Core/Src/spi.c **** 
  53:Core/Src/spi.c **** #include "gpio.h"
  54:Core/Src/spi.c **** 
  55:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  56:Core/Src/spi.c **** 
  57:Core/Src/spi.c **** /* USER CODE END 0 */
  58:Core/Src/spi.c **** 
  59:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  60:Core/Src/spi.c **** 
  61:Core/Src/spi.c **** /* SPI1 init function */
  62:Core/Src/spi.c **** void MX_SPI1_Init(void)
  63:Core/Src/spi.c **** {
  27              		.loc 1 63 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  64:Core/Src/spi.c **** 
  65:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  36              		.loc 1 65 0
  37 0002 0E48     		ldr	r0, .L4
  38 0004 0E4B     		ldr	r3, .L4+4
  39 0006 0360     		str	r3, [r0]
  66:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  40              		.loc 1 66 0
  41 0008 4FF48273 		mov	r3, #260
  42 000c 4360     		str	r3, [r0, #4]
  67:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  43              		.loc 1 67 0
  44 000e 0023     		movs	r3, #0
  45 0010 8360     		str	r3, [r0, #8]
  68:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  46              		.loc 1 68 0
  47 0012 C360     		str	r3, [r0, #12]
ARM GAS  /tmp/cckFqA0y.s 			page 3


  69:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  48              		.loc 1 69 0
  49 0014 0361     		str	r3, [r0, #16]
  70:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  50              		.loc 1 70 0
  51 0016 4361     		str	r3, [r0, #20]
  71:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
  52              		.loc 1 71 0
  53 0018 4FF48022 		mov	r2, #262144
  54 001c 8261     		str	r2, [r0, #24]
  72:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
  55              		.loc 1 72 0
  56 001e 3822     		movs	r2, #56
  57 0020 C261     		str	r2, [r0, #28]
  73:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  58              		.loc 1 73 0
  59 0022 0362     		str	r3, [r0, #32]
  74:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  60              		.loc 1 74 0
  61 0024 4362     		str	r3, [r0, #36]
  75:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  62              		.loc 1 75 0
  63 0026 8362     		str	r3, [r0, #40]
  76:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  64              		.loc 1 76 0
  65 0028 0A23     		movs	r3, #10
  66 002a C362     		str	r3, [r0, #44]
  77:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  67              		.loc 1 77 0
  68 002c FFF7FEFF 		bl	HAL_SPI_Init
  69              	.LVL0:
  70 0030 18B1     		cbz	r0, .L1
  78:Core/Src/spi.c ****   {
  79:Core/Src/spi.c ****     _Error_Handler(__FILE__, __LINE__);
  71              		.loc 1 79 0
  72 0032 0448     		ldr	r0, .L4+8
  73 0034 4F21     		movs	r1, #79
  74 0036 FFF7FEFF 		bl	_Error_Handler
  75              	.LVL1:
  76              	.L1:
  77 003a 08BD     		pop	{r3, pc}
  78              	.L5:
  79              		.align	2
  80              	.L4:
  81 003c 00000000 		.word	hspi1
  82 0040 00300140 		.word	1073819648
  83 0044 00000000 		.word	.LC0
  84              		.cfi_endproc
  85              	.LFE63:
  87              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  88              		.align	2
  89              		.global	HAL_SPI_MspInit
  90              		.thumb
  91              		.thumb_func
  93              	HAL_SPI_MspInit:
  94              	.LFB64:
  80:Core/Src/spi.c ****   }
ARM GAS  /tmp/cckFqA0y.s 			page 4


  81:Core/Src/spi.c **** 
  82:Core/Src/spi.c **** }
  83:Core/Src/spi.c **** 
  84:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  85:Core/Src/spi.c **** {
  95              		.loc 1 85 0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 24
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              	.LVL2:
  86:Core/Src/spi.c **** 
  87:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct;
  88:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 100              		.loc 1 88 0
 101 0000 0268     		ldr	r2, [r0]
 102 0002 134B     		ldr	r3, .L10
 103 0004 9A42     		cmp	r2, r3
 104 0006 22D1     		bne	.L9
  85:Core/Src/spi.c **** 
 105              		.loc 1 85 0
 106 0008 10B5     		push	{r4, lr}
 107              	.LCFI1:
 108              		.cfi_def_cfa_offset 8
 109              		.cfi_offset 4, -8
 110              		.cfi_offset 14, -4
 111 000a 86B0     		sub	sp, sp, #24
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 32
 114              	.LBB2:
  89:Core/Src/spi.c ****   {
  90:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  91:Core/Src/spi.c **** 
  92:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  93:Core/Src/spi.c ****     /* SPI1 clock enable */
  94:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 115              		.loc 1 94 0
 116 000c 03F56043 		add	r3, r3, #57344
 117 0010 9A69     		ldr	r2, [r3, #24]
 118 0012 42F48052 		orr	r2, r2, #4096
 119 0016 9A61     		str	r2, [r3, #24]
 120 0018 9B69     		ldr	r3, [r3, #24]
 121 001a 03F48053 		and	r3, r3, #4096
 122 001e 0193     		str	r3, [sp, #4]
 123 0020 019B     		ldr	r3, [sp, #4]
 124              	.LBE2:
  95:Core/Src/spi.c ****   
  96:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
  97:Core/Src/spi.c ****     PA4     ------> SPI1_NSS
  98:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
  99:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 100:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI 
 101:Core/Src/spi.c ****     */
 102:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 125              		.loc 1 102 0
 126 0022 B023     		movs	r3, #176
 127 0024 0293     		str	r3, [sp, #8]
 103:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/cckFqA0y.s 			page 5


 128              		.loc 1 103 0
 129 0026 0223     		movs	r3, #2
 130 0028 0393     		str	r3, [sp, #12]
 104:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 131              		.loc 1 104 0
 132 002a 0323     		movs	r3, #3
 133 002c 0593     		str	r3, [sp, #20]
 105:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 134              		.loc 1 105 0
 135 002e 094C     		ldr	r4, .L10+4
 136 0030 2046     		mov	r0, r4
 137              	.LVL3:
 138 0032 02A9     		add	r1, sp, #8
 139 0034 FFF7FEFF 		bl	HAL_GPIO_Init
 140              	.LVL4:
 106:Core/Src/spi.c **** 
 107:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 141              		.loc 1 107 0
 142 0038 4023     		movs	r3, #64
 143 003a 0293     		str	r3, [sp, #8]
 108:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 144              		.loc 1 108 0
 145 003c 0023     		movs	r3, #0
 146 003e 0393     		str	r3, [sp, #12]
 109:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 147              		.loc 1 109 0
 148 0040 0493     		str	r3, [sp, #16]
 110:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 149              		.loc 1 110 0
 150 0042 2046     		mov	r0, r4
 151 0044 02A9     		add	r1, sp, #8
 152 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 153              	.LVL5:
 111:Core/Src/spi.c **** 
 112:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 113:Core/Src/spi.c **** 
 114:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 115:Core/Src/spi.c ****   }
 116:Core/Src/spi.c **** }
 154              		.loc 1 116 0
 155 004a 06B0     		add	sp, sp, #24
 156              	.LCFI3:
 157              		.cfi_def_cfa_offset 8
 158              		@ sp needed
 159 004c 10BD     		pop	{r4, pc}
 160              	.LVL6:
 161              	.L9:
 162              	.LCFI4:
 163              		.cfi_def_cfa_offset 0
 164              		.cfi_restore 4
 165              		.cfi_restore 14
 166 004e 7047     		bx	lr
 167              	.L11:
 168              		.align	2
 169              	.L10:
 170 0050 00300140 		.word	1073819648
 171 0054 00080140 		.word	1073809408
ARM GAS  /tmp/cckFqA0y.s 			page 6


 172              		.cfi_endproc
 173              	.LFE64:
 175              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 176              		.align	2
 177              		.global	HAL_SPI_MspDeInit
 178              		.thumb
 179              		.thumb_func
 181              	HAL_SPI_MspDeInit:
 182              	.LFB65:
 117:Core/Src/spi.c **** 
 118:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 119:Core/Src/spi.c **** {
 183              		.loc 1 119 0
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 0
 186              		@ frame_needed = 0, uses_anonymous_args = 0
 187              	.LVL7:
 188 0000 08B5     		push	{r3, lr}
 189              	.LCFI5:
 190              		.cfi_def_cfa_offset 8
 191              		.cfi_offset 3, -8
 192              		.cfi_offset 14, -4
 120:Core/Src/spi.c **** 
 121:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 193              		.loc 1 121 0
 194 0002 0268     		ldr	r2, [r0]
 195 0004 064B     		ldr	r3, .L15
 196 0006 9A42     		cmp	r2, r3
 197 0008 08D1     		bne	.L12
 122:Core/Src/spi.c ****   {
 123:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 124:Core/Src/spi.c **** 
 125:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 126:Core/Src/spi.c ****     /* Peripheral clock disable */
 127:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 198              		.loc 1 127 0
 199 000a 064A     		ldr	r2, .L15+4
 200 000c 9369     		ldr	r3, [r2, #24]
 201 000e 23F48053 		bic	r3, r3, #4096
 202 0012 9361     		str	r3, [r2, #24]
 128:Core/Src/spi.c ****   
 129:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
 130:Core/Src/spi.c ****     PA4     ------> SPI1_NSS
 131:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 132:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 133:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI 
 134:Core/Src/spi.c ****     */
 135:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 203              		.loc 1 135 0
 204 0014 0448     		ldr	r0, .L15+8
 205              	.LVL8:
 206 0016 F021     		movs	r1, #240
 207 0018 FFF7FEFF 		bl	HAL_GPIO_DeInit
 208              	.LVL9:
 209              	.L12:
 210 001c 08BD     		pop	{r3, pc}
 211              	.L16:
ARM GAS  /tmp/cckFqA0y.s 			page 7


 212 001e 00BF     		.align	2
 213              	.L15:
 214 0020 00300140 		.word	1073819648
 215 0024 00100240 		.word	1073876992
 216 0028 00080140 		.word	1073809408
 217              		.cfi_endproc
 218              	.LFE65:
 220              		.comm	hspi1,88,4
 221              		.section	.rodata.str1.4,"aMS",%progbits,1
 222              		.align	2
 223              	.LC0:
 224 0000 436F7265 		.ascii	"Core/Src/spi.c\000"
 224      2F537263 
 224      2F737069 
 224      2E6300
 225              		.text
 226              	.Letext0:
 227              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 228              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 229              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 230              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 231              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 232              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 233              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 234              		.file 9 "Drivers/CMSIS/Include/core_cm3.h"
 235              		.file 10 "Core/Inc/spi.h"
ARM GAS  /tmp/cckFqA0y.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/cckFqA0y.s:19     .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/cckFqA0y.s:24     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/cckFqA0y.s:81     .text.MX_SPI1_Init:000000000000003c $d
                            *COM*:0000000000000058 hspi1
     /tmp/cckFqA0y.s:88     .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/cckFqA0y.s:93     .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/cckFqA0y.s:170    .text.HAL_SPI_MspInit:0000000000000050 $d
     /tmp/cckFqA0y.s:176    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/cckFqA0y.s:181    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/cckFqA0y.s:214    .text.HAL_SPI_MspDeInit:0000000000000020 $d
     /tmp/cckFqA0y.s:222    .rodata.str1.4:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
_Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
