<stg><name>pu_comp_Pipeline_VITIS_LOOP_129_1</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="30" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %a_value_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_value

]]></Node>
<StgValue><ssdm name="a_value_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %mul_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul

]]></Node>
<StgValue><ssdm name="mul_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:4 %K_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %K

]]></Node>
<StgValue><ssdm name="K_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i30 0, i30 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="30" op_0_bw="30" op_1_bw="0">
<![CDATA[
for.inc:0 %i_9 = load i30 %i

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc:1 %icmp_ln129 = icmp_eq  i30 %i_9, i30 %K_read

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc:2 %add_ln129 = add i30 %i_9, i30 1

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln129 = br i1 %icmp_ln129, void %for.inc.split, void %for.end.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="30">
<![CDATA[
for.inc.split:3 %trunc_ln131 = trunc i30 %i_9

]]></Node>
<StgValue><ssdm name="trunc_ln131"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:4 %add_ln131 = add i16 %trunc_ln131, i16 %mul_read

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="16">
<![CDATA[
for.inc.split:5 %zext_ln131 = zext i16 %add_ln131

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %Dbuf_addr = getelementptr i32 %Dbuf, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="Dbuf_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:7 %Dbuf_load = load i16 %Dbuf_addr

]]></Node>
<StgValue><ssdm name="Dbuf_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="30" op_1_bw="30" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:11 %store_ln129 = store i30 %add_ln129, i30 %i

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:7 %Dbuf_load = load i16 %Dbuf_addr

]]></Node>
<StgValue><ssdm name="Dbuf_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="28" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:8 %mul1 = fmul i32 %Dbuf_load, i32 %a_value_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="29" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:8 %mul1 = fmul i32 %Dbuf_load, i32 %a_value_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="30" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:8 %mul1 = fmul i32 %Dbuf_load, i32 %a_value_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="31" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:8 %mul1 = fmul i32 %Dbuf_load, i32 %a_value_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
for.end.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="32" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="30">
<![CDATA[
for.inc.split:0 %zext_ln129 = zext i30 %i_9

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln130 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_25

]]></Node>
<StgValue><ssdm name="specpipeline_ln130"/></StgValue>
</operation>

<operation id="34" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln129"/></StgValue>
</operation>

<operation id="35" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %res_addr = getelementptr i32 %res, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="res_addr"/></StgValue>
</operation>

<operation id="36" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
for.inc.split:10 %store_ln131 = store i32 %mul1, i16 %res_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:12 %br_ln129 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="58" name="K" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="K"/></StgValue>
</port>
<port id="59" name="mul" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul"/></StgValue>
</port>
<port id="60" name="Dbuf" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="Dbuf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="a_value" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a_value"/></StgValue>
</port>
<port id="62" name="res" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="64" from="StgValue_63" to="i" fromId="63" toId="10">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="67" from="Dbuf" to="specmemcore_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specmemcore_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specmemcore_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="11">
</dataflow>
<dataflow id="75" from="_ssdm_op_Read.ap_auto.float" to="a_value_read" fromId="74" toId="12">
</dataflow>
<dataflow id="76" from="a_value" to="a_value_read" fromId="61" toId="12">
</dataflow>
<dataflow id="78" from="_ssdm_op_Read.ap_auto.i16" to="mul_read" fromId="77" toId="13">
</dataflow>
<dataflow id="79" from="mul" to="mul_read" fromId="59" toId="13">
</dataflow>
<dataflow id="81" from="_ssdm_op_Read.ap_auto.i30" to="K_read" fromId="80" toId="14">
</dataflow>
<dataflow id="82" from="K" to="K_read" fromId="58" toId="14">
</dataflow>
<dataflow id="84" from="StgValue_83" to="store_ln0" fromId="83" toId="15">
</dataflow>
<dataflow id="85" from="i" to="store_ln0" fromId="10" toId="15">
</dataflow>
<dataflow id="86" from="i" to="i_9" fromId="10" toId="17">
</dataflow>
<dataflow id="87" from="i_9" to="icmp_ln129" fromId="17" toId="18">
</dataflow>
<dataflow id="88" from="K_read" to="icmp_ln129" fromId="14" toId="18">
</dataflow>
<dataflow id="89" from="i_9" to="add_ln129" fromId="17" toId="19">
</dataflow>
<dataflow id="91" from="StgValue_90" to="add_ln129" fromId="90" toId="19">
</dataflow>
<dataflow id="92" from="icmp_ln129" to="br_ln129" fromId="18" toId="20">
</dataflow>
<dataflow id="93" from="i_9" to="trunc_ln131" fromId="17" toId="21">
</dataflow>
<dataflow id="94" from="trunc_ln131" to="add_ln131" fromId="21" toId="22">
</dataflow>
<dataflow id="95" from="mul_read" to="add_ln131" fromId="13" toId="22">
</dataflow>
<dataflow id="96" from="add_ln131" to="zext_ln131" fromId="22" toId="23">
</dataflow>
<dataflow id="97" from="Dbuf" to="Dbuf_addr" fromId="60" toId="24">
</dataflow>
<dataflow id="99" from="StgValue_98" to="Dbuf_addr" fromId="98" toId="24">
</dataflow>
<dataflow id="100" from="zext_ln131" to="Dbuf_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="101" from="Dbuf_addr" to="Dbuf_load" fromId="24" toId="25">
</dataflow>
<dataflow id="102" from="add_ln129" to="store_ln129" fromId="19" toId="26">
</dataflow>
<dataflow id="103" from="i" to="store_ln129" fromId="10" toId="26">
</dataflow>
<dataflow id="104" from="Dbuf_addr" to="Dbuf_load" fromId="24" toId="27">
</dataflow>
<dataflow id="105" from="Dbuf_load" to="mul1" fromId="27" toId="28">
</dataflow>
<dataflow id="106" from="a_value_read" to="mul1" fromId="12" toId="28">
</dataflow>
<dataflow id="107" from="Dbuf_load" to="mul1" fromId="27" toId="29">
</dataflow>
<dataflow id="108" from="a_value_read" to="mul1" fromId="12" toId="29">
</dataflow>
<dataflow id="109" from="Dbuf_load" to="mul1" fromId="27" toId="30">
</dataflow>
<dataflow id="110" from="a_value_read" to="mul1" fromId="12" toId="30">
</dataflow>
<dataflow id="111" from="Dbuf_load" to="mul1" fromId="27" toId="31">
</dataflow>
<dataflow id="112" from="a_value_read" to="mul1" fromId="12" toId="31">
</dataflow>
<dataflow id="113" from="i_9" to="zext_ln129" fromId="17" toId="32">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecPipeline" to="specpipeline_ln130" fromId="114" toId="33">
</dataflow>
<dataflow id="116" from="StgValue_63" to="specpipeline_ln130" fromId="63" toId="33">
</dataflow>
<dataflow id="118" from="StgValue_117" to="specpipeline_ln130" fromId="117" toId="33">
</dataflow>
<dataflow id="119" from="StgValue_117" to="specpipeline_ln130" fromId="117" toId="33">
</dataflow>
<dataflow id="120" from="StgValue_117" to="specpipeline_ln130" fromId="117" toId="33">
</dataflow>
<dataflow id="122" from="empty_25" to="specpipeline_ln130" fromId="121" toId="33">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecLoopName" to="specloopname_ln129" fromId="123" toId="34">
</dataflow>
<dataflow id="126" from="empty_5" to="specloopname_ln129" fromId="125" toId="34">
</dataflow>
<dataflow id="127" from="res" to="res_addr" fromId="62" toId="35">
</dataflow>
<dataflow id="128" from="StgValue_98" to="res_addr" fromId="98" toId="35">
</dataflow>
<dataflow id="129" from="zext_ln129" to="res_addr" fromId="32" toId="35">
</dataflow>
<dataflow id="130" from="mul1" to="store_ln131" fromId="31" toId="36">
</dataflow>
<dataflow id="131" from="res_addr" to="store_ln131" fromId="35" toId="36">
</dataflow>
<dataflow id="132" from="icmp_ln129" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="133" from="icmp_ln129" to="StgValue_7" fromId="18" toId="7">
</dataflow>
</dataflows>


</stg>
