/** @file
 * @brief AVR Xmega device
 */
#ifndef DEVICE_H__
#define DEVICE_H__

#include <map>
#include <vector>
#include <array>
#include <set>
#include <memory>
#include <functional>
#include <stdexcept>
#include <boost/property_tree/ptree_fwd.hpp>
#include "common.h"
#include "block.h"
#include "block/cpu.h"
#include "block/clk.h"
#include "block/osc.h"
#include "block/pmic.h"
#include "block/gpior.h"


class Device
{
  friend class block::CPU;
 public:
  /** @brief Model configuraton, provided to the constructor
   *
   * It does not include values which can be deduced from others.
   */
  struct ModelConf {
    flashptr_t flash_size; // flash size, in bytes
    flashptr_t flash_page_size;
    flashptr_t flash_boot_size;
    memptr_t mem_eeprom_size;
    memptr_t mem_sram_size;
    bool has_exsram;
  };
  /// User configuration tree
  typedef boost::property_tree::ptree ConfTree;

  typedef std::array<uint8_t, 32> RegFile;
  typedef block::CPU::SREG SREG;

  /// Initialize constant members, connect blocks
  Device(const ModelConf& model, ConfTree& conf);
  virtual ~Device();

  const ConfTree& conf() const { return conf_; }
  const ConfTree& conf(const std::string& path);

  /** @brief Reset the device
   *
   * Reset blocks and stepping state.
   * Internal SRAM is not cleared.
   */
  void reset();

  /** @brief Advance the SYS clock, process clock events
   *
   * The SYS clock is advanced to the tick of the next event.
   * All events for this tick are executed.
   *
   * @note There should always be at least one scheduled event (for CPU
   * instructions).
   */
  void step();

  /// Execute a CPU clock cycle
  unsigned int stepCPU();

  /// CCP state bitmask values
  static const uint8_t CCP_IOREG = 0x1;
  static const uint8_t CCP_SPM = 0x2;

  /// Return CCP state as read in the I/O register
  uint8_t ccpState() const { return cpu_.ccpState(); }

  unsigned int clk_sys_tick() const { return clk_sys_tick_; }
  bool breaked() const { return breaked_; }


  /** @brief Set, clear or update an interrupt
   *
   * If the interrupt is already pending its level will be updated.
   */
  void setIvLvl(ivnum_t iv, IntLvl lvl);

  /// Return level of currently executed interrupt
  IntLvl currentIntLvl() const;

  //XXX:temp Load flash data from a binary string
  void loadFlash(const std::vector<uint8_t>& data);

  /// Return the device model name
  virtual const char* model_name() const = 0;

  // General accessors, needed notably by the gdbserver
  const RegFile& regfile() const { return regfile_; }
  RegFile& regfile() { return regfile_; }
  const SREG& getSREG() const { return cpu_.sreg_; }
  uint16_t getSP() const { return cpu_.sp_; }
  flashptr_t getPC() const { return cpu_.pc_; }
  void setSREG(uint8_t sreg) { cpu_.sreg_.data = sreg; }
  void setSP(uint16_t sp);
  void setPC(flashptr_t pc);
  const std::vector<uint16_t>& flash_data() const { return flash_data_; }
  std::vector<uint16_t>& flash_data() { return flash_data_; }

  /// Return data memory size
  memptr_t dataMemSize() const { return mem_exsram_start_ + mem_exsram_size_; }
  /// Read data memory value
  uint8_t getDataMem(memptr_t addr);
  /// Write data memory value
  void setDataMem(memptr_t addr, uint8_t v);

  /// Read I/O memory value
  uint8_t getIoMem(ioptr_t addr);
  /// Write I/O memory value
  void setIoMem(ioptr_t addr, uint8_t v);


  /// Clock types
  enum class ClockType {
    SYS, CPU,
    PER, PER2, PER4,
    ASY,
  };

  /// Callback for clock events
  typedef std::function<unsigned int()> ClockCallback;
  /** @brief Schedule a clock event
   *
   * @param clock  clock the event is scheduled for
   * @param cb  event callback
   * @param ticks  ticks before the first execution
   * @param priority  event priority
   * @return The ID of the created event (never 0).
   *
   * @warning The callback must not schedule new events.
   */
  unsigned int schedule(ClockType clock, ClockCallback cb, unsigned int ticks=1, unsigned int priority=10);
  /// Unschedule an event
  void unschedule(unsigned int id);

  /// Return frequency of a given clock in Hz
  unsigned int getClockFrequency(ClockType clock) const { return clk_.f_sys_ / getClockScale(clock); }
  /// Get clock scale from given clock type to SYS clock
  unsigned int getClockScale(ClockType clock) const;

  /** @brief Reschedule tasks after a clock configuration update
   * @note Clock changes must be aligned on clock ticks.
   */
  void onClockConfigChange();

 private:
  /** @brief Execute the next program instruction
   * @return The number of cycles of the executed instruction
   */
  unsigned int executeNextInstruction();

  /** @brief Process pending interrupts
   * @return true if an IV has been executed
   */
  bool processPendingInterrupts();

 protected:
  // Memory map
  static const memptr_t MEM_MAX_SIZE = 0x1000000;

  /** @brief Connect a block to the device
   * @note This method does not take ownership of the block.
   */
  void connectBlock(Block* block);

 private:
  const flashptr_t flash_size_;
  const flashptr_t flash_page_size_;
  const flashptr_t flash_app_size_;
  const flashptr_t flash_app_table_start_; // flash_boot_start - flash_boot_size
  const flashptr_t flash_app_table_size_; // flash_boot_size
  const flashptr_t flash_boot_start_; // flash_size - flash_boot_size
  const flashptr_t flash_boot_size_; // flash_size - flash_app_size

  const memptr_t mem_io_size_ = 0x1000;
  const memptr_t mem_eeprom_start_ = 0x1000;
  const memptr_t mem_eeprom_size_;
  const memptr_t mem_sram_start_ = 0x2000;
  const memptr_t mem_sram_size_;
  const memptr_t mem_exsram_start_;
  const memptr_t mem_exsram_size_; // 0 if no external SRAM

  ConfTree& conf_;

  typedef std::map<ioptr_t, Block*> BlockContainer;
  /// Map of blocks indexed by I/O memory address
  BlockContainer blocks_;

  typedef std::map<ivnum_t, Block*> IvBlockContainer;
  /// Map of blocks indexed by IV base
  IvBlockContainer iv_blocks_;

  /// Return block handling a given I/O address, or \e nullptr
  Block* getBlock(ioptr_t addr);
  /// Return block handling a given IV, or \e nullptr
  Block* getIvBlock(ivnum_t iv);

  /** @brief Return a pointer to the stack data
   * @note Since C++11, vector data is ensured to be stored sequentially. Thus
   * we can safely take and return the address for later write use.
   */
  uint8_t* stack() { return &sram_data_[cpu_.sp_-mem_sram_start_]; }


  /// Flash data
  std::vector<uint16_t> flash_data_;

  /// Register file
  union {
    RegFile regfile_;
    struct {
      Register<16> reg01_; // used by some opcodes
      uint8_t _undefined0[24];
      Register<16> regx_;
      Register<16> regy_;
      Register<16> regz_;
    };
  };

  //TODO EEPROM, fuses, signature, ...
  /// Internal SRAM
  std::vector<uint8_t> sram_data_;
  //TODO External SRAM


  /// Instruction extra cycles not consummed yet
  unsigned int instruction_cycles_;
  /// Allow to always execute an instruction before an interrupt
  bool interrupt_wait_instruction_;

  /// Interrupt queue
  typedef std::set<ivnum_t> InterruptQueue;

  /** @brief Pending interrupts
   *
   * Since sets are sorted the first element is the interrupt with the highest
   * priority and they can be seen as queues.
   *
   * @todo Round-robin support for low level interruptions.
   */
  struct {
    InterruptQueue lo;
    InterruptQueue med;
    InterruptQueue hi;
    InterruptQueue nmi;
  } iv_pending_;

  /// Set on BREAK, reset before each step
  bool breaked_;


  /// Current SYS tick
  unsigned int clk_sys_tick_;

  /// Clock event object
  struct ClockEvent {
    unsigned int id;  ///< Unique Event ID
    ClockType clock; ///< Clock the event is scheduled for
    ClockCallback callback;  ///< Event callback
    /** @brief Execution priority
     *
     * Event with lowest priority is executed first.
     * The following typical priorities are used:
     *  - 10: default peripheral handling
     *  - 100: CPU instructions
     */
    unsigned int priority;
    unsigned int tick;  ///< Due tick
    unsigned int scale;  ///< Internal ticks per clock ticks

    /// Operator for ClockQueue sorting, lower events are executed later
    bool operator<(const ClockEvent& o) const {
      return tick > o.tick || (tick == o.tick && priority < o.priority);
    }
  };
  /** @brief Clock event queue
   *
   * The vector behave as a priority queue with the help of \c std::*_heap
   * functions.
   */
  typedef std::vector<std::unique_ptr<ClockEvent>> ClockQueue;
  /// Events scheduled on the SYS clock or derived clocks
  ClockQueue clk_sys_queue_;
  /// Next clock event ID
  unsigned int next_clock_event_id_;
  /// Compare function for ClockQueue (pointer) elements
  static bool clock_queue_cmp(const ClockQueue::value_type& a, const ClockQueue::value_type& b) {
    return *a < *b;
  }


  // blocks
  block::CPU cpu_;
  block::CLK clk_;
  block::OSC osc_;
  block::PMIC pmic_;
  block::GPIOR gpior_;
};



class DeviceConfigurationError: public std::runtime_error
{
 public:
  DeviceConfigurationError(const Device& dev, const std::string& msg):
      std::runtime_error(std::string(dev.model_name())+": "+msg) {}
};


#endif
