library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity TX is
port( clk: in std_logic;
		sw: in std_logic_vector(3 downto 0);
		led: out std_logic;
		tx_wire: out std_logic);
end entity;

architecture behavioral of TX is
	signal conta: integer:= 0;
	signal valor: integer:= 70000;
	signal INICIO: std_logic;
	signal dato: std_logic_vector(7 downto 0);
	signal PRE: integer range 0 to 5208:= 0;
	signal INDICE: integer range 0 to 9:= 0;
	signal BUFF: std_logic_vector(9 downto 0);
	signal flag: std_logic:= '0';
	signal PRE_val: integer range 0 to 41600;
	signal baud: std_logic_vector(2 downto 0);
	signal i: integer range 0 to 4;
	signal pulso: std_logic:= '0';
	signal contador: integer range 0 to 49999999:= 0;
	signal dato_bin: std_logic_vector(3 downto 0);
	signal hex_val: std_logic_vector(7 downto 0):= (others => '0');
