1. Complete design of the execution unit with specific hardware constraints on the number of available blocks and optimization of the number of buses;
2. Design of the control unit with micro-programmed pipelined approach;
3. VHDL description;
4. Verification with ModelSim simulations;
5. Automatization of the simulation flow with MATLAB, C++ and Bash scripts.
