// Seed: 3944615707
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3
);
  assign id_4 = id_3;
  assign id_4 = {1'b0{1 - 1'b0}};
  logic id_5;
  logic id_6;
  logic id_7;
  logic id_8;
  assign id_8 = id_6 == 1 ? id_1 && 1'b0 : id_6;
  logic id_9;
  logic id_10 = 1;
  logic id_11;
  logic id_12;
endmodule
module module_1 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  logic id_4;
endmodule
