
CMOS-TTL-webcam_Appli.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002b0  70000000  70000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008410  700002b0  700002b0  000012b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  700086c0  700086c0  000096c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  7000870c  7000870c  00055188  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  7000870c  7000870c  00055188  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  7000870c  7000870c  00055188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  7000870c  7000870c  0000970c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  70008710  70008710  00009710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000188  24000000  70008714  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .axisram      0004b000  24000188  7000889c  0000a188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000d14  2404b188  7005389c  00055188  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000000  20000000  00001000  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  00055188  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015693  00000000  00000000  000551b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000366e  00000000  00000000  0006a849  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001250  00000000  00000000  0006deb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000da0  00000000  00000000  0006f108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00032d7a  00000000  00000000  0006fea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000168ea  00000000  00000000  000a2c22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00133a45  00000000  00000000  000b950c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001ecf51  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004b54  00000000  00000000  001ecf94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  001f1ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

700002b0 <__do_global_dtors_aux>:
700002b0:	b510      	push	{r4, lr}
700002b2:	4c05      	ldr	r4, [pc, #20]	@ (700002c8 <__do_global_dtors_aux+0x18>)
700002b4:	7823      	ldrb	r3, [r4, #0]
700002b6:	b933      	cbnz	r3, 700002c6 <__do_global_dtors_aux+0x16>
700002b8:	4b04      	ldr	r3, [pc, #16]	@ (700002cc <__do_global_dtors_aux+0x1c>)
700002ba:	b113      	cbz	r3, 700002c2 <__do_global_dtors_aux+0x12>
700002bc:	4804      	ldr	r0, [pc, #16]	@ (700002d0 <__do_global_dtors_aux+0x20>)
700002be:	f3af 8000 	nop.w
700002c2:	2301      	movs	r3, #1
700002c4:	7023      	strb	r3, [r4, #0]
700002c6:	bd10      	pop	{r4, pc}
700002c8:	2404b188 	.word	0x2404b188
700002cc:	00000000 	.word	0x00000000
700002d0:	700086a8 	.word	0x700086a8

700002d4 <frame_dummy>:
700002d4:	b508      	push	{r3, lr}
700002d6:	4b03      	ldr	r3, [pc, #12]	@ (700002e4 <frame_dummy+0x10>)
700002d8:	b11b      	cbz	r3, 700002e2 <frame_dummy+0xe>
700002da:	4903      	ldr	r1, [pc, #12]	@ (700002e8 <frame_dummy+0x14>)
700002dc:	4803      	ldr	r0, [pc, #12]	@ (700002ec <frame_dummy+0x18>)
700002de:	f3af 8000 	nop.w
700002e2:	bd08      	pop	{r3, pc}
700002e4:	00000000 	.word	0x00000000
700002e8:	2404b18c 	.word	0x2404b18c
700002ec:	700086a8 	.word	0x700086a8

700002f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
700002f0:	b580      	push	{r7, lr}
700002f2:	af00      	add	r7, sp, #0
  /* Configure the MPU */
  MPU_Config();
700002f4:	f000 f942 	bl	7000057c <MPU_Config>

  /* Enable the CPU Cache */
  CPU_CACHE_Enable();
700002f8:	f000 f968 	bl	700005cc <CPU_CACHE_Enable>

  /* MCU Configuration--------------------------------------------------------*/
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
700002fc:	f001 f817 	bl	7000132e <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
70000300:	f000 f9d2 	bl	700006a8 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
70000304:	f000 f88e 	bl	70000424 <MX_GPIO_Init>
  MX_DMA_Init();
70000308:	f000 f86e 	bl	700003e8 <MX_DMA_Init>
  MX_DCMIPP_Init();
7000030c:	f000 f82a 	bl	70000364 <MX_DCMIPP_Init>
  MX_USB_DEVICE_Init();
70000310:	f000 f904 	bl	7000051c <MX_USB_DEVICE_Init>

  /* Start DCMIPP Pipe0 capture in continuous mode */
  HAL_DCMIPP_PIPE_Start(&phdcmipp, DCMIPP_PIPE0, (uint32_t)activeBuffer, DCMIPP_MODE_CONTINUOUS);
70000314:	4b0e      	ldr	r3, [pc, #56]	@ (70000350 <main+0x60>)
70000316:	681b      	ldr	r3, [r3, #0]
70000318:	461a      	mov	r2, r3
7000031a:	2300      	movs	r3, #0
7000031c:	2100      	movs	r1, #0
7000031e:	480d      	ldr	r0, [pc, #52]	@ (70000354 <main+0x64>)
70000320:	f001 fb28 	bl	70001974 <HAL_DCMIPP_PIPE_Start>

  /* Infinite loop */
  while (1)
  {
    /* Check if a frame is ready to be sent via USB */
    if (frameReady && readyBuffer != NULL)
70000324:	4b0c      	ldr	r3, [pc, #48]	@ (70000358 <main+0x68>)
70000326:	781b      	ldrb	r3, [r3, #0]
70000328:	b2db      	uxtb	r3, r3
7000032a:	2b00      	cmp	r3, #0
7000032c:	d0fa      	beq.n	70000324 <main+0x34>
7000032e:	4b0b      	ldr	r3, [pc, #44]	@ (7000035c <main+0x6c>)
70000330:	681b      	ldr	r3, [r3, #0]
70000332:	2b00      	cmp	r3, #0
70000334:	d0f6      	beq.n	70000324 <main+0x34>
    {
      /* Send frame via USB UVC */
      USBD_VIDEO_SendFrame(&hUsbDeviceFS, (uint8_t *)readyBuffer, CAMERA_FRAME_SIZE);
70000336:	4b09      	ldr	r3, [pc, #36]	@ (7000035c <main+0x6c>)
70000338:	681b      	ldr	r3, [r3, #0]
7000033a:	f44f 3216 	mov.w	r2, #153600	@ 0x25800
7000033e:	4619      	mov	r1, r3
70000340:	4807      	ldr	r0, [pc, #28]	@ (70000360 <main+0x70>)
70000342:	f000 fe13 	bl	70000f6c <USBD_VIDEO_SendFrame>

      frameReady = 0;
70000346:	4b04      	ldr	r3, [pc, #16]	@ (70000358 <main+0x68>)
70000348:	2200      	movs	r2, #0
7000034a:	701a      	strb	r2, [r3, #0]
    if (frameReady && readyBuffer != NULL)
7000034c:	e7ea      	b.n	70000324 <main+0x34>
7000034e:	bf00      	nop
70000350:	24000000 	.word	0x24000000
70000354:	2404b1a4 	.word	0x2404b1a4
70000358:	2404b1b4 	.word	0x2404b1b4
7000035c:	2404b1b0 	.word	0x2404b1b0
70000360:	2404b1fc 	.word	0x2404b1fc

70000364 <MX_DCMIPP_Init>:
  * @brief DCMIPP Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMIPP_Init(void)
{
70000364:	b580      	push	{r7, lr}
70000366:	b08a      	sub	sp, #40	@ 0x28
70000368:	af00      	add	r7, sp, #0
	DCMIPP_ParallelConfTypeDef ParallelConfig = {0};
7000036a:	1d3b      	adds	r3, r7, #4
7000036c:	2224      	movs	r2, #36	@ 0x24
7000036e:	2100      	movs	r1, #0
70000370:	4618      	mov	r0, r3
70000372:	f008 f95f 	bl	70008634 <memset>
	DCMIPP_PipeConfTypeDef PipeConfig = {0};
70000376:	2300      	movs	r3, #0
70000378:	603b      	str	r3, [r7, #0]
	phdcmipp.Instance = DCMIPP;
7000037a:	4b19      	ldr	r3, [pc, #100]	@ (700003e0 <MX_DCMIPP_Init+0x7c>)
7000037c:	4a19      	ldr	r2, [pc, #100]	@ (700003e4 <MX_DCMIPP_Init+0x80>)
7000037e:	601a      	str	r2, [r3, #0]

	if (HAL_DCMIPP_Init(&phdcmipp) != HAL_OK)
70000380:	4817      	ldr	r0, [pc, #92]	@ (700003e0 <MX_DCMIPP_Init+0x7c>)
70000382:	f001 fa23 	bl	700017cc <HAL_DCMIPP_Init>
70000386:	4603      	mov	r3, r0
70000388:	2b00      	cmp	r3, #0
7000038a:	d001      	beq.n	70000390 <MX_DCMIPP_Init+0x2c>
	{
	   Error_Handler();
7000038c:	f000 f9f4 	bl	70000778 <Error_Handler>
	}
	ParallelConfig.PCKPolarity = DCMIPP_PCKPOLARITY_RISING ;
70000390:	2320      	movs	r3, #32
70000392:	613b      	str	r3, [r7, #16]
	ParallelConfig.HSPolarity = DCMIPP_HSPOLARITY_LOW ;
70000394:	2300      	movs	r3, #0
70000396:	60fb      	str	r3, [r7, #12]
	ParallelConfig.VSPolarity = DCMIPP_VSPOLARITY_HIGH ;
70000398:	2380      	movs	r3, #128	@ 0x80
7000039a:	60bb      	str	r3, [r7, #8]
	ParallelConfig.ExtendedDataMode = DCMIPP_INTERFACE_8BITS;
7000039c:	2300      	movs	r3, #0
7000039e:	617b      	str	r3, [r7, #20]
	ParallelConfig.Format = DCMIPP_FORMAT_MONOCHROME_8B;
700003a0:	f44f 0394 	mov.w	r3, #4849664	@ 0x4a0000
700003a4:	607b      	str	r3, [r7, #4]
	ParallelConfig.SwapBits = DCMIPP_SWAPBITS_DISABLE;
700003a6:	2300      	movs	r3, #0
700003a8:	623b      	str	r3, [r7, #32]
	ParallelConfig.SwapCycles = DCMIPP_SWAPCYCLES_DISABLE;
700003aa:	2300      	movs	r3, #0
700003ac:	627b      	str	r3, [r7, #36]	@ 0x24
	ParallelConfig.SynchroMode = DCMIPP_SYNCHRO_HARDWARE;
700003ae:	2300      	movs	r3, #0
700003b0:	61bb      	str	r3, [r7, #24]

	HAL_DCMIPP_PARALLEL_SetConfig(&phdcmipp, &ParallelConfig);
700003b2:	1d3b      	adds	r3, r7, #4
700003b4:	4619      	mov	r1, r3
700003b6:	480a      	ldr	r0, [pc, #40]	@ (700003e0 <MX_DCMIPP_Init+0x7c>)
700003b8:	f001 fa36 	bl	70001828 <HAL_DCMIPP_PARALLEL_SetConfig>

	/* Configure DCMIPP Pipe0 for main capture */
	PipeConfig.FrameRate = DCMIPP_FRAME_RATE_ALL;  // Capture all frames
700003bc:	2300      	movs	r3, #0
700003be:	603b      	str	r3, [r7, #0]

  if (HAL_DCMIPP_PIPE_SetConfig(&phdcmipp, DCMIPP_PIPE0, &PipeConfig) != HAL_OK)
700003c0:	463b      	mov	r3, r7
700003c2:	461a      	mov	r2, r3
700003c4:	2100      	movs	r1, #0
700003c6:	4806      	ldr	r0, [pc, #24]	@ (700003e0 <MX_DCMIPP_Init+0x7c>)
700003c8:	f001 fa9b 	bl	70001902 <HAL_DCMIPP_PIPE_SetConfig>
700003cc:	4603      	mov	r3, r0
700003ce:	2b00      	cmp	r3, #0
700003d0:	d001      	beq.n	700003d6 <MX_DCMIPP_Init+0x72>
  {
    Error_Handler();
700003d2:	f000 f9d1 	bl	70000778 <Error_Handler>
  }

}
700003d6:	bf00      	nop
700003d8:	3728      	adds	r7, #40	@ 0x28
700003da:	46bd      	mov	sp, r7
700003dc:	bd80      	pop	{r7, pc}
700003de:	bf00      	nop
700003e0:	2404b1a4 	.word	0x2404b1a4
700003e4:	50002000 	.word	0x50002000

700003e8 <MX_DMA_Init>:
  * @brief DMA Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA_Init(void)
{
700003e8:	b580      	push	{r7, lr}
700003ea:	b082      	sub	sp, #8
700003ec:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_HPDMA1_CLK_ENABLE();
700003ee:	4b0c      	ldr	r3, [pc, #48]	@ (70000420 <MX_DMA_Init+0x38>)
700003f0:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
700003f4:	4a0a      	ldr	r2, [pc, #40]	@ (70000420 <MX_DMA_Init+0x38>)
700003f6:	f043 0301 	orr.w	r3, r3, #1
700003fa:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
700003fe:	4b08      	ldr	r3, [pc, #32]	@ (70000420 <MX_DMA_Init+0x38>)
70000400:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
70000404:	607b      	str	r3, [r7, #4]
70000406:	687b      	ldr	r3, [r7, #4]

  /* HPDMA1 interrupt init */
  HAL_NVIC_SetPriority(HPDMA1_Channel0_IRQn, 5, 0);
70000408:	2200      	movs	r2, #0
7000040a:	2105      	movs	r1, #5
7000040c:	2040      	movs	r0, #64	@ 0x40
7000040e:	f001 f922 	bl	70001656 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HPDMA1_Channel0_IRQn);
70000412:	2040      	movs	r0, #64	@ 0x40
70000414:	f001 f939 	bl	7000168a <HAL_NVIC_EnableIRQ>
}
70000418:	bf00      	nop
7000041a:	3708      	adds	r7, #8
7000041c:	46bd      	mov	sp, r7
7000041e:	bd80      	pop	{r7, pc}
70000420:	58024400 	.word	0x58024400

70000424 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
70000424:	b580      	push	{r7, lr}
70000426:	b088      	sub	sp, #32
70000428:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
7000042a:	f107 030c 	add.w	r3, r7, #12
7000042e:	2200      	movs	r2, #0
70000430:	601a      	str	r2, [r3, #0]
70000432:	605a      	str	r2, [r3, #4]
70000434:	609a      	str	r2, [r3, #8]
70000436:	60da      	str	r2, [r3, #12]
70000438:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
7000043a:	4b34      	ldr	r3, [pc, #208]	@ (7000050c <MX_GPIO_Init+0xe8>)
7000043c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000440:	4a32      	ldr	r2, [pc, #200]	@ (7000050c <MX_GPIO_Init+0xe8>)
70000442:	f043 0301 	orr.w	r3, r3, #1
70000446:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000044a:	4b30      	ldr	r3, [pc, #192]	@ (7000050c <MX_GPIO_Init+0xe8>)
7000044c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000450:	60bb      	str	r3, [r7, #8]
70000452:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
70000454:	4b2d      	ldr	r3, [pc, #180]	@ (7000050c <MX_GPIO_Init+0xe8>)
70000456:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000045a:	4a2c      	ldr	r2, [pc, #176]	@ (7000050c <MX_GPIO_Init+0xe8>)
7000045c:	f043 0302 	orr.w	r3, r3, #2
70000460:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000464:	4b29      	ldr	r3, [pc, #164]	@ (7000050c <MX_GPIO_Init+0xe8>)
70000466:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000046a:	607b      	str	r3, [r7, #4]
7000046c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
7000046e:	4b27      	ldr	r3, [pc, #156]	@ (7000050c <MX_GPIO_Init+0xe8>)
70000470:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000474:	4a25      	ldr	r2, [pc, #148]	@ (7000050c <MX_GPIO_Init+0xe8>)
70000476:	f043 0304 	orr.w	r3, r3, #4
7000047a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000047e:	4b23      	ldr	r3, [pc, #140]	@ (7000050c <MX_GPIO_Init+0xe8>)
70000480:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000484:	603b      	str	r3, [r7, #0]
70000486:	683b      	ldr	r3, [r7, #0]
   *
   * Note: You'll need to add D1-D7 pins based on your camera connection
   */

  /* DCMIPP_PIXCLK - PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
70000488:	2340      	movs	r3, #64	@ 0x40
7000048a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000048c:	2302      	movs	r3, #2
7000048e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000490:	2300      	movs	r3, #0
70000492:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000494:	2303      	movs	r3, #3
70000496:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
70000498:	230d      	movs	r3, #13
7000049a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
7000049c:	f107 030c 	add.w	r3, r7, #12
700004a0:	4619      	mov	r1, r3
700004a2:	481b      	ldr	r0, [pc, #108]	@ (70000510 <MX_GPIO_Init+0xec>)
700004a4:	f001 fafe 	bl	70001aa4 <HAL_GPIO_Init>

  /* DCMIPP_VSYNC - PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
700004a8:	2380      	movs	r3, #128	@ 0x80
700004aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700004ac:	2302      	movs	r3, #2
700004ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
700004b0:	2300      	movs	r3, #0
700004b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
700004b4:	2303      	movs	r3, #3
700004b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
700004b8:	230d      	movs	r3, #13
700004ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
700004bc:	f107 030c 	add.w	r3, r7, #12
700004c0:	4619      	mov	r1, r3
700004c2:	4814      	ldr	r0, [pc, #80]	@ (70000514 <MX_GPIO_Init+0xf0>)
700004c4:	f001 faee 	bl	70001aa4 <HAL_GPIO_Init>

  /* DCMIPP_D0 - PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
700004c8:	2340      	movs	r3, #64	@ 0x40
700004ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700004cc:	2302      	movs	r3, #2
700004ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
700004d0:	2300      	movs	r3, #0
700004d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
700004d4:	2303      	movs	r3, #3
700004d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
700004d8:	230d      	movs	r3, #13
700004da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
700004dc:	f107 030c 	add.w	r3, r7, #12
700004e0:	4619      	mov	r1, r3
700004e2:	480d      	ldr	r0, [pc, #52]	@ (70000518 <MX_GPIO_Init+0xf4>)
700004e4:	f001 fade 	bl	70001aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
700004e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
700004ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
700004ee:	2303      	movs	r3, #3
700004f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
700004f2:	2300      	movs	r3, #0
700004f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
700004f6:	f107 030c 	add.w	r3, r7, #12
700004fa:	4619      	mov	r1, r3
700004fc:	4805      	ldr	r0, [pc, #20]	@ (70000514 <MX_GPIO_Init+0xf0>)
700004fe:	f001 fad1 	bl	70001aa4 <HAL_GPIO_Init>
}
70000502:	bf00      	nop
70000504:	3720      	adds	r7, #32
70000506:	46bd      	mov	sp, r7
70000508:	bd80      	pop	{r7, pc}
7000050a:	bf00      	nop
7000050c:	58024400 	.word	0x58024400
70000510:	58020000 	.word	0x58020000
70000514:	58020400 	.word	0x58020400
70000518:	58020800 	.word	0x58020800

7000051c <MX_USB_DEVICE_Init>:
  * @brief USB Device Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_DEVICE_Init(void)
{
7000051c:	b580      	push	{r7, lr}
7000051e:	af00      	add	r7, sp, #0
  /* Init Device Library - power regulator is enabled in HAL_PCD_MspInit */
  if (USBD_Init(&hUsbDeviceFS, &VIDEO_Desc, DEVICE_FS) != USBD_OK)
70000520:	2200      	movs	r2, #0
70000522:	4912      	ldr	r1, [pc, #72]	@ (7000056c <MX_USB_DEVICE_Init+0x50>)
70000524:	4812      	ldr	r0, [pc, #72]	@ (70000570 <MX_USB_DEVICE_Init+0x54>)
70000526:	f006 f9a0 	bl	7000686a <USBD_Init>
7000052a:	4603      	mov	r3, r0
7000052c:	2b00      	cmp	r3, #0
7000052e:	d001      	beq.n	70000534 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
70000530:	f000 f922 	bl	70000778 <Error_Handler>
  }

  /* Add Supported Class */
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_VIDEO) != USBD_OK)
70000534:	490f      	ldr	r1, [pc, #60]	@ (70000574 <MX_USB_DEVICE_Init+0x58>)
70000536:	480e      	ldr	r0, [pc, #56]	@ (70000570 <MX_USB_DEVICE_Init+0x54>)
70000538:	f006 f9c7 	bl	700068ca <USBD_RegisterClass>
7000053c:	4603      	mov	r3, r0
7000053e:	2b00      	cmp	r3, #0
70000540:	d001      	beq.n	70000546 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
70000542:	f000 f919 	bl	70000778 <Error_Handler>
  }

  /* Add Interface callbacks for VIDEO Class */
  if (USBD_VIDEO_RegisterInterface(&hUsbDeviceFS, &USBD_VIDEO_fops_FS) != USBD_OK)
70000546:	490c      	ldr	r1, [pc, #48]	@ (70000578 <MX_USB_DEVICE_Init+0x5c>)
70000548:	4809      	ldr	r0, [pc, #36]	@ (70000570 <MX_USB_DEVICE_Init+0x54>)
7000054a:	f000 fcf5 	bl	70000f38 <USBD_VIDEO_RegisterInterface>
7000054e:	4603      	mov	r3, r0
70000550:	2b00      	cmp	r3, #0
70000552:	d001      	beq.n	70000558 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
70000554:	f000 f910 	bl	70000778 <Error_Handler>
  }

  /* Start Device Process */
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
70000558:	4805      	ldr	r0, [pc, #20]	@ (70000570 <MX_USB_DEVICE_Init+0x54>)
7000055a:	f006 f9ec 	bl	70006936 <USBD_Start>
7000055e:	4603      	mov	r3, r0
70000560:	2b00      	cmp	r3, #0
70000562:	d001      	beq.n	70000568 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
70000564:	f000 f908 	bl	70000778 <Error_Handler>
  }
}
70000568:	bf00      	nop
7000056a:	bd80      	pop	{r7, pc}
7000056c:	24000134 	.word	0x24000134
70000570:	2404b1fc 	.word	0x2404b1fc
70000574:	24000008 	.word	0x24000008
70000578:	2400011c 	.word	0x2400011c

7000057c <MPU_Config>:
  * @brief  Configure the MPU attributes
  * @param  None
  * @retval None
  */
static void MPU_Config(void)
{
7000057c:	b580      	push	{r7, lr}
7000057e:	b084      	sub	sp, #16
70000580:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct;

  /* Disable the MPU */
  HAL_MPU_Disable();
70000582:	f001 f8bf 	bl	70001704 <HAL_MPU_Disable>

  /* Configure the MPU for AXISRAM */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
70000586:	2301      	movs	r3, #1
70000588:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.BaseAddress = 0x24000000; //Axisram 0x24000000 sdram 0x70000000
7000058a:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
7000058e:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
70000590:	2312      	movs	r3, #18
70000592:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
70000594:	2303      	movs	r3, #3
70000596:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
70000598:	2301      	movs	r3, #1
7000059a:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
7000059c:	2300      	movs	r3, #0
7000059e:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
700005a0:	2301      	movs	r3, #1
700005a2:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
700005a4:	2300      	movs	r3, #0
700005a6:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
700005a8:	2301      	movs	r3, #1
700005aa:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
700005ac:	2300      	movs	r3, #0
700005ae:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
700005b0:	2301      	movs	r3, #1
700005b2:	733b      	strb	r3, [r7, #12]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
700005b4:	463b      	mov	r3, r7
700005b6:	4618      	mov	r0, r3
700005b8:	f001 f8c2 	bl	70001740 <HAL_MPU_ConfigRegion>

  /* Enable the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
700005bc:	2004      	movs	r0, #4
700005be:	f001 f87f 	bl	700016c0 <HAL_MPU_Enable>
}
700005c2:	bf00      	nop
700005c4:	3710      	adds	r7, #16
700005c6:	46bd      	mov	sp, r7
700005c8:	bd80      	pop	{r7, pc}
	...

700005cc <CPU_CACHE_Enable>:
  * @brief  CPU L1-Cache enable
  * @param  None
  * @retval None
  */
static void CPU_CACHE_Enable(void)
{
700005cc:	b480      	push	{r7}
700005ce:	b085      	sub	sp, #20
700005d0:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
700005d2:	4b34      	ldr	r3, [pc, #208]	@ (700006a4 <CPU_CACHE_Enable+0xd8>)
700005d4:	695b      	ldr	r3, [r3, #20]
700005d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
700005da:	2b00      	cmp	r3, #0
700005dc:	d11b      	bne.n	70000616 <CPU_CACHE_Enable+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
700005de:	f3bf 8f4f 	dsb	sy
}
700005e2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
700005e4:	f3bf 8f6f 	isb	sy
}
700005e8:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
700005ea:	4b2e      	ldr	r3, [pc, #184]	@ (700006a4 <CPU_CACHE_Enable+0xd8>)
700005ec:	2200      	movs	r2, #0
700005ee:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
700005f2:	f3bf 8f4f 	dsb	sy
}
700005f6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
700005f8:	f3bf 8f6f 	isb	sy
}
700005fc:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
700005fe:	4b29      	ldr	r3, [pc, #164]	@ (700006a4 <CPU_CACHE_Enable+0xd8>)
70000600:	695b      	ldr	r3, [r3, #20]
70000602:	4a28      	ldr	r2, [pc, #160]	@ (700006a4 <CPU_CACHE_Enable+0xd8>)
70000604:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70000608:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
7000060a:	f3bf 8f4f 	dsb	sy
}
7000060e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70000610:	f3bf 8f6f 	isb	sy
}
70000614:	e000      	b.n	70000618 <CPU_CACHE_Enable+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
70000616:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
70000618:	4b22      	ldr	r3, [pc, #136]	@ (700006a4 <CPU_CACHE_Enable+0xd8>)
7000061a:	695b      	ldr	r3, [r3, #20]
7000061c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70000620:	2b00      	cmp	r3, #0
70000622:	d138      	bne.n	70000696 <CPU_CACHE_Enable+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
70000624:	4b1f      	ldr	r3, [pc, #124]	@ (700006a4 <CPU_CACHE_Enable+0xd8>)
70000626:	2200      	movs	r2, #0
70000628:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
7000062c:	f3bf 8f4f 	dsb	sy
}
70000630:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
70000632:	4b1c      	ldr	r3, [pc, #112]	@ (700006a4 <CPU_CACHE_Enable+0xd8>)
70000634:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
70000638:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
7000063a:	68fb      	ldr	r3, [r7, #12]
7000063c:	0b5b      	lsrs	r3, r3, #13
7000063e:	f3c3 030e 	ubfx	r3, r3, #0, #15
70000642:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
70000644:	68fb      	ldr	r3, [r7, #12]
70000646:	08db      	lsrs	r3, r3, #3
70000648:	f3c3 0309 	ubfx	r3, r3, #0, #10
7000064c:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
7000064e:	68bb      	ldr	r3, [r7, #8]
70000650:	015a      	lsls	r2, r3, #5
70000652:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
70000656:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
70000658:	687a      	ldr	r2, [r7, #4]
7000065a:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
7000065c:	4911      	ldr	r1, [pc, #68]	@ (700006a4 <CPU_CACHE_Enable+0xd8>)
7000065e:	4313      	orrs	r3, r2
70000660:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
70000664:	687b      	ldr	r3, [r7, #4]
70000666:	1e5a      	subs	r2, r3, #1
70000668:	607a      	str	r2, [r7, #4]
7000066a:	2b00      	cmp	r3, #0
7000066c:	d1ef      	bne.n	7000064e <CPU_CACHE_Enable+0x82>
    } while(sets-- != 0U);
7000066e:	68bb      	ldr	r3, [r7, #8]
70000670:	1e5a      	subs	r2, r3, #1
70000672:	60ba      	str	r2, [r7, #8]
70000674:	2b00      	cmp	r3, #0
70000676:	d1e5      	bne.n	70000644 <CPU_CACHE_Enable+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
70000678:	f3bf 8f4f 	dsb	sy
}
7000067c:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
7000067e:	4b09      	ldr	r3, [pc, #36]	@ (700006a4 <CPU_CACHE_Enable+0xd8>)
70000680:	695b      	ldr	r3, [r3, #20]
70000682:	4a08      	ldr	r2, [pc, #32]	@ (700006a4 <CPU_CACHE_Enable+0xd8>)
70000684:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70000688:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
7000068a:	f3bf 8f4f 	dsb	sy
}
7000068e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70000690:	f3bf 8f6f 	isb	sy
}
70000694:	e000      	b.n	70000698 <CPU_CACHE_Enable+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
70000696:	bf00      	nop
  /* Enable I-Cache */
  SCB_EnableICache();

  /* Enable D-Cache */
  SCB_EnableDCache();
}
70000698:	bf00      	nop
7000069a:	3714      	adds	r7, #20
7000069c:	46bd      	mov	sp, r7
7000069e:	f85d 7b04 	ldr.w	r7, [sp], #4
700006a2:	4770      	bx	lr
700006a4:	e000ed00 	.word	0xe000ed00

700006a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
700006a8:	b580      	push	{r7, lr}
700006aa:	b0b0      	sub	sp, #192	@ 0xc0
700006ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
700006ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
700006b2:	229c      	movs	r2, #156	@ 0x9c
700006b4:	2100      	movs	r1, #0
700006b6:	4618      	mov	r0, r3
700006b8:	f007 ffbc 	bl	70008634 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
700006bc:	1d3b      	adds	r3, r7, #4
700006be:	2220      	movs	r2, #32
700006c0:	2100      	movs	r1, #0
700006c2:	4618      	mov	r0, r3
700006c4:	f007 ffb6 	bl	70008634 <memset>

  __HAL_RCC_FMC_CLK_ENABLE();
700006c8:	4b29      	ldr	r3, [pc, #164]	@ (70000770 <SystemClock_Config+0xc8>)
700006ca:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
700006ce:	4a28      	ldr	r2, [pc, #160]	@ (70000770 <SystemClock_Config+0xc8>)
700006d0:	f043 0310 	orr.w	r3, r3, #16
700006d4:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
700006d8:	4b25      	ldr	r3, [pc, #148]	@ (70000770 <SystemClock_Config+0xc8>)
700006da:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
700006de:	603b      	str	r3, [r7, #0]
700006e0:	683b      	ldr	r3, [r7, #0]

  /** Configure the main internal regulator output voltage
  */
  //__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
700006e2:	bf00      	nop
700006e4:	4b23      	ldr	r3, [pc, #140]	@ (70000774 <SystemClock_Config+0xcc>)
700006e6:	695b      	ldr	r3, [r3, #20]
700006e8:	f003 0302 	and.w	r3, r3, #2
700006ec:	2b02      	cmp	r3, #2
700006ee:	d1f9      	bne.n	700006e4 <SystemClock_Config+0x3c>

  /* Configure HSE oscillator and PLL1 */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
700006f0:	2301      	movs	r3, #1
700006f2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;  // HSE comes from ST-LINK
700006f4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
700006f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL1.PLLState  = RCC_PLL_ON;
700006fa:	2302      	movs	r3, #2
700006fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSE;
700006fe:	2302      	movs	r3, #2
70000700:	64fb      	str	r3, [r7, #76]	@ 0x4c
   * VCO output frequency = VCO input * PLLN = 4 MHz * 125 = 500 MHz
   * SYSCLK (PLL1P)       = VCO / PLLP = 500 MHz / 2 = 250 MHz
   * PLL1Q                = VCO / PLLQ = 500 MHz / 5 = 100 MHz (optional)
   * PLL1R                = VCO / PLLR = 500 MHz / 2 = 250 MHz (for DCMIPP)
   */
  RCC_OscInitStruct.PLL1.PLLM         = 2;
70000702:	2302      	movs	r3, #2
70000704:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL1.PLLN         = 125;
70000706:	237d      	movs	r3, #125	@ 0x7d
70000708:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL1.PLLP         = 2;
7000070a:	2302      	movs	r3, #2
7000070c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL1.PLLQ         = 5;
7000070e:	2305      	movs	r3, #5
70000710:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL1.PLLR         = 2;
70000712:	2302      	movs	r3, #2
70000714:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL1.PLLFractional = 0;
70000716:	2300      	movs	r3, #0
70000718:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
7000071a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
7000071e:	4618      	mov	r0, r3
70000720:	f002 fe72 	bl	70003408 <HAL_RCC_OscConfig>
70000724:	4603      	mov	r3, r0
70000726:	2b00      	cmp	r3, #0
70000728:	d001      	beq.n	7000072e <SystemClock_Config+0x86>
  {
    Error_Handler();
7000072a:	f000 f825 	bl	70000778 <Error_Handler>
  }

  /* Configure CPU and bus clocks */
  RCC_ClkInitStruct.ClockType      = RCC_CLOCKTYPE_HCLK  | RCC_CLOCKTYPE_SYSCLK |
7000072e:	233f      	movs	r3, #63	@ 0x3f
70000730:	607b      	str	r3, [r7, #4]
                                     RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2  |
                                     RCC_CLOCKTYPE_PCLK4 | RCC_CLOCKTYPE_PCLK5;
  RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;  // Use PLL1P
70000732:	2303      	movs	r3, #3
70000734:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider  = RCC_SYSCLK_DIV1;          // SYSCLK = 250 MHz
70000736:	2300      	movs	r3, #0
70000738:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider  = RCC_HCLK_DIV2;            // HCLK = 125 MHz
7000073a:	2308      	movs	r3, #8
7000073c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;            // APB1 = 62.5 MHz
7000073e:	2304      	movs	r3, #4
70000740:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;            // APB2 = 62.5 MHz
70000742:	2340      	movs	r3, #64	@ 0x40
70000744:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;            // APB4 = 62.5 MHz
70000746:	f44f 6380 	mov.w	r3, #1024	@ 0x400
7000074a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV2;            // APB5 = 62.5 MHz
7000074c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
70000750:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
70000752:	1d3b      	adds	r3, r7, #4
70000754:	2125      	movs	r1, #37	@ 0x25
70000756:	4618      	mov	r0, r3
70000758:	f003 f990 	bl	70003a7c <HAL_RCC_ClockConfig>
7000075c:	4603      	mov	r3, r0
7000075e:	2b00      	cmp	r3, #0
70000760:	d001      	beq.n	70000766 <SystemClock_Config+0xbe>
  {
    Error_Handler();
70000762:	f000 f809 	bl	70000778 <Error_Handler>
  }
}
70000766:	bf00      	nop
70000768:	37c0      	adds	r7, #192	@ 0xc0
7000076a:	46bd      	mov	sp, r7
7000076c:	bd80      	pop	{r7, pc}
7000076e:	bf00      	nop
70000770:	58024400 	.word	0x58024400
70000774:	58024800 	.word	0x58024800

70000778 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
70000778:	b480      	push	{r7}
7000077a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
7000077c:	b672      	cpsid	i
}
7000077e:	bf00      	nop
  __disable_irq();
  while (1)
70000780:	bf00      	nop
70000782:	e7fd      	b.n	70000780 <Error_Handler+0x8>

70000784 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
70000784:	b580      	push	{r7, lr}
70000786:	b082      	sub	sp, #8
70000788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
  PWR_PVDTypeDef sConfigPVD = {0};
7000078a:	463b      	mov	r3, r7
7000078c:	2200      	movs	r2, #0
7000078e:	601a      	str	r2, [r3, #0]
70000790:	605a      	str	r2, [r3, #4]

  /* System interrupt init*/

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_EXT_VOL;
70000792:	23e0      	movs	r3, #224	@ 0xe0
70000794:	603b      	str	r3, [r7, #0]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
70000796:	2300      	movs	r3, #0
70000798:	607b      	str	r3, [r7, #4]
  HAL_PWR_ConfigPVD(&sConfigPVD);
7000079a:	463b      	mov	r3, r7
7000079c:	4618      	mov	r0, r3
7000079e:	f002 fd75 	bl	7000328c <HAL_PWR_ConfigPVD>

  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
700007a2:	f002 fded 	bl	70003380 <HAL_PWR_EnablePVD>

  /* Enable USB Voltage detector */
  if(HAL_PWREx_EnableUSBVoltageDetector() != HAL_OK)
700007a6:	f002 fe0b 	bl	700033c0 <HAL_PWREx_EnableUSBVoltageDetector>
700007aa:	4603      	mov	r3, r0
700007ac:	2b00      	cmp	r3, #0
700007ae:	d001      	beq.n	700007b4 <HAL_MspInit+0x30>
  {
   /* Initialization error */
   Error_Handler();
700007b0:	f7ff ffe2 	bl	70000778 <Error_Handler>
  }

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
700007b4:	bf00      	nop
700007b6:	3708      	adds	r7, #8
700007b8:	46bd      	mov	sp, r7
700007ba:	bd80      	pop	{r7, pc}

700007bc <HAL_DCMIPP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmipp: DCMIPP handle pointer
  * @retval None
  */
void HAL_DCMIPP_MspInit(DCMIPP_HandleTypeDef* hdcmipp)
{
700007bc:	b580      	push	{r7, lr}
700007be:	b08c      	sub	sp, #48	@ 0x30
700007c0:	af00      	add	r7, sp, #0
700007c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
700007c4:	f107 031c 	add.w	r3, r7, #28
700007c8:	2200      	movs	r2, #0
700007ca:	601a      	str	r2, [r3, #0]
700007cc:	605a      	str	r2, [r3, #4]
700007ce:	609a      	str	r2, [r3, #8]
700007d0:	60da      	str	r2, [r3, #12]
700007d2:	611a      	str	r2, [r3, #16]
  if(hdcmipp->Instance==DCMIPP)
700007d4:	687b      	ldr	r3, [r7, #4]
700007d6:	681b      	ldr	r3, [r3, #0]
700007d8:	4a3a      	ldr	r2, [pc, #232]	@ (700008c4 <HAL_DCMIPP_MspInit+0x108>)
700007da:	4293      	cmp	r3, r2
700007dc:	d16d      	bne.n	700008ba <HAL_DCMIPP_MspInit+0xfe>
  {
    /* USER CODE BEGIN DCMIPP_MspInit 0 */

    /* USER CODE END DCMIPP_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMIPP_CLK_ENABLE();
700007de:	4b3a      	ldr	r3, [pc, #232]	@ (700008c8 <HAL_DCMIPP_MspInit+0x10c>)
700007e0:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
700007e4:	4a38      	ldr	r2, [pc, #224]	@ (700008c8 <HAL_DCMIPP_MspInit+0x10c>)
700007e6:	f043 0304 	orr.w	r3, r3, #4
700007ea:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
700007ee:	4b36      	ldr	r3, [pc, #216]	@ (700008c8 <HAL_DCMIPP_MspInit+0x10c>)
700007f0:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
700007f4:	61bb      	str	r3, [r7, #24]
700007f6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
700007f8:	4b33      	ldr	r3, [pc, #204]	@ (700008c8 <HAL_DCMIPP_MspInit+0x10c>)
700007fa:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700007fe:	4a32      	ldr	r2, [pc, #200]	@ (700008c8 <HAL_DCMIPP_MspInit+0x10c>)
70000800:	f043 0308 	orr.w	r3, r3, #8
70000804:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000808:	4b2f      	ldr	r3, [pc, #188]	@ (700008c8 <HAL_DCMIPP_MspInit+0x10c>)
7000080a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000080e:	617b      	str	r3, [r7, #20]
70000810:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
70000812:	4b2d      	ldr	r3, [pc, #180]	@ (700008c8 <HAL_DCMIPP_MspInit+0x10c>)
70000814:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000818:	4a2b      	ldr	r2, [pc, #172]	@ (700008c8 <HAL_DCMIPP_MspInit+0x10c>)
7000081a:	f043 0302 	orr.w	r3, r3, #2
7000081e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000822:	4b29      	ldr	r3, [pc, #164]	@ (700008c8 <HAL_DCMIPP_MspInit+0x10c>)
70000824:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000828:	613b      	str	r3, [r7, #16]
7000082a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
7000082c:	4b26      	ldr	r3, [pc, #152]	@ (700008c8 <HAL_DCMIPP_MspInit+0x10c>)
7000082e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000832:	4a25      	ldr	r2, [pc, #148]	@ (700008c8 <HAL_DCMIPP_MspInit+0x10c>)
70000834:	f043 0304 	orr.w	r3, r3, #4
70000838:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000083c:	4b22      	ldr	r3, [pc, #136]	@ (700008c8 <HAL_DCMIPP_MspInit+0x10c>)
7000083e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000842:	60fb      	str	r3, [r7, #12]
70000844:	68fb      	ldr	r3, [r7, #12]
    PC8     ------> DCMIPP_D2
    PC9     ------> DCMIPP_D3
    PC6     ------> DCMIPP_D0
    PC7     ------> DCMIPP_D1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
70000846:	2308      	movs	r3, #8
70000848:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000084a:	2302      	movs	r3, #2
7000084c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000084e:	2300      	movs	r3, #0
70000850:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
70000852:	230d      	movs	r3, #13
70000854:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
70000856:	f107 031c 	add.w	r3, r7, #28
7000085a:	4619      	mov	r1, r3
7000085c:	481b      	ldr	r0, [pc, #108]	@ (700008cc <HAL_DCMIPP_MspInit+0x110>)
7000085e:	f001 f921 	bl	70001aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_7;
70000862:	f44f 7360 	mov.w	r3, #896	@ 0x380
70000866:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000868:	2302      	movs	r3, #2
7000086a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000086c:	2300      	movs	r3, #0
7000086e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
70000870:	230d      	movs	r3, #13
70000872:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
70000874:	f107 031c 	add.w	r3, r7, #28
70000878:	4619      	mov	r1, r3
7000087a:	4815      	ldr	r0, [pc, #84]	@ (700008d0 <HAL_DCMIPP_MspInit+0x114>)
7000087c:	f001 f912 	bl	70001aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_6
70000880:	f44f 633c 	mov.w	r3, #3008	@ 0xbc0
70000884:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000886:	2302      	movs	r3, #2
70000888:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000088a:	2300      	movs	r3, #0
7000088c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
7000088e:	230d      	movs	r3, #13
70000890:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
70000892:	f107 031c 	add.w	r3, r7, #28
70000896:	4619      	mov	r1, r3
70000898:	480e      	ldr	r0, [pc, #56]	@ (700008d4 <HAL_DCMIPP_MspInit+0x118>)
7000089a:	f001 f903 	bl	70001aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
7000089e:	2330      	movs	r3, #48	@ 0x30
700008a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700008a2:	2302      	movs	r3, #2
700008a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700008a6:	2300      	movs	r3, #0
700008a8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF5_DCMIPP;
700008aa:	2305      	movs	r3, #5
700008ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
700008ae:	f107 031c 	add.w	r3, r7, #28
700008b2:	4619      	mov	r1, r3
700008b4:	4805      	ldr	r0, [pc, #20]	@ (700008cc <HAL_DCMIPP_MspInit+0x110>)
700008b6:	f001 f8f5 	bl	70001aa4 <HAL_GPIO_Init>

    /* USER CODE END DCMIPP_MspInit 1 */

  }

}
700008ba:	bf00      	nop
700008bc:	3730      	adds	r7, #48	@ 0x30
700008be:	46bd      	mov	sp, r7
700008c0:	bd80      	pop	{r7, pc}
700008c2:	bf00      	nop
700008c4:	50002000 	.word	0x50002000
700008c8:	58024400 	.word	0x58024400
700008cc:	58020c00 	.word	0x58020c00
700008d0:	58020400 	.word	0x58020400
700008d4:	58020800 	.word	0x58020800

700008d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
700008d8:	b480      	push	{r7}
700008da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
700008dc:	bf00      	nop
700008de:	e7fd      	b.n	700008dc <NMI_Handler+0x4>

700008e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
700008e0:	b480      	push	{r7}
700008e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
700008e4:	bf00      	nop
700008e6:	e7fd      	b.n	700008e4 <HardFault_Handler+0x4>

700008e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
700008e8:	b480      	push	{r7}
700008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
700008ec:	bf00      	nop
700008ee:	e7fd      	b.n	700008ec <MemManage_Handler+0x4>

700008f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
700008f0:	b480      	push	{r7}
700008f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
700008f4:	bf00      	nop
700008f6:	e7fd      	b.n	700008f4 <BusFault_Handler+0x4>

700008f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
700008f8:	b480      	push	{r7}
700008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
700008fc:	bf00      	nop
700008fe:	e7fd      	b.n	700008fc <UsageFault_Handler+0x4>

70000900 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
70000900:	b480      	push	{r7}
70000902:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
70000904:	bf00      	nop
70000906:	46bd      	mov	sp, r7
70000908:	f85d 7b04 	ldr.w	r7, [sp], #4
7000090c:	4770      	bx	lr

7000090e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
7000090e:	b480      	push	{r7}
70000910:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
70000912:	bf00      	nop
70000914:	46bd      	mov	sp, r7
70000916:	f85d 7b04 	ldr.w	r7, [sp], #4
7000091a:	4770      	bx	lr

7000091c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
7000091c:	b480      	push	{r7}
7000091e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
70000920:	bf00      	nop
70000922:	46bd      	mov	sp, r7
70000924:	f85d 7b04 	ldr.w	r7, [sp], #4
70000928:	4770      	bx	lr

7000092a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
7000092a:	b580      	push	{r7, lr}
7000092c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
7000092e:	f000 fd53 	bl	700013d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
70000932:	bf00      	nop
70000934:	bd80      	pop	{r7, pc}
	...

70000938 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS interrupt.
  */
void OTG_FS_IRQHandler(void)
{
70000938:	b580      	push	{r7, lr}
7000093a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
7000093c:	4802      	ldr	r0, [pc, #8]	@ (70000948 <OTG_FS_IRQHandler+0x10>)
7000093e:	f001 fb5e 	bl	70001ffe <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
70000942:	bf00      	nop
70000944:	bd80      	pop	{r7, pc}
70000946:	bf00      	nop
70000948:	2404b6d8 	.word	0x2404b6d8

7000094c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
7000094c:	b480      	push	{r7}
7000094e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = INTVECT_START;
70000950:	4b07      	ldr	r3, [pc, #28]	@ (70000970 <SystemInit+0x24>)
70000952:	4a08      	ldr	r2, [pc, #32]	@ (70000974 <SystemInit+0x28>)
70000954:	609a      	str	r2, [r3, #8]

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
70000956:	4b06      	ldr	r3, [pc, #24]	@ (70000970 <SystemInit+0x24>)
70000958:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
7000095c:	4a04      	ldr	r2, [pc, #16]	@ (70000970 <SystemInit+0x24>)
7000095e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
70000962:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
70000966:	bf00      	nop
70000968:	46bd      	mov	sp, r7
7000096a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000096e:	4770      	bx	lr
70000970:	e000ed00 	.word	0xe000ed00
70000974:	70000000 	.word	0x70000000

70000978 <USBD_VIDEO_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_VIDEO_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
70000978:	b580      	push	{r7, lr}
7000097a:	b084      	sub	sp, #16
7000097c:	af00      	add	r7, sp, #0
7000097e:	6078      	str	r0, [r7, #4]
70000980:	460b      	mov	r3, r1
70000982:	70fb      	strb	r3, [r7, #3]
  USBD_VIDEO_HandleTypeDef *hVideo;

  /* Allocate Video structure */
  hVideo = (USBD_VIDEO_HandleTypeDef *)USBD_malloc(sizeof(USBD_VIDEO_HandleTypeDef));
70000984:	2010      	movs	r0, #16
70000986:	f007 fe11 	bl	700085ac <USBD_static_malloc>
7000098a:	60f8      	str	r0, [r7, #12]

  if (hVideo == NULL)
7000098c:	68fb      	ldr	r3, [r7, #12]
7000098e:	2b00      	cmp	r3, #0
70000990:	d109      	bne.n	700009a6 <USBD_VIDEO_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
70000992:	687b      	ldr	r3, [r7, #4]
70000994:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000998:	687b      	ldr	r3, [r7, #4]
7000099a:	32b0      	adds	r2, #176	@ 0xb0
7000099c:	2100      	movs	r1, #0
7000099e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
700009a2:	2302      	movs	r3, #2
700009a4:	e03c      	b.n	70000a20 <USBD_VIDEO_Init+0xa8>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hVideo;
700009a6:	687b      	ldr	r3, [r7, #4]
700009a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
700009ac:	687b      	ldr	r3, [r7, #4]
700009ae:	32b0      	adds	r2, #176	@ 0xb0
700009b0:	68f9      	ldr	r1, [r7, #12]
700009b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
700009b6:	687b      	ldr	r3, [r7, #4]
700009b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
700009bc:	687b      	ldr	r3, [r7, #4]
700009be:	32b0      	adds	r2, #176	@ 0xb0
700009c0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
700009c4:	687b      	ldr	r3, [r7, #4]
700009c6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  /* Initialize structure */
  hVideo->streaming_state = 0;
700009ca:	68fb      	ldr	r3, [r7, #12]
700009cc:	2200      	movs	r2, #0
700009ce:	73da      	strb	r2, [r3, #15]
  hVideo->frame_id = 0;
700009d0:	68fb      	ldr	r3, [r7, #12]
700009d2:	2200      	movs	r2, #0
700009d4:	739a      	strb	r2, [r3, #14]
  hVideo->data_length = 0;
700009d6:	68fb      	ldr	r3, [r7, #12]
700009d8:	2200      	movs	r2, #0
700009da:	601a      	str	r2, [r3, #0]
  hVideo->bytes_sent = 0;
700009dc:	68fb      	ldr	r3, [r7, #12]
700009de:	2200      	movs	r2, #0
700009e0:	605a      	str	r2, [r3, #4]

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, VIDEO_IN_EP, USBD_EP_TYPE_BULK, VIDEO_PACKET_SIZE);
700009e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
700009e6:	2202      	movs	r2, #2
700009e8:	2181      	movs	r1, #129	@ 0x81
700009ea:	6878      	ldr	r0, [r7, #4]
700009ec:	f007 fccd 	bl	7000838a <USBD_LL_OpenEP>
  pdev->ep_in[VIDEO_IN_EP & 0xFU].is_used = 1U;
700009f0:	687b      	ldr	r3, [r7, #4]
700009f2:	2201      	movs	r2, #1
700009f4:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Open Interrupt EP */
  (void)USBD_LL_OpenEP(pdev, VIDEO_CMD_EP, USBD_EP_TYPE_INTR, 0x08);
700009f6:	2308      	movs	r3, #8
700009f8:	2203      	movs	r2, #3
700009fa:	2182      	movs	r1, #130	@ 0x82
700009fc:	6878      	ldr	r0, [r7, #4]
700009fe:	f007 fcc4 	bl	7000838a <USBD_LL_OpenEP>
  pdev->ep_in[VIDEO_CMD_EP & 0xFU].is_used = 1U;
70000a02:	687b      	ldr	r3, [r7, #4]
70000a04:	2201      	movs	r2, #1
70000a06:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Initialize the video Interface physical components */
  ((USBD_VIDEO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
70000a0a:	687b      	ldr	r3, [r7, #4]
70000a0c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
70000a10:	687a      	ldr	r2, [r7, #4]
70000a12:	33b0      	adds	r3, #176	@ 0xb0
70000a14:	009b      	lsls	r3, r3, #2
70000a16:	4413      	add	r3, r2
70000a18:	685b      	ldr	r3, [r3, #4]
70000a1a:	681b      	ldr	r3, [r3, #0]
70000a1c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
70000a1e:	2300      	movs	r3, #0
}
70000a20:	4618      	mov	r0, r3
70000a22:	3710      	adds	r7, #16
70000a24:	46bd      	mov	sp, r7
70000a26:	bd80      	pop	{r7, pc}

70000a28 <USBD_VIDEO_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_VIDEO_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
70000a28:	b580      	push	{r7, lr}
70000a2a:	b082      	sub	sp, #8
70000a2c:	af00      	add	r7, sp, #0
70000a2e:	6078      	str	r0, [r7, #4]
70000a30:	460b      	mov	r3, r1
70000a32:	70fb      	strb	r3, [r7, #3]
  /* Close endpoints */
  (void)USBD_LL_CloseEP(pdev, VIDEO_IN_EP);
70000a34:	2181      	movs	r1, #129	@ 0x81
70000a36:	6878      	ldr	r0, [r7, #4]
70000a38:	f007 fccd 	bl	700083d6 <USBD_LL_CloseEP>
  pdev->ep_in[VIDEO_IN_EP & 0xFU].is_used = 0U;
70000a3c:	687b      	ldr	r3, [r7, #4]
70000a3e:	2200      	movs	r2, #0
70000a40:	871a      	strh	r2, [r3, #56]	@ 0x38

  (void)USBD_LL_CloseEP(pdev, VIDEO_CMD_EP);
70000a42:	2182      	movs	r1, #130	@ 0x82
70000a44:	6878      	ldr	r0, [r7, #4]
70000a46:	f007 fcc6 	bl	700083d6 <USBD_LL_CloseEP>
  pdev->ep_in[VIDEO_CMD_EP & 0xFU].is_used = 0U;
70000a4a:	687b      	ldr	r3, [r7, #4]
70000a4c:	2200      	movs	r2, #0
70000a4e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* DeInit physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
70000a52:	687b      	ldr	r3, [r7, #4]
70000a54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000a58:	687b      	ldr	r3, [r7, #4]
70000a5a:	32b0      	adds	r2, #176	@ 0xb0
70000a5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000a60:	2b00      	cmp	r3, #0
70000a62:	d01f      	beq.n	70000aa4 <USBD_VIDEO_DeInit+0x7c>
  {
    ((USBD_VIDEO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
70000a64:	687b      	ldr	r3, [r7, #4]
70000a66:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
70000a6a:	687a      	ldr	r2, [r7, #4]
70000a6c:	33b0      	adds	r3, #176	@ 0xb0
70000a6e:	009b      	lsls	r3, r3, #2
70000a70:	4413      	add	r3, r2
70000a72:	685b      	ldr	r3, [r3, #4]
70000a74:	685b      	ldr	r3, [r3, #4]
70000a76:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
70000a78:	687b      	ldr	r3, [r7, #4]
70000a7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000a7e:	687b      	ldr	r3, [r7, #4]
70000a80:	32b0      	adds	r2, #176	@ 0xb0
70000a82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000a86:	4618      	mov	r0, r3
70000a88:	f007 fd9e 	bl	700085c8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
70000a8c:	687b      	ldr	r3, [r7, #4]
70000a8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000a92:	687b      	ldr	r3, [r7, #4]
70000a94:	32b0      	adds	r2, #176	@ 0xb0
70000a96:	2100      	movs	r1, #0
70000a98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
70000a9c:	687b      	ldr	r3, [r7, #4]
70000a9e:	2200      	movs	r2, #0
70000aa0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
70000aa4:	2300      	movs	r3, #0
}
70000aa6:	4618      	mov	r0, r3
70000aa8:	3708      	adds	r7, #8
70000aaa:	46bd      	mov	sp, r7
70000aac:	bd80      	pop	{r7, pc}
	...

70000ab0 <USBD_VIDEO_Setup>:
  * @param  pdev: device instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_VIDEO_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70000ab0:	b580      	push	{r7, lr}
70000ab2:	b086      	sub	sp, #24
70000ab4:	af00      	add	r7, sp, #0
70000ab6:	6078      	str	r0, [r7, #4]
70000ab8:	6039      	str	r1, [r7, #0]
  USBD_VIDEO_HandleTypeDef *hVideo = (USBD_VIDEO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
70000aba:	687b      	ldr	r3, [r7, #4]
70000abc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000ac0:	687b      	ldr	r3, [r7, #4]
70000ac2:	32b0      	adds	r2, #176	@ 0xb0
70000ac4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000ac8:	60fb      	str	r3, [r7, #12]
  uint16_t len = 0;
70000aca:	2300      	movs	r3, #0
70000acc:	817b      	strh	r3, [r7, #10]
  uint8_t *pbuf = NULL;
70000ace:	2300      	movs	r3, #0
70000ad0:	617b      	str	r3, [r7, #20]
  uint16_t status_info = 0U;
70000ad2:	2300      	movs	r3, #0
70000ad4:	813b      	strh	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_OK;
70000ad6:	2300      	movs	r3, #0
70000ad8:	74fb      	strb	r3, [r7, #19]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
70000ada:	683b      	ldr	r3, [r7, #0]
70000adc:	781b      	ldrb	r3, [r3, #0]
70000ade:	f003 0360 	and.w	r3, r3, #96	@ 0x60
70000ae2:	2b00      	cmp	r3, #0
70000ae4:	f000 80af 	beq.w	70000c46 <USBD_VIDEO_Setup+0x196>
70000ae8:	2b20      	cmp	r3, #32
70000aea:	f040 8111 	bne.w	70000d10 <USBD_VIDEO_Setup+0x260>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
70000aee:	683b      	ldr	r3, [r7, #0]
70000af0:	785b      	ldrb	r3, [r3, #1]
70000af2:	2b01      	cmp	r3, #1
70000af4:	d01e      	beq.n	70000b34 <USBD_VIDEO_Setup+0x84>
70000af6:	2b00      	cmp	r3, #0
70000af8:	f340 8098 	ble.w	70000c2c <USBD_VIDEO_Setup+0x17c>
70000afc:	2b87      	cmp	r3, #135	@ 0x87
70000afe:	f300 8095 	bgt.w	70000c2c <USBD_VIDEO_Setup+0x17c>
70000b02:	2b81      	cmp	r3, #129	@ 0x81
70000b04:	f2c0 8092 	blt.w	70000c2c <USBD_VIDEO_Setup+0x17c>
70000b08:	3b81      	subs	r3, #129	@ 0x81
70000b0a:	2b06      	cmp	r3, #6
70000b0c:	f200 808e 	bhi.w	70000c2c <USBD_VIDEO_Setup+0x17c>
70000b10:	a201      	add	r2, pc, #4	@ (adr r2, 70000b18 <USBD_VIDEO_Setup+0x68>)
70000b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70000b16:	bf00      	nop
70000b18:	70000b71 	.word	0x70000b71
70000b1c:	70000bc3 	.word	0x70000bc3
70000b20:	70000bc3 	.word	0x70000bc3
70000b24:	70000c2d 	.word	0x70000c2d
70000b28:	70000c01 	.word	0x70000c01
70000b2c:	70000c17 	.word	0x70000c17
70000b30:	70000bc3 	.word	0x70000bc3
      {
        case SET_CUR:
          if (req->wIndex == 0x0001)  /* VideoStreaming Interface */
70000b34:	683b      	ldr	r3, [r7, #0]
70000b36:	889b      	ldrh	r3, [r3, #4]
70000b38:	2b01      	cmp	r3, #1
70000b3a:	d17e      	bne.n	70000c3a <USBD_VIDEO_Setup+0x18a>
          {
            if (req->wValue == (VS_PROBE_CONTROL << 8))
70000b3c:	683b      	ldr	r3, [r7, #0]
70000b3e:	885b      	ldrh	r3, [r3, #2]
70000b40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70000b44:	d107      	bne.n	70000b56 <USBD_VIDEO_Setup+0xa6>
            {
              (void)USBD_CtlPrepareRx(pdev, (uint8_t *)&videoProbeControl, req->wLength);
70000b46:	683b      	ldr	r3, [r7, #0]
70000b48:	88db      	ldrh	r3, [r3, #6]
70000b4a:	461a      	mov	r2, r3
70000b4c:	4976      	ldr	r1, [pc, #472]	@ (70000d28 <USBD_VIDEO_Setup+0x278>)
70000b4e:	6878      	ldr	r0, [r7, #4]
70000b50:	f007 f910 	bl	70007d74 <USBD_CtlPrepareRx>
            else if (req->wValue == (VS_COMMIT_CONTROL << 8))
            {
              (void)USBD_CtlPrepareRx(pdev, (uint8_t *)&videoCommitControl, req->wLength);
            }
          }
          break;
70000b54:	e071      	b.n	70000c3a <USBD_VIDEO_Setup+0x18a>
            else if (req->wValue == (VS_COMMIT_CONTROL << 8))
70000b56:	683b      	ldr	r3, [r7, #0]
70000b58:	885b      	ldrh	r3, [r3, #2]
70000b5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70000b5e:	d16c      	bne.n	70000c3a <USBD_VIDEO_Setup+0x18a>
              (void)USBD_CtlPrepareRx(pdev, (uint8_t *)&videoCommitControl, req->wLength);
70000b60:	683b      	ldr	r3, [r7, #0]
70000b62:	88db      	ldrh	r3, [r3, #6]
70000b64:	461a      	mov	r2, r3
70000b66:	4971      	ldr	r1, [pc, #452]	@ (70000d2c <USBD_VIDEO_Setup+0x27c>)
70000b68:	6878      	ldr	r0, [r7, #4]
70000b6a:	f007 f903 	bl	70007d74 <USBD_CtlPrepareRx>
          break;
70000b6e:	e064      	b.n	70000c3a <USBD_VIDEO_Setup+0x18a>

        case GET_CUR:
          if (req->wIndex == 0x0001)  /* VideoStreaming Interface */
70000b70:	683b      	ldr	r3, [r7, #0]
70000b72:	889b      	ldrh	r3, [r3, #4]
70000b74:	2b01      	cmp	r3, #1
70000b76:	d112      	bne.n	70000b9e <USBD_VIDEO_Setup+0xee>
          {
            if (req->wValue == (VS_PROBE_CONTROL << 8))
70000b78:	683b      	ldr	r3, [r7, #0]
70000b7a:	885b      	ldrh	r3, [r3, #2]
70000b7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70000b80:	d104      	bne.n	70000b8c <USBD_VIDEO_Setup+0xdc>
            {
              pbuf = (uint8_t *)&videoProbeControl;
70000b82:	4b69      	ldr	r3, [pc, #420]	@ (70000d28 <USBD_VIDEO_Setup+0x278>)
70000b84:	617b      	str	r3, [r7, #20]
              len = sizeof(videoProbeControl);
70000b86:	2322      	movs	r3, #34	@ 0x22
70000b88:	817b      	strh	r3, [r7, #10]
70000b8a:	e008      	b.n	70000b9e <USBD_VIDEO_Setup+0xee>
            }
            else if (req->wValue == (VS_COMMIT_CONTROL << 8))
70000b8c:	683b      	ldr	r3, [r7, #0]
70000b8e:	885b      	ldrh	r3, [r3, #2]
70000b90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70000b94:	d103      	bne.n	70000b9e <USBD_VIDEO_Setup+0xee>
            {
              pbuf = (uint8_t *)&videoCommitControl;
70000b96:	4b65      	ldr	r3, [pc, #404]	@ (70000d2c <USBD_VIDEO_Setup+0x27c>)
70000b98:	617b      	str	r3, [r7, #20]
              len = sizeof(videoCommitControl);
70000b9a:	2322      	movs	r3, #34	@ 0x22
70000b9c:	817b      	strh	r3, [r7, #10]
            }
          }

          if (pbuf != NULL)
70000b9e:	697b      	ldr	r3, [r7, #20]
70000ba0:	2b00      	cmp	r3, #0
70000ba2:	d04c      	beq.n	70000c3e <USBD_VIDEO_Setup+0x18e>
          {
            len = MIN(len, req->wLength);
70000ba4:	683b      	ldr	r3, [r7, #0]
70000ba6:	88da      	ldrh	r2, [r3, #6]
70000ba8:	897b      	ldrh	r3, [r7, #10]
70000baa:	4293      	cmp	r3, r2
70000bac:	bf28      	it	cs
70000bae:	4613      	movcs	r3, r2
70000bb0:	b29b      	uxth	r3, r3
70000bb2:	817b      	strh	r3, [r7, #10]
            (void)USBD_CtlSendData(pdev, pbuf, len);
70000bb4:	897b      	ldrh	r3, [r7, #10]
70000bb6:	461a      	mov	r2, r3
70000bb8:	6979      	ldr	r1, [r7, #20]
70000bba:	6878      	ldr	r0, [r7, #4]
70000bbc:	f007 f8ae 	bl	70007d1c <USBD_CtlSendData>
          }
          break;
70000bc0:	e03d      	b.n	70000c3e <USBD_VIDEO_Setup+0x18e>

        case GET_MIN:
        case GET_MAX:
        case GET_DEF:
          if (req->wIndex == 0x0001)  /* VideoStreaming Interface */
70000bc2:	683b      	ldr	r3, [r7, #0]
70000bc4:	889b      	ldrh	r3, [r3, #4]
70000bc6:	2b01      	cmp	r3, #1
70000bc8:	d108      	bne.n	70000bdc <USBD_VIDEO_Setup+0x12c>
          {
            if (req->wValue == (VS_PROBE_CONTROL << 8))
70000bca:	683b      	ldr	r3, [r7, #0]
70000bcc:	885b      	ldrh	r3, [r3, #2]
70000bce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70000bd2:	d103      	bne.n	70000bdc <USBD_VIDEO_Setup+0x12c>
            {
              pbuf = (uint8_t *)&videoProbeControl;
70000bd4:	4b54      	ldr	r3, [pc, #336]	@ (70000d28 <USBD_VIDEO_Setup+0x278>)
70000bd6:	617b      	str	r3, [r7, #20]
              len = sizeof(videoProbeControl);
70000bd8:	2322      	movs	r3, #34	@ 0x22
70000bda:	817b      	strh	r3, [r7, #10]
            }
          }

          if (pbuf != NULL)
70000bdc:	697b      	ldr	r3, [r7, #20]
70000bde:	2b00      	cmp	r3, #0
70000be0:	d02f      	beq.n	70000c42 <USBD_VIDEO_Setup+0x192>
          {
            len = MIN(len, req->wLength);
70000be2:	683b      	ldr	r3, [r7, #0]
70000be4:	88da      	ldrh	r2, [r3, #6]
70000be6:	897b      	ldrh	r3, [r7, #10]
70000be8:	4293      	cmp	r3, r2
70000bea:	bf28      	it	cs
70000bec:	4613      	movcs	r3, r2
70000bee:	b29b      	uxth	r3, r3
70000bf0:	817b      	strh	r3, [r7, #10]
            (void)USBD_CtlSendData(pdev, pbuf, len);
70000bf2:	897b      	ldrh	r3, [r7, #10]
70000bf4:	461a      	mov	r2, r3
70000bf6:	6979      	ldr	r1, [r7, #20]
70000bf8:	6878      	ldr	r0, [r7, #4]
70000bfa:	f007 f88f 	bl	70007d1c <USBD_CtlSendData>
          }
          break;
70000bfe:	e020      	b.n	70000c42 <USBD_VIDEO_Setup+0x192>

        case GET_LEN:
          len = sizeof(videoProbeControl);
70000c00:	2322      	movs	r3, #34	@ 0x22
70000c02:	817b      	strh	r3, [r7, #10]
          pbuf = (uint8_t *)&len;
70000c04:	f107 030a 	add.w	r3, r7, #10
70000c08:	617b      	str	r3, [r7, #20]
          (void)USBD_CtlSendData(pdev, pbuf, 2);
70000c0a:	2202      	movs	r2, #2
70000c0c:	6979      	ldr	r1, [r7, #20]
70000c0e:	6878      	ldr	r0, [r7, #4]
70000c10:	f007 f884 	bl	70007d1c <USBD_CtlSendData>
          break;
70000c14:	e016      	b.n	70000c44 <USBD_VIDEO_Setup+0x194>

        case GET_INFO:
          pbuf = (uint8_t *)&status_info;
70000c16:	f107 0308 	add.w	r3, r7, #8
70000c1a:	617b      	str	r3, [r7, #20]
          status_info = 0x0003;  /* GET/SET supported */
70000c1c:	2303      	movs	r3, #3
70000c1e:	813b      	strh	r3, [r7, #8]
          (void)USBD_CtlSendData(pdev, pbuf, 2);
70000c20:	2202      	movs	r2, #2
70000c22:	6979      	ldr	r1, [r7, #20]
70000c24:	6878      	ldr	r0, [r7, #4]
70000c26:	f007 f879 	bl	70007d1c <USBD_CtlSendData>
          break;
70000c2a:	e00b      	b.n	70000c44 <USBD_VIDEO_Setup+0x194>

        default:
          USBD_CtlError(pdev, req);
70000c2c:	6839      	ldr	r1, [r7, #0]
70000c2e:	6878      	ldr	r0, [r7, #4]
70000c30:	f006 fff7 	bl	70007c22 <USBD_CtlError>
          ret = USBD_FAIL;
70000c34:	2303      	movs	r3, #3
70000c36:	74fb      	strb	r3, [r7, #19]
          break;
70000c38:	e004      	b.n	70000c44 <USBD_VIDEO_Setup+0x194>
          break;
70000c3a:	bf00      	nop
70000c3c:	e06f      	b.n	70000d1e <USBD_VIDEO_Setup+0x26e>
          break;
70000c3e:	bf00      	nop
70000c40:	e06d      	b.n	70000d1e <USBD_VIDEO_Setup+0x26e>
          break;
70000c42:	bf00      	nop
      }
      break;
70000c44:	e06b      	b.n	70000d1e <USBD_VIDEO_Setup+0x26e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
70000c46:	683b      	ldr	r3, [r7, #0]
70000c48:	785b      	ldrb	r3, [r3, #1]
70000c4a:	2b0b      	cmp	r3, #11
70000c4c:	d857      	bhi.n	70000cfe <USBD_VIDEO_Setup+0x24e>
70000c4e:	a201      	add	r2, pc, #4	@ (adr r2, 70000c54 <USBD_VIDEO_Setup+0x1a4>)
70000c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70000c54:	70000c85 	.word	0x70000c85
70000c58:	70000d0d 	.word	0x70000d0d
70000c5c:	70000cff 	.word	0x70000cff
70000c60:	70000cff 	.word	0x70000cff
70000c64:	70000cff 	.word	0x70000cff
70000c68:	70000cff 	.word	0x70000cff
70000c6c:	70000cff 	.word	0x70000cff
70000c70:	70000cff 	.word	0x70000cff
70000c74:	70000cff 	.word	0x70000cff
70000c78:	70000cff 	.word	0x70000cff
70000c7c:	70000caf 	.word	0x70000caf
70000c80:	70000cd9 	.word	0x70000cd9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70000c84:	687b      	ldr	r3, [r7, #4]
70000c86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70000c8a:	b2db      	uxtb	r3, r3
70000c8c:	2b03      	cmp	r3, #3
70000c8e:	d107      	bne.n	70000ca0 <USBD_VIDEO_Setup+0x1f0>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
70000c90:	f107 0308 	add.w	r3, r7, #8
70000c94:	2202      	movs	r2, #2
70000c96:	4619      	mov	r1, r3
70000c98:	6878      	ldr	r0, [r7, #4]
70000c9a:	f007 f83f 	bl	70007d1c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
70000c9e:	e036      	b.n	70000d0e <USBD_VIDEO_Setup+0x25e>
            USBD_CtlError(pdev, req);
70000ca0:	6839      	ldr	r1, [r7, #0]
70000ca2:	6878      	ldr	r0, [r7, #4]
70000ca4:	f006 ffbd 	bl	70007c22 <USBD_CtlError>
            ret = USBD_FAIL;
70000ca8:	2303      	movs	r3, #3
70000caa:	74fb      	strb	r3, [r7, #19]
          break;
70000cac:	e02f      	b.n	70000d0e <USBD_VIDEO_Setup+0x25e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70000cae:	687b      	ldr	r3, [r7, #4]
70000cb0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70000cb4:	b2db      	uxtb	r3, r3
70000cb6:	2b03      	cmp	r3, #3
70000cb8:	d107      	bne.n	70000cca <USBD_VIDEO_Setup+0x21a>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hVideo->streaming_state, 1U);
70000cba:	68fb      	ldr	r3, [r7, #12]
70000cbc:	330f      	adds	r3, #15
70000cbe:	2201      	movs	r2, #1
70000cc0:	4619      	mov	r1, r3
70000cc2:	6878      	ldr	r0, [r7, #4]
70000cc4:	f007 f82a 	bl	70007d1c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
70000cc8:	e021      	b.n	70000d0e <USBD_VIDEO_Setup+0x25e>
            USBD_CtlError(pdev, req);
70000cca:	6839      	ldr	r1, [r7, #0]
70000ccc:	6878      	ldr	r0, [r7, #4]
70000cce:	f006 ffa8 	bl	70007c22 <USBD_CtlError>
            ret = USBD_FAIL;
70000cd2:	2303      	movs	r3, #3
70000cd4:	74fb      	strb	r3, [r7, #19]
          break;
70000cd6:	e01a      	b.n	70000d0e <USBD_VIDEO_Setup+0x25e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70000cd8:	687b      	ldr	r3, [r7, #4]
70000cda:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70000cde:	b2db      	uxtb	r3, r3
70000ce0:	2b03      	cmp	r3, #3
70000ce2:	d105      	bne.n	70000cf0 <USBD_VIDEO_Setup+0x240>
          {
            hVideo->streaming_state = (uint8_t)(req->wValue);
70000ce4:	683b      	ldr	r3, [r7, #0]
70000ce6:	885b      	ldrh	r3, [r3, #2]
70000ce8:	b2da      	uxtb	r2, r3
70000cea:	68fb      	ldr	r3, [r7, #12]
70000cec:	73da      	strb	r2, [r3, #15]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
70000cee:	e00e      	b.n	70000d0e <USBD_VIDEO_Setup+0x25e>
            USBD_CtlError(pdev, req);
70000cf0:	6839      	ldr	r1, [r7, #0]
70000cf2:	6878      	ldr	r0, [r7, #4]
70000cf4:	f006 ff95 	bl	70007c22 <USBD_CtlError>
            ret = USBD_FAIL;
70000cf8:	2303      	movs	r3, #3
70000cfa:	74fb      	strb	r3, [r7, #19]
          break;
70000cfc:	e007      	b.n	70000d0e <USBD_VIDEO_Setup+0x25e>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
70000cfe:	6839      	ldr	r1, [r7, #0]
70000d00:	6878      	ldr	r0, [r7, #4]
70000d02:	f006 ff8e 	bl	70007c22 <USBD_CtlError>
          ret = USBD_FAIL;
70000d06:	2303      	movs	r3, #3
70000d08:	74fb      	strb	r3, [r7, #19]
          break;
70000d0a:	e000      	b.n	70000d0e <USBD_VIDEO_Setup+0x25e>
          break;
70000d0c:	bf00      	nop
      }
      break;
70000d0e:	e006      	b.n	70000d1e <USBD_VIDEO_Setup+0x26e>

    default:
      USBD_CtlError(pdev, req);
70000d10:	6839      	ldr	r1, [r7, #0]
70000d12:	6878      	ldr	r0, [r7, #4]
70000d14:	f006 ff85 	bl	70007c22 <USBD_CtlError>
      ret = USBD_FAIL;
70000d18:	2303      	movs	r3, #3
70000d1a:	74fb      	strb	r3, [r7, #19]
      break;
70000d1c:	bf00      	nop
  }

  return (uint8_t)ret;
70000d1e:	7cfb      	ldrb	r3, [r7, #19]
}
70000d20:	4618      	mov	r0, r3
70000d22:	3718      	adds	r7, #24
70000d24:	46bd      	mov	sp, r7
70000d26:	bd80      	pop	{r7, pc}
70000d28:	24000040 	.word	0x24000040
70000d2c:	2404b1b8 	.word	0x2404b1b8

70000d30 <USBD_VIDEO_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_VIDEO_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
70000d30:	b580      	push	{r7, lr}
70000d32:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
70000d36:	af00      	add	r7, sp, #0
70000d38:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000d3c:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70000d40:	6018      	str	r0, [r3, #0]
70000d42:	460a      	mov	r2, r1
70000d44:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000d48:	f2a3 2315 	subw	r3, r3, #533	@ 0x215
70000d4c:	701a      	strb	r2, [r3, #0]
  USBD_VIDEO_HandleTypeDef *hVideo = (USBD_VIDEO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
70000d4e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000d52:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70000d56:	681b      	ldr	r3, [r3, #0]
70000d58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000d5c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000d60:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70000d64:	681b      	ldr	r3, [r3, #0]
70000d66:	32b0      	adds	r2, #176	@ 0xb0
70000d68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000d6c:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214

  if (epnum == (VIDEO_IN_EP & 0x7F))
70000d70:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000d74:	f2a3 2315 	subw	r3, r3, #533	@ 0x215
70000d78:	781b      	ldrb	r3, [r3, #0]
70000d7a:	2b01      	cmp	r3, #1
70000d7c:	d176      	bne.n	70000e6c <USBD_VIDEO_DataIn+0x13c>
  {
    /* Continue sending frame data if there's more to send */
    if (hVideo->bytes_sent < hVideo->data_length)
70000d7e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000d82:	685a      	ldr	r2, [r3, #4]
70000d84:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000d88:	681b      	ldr	r3, [r3, #0]
70000d8a:	429a      	cmp	r2, r3
70000d8c:	d25d      	bcs.n	70000e4a <USBD_VIDEO_DataIn+0x11a>
    {
      uint32_t remaining = hVideo->data_length - hVideo->bytes_sent;
70000d8e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000d92:	681a      	ldr	r2, [r3, #0]
70000d94:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000d98:	685b      	ldr	r3, [r3, #4]
70000d9a:	1ad3      	subs	r3, r2, r3
70000d9c:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
      uint32_t packet_size = (remaining > (VIDEO_PACKET_SIZE - UVC_PAYLOAD_HEADER_SIZE)) ?
70000da0:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
70000da4:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
70000da8:	bf28      	it	cs
70000daa:	f44f 73ff 	movcs.w	r3, #510	@ 0x1fe
70000dae:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

      /* Prepare packet with header */
      uint8_t packet[VIDEO_PACKET_SIZE];

      /* Copy header */
      packet[0] = UVC_PAYLOAD_HEADER_SIZE;
70000db2:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000db6:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70000dba:	2202      	movs	r2, #2
70000dbc:	701a      	strb	r2, [r3, #0]
      packet[1] = hVideo->header[1];
70000dbe:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000dc2:	7b5a      	ldrb	r2, [r3, #13]
70000dc4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000dc8:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70000dcc:	705a      	strb	r2, [r3, #1]

      /* Check if this is the last packet */
      if (hVideo->bytes_sent + packet_size >= hVideo->data_length)
70000dce:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000dd2:	685a      	ldr	r2, [r3, #4]
70000dd4:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
70000dd8:	441a      	add	r2, r3
70000dda:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000dde:	681b      	ldr	r3, [r3, #0]
70000de0:	429a      	cmp	r2, r3
70000de2:	d30c      	bcc.n	70000dfe <USBD_VIDEO_DataIn+0xce>
      {
        packet[1] |= UVC_HEADER_EOF;  /* Mark end of frame */
70000de4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000de8:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70000dec:	785b      	ldrb	r3, [r3, #1]
70000dee:	f043 0302 	orr.w	r3, r3, #2
70000df2:	b2da      	uxtb	r2, r3
70000df4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000df8:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70000dfc:	705a      	strb	r2, [r3, #1]
      }

      /* Copy data */
      memcpy(&packet[UVC_PAYLOAD_HEADER_SIZE],
             &hVideo->data_buffer[hVideo->bytes_sent],
70000dfe:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e02:	689a      	ldr	r2, [r3, #8]
70000e04:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e08:	685b      	ldr	r3, [r3, #4]
70000e0a:	18d1      	adds	r1, r2, r3
      memcpy(&packet[UVC_PAYLOAD_HEADER_SIZE],
70000e0c:	f107 030c 	add.w	r3, r7, #12
70000e10:	3302      	adds	r3, #2
70000e12:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
70000e16:	4618      	mov	r0, r3
70000e18:	f007 fc38 	bl	7000868c <memcpy>
             packet_size);

      /* Send packet */
      USBD_LL_Transmit(pdev, VIDEO_IN_EP, packet, packet_size + UVC_PAYLOAD_HEADER_SIZE);
70000e1c:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
70000e20:	3302      	adds	r3, #2
70000e22:	f107 020c 	add.w	r2, r7, #12
70000e26:	f507 7106 	add.w	r1, r7, #536	@ 0x218
70000e2a:	f5a1 7005 	sub.w	r0, r1, #532	@ 0x214
70000e2e:	2181      	movs	r1, #129	@ 0x81
70000e30:	6800      	ldr	r0, [r0, #0]
70000e32:	f007 fb78 	bl	70008526 <USBD_LL_Transmit>

      hVideo->bytes_sent += packet_size;
70000e36:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e3a:	685a      	ldr	r2, [r3, #4]
70000e3c:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
70000e40:	441a      	add	r2, r3
70000e42:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e46:	605a      	str	r2, [r3, #4]
70000e48:	e010      	b.n	70000e6c <USBD_VIDEO_DataIn+0x13c>
    }
    else
    {
      /* Frame transmission complete, toggle frame ID */
      hVideo->frame_id ^= 1;
70000e4a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e4e:	7b9b      	ldrb	r3, [r3, #14]
70000e50:	f083 0301 	eor.w	r3, r3, #1
70000e54:	b2da      	uxtb	r2, r3
70000e56:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e5a:	739a      	strb	r2, [r3, #14]
      hVideo->bytes_sent = 0;
70000e5c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e60:	2200      	movs	r2, #0
70000e62:	605a      	str	r2, [r3, #4]
      hVideo->data_length = 0;
70000e64:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e68:	2200      	movs	r2, #0
70000e6a:	601a      	str	r2, [r3, #0]
    }
  }

  return (uint8_t)USBD_OK;
70000e6c:	2300      	movs	r3, #0
}
70000e6e:	4618      	mov	r0, r3
70000e70:	f507 7706 	add.w	r7, r7, #536	@ 0x218
70000e74:	46bd      	mov	sp, r7
70000e76:	bd80      	pop	{r7, pc}

70000e78 <USBD_VIDEO_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_VIDEO_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
70000e78:	b480      	push	{r7}
70000e7a:	b083      	sub	sp, #12
70000e7c:	af00      	add	r7, sp, #0
70000e7e:	6078      	str	r0, [r7, #4]
70000e80:	460b      	mov	r3, r1
70000e82:	70fb      	strb	r3, [r7, #3]
  return (uint8_t)USBD_OK;
70000e84:	2300      	movs	r3, #0
}
70000e86:	4618      	mov	r0, r3
70000e88:	370c      	adds	r7, #12
70000e8a:	46bd      	mov	sp, r7
70000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
70000e90:	4770      	bx	lr

70000e92 <USBD_VIDEO_EP0_RxReady>:
  * @brief  USBD_VIDEO_EP0_RxReady
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_VIDEO_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
70000e92:	b580      	push	{r7, lr}
70000e94:	b084      	sub	sp, #16
70000e96:	af00      	add	r7, sp, #0
70000e98:	6078      	str	r0, [r7, #4]
  USBD_VIDEO_HandleTypeDef *hVideo = (USBD_VIDEO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
70000e9a:	687b      	ldr	r3, [r7, #4]
70000e9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000ea0:	687b      	ldr	r3, [r7, #4]
70000ea2:	32b0      	adds	r2, #176	@ 0xb0
70000ea4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000ea8:	60fb      	str	r3, [r7, #12]

  if (hVideo->streaming_state == 1U)
70000eaa:	68fb      	ldr	r3, [r7, #12]
70000eac:	7bdb      	ldrb	r3, [r3, #15]
70000eae:	2b01      	cmp	r3, #1
70000eb0:	d10c      	bne.n	70000ecc <USBD_VIDEO_EP0_RxReady+0x3a>
  {
    /* Streaming interface is active */
    ((USBD_VIDEO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(0, NULL, 0);
70000eb2:	687b      	ldr	r3, [r7, #4]
70000eb4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
70000eb8:	687a      	ldr	r2, [r7, #4]
70000eba:	33b0      	adds	r3, #176	@ 0xb0
70000ebc:	009b      	lsls	r3, r3, #2
70000ebe:	4413      	add	r3, r2
70000ec0:	685b      	ldr	r3, [r3, #4]
70000ec2:	689b      	ldr	r3, [r3, #8]
70000ec4:	2200      	movs	r2, #0
70000ec6:	2100      	movs	r1, #0
70000ec8:	2000      	movs	r0, #0
70000eca:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
70000ecc:	2300      	movs	r3, #0
}
70000ece:	4618      	mov	r0, r3
70000ed0:	3710      	adds	r7, #16
70000ed2:	46bd      	mov	sp, r7
70000ed4:	bd80      	pop	{r7, pc}
	...

70000ed8 <USBD_VIDEO_GetFSCfgDesc>:
  * @brief  USBD_VIDEO_GetFSCfgDesc
  * @param  length: pointer to data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_VIDEO_GetFSCfgDesc(uint16_t *length)
{
70000ed8:	b480      	push	{r7}
70000eda:	b083      	sub	sp, #12
70000edc:	af00      	add	r7, sp, #0
70000ede:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_VIDEO_CfgDesc);
70000ee0:	687b      	ldr	r3, [r7, #4]
70000ee2:	22a9      	movs	r2, #169	@ 0xa9
70000ee4:	801a      	strh	r2, [r3, #0]
  return USBD_VIDEO_CfgDesc;
70000ee6:	4b03      	ldr	r3, [pc, #12]	@ (70000ef4 <USBD_VIDEO_GetFSCfgDesc+0x1c>)
}
70000ee8:	4618      	mov	r0, r3
70000eea:	370c      	adds	r7, #12
70000eec:	46bd      	mov	sp, r7
70000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
70000ef2:	4770      	bx	lr
70000ef4:	24000064 	.word	0x24000064

70000ef8 <USBD_VIDEO_GetHSCfgDesc>:
  * @brief  USBD_VIDEO_GetHSCfgDesc
  * @param  length: pointer to data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_VIDEO_GetHSCfgDesc(uint16_t *length)
{
70000ef8:	b480      	push	{r7}
70000efa:	b083      	sub	sp, #12
70000efc:	af00      	add	r7, sp, #0
70000efe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_VIDEO_CfgDesc);
70000f00:	687b      	ldr	r3, [r7, #4]
70000f02:	22a9      	movs	r2, #169	@ 0xa9
70000f04:	801a      	strh	r2, [r3, #0]
  return USBD_VIDEO_CfgDesc;
70000f06:	4b03      	ldr	r3, [pc, #12]	@ (70000f14 <USBD_VIDEO_GetHSCfgDesc+0x1c>)
}
70000f08:	4618      	mov	r0, r3
70000f0a:	370c      	adds	r7, #12
70000f0c:	46bd      	mov	sp, r7
70000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
70000f12:	4770      	bx	lr
70000f14:	24000064 	.word	0x24000064

70000f18 <USBD_VIDEO_GetDeviceQualifierDesc>:
  * @brief  USBD_VIDEO_GetDeviceQualifierDesc
  * @param  length: pointer to data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_VIDEO_GetDeviceQualifierDesc(uint16_t *length)
{
70000f18:	b480      	push	{r7}
70000f1a:	b083      	sub	sp, #12
70000f1c:	af00      	add	r7, sp, #0
70000f1e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_VIDEO_DeviceQualifierDesc);
70000f20:	687b      	ldr	r3, [r7, #4]
70000f22:	220a      	movs	r2, #10
70000f24:	801a      	strh	r2, [r3, #0]
  return USBD_VIDEO_DeviceQualifierDesc;
70000f26:	4b03      	ldr	r3, [pc, #12]	@ (70000f34 <USBD_VIDEO_GetDeviceQualifierDesc+0x1c>)
}
70000f28:	4618      	mov	r0, r3
70000f2a:	370c      	adds	r7, #12
70000f2c:	46bd      	mov	sp, r7
70000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
70000f32:	4770      	bx	lr
70000f34:	24000110 	.word	0x24000110

70000f38 <USBD_VIDEO_RegisterInterface>:
  * @param  pdev: device instance
  * @param  fops: Video Interface callback
  * @retval status
  */
uint8_t USBD_VIDEO_RegisterInterface(USBD_HandleTypeDef *pdev, USBD_VIDEO_ItfTypeDef *fops)
{
70000f38:	b480      	push	{r7}
70000f3a:	b083      	sub	sp, #12
70000f3c:	af00      	add	r7, sp, #0
70000f3e:	6078      	str	r0, [r7, #4]
70000f40:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
70000f42:	683b      	ldr	r3, [r7, #0]
70000f44:	2b00      	cmp	r3, #0
70000f46:	d101      	bne.n	70000f4c <USBD_VIDEO_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
70000f48:	2303      	movs	r3, #3
70000f4a:	e009      	b.n	70000f60 <USBD_VIDEO_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
70000f4c:	687b      	ldr	r3, [r7, #4]
70000f4e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
70000f52:	687a      	ldr	r2, [r7, #4]
70000f54:	33b0      	adds	r3, #176	@ 0xb0
70000f56:	009b      	lsls	r3, r3, #2
70000f58:	4413      	add	r3, r2
70000f5a:	683a      	ldr	r2, [r7, #0]
70000f5c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
70000f5e:	2300      	movs	r3, #0
}
70000f60:	4618      	mov	r0, r3
70000f62:	370c      	adds	r7, #12
70000f64:	46bd      	mov	sp, r7
70000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
70000f6a:	4770      	bx	lr

70000f6c <USBD_VIDEO_SendFrame>:
  * @param  pbuf: pointer to frame buffer
  * @param  size: frame size
  * @retval status
  */
uint8_t USBD_VIDEO_SendFrame(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t size)
{
70000f6c:	b580      	push	{r7, lr}
70000f6e:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
70000f72:	af00      	add	r7, sp, #0
70000f74:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000f78:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70000f7c:	6018      	str	r0, [r3, #0]
70000f7e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000f82:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
70000f86:	6019      	str	r1, [r3, #0]
70000f88:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000f8c:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70000f90:	601a      	str	r2, [r3, #0]
  USBD_VIDEO_HandleTypeDef *hVideo = (USBD_VIDEO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
70000f92:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000f96:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70000f9a:	681b      	ldr	r3, [r3, #0]
70000f9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000fa0:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000fa4:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70000fa8:	681b      	ldr	r3, [r3, #0]
70000faa:	32b0      	adds	r2, #176	@ 0xb0
70000fac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000fb0:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214

  if (hVideo == NULL)
70000fb4:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000fb8:	2b00      	cmp	r3, #0
70000fba:	d101      	bne.n	70000fc0 <USBD_VIDEO_SendFrame+0x54>
  {
    return (uint8_t)USBD_FAIL;
70000fbc:	2303      	movs	r3, #3
70000fbe:	e088      	b.n	700010d2 <USBD_VIDEO_SendFrame+0x166>
  }

  /* Check if streaming is active */
  if (hVideo->streaming_state != 1U)
70000fc0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000fc4:	7bdb      	ldrb	r3, [r3, #15]
70000fc6:	2b01      	cmp	r3, #1
70000fc8:	d001      	beq.n	70000fce <USBD_VIDEO_SendFrame+0x62>
  {
    return (uint8_t)USBD_BUSY;
70000fca:	2301      	movs	r3, #1
70000fcc:	e081      	b.n	700010d2 <USBD_VIDEO_SendFrame+0x166>
  }

  /* Check if previous frame is still being transmitted */
  if (hVideo->data_length != 0)
70000fce:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000fd2:	681b      	ldr	r3, [r3, #0]
70000fd4:	2b00      	cmp	r3, #0
70000fd6:	d001      	beq.n	70000fdc <USBD_VIDEO_SendFrame+0x70>
  {
    return (uint8_t)USBD_BUSY;
70000fd8:	2301      	movs	r3, #1
70000fda:	e07a      	b.n	700010d2 <USBD_VIDEO_SendFrame+0x166>
  }

  /* Store frame information */
  hVideo->data_buffer = pbuf;
70000fdc:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000fe0:	f507 7206 	add.w	r2, r7, #536	@ 0x218
70000fe4:	f5a2 7204 	sub.w	r2, r2, #528	@ 0x210
70000fe8:	6812      	ldr	r2, [r2, #0]
70000fea:	609a      	str	r2, [r3, #8]
  hVideo->data_length = size;
70000fec:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000ff0:	f507 7206 	add.w	r2, r7, #536	@ 0x218
70000ff4:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
70000ff8:	6812      	ldr	r2, [r2, #0]
70000ffa:	601a      	str	r2, [r3, #0]
  hVideo->bytes_sent = 0;
70000ffc:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001000:	2200      	movs	r2, #0
70001002:	605a      	str	r2, [r3, #4]

  /* Prepare header */
  hVideo->header[0] = UVC_PAYLOAD_HEADER_SIZE;
70001004:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001008:	2202      	movs	r2, #2
7000100a:	731a      	strb	r2, [r3, #12]
  hVideo->header[1] = UVC_HEADER_FID;
7000100c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001010:	2201      	movs	r2, #1
70001012:	735a      	strb	r2, [r3, #13]

  if (hVideo->frame_id)
70001014:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001018:	7b9b      	ldrb	r3, [r3, #14]
7000101a:	2b00      	cmp	r3, #0
7000101c:	d008      	beq.n	70001030 <USBD_VIDEO_SendFrame+0xc4>
  {
    hVideo->header[1] |= UVC_HEADER_FID;
7000101e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001022:	7b5b      	ldrb	r3, [r3, #13]
70001024:	f043 0301 	orr.w	r3, r3, #1
70001028:	b2da      	uxtb	r2, r3
7000102a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000102e:	735a      	strb	r2, [r3, #13]
  }

  /* Send first packet */
  uint32_t first_packet_size = (size > (VIDEO_PACKET_SIZE - UVC_PAYLOAD_HEADER_SIZE)) ?
70001030:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001034:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70001038:	681b      	ldr	r3, [r3, #0]
7000103a:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
7000103e:	bf28      	it	cs
70001040:	f44f 73ff 	movcs.w	r3, #510	@ 0x1fe
70001044:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
                                (VIDEO_PACKET_SIZE - UVC_PAYLOAD_HEADER_SIZE) : size;

  uint8_t packet[VIDEO_PACKET_SIZE];

  /* Copy header */
  packet[0] = hVideo->header[0];
70001048:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000104c:	7b1a      	ldrb	r2, [r3, #12]
7000104e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001052:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
70001056:	701a      	strb	r2, [r3, #0]
  packet[1] = hVideo->header[1];
70001058:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000105c:	7b5a      	ldrb	r2, [r3, #13]
7000105e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001062:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
70001066:	705a      	strb	r2, [r3, #1]

  /* Check if entire frame fits in one packet */
  if (first_packet_size >= size)
70001068:	f507 7306 	add.w	r3, r7, #536	@ 0x218
7000106c:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70001070:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
70001074:	681b      	ldr	r3, [r3, #0]
70001076:	429a      	cmp	r2, r3
70001078:	d30c      	bcc.n	70001094 <USBD_VIDEO_SendFrame+0x128>
  {
    packet[1] |= UVC_HEADER_EOF;  /* Mark end of frame */
7000107a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
7000107e:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
70001082:	785b      	ldrb	r3, [r3, #1]
70001084:	f043 0302 	orr.w	r3, r3, #2
70001088:	b2da      	uxtb	r2, r3
7000108a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
7000108e:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
70001092:	705a      	strb	r2, [r3, #1]
  }

  /* Copy data */
  memcpy(&packet[UVC_PAYLOAD_HEADER_SIZE], pbuf, first_packet_size);
70001094:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001098:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
7000109c:	f107 0210 	add.w	r2, r7, #16
700010a0:	1c90      	adds	r0, r2, #2
700010a2:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
700010a6:	6819      	ldr	r1, [r3, #0]
700010a8:	f007 faf0 	bl	7000868c <memcpy>

  /* Transmit */
  USBD_LL_Transmit(pdev, VIDEO_IN_EP, packet, first_packet_size + UVC_PAYLOAD_HEADER_SIZE);
700010ac:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
700010b0:	3302      	adds	r3, #2
700010b2:	f107 0210 	add.w	r2, r7, #16
700010b6:	f507 7106 	add.w	r1, r7, #536	@ 0x218
700010ba:	f5a1 7003 	sub.w	r0, r1, #524	@ 0x20c
700010be:	2181      	movs	r1, #129	@ 0x81
700010c0:	6800      	ldr	r0, [r0, #0]
700010c2:	f007 fa30 	bl	70008526 <USBD_LL_Transmit>

  hVideo->bytes_sent = first_packet_size;
700010c6:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700010ca:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
700010ce:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
700010d0:	2300      	movs	r3, #0
}
700010d2:	4618      	mov	r0, r3
700010d4:	f507 7706 	add.w	r7, r7, #536	@ 0x218
700010d8:	46bd      	mov	sp, r7
700010da:	bd80      	pop	{r7, pc}

700010dc <VIDEO_Init_FS>:
/**
  * @brief  Initializes the VIDEO media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t VIDEO_Init_FS(void)
{
700010dc:	b580      	push	{r7, lr}
700010de:	af00      	add	r7, sp, #0
  if (camera_initialized)
700010e0:	4b18      	ldr	r3, [pc, #96]	@ (70001144 <VIDEO_Init_FS+0x68>)
700010e2:	781b      	ldrb	r3, [r3, #0]
700010e4:	2b00      	cmp	r3, #0
700010e6:	d001      	beq.n	700010ec <VIDEO_Init_FS+0x10>
  {
    return (USBD_OK);
700010e8:	2300      	movs	r3, #0
700010ea:	e029      	b.n	70001140 <VIDEO_Init_FS+0x64>
  }

  /* Initialize camera control structure with defaults */
  camera_control.brightness = DEFAULT_BRIGHTNESS;
700010ec:	4b16      	ldr	r3, [pc, #88]	@ (70001148 <VIDEO_Init_FS+0x6c>)
700010ee:	2200      	movs	r2, #0
700010f0:	801a      	strh	r2, [r3, #0]
  camera_control.contrast = DEFAULT_CONTRAST;
700010f2:	4b15      	ldr	r3, [pc, #84]	@ (70001148 <VIDEO_Init_FS+0x6c>)
700010f4:	2264      	movs	r2, #100	@ 0x64
700010f6:	805a      	strh	r2, [r3, #2]
  camera_control.hue = DEFAULT_HUE;
700010f8:	4b13      	ldr	r3, [pc, #76]	@ (70001148 <VIDEO_Init_FS+0x6c>)
700010fa:	2200      	movs	r2, #0
700010fc:	809a      	strh	r2, [r3, #4]
  camera_control.saturation = DEFAULT_SATURATION;
700010fe:	4b12      	ldr	r3, [pc, #72]	@ (70001148 <VIDEO_Init_FS+0x6c>)
70001100:	2264      	movs	r2, #100	@ 0x64
70001102:	80da      	strh	r2, [r3, #6]
  camera_control.sharpness = DEFAULT_SHARPNESS;
70001104:	4b10      	ldr	r3, [pc, #64]	@ (70001148 <VIDEO_Init_FS+0x6c>)
70001106:	2264      	movs	r2, #100	@ 0x64
70001108:	811a      	strh	r2, [r3, #8]
  camera_control.gamma = DEFAULT_GAMMA;
7000110a:	4b0f      	ldr	r3, [pc, #60]	@ (70001148 <VIDEO_Init_FS+0x6c>)
7000110c:	2264      	movs	r2, #100	@ 0x64
7000110e:	815a      	strh	r2, [r3, #10]
  camera_control.white_balance_temp = DEFAULT_WHITE_BALANCE;
70001110:	4b0d      	ldr	r3, [pc, #52]	@ (70001148 <VIDEO_Init_FS+0x6c>)
70001112:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
70001116:	819a      	strh	r2, [r3, #12]
  camera_control.white_balance_auto = 1;  /* Auto white balance ON */
70001118:	4b0b      	ldr	r3, [pc, #44]	@ (70001148 <VIDEO_Init_FS+0x6c>)
7000111a:	2201      	movs	r2, #1
7000111c:	739a      	strb	r2, [r3, #14]
  camera_control.power_line_freq = 1;     /* 50Hz */
7000111e:	4b0a      	ldr	r3, [pc, #40]	@ (70001148 <VIDEO_Init_FS+0x6c>)
70001120:	2201      	movs	r2, #1
70001122:	73da      	strb	r2, [r3, #15]
  camera_control.backlight_comp = 0;      /* OFF */
70001124:	4b08      	ldr	r3, [pc, #32]	@ (70001148 <VIDEO_Init_FS+0x6c>)
70001126:	2200      	movs	r2, #0
70001128:	741a      	strb	r2, [r3, #16]
  camera_control.gain = DEFAULT_GAIN;
7000112a:	4b07      	ldr	r3, [pc, #28]	@ (70001148 <VIDEO_Init_FS+0x6c>)
7000112c:	2232      	movs	r2, #50	@ 0x32
7000112e:	825a      	strh	r2, [r3, #18]

  /* Initialize camera sensor */
  VIDEO_InitCameraSensor();
70001130:	f000 f8c6 	bl	700012c0 <VIDEO_InitCameraSensor>

  /* Apply default settings */
  VIDEO_ApplyCameraSettings();
70001134:	f000 f8cb 	bl	700012ce <VIDEO_ApplyCameraSettings>

  camera_initialized = 1;
70001138:	4b02      	ldr	r3, [pc, #8]	@ (70001144 <VIDEO_Init_FS+0x68>)
7000113a:	2201      	movs	r2, #1
7000113c:	701a      	strb	r2, [r3, #0]

  return (USBD_OK);
7000113e:	2300      	movs	r3, #0
}
70001140:	4618      	mov	r0, r3
70001142:	bd80      	pop	{r7, pc}
70001144:	2404b1f0 	.word	0x2404b1f0
70001148:	2404b1dc 	.word	0x2404b1dc

7000114c <VIDEO_DeInit_FS>:
/**
  * @brief  DeInitializes the VIDEO media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t VIDEO_DeInit_FS(void)
{
7000114c:	b480      	push	{r7}
7000114e:	af00      	add	r7, sp, #0
  camera_initialized = 0;
70001150:	4b04      	ldr	r3, [pc, #16]	@ (70001164 <VIDEO_DeInit_FS+0x18>)
70001152:	2200      	movs	r2, #0
70001154:	701a      	strb	r2, [r3, #0]
   * - Disable camera sensor via I2C
   * - Turn off camera power supply
   * - Release GPIO resources
   */

  return (USBD_OK);
70001156:	2300      	movs	r3, #0
}
70001158:	4618      	mov	r0, r3
7000115a:	46bd      	mov	sp, r7
7000115c:	f85d 7b04 	ldr.w	r7, [sp], #4
70001160:	4770      	bx	lr
70001162:	bf00      	nop
70001164:	2404b1f0 	.word	0x2404b1f0

70001168 <VIDEO_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t VIDEO_Control_FS(uint8_t req, uint8_t *pbuf, uint16_t length)
{
70001168:	b580      	push	{r7, lr}
7000116a:	b084      	sub	sp, #16
7000116c:	af00      	add	r7, sp, #0
7000116e:	4603      	mov	r3, r0
70001170:	6039      	str	r1, [r7, #0]
70001172:	71fb      	strb	r3, [r7, #7]
70001174:	4613      	mov	r3, r2
70001176:	80bb      	strh	r3, [r7, #4]
  int16_t value;

  switch (req)
70001178:	79fb      	ldrb	r3, [r7, #7]
7000117a:	2b01      	cmp	r3, #1
7000117c:	d01a      	beq.n	700011b4 <VIDEO_Control_FS+0x4c>
7000117e:	2b00      	cmp	r3, #0
70001180:	dd7b      	ble.n	7000127a <VIDEO_Control_FS+0x112>
70001182:	2b87      	cmp	r3, #135	@ 0x87
70001184:	dc79      	bgt.n	7000127a <VIDEO_Control_FS+0x112>
70001186:	2b81      	cmp	r3, #129	@ 0x81
70001188:	db77      	blt.n	7000127a <VIDEO_Control_FS+0x112>
7000118a:	3b81      	subs	r3, #129	@ 0x81
7000118c:	2b06      	cmp	r3, #6
7000118e:	d874      	bhi.n	7000127a <VIDEO_Control_FS+0x112>
70001190:	a201      	add	r2, pc, #4	@ (adr r2, 70001198 <VIDEO_Control_FS+0x30>)
70001192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70001196:	bf00      	nop
70001198:	700011ef 	.word	0x700011ef
7000119c:	70001215 	.word	0x70001215
700011a0:	7000122b 	.word	0x7000122b
700011a4:	70001241 	.word	0x70001241
700011a8:	7000127b 	.word	0x7000127b
700011ac:	7000126d 	.word	0x7000126d
700011b0:	70001257 	.word	0x70001257
  {
    case SET_CUR:
      /* Process SET_CUR request */
      if (length >= 2)
700011b4:	88bb      	ldrh	r3, [r7, #4]
700011b6:	2b01      	cmp	r3, #1
700011b8:	d961      	bls.n	7000127e <VIDEO_Control_FS+0x116>
      {
        value = (int16_t)(pbuf[0] | (pbuf[1] << 8));
700011ba:	683b      	ldr	r3, [r7, #0]
700011bc:	781b      	ldrb	r3, [r3, #0]
700011be:	b21a      	sxth	r2, r3
700011c0:	683b      	ldr	r3, [r7, #0]
700011c2:	3301      	adds	r3, #1
700011c4:	781b      	ldrb	r3, [r3, #0]
700011c6:	b21b      	sxth	r3, r3
700011c8:	021b      	lsls	r3, r3, #8
700011ca:	b21b      	sxth	r3, r3
700011cc:	4313      	orrs	r3, r2
700011ce:	81fb      	strh	r3, [r7, #14]
         * This is simplified - in a complete implementation you'd check the
         * actual control selector from the setup packet
         */

        /* For now, we'll handle brightness as an example */
        if (value >= MIN_BRIGHTNESS && value <= MAX_BRIGHTNESS)
700011d0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
700011d4:	f113 0f80 	cmn.w	r3, #128	@ 0x80
700011d8:	db51      	blt.n	7000127e <VIDEO_Control_FS+0x116>
700011da:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
700011de:	2b7f      	cmp	r3, #127	@ 0x7f
700011e0:	dc4d      	bgt.n	7000127e <VIDEO_Control_FS+0x116>
        {
          camera_control.brightness = value;
700011e2:	4a30      	ldr	r2, [pc, #192]	@ (700012a4 <VIDEO_Control_FS+0x13c>)
700011e4:	89fb      	ldrh	r3, [r7, #14]
700011e6:	8013      	strh	r3, [r2, #0]
          VIDEO_ApplyCameraSettings();
700011e8:	f000 f871 	bl	700012ce <VIDEO_ApplyCameraSettings>
        }
      }
      break;
700011ec:	e047      	b.n	7000127e <VIDEO_Control_FS+0x116>

    case GET_CUR:
      /* Process GET_CUR request - return current value */
      if (length >= 2)
700011ee:	88bb      	ldrh	r3, [r7, #4]
700011f0:	2b01      	cmp	r3, #1
700011f2:	d946      	bls.n	70001282 <VIDEO_Control_FS+0x11a>
      {
        /* Return brightness as example */
        pbuf[0] = (uint8_t)(camera_control.brightness & 0xFF);
700011f4:	4b2b      	ldr	r3, [pc, #172]	@ (700012a4 <VIDEO_Control_FS+0x13c>)
700011f6:	f9b3 3000 	ldrsh.w	r3, [r3]
700011fa:	b2da      	uxtb	r2, r3
700011fc:	683b      	ldr	r3, [r7, #0]
700011fe:	701a      	strb	r2, [r3, #0]
        pbuf[1] = (uint8_t)((camera_control.brightness >> 8) & 0xFF);
70001200:	4b28      	ldr	r3, [pc, #160]	@ (700012a4 <VIDEO_Control_FS+0x13c>)
70001202:	f9b3 3000 	ldrsh.w	r3, [r3]
70001206:	121b      	asrs	r3, r3, #8
70001208:	b21a      	sxth	r2, r3
7000120a:	683b      	ldr	r3, [r7, #0]
7000120c:	3301      	adds	r3, #1
7000120e:	b2d2      	uxtb	r2, r2
70001210:	701a      	strb	r2, [r3, #0]
      }
      break;
70001212:	e036      	b.n	70001282 <VIDEO_Control_FS+0x11a>

    case GET_MIN:
      /* Process GET_MIN request - return minimum value */
      if (length >= 2)
70001214:	88bb      	ldrh	r3, [r7, #4]
70001216:	2b01      	cmp	r3, #1
70001218:	d935      	bls.n	70001286 <VIDEO_Control_FS+0x11e>
      {
        pbuf[0] = (uint8_t)(MIN_BRIGHTNESS & 0xFF);
7000121a:	683b      	ldr	r3, [r7, #0]
7000121c:	2280      	movs	r2, #128	@ 0x80
7000121e:	701a      	strb	r2, [r3, #0]
        pbuf[1] = (uint8_t)((MIN_BRIGHTNESS >> 8) & 0xFF);
70001220:	683b      	ldr	r3, [r7, #0]
70001222:	3301      	adds	r3, #1
70001224:	22ff      	movs	r2, #255	@ 0xff
70001226:	701a      	strb	r2, [r3, #0]
      }
      break;
70001228:	e02d      	b.n	70001286 <VIDEO_Control_FS+0x11e>

    case GET_MAX:
      /* Process GET_MAX request - return maximum value */
      if (length >= 2)
7000122a:	88bb      	ldrh	r3, [r7, #4]
7000122c:	2b01      	cmp	r3, #1
7000122e:	d92c      	bls.n	7000128a <VIDEO_Control_FS+0x122>
      {
        pbuf[0] = (uint8_t)(MAX_BRIGHTNESS & 0xFF);
70001230:	683b      	ldr	r3, [r7, #0]
70001232:	227f      	movs	r2, #127	@ 0x7f
70001234:	701a      	strb	r2, [r3, #0]
        pbuf[1] = (uint8_t)((MAX_BRIGHTNESS >> 8) & 0xFF);
70001236:	683b      	ldr	r3, [r7, #0]
70001238:	3301      	adds	r3, #1
7000123a:	2200      	movs	r2, #0
7000123c:	701a      	strb	r2, [r3, #0]
      }
      break;
7000123e:	e024      	b.n	7000128a <VIDEO_Control_FS+0x122>

    case GET_RES:
      /* Process GET_RES request - return resolution/step */
      if (length >= 2)
70001240:	88bb      	ldrh	r3, [r7, #4]
70001242:	2b01      	cmp	r3, #1
70001244:	d923      	bls.n	7000128e <VIDEO_Control_FS+0x126>
      {
        pbuf[0] = 0x01;  /* Step of 1 */
70001246:	683b      	ldr	r3, [r7, #0]
70001248:	2201      	movs	r2, #1
7000124a:	701a      	strb	r2, [r3, #0]
        pbuf[1] = 0x00;
7000124c:	683b      	ldr	r3, [r7, #0]
7000124e:	3301      	adds	r3, #1
70001250:	2200      	movs	r2, #0
70001252:	701a      	strb	r2, [r3, #0]
      }
      break;
70001254:	e01b      	b.n	7000128e <VIDEO_Control_FS+0x126>

    case GET_DEF:
      /* Process GET_DEF request - return default value */
      if (length >= 2)
70001256:	88bb      	ldrh	r3, [r7, #4]
70001258:	2b01      	cmp	r3, #1
7000125a:	d91a      	bls.n	70001292 <VIDEO_Control_FS+0x12a>
      {
        pbuf[0] = (uint8_t)(DEFAULT_BRIGHTNESS & 0xFF);
7000125c:	683b      	ldr	r3, [r7, #0]
7000125e:	2200      	movs	r2, #0
70001260:	701a      	strb	r2, [r3, #0]
        pbuf[1] = (uint8_t)((DEFAULT_BRIGHTNESS >> 8) & 0xFF);
70001262:	683b      	ldr	r3, [r7, #0]
70001264:	3301      	adds	r3, #1
70001266:	2200      	movs	r2, #0
70001268:	701a      	strb	r2, [r3, #0]
      }
      break;
7000126a:	e012      	b.n	70001292 <VIDEO_Control_FS+0x12a>

    case GET_INFO:
      /* Return capability info - GET/SET supported */
      if (length >= 1)
7000126c:	88bb      	ldrh	r3, [r7, #4]
7000126e:	2b00      	cmp	r3, #0
70001270:	d011      	beq.n	70001296 <VIDEO_Control_FS+0x12e>
      {
        pbuf[0] = 0x03;  /* Supports GET and SET */
70001272:	683b      	ldr	r3, [r7, #0]
70001274:	2203      	movs	r2, #3
70001276:	701a      	strb	r2, [r3, #0]
      }
      break;
70001278:	e00d      	b.n	70001296 <VIDEO_Control_FS+0x12e>

    default:
      break;
7000127a:	bf00      	nop
7000127c:	e00c      	b.n	70001298 <VIDEO_Control_FS+0x130>
      break;
7000127e:	bf00      	nop
70001280:	e00a      	b.n	70001298 <VIDEO_Control_FS+0x130>
      break;
70001282:	bf00      	nop
70001284:	e008      	b.n	70001298 <VIDEO_Control_FS+0x130>
      break;
70001286:	bf00      	nop
70001288:	e006      	b.n	70001298 <VIDEO_Control_FS+0x130>
      break;
7000128a:	bf00      	nop
7000128c:	e004      	b.n	70001298 <VIDEO_Control_FS+0x130>
      break;
7000128e:	bf00      	nop
70001290:	e002      	b.n	70001298 <VIDEO_Control_FS+0x130>
      break;
70001292:	bf00      	nop
70001294:	e000      	b.n	70001298 <VIDEO_Control_FS+0x130>
      break;
70001296:	bf00      	nop
  }

  return (USBD_OK);
70001298:	2300      	movs	r3, #0
}
7000129a:	4618      	mov	r0, r3
7000129c:	3710      	adds	r7, #16
7000129e:	46bd      	mov	sp, r7
700012a0:	bd80      	pop	{r7, pc}
700012a2:	bf00      	nop
700012a4:	2404b1dc 	.word	0x2404b1dc

700012a8 <VIDEO_PrepareFrame_FS>:
  * @param  pbuf: Pointer to frame buffer pointer
  * @param  psize: Pointer to frame size
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t VIDEO_PrepareFrame_FS(uint8_t **pbuf, uint32_t *psize)
{
700012a8:	b480      	push	{r7}
700012aa:	b083      	sub	sp, #12
700012ac:	af00      	add	r7, sp, #0
700012ae:	6078      	str	r0, [r7, #4]
700012b0:	6039      	str	r1, [r7, #0]
   * - Format conversion
   * - Timestamp addition
   * - Quality adjustment
   */

  return (USBD_OK);
700012b2:	2300      	movs	r3, #0
}
700012b4:	4618      	mov	r0, r3
700012b6:	370c      	adds	r7, #12
700012b8:	46bd      	mov	sp, r7
700012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
700012be:	4770      	bx	lr

700012c0 <VIDEO_InitCameraSensor>:
/**
  * @brief  Initialize camera sensor via I2C or configuration interface
  * @retval None
  */
static void VIDEO_InitCameraSensor(void)
{
700012c0:	b580      	push	{r7, lr}
700012c2:	af00      	add	r7, sp, #0
   *
   * Example for a generic camera:
   */

  /* Delay for camera power-up */
  HAL_Delay(100);
700012c4:	2064      	movs	r0, #100	@ 0x64
700012c6:	f000 f8a7 	bl	70001418 <HAL_Delay>
   * reg_data[1] = 0x01;  // Start
   * HAL_I2C_Master_Transmit(&hi2c1, CAMERA_I2C_ADDRESS, reg_data, 2, 1000);
   */

  /* TODO: Add your camera-specific initialization here */
}
700012ca:	bf00      	nop
700012cc:	bd80      	pop	{r7, pc}

700012ce <VIDEO_ApplyCameraSettings>:
/**
  * @brief  Apply camera control settings to the sensor
  * @retval None
  */
static void VIDEO_ApplyCameraSettings(void)
{
700012ce:	b480      	push	{r7}
700012d0:	af00      	add	r7, sp, #0
  gain_reg[1] = (uint8_t)camera_control.gain;
  HAL_I2C_Master_Transmit(&hi2c1, CAMERA_I2C_ADDRESS, gain_reg, 2, 1000);
  */

  /* TODO: Add your camera-specific register writes here */
}
700012d2:	bf00      	nop
700012d4:	46bd      	mov	sp, r7
700012d6:	f85d 7b04 	ldr.w	r7, [sp], #4
700012da:	4770      	bx	lr

700012dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
700012dc:	480d      	ldr	r0, [pc, #52]	@ (70001314 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
700012de:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
700012e0:	f7ff fb34 	bl	7000094c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
700012e4:	480c      	ldr	r0, [pc, #48]	@ (70001318 <LoopForever+0x6>)
  ldr r1, =_edata
700012e6:	490d      	ldr	r1, [pc, #52]	@ (7000131c <LoopForever+0xa>)
  ldr r2, =_sidata
700012e8:	4a0d      	ldr	r2, [pc, #52]	@ (70001320 <LoopForever+0xe>)
  movs r3, #0
700012ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
700012ec:	e002      	b.n	700012f4 <LoopCopyDataInit>

700012ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
700012ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
700012f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
700012f2:	3304      	adds	r3, #4

700012f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
700012f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
700012f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
700012f8:	d3f9      	bcc.n	700012ee <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
700012fa:	4a0a      	ldr	r2, [pc, #40]	@ (70001324 <LoopForever+0x12>)
  ldr r4, =_ebss
700012fc:	4c0a      	ldr	r4, [pc, #40]	@ (70001328 <LoopForever+0x16>)
  movs r3, #0
700012fe:	2300      	movs	r3, #0
  b LoopFillZerobss
70001300:	e001      	b.n	70001306 <LoopFillZerobss>

70001302 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
70001302:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
70001304:	3204      	adds	r2, #4

70001306 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
70001306:	42a2      	cmp	r2, r4
  bcc FillZerobss
70001308:	d3fb      	bcc.n	70001302 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
7000130a:	f007 f99b 	bl	70008644 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
7000130e:	f7fe ffef 	bl	700002f0 <main>

70001312 <LoopForever>:

LoopForever:
  b LoopForever
70001312:	e7fe      	b.n	70001312 <LoopForever>
  ldr   r0, =_estack
70001314:	20010000 	.word	0x20010000
  ldr r0, =_sdata
70001318:	24000000 	.word	0x24000000
  ldr r1, =_edata
7000131c:	24000188 	.word	0x24000188
  ldr r2, =_sidata
70001320:	70008714 	.word	0x70008714
  ldr r2, =_sbss
70001324:	2404b188 	.word	0x2404b188
  ldr r4, =_ebss
70001328:	2404be9c 	.word	0x2404be9c

7000132c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
7000132c:	e7fe      	b.n	7000132c <ADC1_2_IRQHandler>

7000132e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
7000132e:	b580      	push	{r7, lr}
70001330:	b082      	sub	sp, #8
70001332:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
70001334:	2300      	movs	r3, #0
70001336:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
70001338:	2003      	movs	r0, #3
7000133a:	f000 f981 	bl	70001640 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
7000133e:	200f      	movs	r0, #15
70001340:	f000 f80e 	bl	70001360 <HAL_InitTick>
70001344:	4603      	mov	r3, r0
70001346:	2b00      	cmp	r3, #0
70001348:	d002      	beq.n	70001350 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
7000134a:	2301      	movs	r3, #1
7000134c:	71fb      	strb	r3, [r7, #7]
7000134e:	e001      	b.n	70001354 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
70001350:	f7ff fa18 	bl	70000784 <HAL_MspInit>
  }

  /* Return function status */
  return status;
70001354:	79fb      	ldrb	r3, [r7, #7]
}
70001356:	4618      	mov	r0, r3
70001358:	3708      	adds	r7, #8
7000135a:	46bd      	mov	sp, r7
7000135c:	bd80      	pop	{r7, pc}
	...

70001360 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
70001360:	b580      	push	{r7, lr}
70001362:	b084      	sub	sp, #16
70001364:	af00      	add	r7, sp, #0
70001366:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
70001368:	2300      	movs	r3, #0
7000136a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
7000136c:	4b17      	ldr	r3, [pc, #92]	@ (700013cc <HAL_InitTick+0x6c>)
7000136e:	781b      	ldrb	r3, [r3, #0]
70001370:	2b00      	cmp	r3, #0
70001372:	d023      	beq.n	700013bc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
70001374:	4b16      	ldr	r3, [pc, #88]	@ (700013d0 <HAL_InitTick+0x70>)
70001376:	681a      	ldr	r2, [r3, #0]
70001378:	4b14      	ldr	r3, [pc, #80]	@ (700013cc <HAL_InitTick+0x6c>)
7000137a:	781b      	ldrb	r3, [r3, #0]
7000137c:	4619      	mov	r1, r3
7000137e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
70001382:	fbb3 f3f1 	udiv	r3, r3, r1
70001386:	fbb2 f3f3 	udiv	r3, r2, r3
7000138a:	4618      	mov	r0, r3
7000138c:	f000 f98b 	bl	700016a6 <HAL_SYSTICK_Config>
70001390:	4603      	mov	r3, r0
70001392:	2b00      	cmp	r3, #0
70001394:	d10f      	bne.n	700013b6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
70001396:	687b      	ldr	r3, [r7, #4]
70001398:	2b0f      	cmp	r3, #15
7000139a:	d809      	bhi.n	700013b0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
7000139c:	2200      	movs	r2, #0
7000139e:	6879      	ldr	r1, [r7, #4]
700013a0:	f04f 30ff 	mov.w	r0, #4294967295
700013a4:	f000 f957 	bl	70001656 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
700013a8:	4a0a      	ldr	r2, [pc, #40]	@ (700013d4 <HAL_InitTick+0x74>)
700013aa:	687b      	ldr	r3, [r7, #4]
700013ac:	6013      	str	r3, [r2, #0]
700013ae:	e007      	b.n	700013c0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
700013b0:	2301      	movs	r3, #1
700013b2:	73fb      	strb	r3, [r7, #15]
700013b4:	e004      	b.n	700013c0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
700013b6:	2301      	movs	r3, #1
700013b8:	73fb      	strb	r3, [r7, #15]
700013ba:	e001      	b.n	700013c0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
700013bc:	2301      	movs	r3, #1
700013be:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
700013c0:	7bfb      	ldrb	r3, [r7, #15]
}
700013c2:	4618      	mov	r0, r3
700013c4:	3710      	adds	r7, #16
700013c6:	46bd      	mov	sp, r7
700013c8:	bd80      	pop	{r7, pc}
700013ca:	bf00      	nop
700013cc:	24000130 	.word	0x24000130
700013d0:	24000004 	.word	0x24000004
700013d4:	2400012c 	.word	0x2400012c

700013d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
700013d8:	b480      	push	{r7}
700013da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
700013dc:	4b06      	ldr	r3, [pc, #24]	@ (700013f8 <HAL_IncTick+0x20>)
700013de:	781b      	ldrb	r3, [r3, #0]
700013e0:	461a      	mov	r2, r3
700013e2:	4b06      	ldr	r3, [pc, #24]	@ (700013fc <HAL_IncTick+0x24>)
700013e4:	681b      	ldr	r3, [r3, #0]
700013e6:	4413      	add	r3, r2
700013e8:	4a04      	ldr	r2, [pc, #16]	@ (700013fc <HAL_IncTick+0x24>)
700013ea:	6013      	str	r3, [r2, #0]
}
700013ec:	bf00      	nop
700013ee:	46bd      	mov	sp, r7
700013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
700013f4:	4770      	bx	lr
700013f6:	bf00      	nop
700013f8:	24000130 	.word	0x24000130
700013fc:	2404b1f4 	.word	0x2404b1f4

70001400 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
70001400:	b480      	push	{r7}
70001402:	af00      	add	r7, sp, #0
  return uwTick;
70001404:	4b03      	ldr	r3, [pc, #12]	@ (70001414 <HAL_GetTick+0x14>)
70001406:	681b      	ldr	r3, [r3, #0]
}
70001408:	4618      	mov	r0, r3
7000140a:	46bd      	mov	sp, r7
7000140c:	f85d 7b04 	ldr.w	r7, [sp], #4
70001410:	4770      	bx	lr
70001412:	bf00      	nop
70001414:	2404b1f4 	.word	0x2404b1f4

70001418 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
70001418:	b580      	push	{r7, lr}
7000141a:	b084      	sub	sp, #16
7000141c:	af00      	add	r7, sp, #0
7000141e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
70001420:	f7ff ffee 	bl	70001400 <HAL_GetTick>
70001424:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
70001426:	687b      	ldr	r3, [r7, #4]
70001428:	60fb      	str	r3, [r7, #12]

  /* Add a period to ensure minimum wait */
  if (wait < HAL_MAX_DELAY)
7000142a:	68fb      	ldr	r3, [r7, #12]
7000142c:	f1b3 3fff 	cmp.w	r3, #4294967295
70001430:	d005      	beq.n	7000143e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
70001432:	4b0a      	ldr	r3, [pc, #40]	@ (7000145c <HAL_Delay+0x44>)
70001434:	781b      	ldrb	r3, [r3, #0]
70001436:	461a      	mov	r2, r3
70001438:	68fb      	ldr	r3, [r7, #12]
7000143a:	4413      	add	r3, r2
7000143c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
7000143e:	bf00      	nop
70001440:	f7ff ffde 	bl	70001400 <HAL_GetTick>
70001444:	4602      	mov	r2, r0
70001446:	68bb      	ldr	r3, [r7, #8]
70001448:	1ad3      	subs	r3, r2, r3
7000144a:	68fa      	ldr	r2, [r7, #12]
7000144c:	429a      	cmp	r2, r3
7000144e:	d8f7      	bhi.n	70001440 <HAL_Delay+0x28>
  {
  }
}
70001450:	bf00      	nop
70001452:	bf00      	nop
70001454:	3710      	adds	r7, #16
70001456:	46bd      	mov	sp, r7
70001458:	bd80      	pop	{r7, pc}
7000145a:	bf00      	nop
7000145c:	24000130 	.word	0x24000130

70001460 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
70001460:	b480      	push	{r7}
70001462:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
70001464:	4b05      	ldr	r3, [pc, #20]	@ (7000147c <HAL_SuspendTick+0x1c>)
70001466:	681b      	ldr	r3, [r3, #0]
70001468:	4a04      	ldr	r2, [pc, #16]	@ (7000147c <HAL_SuspendTick+0x1c>)
7000146a:	f023 0302 	bic.w	r3, r3, #2
7000146e:	6013      	str	r3, [r2, #0]
}
70001470:	bf00      	nop
70001472:	46bd      	mov	sp, r7
70001474:	f85d 7b04 	ldr.w	r7, [sp], #4
70001478:	4770      	bx	lr
7000147a:	bf00      	nop
7000147c:	e000e010 	.word	0xe000e010

70001480 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
70001480:	b480      	push	{r7}
70001482:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
70001484:	4b05      	ldr	r3, [pc, #20]	@ (7000149c <HAL_ResumeTick+0x1c>)
70001486:	681b      	ldr	r3, [r3, #0]
70001488:	4a04      	ldr	r2, [pc, #16]	@ (7000149c <HAL_ResumeTick+0x1c>)
7000148a:	f043 0302 	orr.w	r3, r3, #2
7000148e:	6013      	str	r3, [r2, #0]
}
70001490:	bf00      	nop
70001492:	46bd      	mov	sp, r7
70001494:	f85d 7b04 	ldr.w	r7, [sp], #4
70001498:	4770      	bx	lr
7000149a:	bf00      	nop
7000149c:	e000e010 	.word	0xe000e010

700014a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
700014a0:	b480      	push	{r7}
700014a2:	b085      	sub	sp, #20
700014a4:	af00      	add	r7, sp, #0
700014a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
700014a8:	687b      	ldr	r3, [r7, #4]
700014aa:	f003 0307 	and.w	r3, r3, #7
700014ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
700014b0:	4b0b      	ldr	r3, [pc, #44]	@ (700014e0 <__NVIC_SetPriorityGrouping+0x40>)
700014b2:	68db      	ldr	r3, [r3, #12]
700014b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
700014b6:	68ba      	ldr	r2, [r7, #8]
700014b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
700014bc:	4013      	ands	r3, r2
700014be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
700014c0:	68fb      	ldr	r3, [r7, #12]
700014c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
700014c4:	68bb      	ldr	r3, [r7, #8]
700014c6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
700014c8:	4b06      	ldr	r3, [pc, #24]	@ (700014e4 <__NVIC_SetPriorityGrouping+0x44>)
700014ca:	4313      	orrs	r3, r2
700014cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
700014ce:	4a04      	ldr	r2, [pc, #16]	@ (700014e0 <__NVIC_SetPriorityGrouping+0x40>)
700014d0:	68bb      	ldr	r3, [r7, #8]
700014d2:	60d3      	str	r3, [r2, #12]
}
700014d4:	bf00      	nop
700014d6:	3714      	adds	r7, #20
700014d8:	46bd      	mov	sp, r7
700014da:	f85d 7b04 	ldr.w	r7, [sp], #4
700014de:	4770      	bx	lr
700014e0:	e000ed00 	.word	0xe000ed00
700014e4:	05fa0000 	.word	0x05fa0000

700014e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
700014e8:	b480      	push	{r7}
700014ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
700014ec:	4b04      	ldr	r3, [pc, #16]	@ (70001500 <__NVIC_GetPriorityGrouping+0x18>)
700014ee:	68db      	ldr	r3, [r3, #12]
700014f0:	0a1b      	lsrs	r3, r3, #8
700014f2:	f003 0307 	and.w	r3, r3, #7
}
700014f6:	4618      	mov	r0, r3
700014f8:	46bd      	mov	sp, r7
700014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
700014fe:	4770      	bx	lr
70001500:	e000ed00 	.word	0xe000ed00

70001504 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
70001504:	b480      	push	{r7}
70001506:	b083      	sub	sp, #12
70001508:	af00      	add	r7, sp, #0
7000150a:	4603      	mov	r3, r0
7000150c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
7000150e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
70001512:	2b00      	cmp	r3, #0
70001514:	db0b      	blt.n	7000152e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
70001516:	88fb      	ldrh	r3, [r7, #6]
70001518:	f003 021f 	and.w	r2, r3, #31
7000151c:	4907      	ldr	r1, [pc, #28]	@ (7000153c <__NVIC_EnableIRQ+0x38>)
7000151e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
70001522:	095b      	lsrs	r3, r3, #5
70001524:	2001      	movs	r0, #1
70001526:	fa00 f202 	lsl.w	r2, r0, r2
7000152a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
7000152e:	bf00      	nop
70001530:	370c      	adds	r7, #12
70001532:	46bd      	mov	sp, r7
70001534:	f85d 7b04 	ldr.w	r7, [sp], #4
70001538:	4770      	bx	lr
7000153a:	bf00      	nop
7000153c:	e000e100 	.word	0xe000e100

70001540 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
70001540:	b480      	push	{r7}
70001542:	b083      	sub	sp, #12
70001544:	af00      	add	r7, sp, #0
70001546:	4603      	mov	r3, r0
70001548:	6039      	str	r1, [r7, #0]
7000154a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
7000154c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
70001550:	2b00      	cmp	r3, #0
70001552:	db0a      	blt.n	7000156a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
70001554:	683b      	ldr	r3, [r7, #0]
70001556:	b2da      	uxtb	r2, r3
70001558:	490c      	ldr	r1, [pc, #48]	@ (7000158c <__NVIC_SetPriority+0x4c>)
7000155a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
7000155e:	0112      	lsls	r2, r2, #4
70001560:	b2d2      	uxtb	r2, r2
70001562:	440b      	add	r3, r1
70001564:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
70001568:	e00a      	b.n	70001580 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
7000156a:	683b      	ldr	r3, [r7, #0]
7000156c:	b2da      	uxtb	r2, r3
7000156e:	4908      	ldr	r1, [pc, #32]	@ (70001590 <__NVIC_SetPriority+0x50>)
70001570:	88fb      	ldrh	r3, [r7, #6]
70001572:	f003 030f 	and.w	r3, r3, #15
70001576:	3b04      	subs	r3, #4
70001578:	0112      	lsls	r2, r2, #4
7000157a:	b2d2      	uxtb	r2, r2
7000157c:	440b      	add	r3, r1
7000157e:	761a      	strb	r2, [r3, #24]
}
70001580:	bf00      	nop
70001582:	370c      	adds	r7, #12
70001584:	46bd      	mov	sp, r7
70001586:	f85d 7b04 	ldr.w	r7, [sp], #4
7000158a:	4770      	bx	lr
7000158c:	e000e100 	.word	0xe000e100
70001590:	e000ed00 	.word	0xe000ed00

70001594 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
70001594:	b480      	push	{r7}
70001596:	b089      	sub	sp, #36	@ 0x24
70001598:	af00      	add	r7, sp, #0
7000159a:	60f8      	str	r0, [r7, #12]
7000159c:	60b9      	str	r1, [r7, #8]
7000159e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
700015a0:	68fb      	ldr	r3, [r7, #12]
700015a2:	f003 0307 	and.w	r3, r3, #7
700015a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
700015a8:	69fb      	ldr	r3, [r7, #28]
700015aa:	f1c3 0307 	rsb	r3, r3, #7
700015ae:	2b04      	cmp	r3, #4
700015b0:	bf28      	it	cs
700015b2:	2304      	movcs	r3, #4
700015b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
700015b6:	69fb      	ldr	r3, [r7, #28]
700015b8:	3304      	adds	r3, #4
700015ba:	2b06      	cmp	r3, #6
700015bc:	d902      	bls.n	700015c4 <NVIC_EncodePriority+0x30>
700015be:	69fb      	ldr	r3, [r7, #28]
700015c0:	3b03      	subs	r3, #3
700015c2:	e000      	b.n	700015c6 <NVIC_EncodePriority+0x32>
700015c4:	2300      	movs	r3, #0
700015c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
700015c8:	f04f 32ff 	mov.w	r2, #4294967295
700015cc:	69bb      	ldr	r3, [r7, #24]
700015ce:	fa02 f303 	lsl.w	r3, r2, r3
700015d2:	43da      	mvns	r2, r3
700015d4:	68bb      	ldr	r3, [r7, #8]
700015d6:	401a      	ands	r2, r3
700015d8:	697b      	ldr	r3, [r7, #20]
700015da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
700015dc:	f04f 31ff 	mov.w	r1, #4294967295
700015e0:	697b      	ldr	r3, [r7, #20]
700015e2:	fa01 f303 	lsl.w	r3, r1, r3
700015e6:	43d9      	mvns	r1, r3
700015e8:	687b      	ldr	r3, [r7, #4]
700015ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
700015ec:	4313      	orrs	r3, r2
         );
}
700015ee:	4618      	mov	r0, r3
700015f0:	3724      	adds	r7, #36	@ 0x24
700015f2:	46bd      	mov	sp, r7
700015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
700015f8:	4770      	bx	lr
	...

700015fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
700015fc:	b580      	push	{r7, lr}
700015fe:	b082      	sub	sp, #8
70001600:	af00      	add	r7, sp, #0
70001602:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
70001604:	687b      	ldr	r3, [r7, #4]
70001606:	3b01      	subs	r3, #1
70001608:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
7000160c:	d301      	bcc.n	70001612 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
7000160e:	2301      	movs	r3, #1
70001610:	e00f      	b.n	70001632 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
70001612:	4a0a      	ldr	r2, [pc, #40]	@ (7000163c <SysTick_Config+0x40>)
70001614:	687b      	ldr	r3, [r7, #4]
70001616:	3b01      	subs	r3, #1
70001618:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
7000161a:	210f      	movs	r1, #15
7000161c:	f04f 30ff 	mov.w	r0, #4294967295
70001620:	f7ff ff8e 	bl	70001540 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
70001624:	4b05      	ldr	r3, [pc, #20]	@ (7000163c <SysTick_Config+0x40>)
70001626:	2200      	movs	r2, #0
70001628:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
7000162a:	4b04      	ldr	r3, [pc, #16]	@ (7000163c <SysTick_Config+0x40>)
7000162c:	2207      	movs	r2, #7
7000162e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
70001630:	2300      	movs	r3, #0
}
70001632:	4618      	mov	r0, r3
70001634:	3708      	adds	r7, #8
70001636:	46bd      	mov	sp, r7
70001638:	bd80      	pop	{r7, pc}
7000163a:	bf00      	nop
7000163c:	e000e010 	.word	0xe000e010

70001640 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
70001640:	b580      	push	{r7, lr}
70001642:	b082      	sub	sp, #8
70001644:	af00      	add	r7, sp, #0
70001646:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
70001648:	6878      	ldr	r0, [r7, #4]
7000164a:	f7ff ff29 	bl	700014a0 <__NVIC_SetPriorityGrouping>
}
7000164e:	bf00      	nop
70001650:	3708      	adds	r7, #8
70001652:	46bd      	mov	sp, r7
70001654:	bd80      	pop	{r7, pc}

70001656 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
70001656:	b580      	push	{r7, lr}
70001658:	b086      	sub	sp, #24
7000165a:	af00      	add	r7, sp, #0
7000165c:	4603      	mov	r3, r0
7000165e:	60b9      	str	r1, [r7, #8]
70001660:	607a      	str	r2, [r7, #4]
70001662:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIO_INTERRUPT(IRQn));
  prioritygroup = NVIC_GetPriorityGrouping();
70001664:	f7ff ff40 	bl	700014e8 <__NVIC_GetPriorityGrouping>
70001668:	6178      	str	r0, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
7000166a:	687a      	ldr	r2, [r7, #4]
7000166c:	68b9      	ldr	r1, [r7, #8]
7000166e:	6978      	ldr	r0, [r7, #20]
70001670:	f7ff ff90 	bl	70001594 <NVIC_EncodePriority>
70001674:	4602      	mov	r2, r0
70001676:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
7000167a:	4611      	mov	r1, r2
7000167c:	4618      	mov	r0, r3
7000167e:	f7ff ff5f 	bl	70001540 <__NVIC_SetPriority>
}
70001682:	bf00      	nop
70001684:	3718      	adds	r7, #24
70001686:	46bd      	mov	sp, r7
70001688:	bd80      	pop	{r7, pc}

7000168a <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *         to the appropriate CMSIS device file (stm32h7rsxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
7000168a:	b580      	push	{r7, lr}
7000168c:	b082      	sub	sp, #8
7000168e:	af00      	add	r7, sp, #0
70001690:	4603      	mov	r3, r0
70001692:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
70001694:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
70001698:	4618      	mov	r0, r3
7000169a:	f7ff ff33 	bl	70001504 <__NVIC_EnableIRQ>
}
7000169e:	bf00      	nop
700016a0:	3708      	adds	r7, #8
700016a2:	46bd      	mov	sp, r7
700016a4:	bd80      	pop	{r7, pc}

700016a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
700016a6:	b580      	push	{r7, lr}
700016a8:	b082      	sub	sp, #8
700016aa:	af00      	add	r7, sp, #0
700016ac:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
700016ae:	6878      	ldr	r0, [r7, #4]
700016b0:	f7ff ffa4 	bl	700015fc <SysTick_Config>
700016b4:	4603      	mov	r3, r0
}
700016b6:	4618      	mov	r0, r3
700016b8:	3708      	adds	r7, #8
700016ba:	46bd      	mov	sp, r7
700016bc:	bd80      	pop	{r7, pc}
	...

700016c0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
700016c0:	b480      	push	{r7}
700016c2:	b083      	sub	sp, #12
700016c4:	af00      	add	r7, sp, #0
700016c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dmb 0xF":::"memory");
700016c8:	f3bf 8f5f 	dmb	sy
}
700016cc:	bf00      	nop
  /* Force any outstanding transfers to complete before enabling MPU */
  __DMB();

  /* Enable the MPU */
  MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk);
700016ce:	4a0b      	ldr	r2, [pc, #44]	@ (700016fc <HAL_MPU_Enable+0x3c>)
700016d0:	687b      	ldr	r3, [r7, #4]
700016d2:	f043 0301 	orr.w	r3, r3, #1
700016d6:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
700016d8:	4b09      	ldr	r3, [pc, #36]	@ (70001700 <HAL_MPU_Enable+0x40>)
700016da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700016dc:	4a08      	ldr	r2, [pc, #32]	@ (70001700 <HAL_MPU_Enable+0x40>)
700016de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700016e2:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
700016e4:	f3bf 8f4f 	dsb	sy
}
700016e8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
700016ea:	f3bf 8f6f 	isb	sy
}
700016ee:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
700016f0:	bf00      	nop
700016f2:	370c      	adds	r7, #12
700016f4:	46bd      	mov	sp, r7
700016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
700016fa:	4770      	bx	lr
700016fc:	e000ed90 	.word	0xe000ed90
70001700:	e000ed00 	.word	0xe000ed00

70001704 <HAL_MPU_Disable>:
/**
  * @brief  Disable the MPU.
  * @retval None
  */
void HAL_MPU_Disable(void)
{
70001704:	b480      	push	{r7}
70001706:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
70001708:	f3bf 8f5f 	dmb	sy
}
7000170c:	bf00      	nop
  /* Force any outstanding transfers to complete before disabling MPU */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
7000170e:	4b0a      	ldr	r3, [pc, #40]	@ (70001738 <HAL_MPU_Disable+0x34>)
70001710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70001712:	4a09      	ldr	r2, [pc, #36]	@ (70001738 <HAL_MPU_Disable+0x34>)
70001714:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
70001718:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register */
  MPU->CTRL = 0U;
7000171a:	4b08      	ldr	r3, [pc, #32]	@ (7000173c <HAL_MPU_Disable+0x38>)
7000171c:	2200      	movs	r2, #0
7000171e:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
70001720:	f3bf 8f4f 	dsb	sy
}
70001724:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70001726:	f3bf 8f6f 	isb	sy
}
7000172a:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
7000172c:	bf00      	nop
7000172e:	46bd      	mov	sp, r7
70001730:	f85d 7b04 	ldr.w	r7, [sp], #4
70001734:	4770      	bx	lr
70001736:	bf00      	nop
70001738:	e000ed00 	.word	0xe000ed00
7000173c:	e000ed90 	.word	0xe000ed90

70001740 <HAL_MPU_ConfigRegion>:
  *                  the initialization and configuration information.
  * @note   The region base address must be aligned to the size of the region.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *pMPU_RegionInit)
{
70001740:	b480      	push	{r7}
70001742:	b083      	sub	sp, #12
70001744:	af00      	add	r7, sp, #0
70001746:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(pMPU_RegionInit->Number));
  assert_param(IS_MPU_REGION_ENABLE(pMPU_RegionInit->Enable));

  /* Set the Region number */
  MPU->RNR = pMPU_RegionInit->Number;
70001748:	687b      	ldr	r3, [r7, #4]
7000174a:	785a      	ldrb	r2, [r3, #1]
7000174c:	4b1e      	ldr	r3, [pc, #120]	@ (700017c8 <HAL_MPU_ConfigRegion+0x88>)
7000174e:	609a      	str	r2, [r3, #8]
  assert_param(IS_MPU_SUB_REGION_DISABLE(pMPU_RegionInit->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(pMPU_RegionInit->Size));
  assert_param(IS_MPU_ADDRESS_MULTIPLE_SIZE(pMPU_RegionInit->BaseAddress, pMPU_RegionInit->Size));

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
70001750:	4b1d      	ldr	r3, [pc, #116]	@ (700017c8 <HAL_MPU_ConfigRegion+0x88>)
70001752:	691b      	ldr	r3, [r3, #16]
70001754:	4a1c      	ldr	r2, [pc, #112]	@ (700017c8 <HAL_MPU_ConfigRegion+0x88>)
70001756:	f023 0301 	bic.w	r3, r3, #1
7000175a:	6113      	str	r3, [r2, #16]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
7000175c:	4b1a      	ldr	r3, [pc, #104]	@ (700017c8 <HAL_MPU_ConfigRegion+0x88>)
7000175e:	691b      	ldr	r3, [r3, #16]
70001760:	4a19      	ldr	r2, [pc, #100]	@ (700017c8 <HAL_MPU_ConfigRegion+0x88>)
70001762:	f023 0301 	bic.w	r3, r3, #1
70001766:	6113      	str	r3, [r2, #16]
  MPU->RBAR = pMPU_RegionInit->BaseAddress;
70001768:	4a17      	ldr	r2, [pc, #92]	@ (700017c8 <HAL_MPU_ConfigRegion+0x88>)
7000176a:	687b      	ldr	r3, [r7, #4]
7000176c:	685b      	ldr	r3, [r3, #4]
7000176e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70001770:	687b      	ldr	r3, [r7, #4]
70001772:	7b1b      	ldrb	r3, [r3, #12]
70001774:	071a      	lsls	r2, r3, #28
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
70001776:	687b      	ldr	r3, [r7, #4]
70001778:	7adb      	ldrb	r3, [r3, #11]
7000177a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
7000177c:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
7000177e:	687b      	ldr	r3, [r7, #4]
70001780:	7a9b      	ldrb	r3, [r3, #10]
70001782:	04db      	lsls	r3, r3, #19
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
70001784:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
70001786:	687b      	ldr	r3, [r7, #4]
70001788:	7b5b      	ldrb	r3, [r3, #13]
7000178a:	049b      	lsls	r3, r3, #18
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
7000178c:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
7000178e:	687b      	ldr	r3, [r7, #4]
70001790:	7b9b      	ldrb	r3, [r3, #14]
70001792:	045b      	lsls	r3, r3, #17
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
70001794:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
70001796:	687b      	ldr	r3, [r7, #4]
70001798:	7bdb      	ldrb	r3, [r3, #15]
7000179a:	041b      	lsls	r3, r3, #16
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
7000179c:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
7000179e:	687b      	ldr	r3, [r7, #4]
700017a0:	7a5b      	ldrb	r3, [r3, #9]
700017a2:	021b      	lsls	r3, r3, #8
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
700017a4:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
700017a6:	687b      	ldr	r3, [r7, #4]
700017a8:	7a1b      	ldrb	r3, [r3, #8]
700017aa:	005b      	lsls	r3, r3, #1
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
700017ac:	4313      	orrs	r3, r2
              ((uint32_t)pMPU_RegionInit->Enable           << MPU_RASR_ENABLE_Pos);
700017ae:	687a      	ldr	r2, [r7, #4]
700017b0:	7812      	ldrb	r2, [r2, #0]
700017b2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
700017b4:	4a04      	ldr	r2, [pc, #16]	@ (700017c8 <HAL_MPU_ConfigRegion+0x88>)
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
700017b6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
700017b8:	6113      	str	r3, [r2, #16]
}
700017ba:	bf00      	nop
700017bc:	370c      	adds	r7, #12
700017be:	46bd      	mov	sp, r7
700017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
700017c4:	4770      	bx	lr
700017c6:	bf00      	nop
700017c8:	e000ed90 	.word	0xe000ed90

700017cc <HAL_DCMIPP_Init>:
  * @brief  Initialize the selected HAL DCMIPP handle and associate a DCMIPP peripheral instance.
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_Init(DCMIPP_HandleTypeDef *hdcmipp)
{
700017cc:	b580      	push	{r7, lr}
700017ce:	b084      	sub	sp, #16
700017d0:	af00      	add	r7, sp, #0
700017d2:	6078      	str	r0, [r7, #4]
  uint32_t pipe_index;

  /* Check pointer validity */
  if (hdcmipp == NULL)
700017d4:	687b      	ldr	r3, [r7, #4]
700017d6:	2b00      	cmp	r3, #0
700017d8:	d101      	bne.n	700017de <HAL_DCMIPP_Init+0x12>
  {
    return HAL_ERROR;
700017da:	2301      	movs	r3, #1
700017dc:	e020      	b.n	70001820 <HAL_DCMIPP_Init+0x54>
  }

  /* Check function parameters */
  assert_param(IS_DCMIPP_ALL_INSTANCE(hdcmipp->Instance));

  if (hdcmipp->State == HAL_DCMIPP_STATE_RESET)
700017de:	687b      	ldr	r3, [r7, #4]
700017e0:	791b      	ldrb	r3, [r3, #4]
700017e2:	b2db      	uxtb	r3, r3
700017e4:	2b00      	cmp	r3, #0
700017e6:	d102      	bne.n	700017ee <HAL_DCMIPP_Init+0x22>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmipp->MspInitCallback(hdcmipp);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMIPP_MspInit(hdcmipp);
700017e8:	6878      	ldr	r0, [r7, #4]
700017ea:	f7fe ffe7 	bl	700007bc <HAL_DCMIPP_MspInit>
#endif /* (USE_HAL_DCMIPP_REGISTER_CALLBACKS) */
  }

  /* Change the DCMIPP state */
  hdcmipp->State = HAL_DCMIPP_STATE_BUSY;
700017ee:	687b      	ldr	r3, [r7, #4]
700017f0:	2203      	movs	r2, #3
700017f2:	711a      	strb	r2, [r3, #4]

  /* Reset DCMIPP Pipe state */
  for (pipe_index = 0U; pipe_index < DCMIPP_NUM_OF_PIPES; pipe_index++)
700017f4:	2300      	movs	r3, #0
700017f6:	60fb      	str	r3, [r7, #12]
700017f8:	e008      	b.n	7000180c <HAL_DCMIPP_Init+0x40>
  {
    hdcmipp->PipeState[pipe_index] = HAL_DCMIPP_PIPE_STATE_RESET;
700017fa:	687a      	ldr	r2, [r7, #4]
700017fc:	68fb      	ldr	r3, [r7, #12]
700017fe:	4413      	add	r3, r2
70001800:	3305      	adds	r3, #5
70001802:	2200      	movs	r2, #0
70001804:	701a      	strb	r2, [r3, #0]
  for (pipe_index = 0U; pipe_index < DCMIPP_NUM_OF_PIPES; pipe_index++)
70001806:	68fb      	ldr	r3, [r7, #12]
70001808:	3301      	adds	r3, #1
7000180a:	60fb      	str	r3, [r7, #12]
7000180c:	68fb      	ldr	r3, [r7, #12]
7000180e:	2b00      	cmp	r3, #0
70001810:	d0f3      	beq.n	700017fa <HAL_DCMIPP_Init+0x2e>
  }

  /* Update error code */
  hdcmipp->ErrorCode = HAL_DCMIPP_ERROR_NONE;
70001812:	687b      	ldr	r3, [r7, #4]
70001814:	2200      	movs	r2, #0
70001816:	609a      	str	r2, [r3, #8]

  /* Update the DCMIPP state*/
  hdcmipp->State = HAL_DCMIPP_STATE_INIT;
70001818:	687b      	ldr	r3, [r7, #4]
7000181a:	2201      	movs	r2, #1
7000181c:	711a      	strb	r2, [r3, #4]

  return HAL_OK;
7000181e:	2300      	movs	r3, #0
}
70001820:	4618      	mov	r0, r3
70001822:	3710      	adds	r7, #16
70001824:	46bd      	mov	sp, r7
70001826:	bd80      	pop	{r7, pc}

70001828 <HAL_DCMIPP_PARALLEL_SetConfig>:
  *                         the parallel Interface configuration information for DCMIPP.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PARALLEL_SetConfig(DCMIPP_HandleTypeDef *hdcmipp,
                                                const DCMIPP_ParallelConfTypeDef *pParallelConfig)
{
70001828:	b480      	push	{r7}
7000182a:	b085      	sub	sp, #20
7000182c:	af00      	add	r7, sp, #0
7000182e:	6078      	str	r0, [r7, #4]
70001830:	6039      	str	r1, [r7, #0]
  uint32_t prcr_reg;
  uint32_t prescr_reg;

  /* Check parameters */
  if ((hdcmipp == NULL) || (pParallelConfig == NULL))
70001832:	687b      	ldr	r3, [r7, #4]
70001834:	2b00      	cmp	r3, #0
70001836:	d002      	beq.n	7000183e <HAL_DCMIPP_PARALLEL_SetConfig+0x16>
70001838:	683b      	ldr	r3, [r7, #0]
7000183a:	2b00      	cmp	r3, #0
7000183c:	d101      	bne.n	70001842 <HAL_DCMIPP_PARALLEL_SetConfig+0x1a>
  {
    return HAL_ERROR;
7000183e:	2301      	movs	r3, #1
70001840:	e059      	b.n	700018f6 <HAL_DCMIPP_PARALLEL_SetConfig+0xce>
  assert_param(IS_DCMIPP_SYNC_MODE(pParallelConfig->SynchroMode));
  assert_param(IS_DCMIPP_SWAP_BITS(pParallelConfig->SwapBits));
  assert_param(IS_DCMIPP_SWAP_CYCLES(pParallelConfig->SwapCycles));

  /* Check DCMIPP state */
  if (hdcmipp->State != HAL_DCMIPP_STATE_INIT)
70001842:	687b      	ldr	r3, [r7, #4]
70001844:	791b      	ldrb	r3, [r3, #4]
70001846:	b2db      	uxtb	r3, r3
70001848:	2b01      	cmp	r3, #1
7000184a:	d001      	beq.n	70001850 <HAL_DCMIPP_PARALLEL_SetConfig+0x28>
  {
    return HAL_ERROR;
7000184c:	2301      	movs	r3, #1
7000184e:	e052      	b.n	700018f6 <HAL_DCMIPP_PARALLEL_SetConfig+0xce>
  }
  else
  {
    /* Configures the Format, VS, HS, PCK polarity, ExtendedDataMode, SynchronisationMode, Swap Cycles and bits */
    prcr_reg  = ((pParallelConfig->Format)           | \
70001850:	683b      	ldr	r3, [r7, #0]
70001852:	681a      	ldr	r2, [r3, #0]
                 (pParallelConfig->VSPolarity)       | \
70001854:	683b      	ldr	r3, [r7, #0]
70001856:	685b      	ldr	r3, [r3, #4]
    prcr_reg  = ((pParallelConfig->Format)           | \
70001858:	431a      	orrs	r2, r3
                 (pParallelConfig->HSPolarity)       | \
7000185a:	683b      	ldr	r3, [r7, #0]
7000185c:	689b      	ldr	r3, [r3, #8]
                 (pParallelConfig->VSPolarity)       | \
7000185e:	431a      	orrs	r2, r3
                 (pParallelConfig->PCKPolarity)      | \
70001860:	683b      	ldr	r3, [r7, #0]
70001862:	68db      	ldr	r3, [r3, #12]
                 (pParallelConfig->HSPolarity)       | \
70001864:	431a      	orrs	r2, r3
                 (pParallelConfig->ExtendedDataMode) | \
70001866:	683b      	ldr	r3, [r7, #0]
70001868:	691b      	ldr	r3, [r3, #16]
                 (pParallelConfig->PCKPolarity)      | \
7000186a:	431a      	orrs	r2, r3
                 (pParallelConfig->SynchroMode)      | \
7000186c:	683b      	ldr	r3, [r7, #0]
7000186e:	695b      	ldr	r3, [r3, #20]
                 (pParallelConfig->ExtendedDataMode) | \
70001870:	431a      	orrs	r2, r3
                 (pParallelConfig->SwapCycles)       | \
70001872:	683b      	ldr	r3, [r7, #0]
70001874:	6a1b      	ldr	r3, [r3, #32]
                 (pParallelConfig->SynchroMode)      | \
70001876:	431a      	orrs	r2, r3
                 (pParallelConfig->SwapBits));
70001878:	683b      	ldr	r3, [r7, #0]
7000187a:	69db      	ldr	r3, [r3, #28]
    prcr_reg  = ((pParallelConfig->Format)           | \
7000187c:	4313      	orrs	r3, r2
7000187e:	60fb      	str	r3, [r7, #12]

    WRITE_REG(hdcmipp->Instance->PRCR, prcr_reg);
70001880:	687b      	ldr	r3, [r7, #4]
70001882:	681b      	ldr	r3, [r3, #0]
70001884:	68fa      	ldr	r2, [r7, #12]
70001886:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

    if (pParallelConfig->SynchroMode == DCMIPP_SYNCHRO_EMBEDDED)
7000188a:	683b      	ldr	r3, [r7, #0]
7000188c:	695b      	ldr	r3, [r3, #20]
7000188e:	2b10      	cmp	r3, #16
70001890:	d119      	bne.n	700018c6 <HAL_DCMIPP_PARALLEL_SetConfig+0x9e>
    {
      /* Set Embedded Sync codes */
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
70001892:	683b      	ldr	r3, [r7, #0]
70001894:	7edb      	ldrb	r3, [r3, #27]
70001896:	061a      	lsls	r2, r3, #24
                    ((uint32_t)pParallelConfig->SynchroCodes.LineEndCode << DCMIPP_PRESCR_LEC_Pos)    | \
70001898:	683b      	ldr	r3, [r7, #0]
7000189a:	7e9b      	ldrb	r3, [r3, #26]
7000189c:	041b      	lsls	r3, r3, #16
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
7000189e:	4313      	orrs	r3, r2
                    ((uint32_t)pParallelConfig->SynchroCodes.FrameStartCode << DCMIPP_PRESCR_FSC_Pos) | \
700018a0:	683a      	ldr	r2, [r7, #0]
700018a2:	7e12      	ldrb	r2, [r2, #24]
                    ((uint32_t)pParallelConfig->SynchroCodes.LineEndCode << DCMIPP_PRESCR_LEC_Pos)    | \
700018a4:	431a      	orrs	r2, r3
                    ((uint32_t)pParallelConfig->SynchroCodes.LineStartCode << DCMIPP_PRESCR_LSC_Pos));
700018a6:	683b      	ldr	r3, [r7, #0]
700018a8:	7e5b      	ldrb	r3, [r3, #25]
700018aa:	021b      	lsls	r3, r3, #8
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
700018ac:	4313      	orrs	r3, r2
700018ae:	60bb      	str	r3, [r7, #8]

      WRITE_REG(hdcmipp->Instance->PRESCR, prescr_reg);
700018b0:	687b      	ldr	r3, [r7, #4]
700018b2:	681b      	ldr	r3, [r3, #0]
700018b4:	68ba      	ldr	r2, [r7, #8]
700018b6:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

      /* Set Embedded Sync Unmask codes : All codes are unmasked */
      WRITE_REG(hdcmipp->Instance->PRESUR, 0xFFFFFFFFU);
700018ba:	687b      	ldr	r3, [r7, #4]
700018bc:	681b      	ldr	r3, [r3, #0]
700018be:	f04f 32ff 	mov.w	r2, #4294967295
700018c2:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
    }

    /* Enable the Synchronization error interrupt on parallel interface */
    __HAL_DCMIPP_ENABLE_IT(hdcmipp, DCMIPP_IT_PARALLEL_SYNC_ERROR);
700018c6:	687b      	ldr	r3, [r7, #4]
700018c8:	681b      	ldr	r3, [r3, #0]
700018ca:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
700018ce:	687b      	ldr	r3, [r7, #4]
700018d0:	681b      	ldr	r3, [r3, #0]
700018d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
700018d6:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

    /* Enable Parallel interface */
    SET_BIT(hdcmipp->Instance->PRCR, DCMIPP_PRCR_ENABLE);
700018da:	687b      	ldr	r3, [r7, #4]
700018dc:	681b      	ldr	r3, [r3, #0]
700018de:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
700018e2:	687b      	ldr	r3, [r7, #4]
700018e4:	681b      	ldr	r3, [r3, #0]
700018e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
700018ea:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

  }

  /* Update the DCMIPP state */
  hdcmipp->State = HAL_DCMIPP_STATE_READY;
700018ee:	687b      	ldr	r3, [r7, #4]
700018f0:	2202      	movs	r2, #2
700018f2:	711a      	strb	r2, [r3, #4]

  return HAL_OK;
700018f4:	2300      	movs	r3, #0
}
700018f6:	4618      	mov	r0, r3
700018f8:	3714      	adds	r7, #20
700018fa:	46bd      	mov	sp, r7
700018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
70001900:	4770      	bx	lr

70001902 <HAL_DCMIPP_PIPE_SetConfig>:
  * @param  pPipeConfig pointer to pipe configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PIPE_SetConfig(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe,
                                            const DCMIPP_PipeConfTypeDef *pPipeConfig)
{
70001902:	b580      	push	{r7, lr}
70001904:	b086      	sub	sp, #24
70001906:	af00      	add	r7, sp, #0
70001908:	60f8      	str	r0, [r7, #12]
7000190a:	60b9      	str	r1, [r7, #8]
7000190c:	607a      	str	r2, [r7, #4]
  HAL_DCMIPP_PipeStateTypeDef pipe_state;

  /* Check the DCMIPP peripheral handle parameter and pPipeConfig parameter */
  if ((hdcmipp == NULL) || (pPipeConfig == NULL))
7000190e:	68fb      	ldr	r3, [r7, #12]
70001910:	2b00      	cmp	r3, #0
70001912:	d002      	beq.n	7000191a <HAL_DCMIPP_PIPE_SetConfig+0x18>
70001914:	687b      	ldr	r3, [r7, #4]
70001916:	2b00      	cmp	r3, #0
70001918:	d101      	bne.n	7000191e <HAL_DCMIPP_PIPE_SetConfig+0x1c>
  {
    return HAL_ERROR;
7000191a:	2301      	movs	r3, #1
7000191c:	e026      	b.n	7000196c <HAL_DCMIPP_PIPE_SetConfig+0x6a>
  /* Check the parameters */
  assert_param(IS_DCMIPP_ALL_INSTANCE(hdcmipp->Instance));
  assert_param(IS_DCMIPP_PIPE(Pipe));
  assert_param(IS_DCMIPP_FRAME_RATE(pPipeConfig->FrameRate));
  /* Get Pipe State */
  pipe_state = hdcmipp->PipeState[Pipe];
7000191e:	68fa      	ldr	r2, [r7, #12]
70001920:	68bb      	ldr	r3, [r7, #8]
70001922:	4413      	add	r3, r2
70001924:	3305      	adds	r3, #5
70001926:	781b      	ldrb	r3, [r3, #0]
70001928:	75fb      	strb	r3, [r7, #23]

  if (hdcmipp->State == HAL_DCMIPP_STATE_READY)
7000192a:	68fb      	ldr	r3, [r7, #12]
7000192c:	791b      	ldrb	r3, [r3, #4]
7000192e:	b2db      	uxtb	r3, r3
70001930:	2b02      	cmp	r3, #2
70001932:	d11a      	bne.n	7000196a <HAL_DCMIPP_PIPE_SetConfig+0x68>
  {
    if ((pipe_state == HAL_DCMIPP_PIPE_STATE_RESET) || (pipe_state == HAL_DCMIPP_PIPE_STATE_ERROR))
70001934:	7dfb      	ldrb	r3, [r7, #23]
70001936:	2b00      	cmp	r3, #0
70001938:	d002      	beq.n	70001940 <HAL_DCMIPP_PIPE_SetConfig+0x3e>
7000193a:	7dfb      	ldrb	r3, [r7, #23]
7000193c:	2b04      	cmp	r3, #4
7000193e:	d112      	bne.n	70001966 <HAL_DCMIPP_PIPE_SetConfig+0x64>
    {
      /* Update the DCMIPP PIPE state */
      hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_BUSY;
70001940:	68fa      	ldr	r2, [r7, #12]
70001942:	68bb      	ldr	r3, [r7, #8]
70001944:	4413      	add	r3, r2
70001946:	3305      	adds	r3, #5
70001948:	2202      	movs	r2, #2
7000194a:	701a      	strb	r2, [r3, #0]

      /* Initialize the DCMIPP Pipe registers */
      Pipe_Config(hdcmipp, Pipe, pPipeConfig);
7000194c:	687a      	ldr	r2, [r7, #4]
7000194e:	68b9      	ldr	r1, [r7, #8]
70001950:	68f8      	ldr	r0, [r7, #12]
70001952:	f000 f839 	bl	700019c8 <Pipe_Config>

      /* Update the DCMIPP pipe state */
      hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_READY;
70001956:	68fa      	ldr	r2, [r7, #12]
70001958:	68bb      	ldr	r3, [r7, #8]
7000195a:	4413      	add	r3, r2
7000195c:	3305      	adds	r3, #5
7000195e:	2201      	movs	r2, #1
70001960:	701a      	strb	r2, [r3, #0]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
70001962:	2300      	movs	r3, #0
70001964:	e002      	b.n	7000196c <HAL_DCMIPP_PIPE_SetConfig+0x6a>
      return HAL_ERROR;
70001966:	2301      	movs	r3, #1
70001968:	e000      	b.n	7000196c <HAL_DCMIPP_PIPE_SetConfig+0x6a>
    return HAL_ERROR;
7000196a:	2301      	movs	r3, #1
}
7000196c:	4618      	mov	r0, r3
7000196e:	3718      	adds	r7, #24
70001970:	46bd      	mov	sp, r7
70001972:	bd80      	pop	{r7, pc}

70001974 <HAL_DCMIPP_PIPE_Start>:
  * @param  CaptureMode DCMIPP capture mode for the pipe can be a value from @ref DCMIPP_Capture_Mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PIPE_Start(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe, uint32_t DstAddress,
                                        uint32_t CaptureMode)
{
70001974:	b580      	push	{r7, lr}
70001976:	b084      	sub	sp, #16
70001978:	af00      	add	r7, sp, #0
7000197a:	60f8      	str	r0, [r7, #12]
7000197c:	60b9      	str	r1, [r7, #8]
7000197e:	607a      	str	r2, [r7, #4]
70001980:	603b      	str	r3, [r7, #0]
  assert_param(IS_DCMIPP_PIPE(Pipe));
  assert_param(IS_DCMIPP_CAPTURE_MODE(CaptureMode));

  /* Check pointer validity */
  if ((hdcmipp == NULL) || ((DstAddress & 0xFU) != 0U))
70001982:	68fb      	ldr	r3, [r7, #12]
70001984:	2b00      	cmp	r3, #0
70001986:	d004      	beq.n	70001992 <HAL_DCMIPP_PIPE_Start+0x1e>
70001988:	687b      	ldr	r3, [r7, #4]
7000198a:	f003 030f 	and.w	r3, r3, #15
7000198e:	2b00      	cmp	r3, #0
70001990:	d001      	beq.n	70001996 <HAL_DCMIPP_PIPE_Start+0x22>
  {
    return HAL_ERROR;
70001992:	2301      	movs	r3, #1
70001994:	e014      	b.n	700019c0 <HAL_DCMIPP_PIPE_Start+0x4c>
  }

  /* Check DCMIPP pipe state */
  if (hdcmipp->PipeState[Pipe]  != HAL_DCMIPP_PIPE_STATE_READY)
70001996:	68fa      	ldr	r2, [r7, #12]
70001998:	68bb      	ldr	r3, [r7, #8]
7000199a:	4413      	add	r3, r2
7000199c:	3305      	adds	r3, #5
7000199e:	781b      	ldrb	r3, [r3, #0]
700019a0:	b2db      	uxtb	r3, r3
700019a2:	2b01      	cmp	r3, #1
700019a4:	d001      	beq.n	700019aa <HAL_DCMIPP_PIPE_Start+0x36>
  {
    return HAL_ERROR;
700019a6:	2301      	movs	r3, #1
700019a8:	e00a      	b.n	700019c0 <HAL_DCMIPP_PIPE_Start+0x4c>
  }

  /* Set Capture Mode and Destination address for the selected pipe */
  DCMIPP_SetConfig(hdcmipp, Pipe, DstAddress, CaptureMode);
700019aa:	683b      	ldr	r3, [r7, #0]
700019ac:	687a      	ldr	r2, [r7, #4]
700019ae:	68b9      	ldr	r1, [r7, #8]
700019b0:	68f8      	ldr	r0, [r7, #12]
700019b2:	f000 f825 	bl	70001a00 <DCMIPP_SetConfig>

  /* Enable Capture for the selected Pipe */
  DCMIPP_EnableCapture(hdcmipp, Pipe);
700019b6:	68b9      	ldr	r1, [r7, #8]
700019b8:	68f8      	ldr	r0, [r7, #12]
700019ba:	f000 f851 	bl	70001a60 <DCMIPP_EnableCapture>

  return HAL_OK;
700019be:	2300      	movs	r3, #0
}
700019c0:	4618      	mov	r0, r3
700019c2:	3710      	adds	r7, #16
700019c4:	46bd      	mov	sp, r7
700019c6:	bd80      	pop	{r7, pc}

700019c8 <Pipe_Config>:
  * @param  pPipeConfig pointer to the DCMIPP_PipeConfTypeDef structure that contains
  *                     the configuration information for the pipe.
  * @retval None
  */
static void Pipe_Config(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe, const DCMIPP_PipeConfTypeDef *pPipeConfig)
{
700019c8:	b480      	push	{r7}
700019ca:	b085      	sub	sp, #20
700019cc:	af00      	add	r7, sp, #0
700019ce:	60f8      	str	r0, [r7, #12]
700019d0:	60b9      	str	r1, [r7, #8]
700019d2:	607a      	str	r2, [r7, #4]
  if (Pipe == DCMIPP_PIPE0)
700019d4:	68bb      	ldr	r3, [r7, #8]
700019d6:	2b00      	cmp	r3, #0
700019d8:	d10c      	bne.n	700019f4 <Pipe_Config+0x2c>
  {
    /* Configure Pipe0 */
    /* Configure Frame Rate */
    MODIFY_REG(hdcmipp->Instance->P0FCTCR, DCMIPP_P0FCTCR_FRATE, pPipeConfig->FrameRate);
700019da:	68fb      	ldr	r3, [r7, #12]
700019dc:	681b      	ldr	r3, [r3, #0]
700019de:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
700019e2:	f023 0103 	bic.w	r1, r3, #3
700019e6:	687b      	ldr	r3, [r7, #4]
700019e8:	681a      	ldr	r2, [r3, #0]
700019ea:	68fb      	ldr	r3, [r7, #12]
700019ec:	681b      	ldr	r3, [r3, #0]
700019ee:	430a      	orrs	r2, r1
700019f0:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  }
}
700019f4:	bf00      	nop
700019f6:	3714      	adds	r7, #20
700019f8:	46bd      	mov	sp, r7
700019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
700019fe:	4770      	bx	lr

70001a00 <DCMIPP_SetConfig>:
  * @param  DstAddress  Specifies the destination memory address for the captured data.
  * @param  CaptureMode Specifies the capture mode to be set for the pipe.
  * @retval None
  */
static void DCMIPP_SetConfig(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe, uint32_t DstAddress, uint32_t CaptureMode)
{
70001a00:	b480      	push	{r7}
70001a02:	b085      	sub	sp, #20
70001a04:	af00      	add	r7, sp, #0
70001a06:	60f8      	str	r0, [r7, #12]
70001a08:	60b9      	str	r1, [r7, #8]
70001a0a:	607a      	str	r2, [r7, #4]
70001a0c:	603b      	str	r3, [r7, #0]
  if (Pipe == DCMIPP_PIPE0)
70001a0e:	68bb      	ldr	r3, [r7, #8]
70001a10:	2b00      	cmp	r3, #0
70001a12:	d11f      	bne.n	70001a54 <DCMIPP_SetConfig+0x54>
  {
    /* Update the DCMIPP pipe State */
    hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_BUSY;
70001a14:	68fa      	ldr	r2, [r7, #12]
70001a16:	68bb      	ldr	r3, [r7, #8]
70001a18:	4413      	add	r3, r2
70001a1a:	3305      	adds	r3, #5
70001a1c:	2202      	movs	r2, #2
70001a1e:	701a      	strb	r2, [r3, #0]

    /* Set the capture mode */
    hdcmipp->Instance->P0FCTCR |= CaptureMode;
70001a20:	68fb      	ldr	r3, [r7, #12]
70001a22:	681b      	ldr	r3, [r3, #0]
70001a24:	f8d3 1500 	ldr.w	r1, [r3, #1280]	@ 0x500
70001a28:	68fb      	ldr	r3, [r7, #12]
70001a2a:	681b      	ldr	r3, [r3, #0]
70001a2c:	683a      	ldr	r2, [r7, #0]
70001a2e:	430a      	orrs	r2, r1
70001a30:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500

    /* Set the destination address */
    WRITE_REG(hdcmipp->Instance->P0PPM0AR1, DstAddress);
70001a34:	68fb      	ldr	r3, [r7, #12]
70001a36:	681b      	ldr	r3, [r3, #0]
70001a38:	687a      	ldr	r2, [r7, #4]
70001a3a:	f8c3 25c4 	str.w	r2, [r3, #1476]	@ 0x5c4

    /* Enable all required interrupts lines for the PIPE0 */
    __HAL_DCMIPP_ENABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_FRAME | DCMIPP_IT_PIPE0_VSYNC | DCMIPP_IT_PIPE0_OVR |
70001a3e:	68fb      	ldr	r3, [r7, #12]
70001a40:	681b      	ldr	r3, [r3, #0]
70001a42:	f8d3 13f0 	ldr.w	r1, [r3, #1008]	@ 0x3f0
70001a46:	68fb      	ldr	r3, [r7, #12]
70001a48:	681a      	ldr	r2, [r3, #0]
70001a4a:	f248 6320 	movw	r3, #34336	@ 0x8620
70001a4e:	430b      	orrs	r3, r1
70001a50:	f8c2 33f0 	str.w	r3, [r2, #1008]	@ 0x3f0
                           DCMIPP_IT_AXI_TRANSFER_ERROR);
  }
}
70001a54:	bf00      	nop
70001a56:	3714      	adds	r7, #20
70001a58:	46bd      	mov	sp, r7
70001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
70001a5e:	4770      	bx	lr

70001a60 <DCMIPP_EnableCapture>:
  * @param  hdcmipp     Pointer to DCMIPP handle
  * @param  Pipe        Specifies the DCMIPP pipe, can be a value from @ref DCMIPP_Pipes
  * @retval None
  */
static void DCMIPP_EnableCapture(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
{
70001a60:	b480      	push	{r7}
70001a62:	b083      	sub	sp, #12
70001a64:	af00      	add	r7, sp, #0
70001a66:	6078      	str	r0, [r7, #4]
70001a68:	6039      	str	r1, [r7, #0]
  if (Pipe == DCMIPP_PIPE0)
70001a6a:	683b      	ldr	r3, [r7, #0]
70001a6c:	2b00      	cmp	r3, #0
70001a6e:	d113      	bne.n	70001a98 <DCMIPP_EnableCapture+0x38>
  {
    /* Activate the Pipe */
    SET_BIT(hdcmipp->Instance->P0FSCR, DCMIPP_P0FSCR_PIPEN);
70001a70:	687b      	ldr	r3, [r7, #4]
70001a72:	681b      	ldr	r3, [r3, #0]
70001a74:	f8d3 2404 	ldr.w	r2, [r3, #1028]	@ 0x404
70001a78:	687b      	ldr	r3, [r7, #4]
70001a7a:	681b      	ldr	r3, [r3, #0]
70001a7c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
70001a80:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

    /* Start the capture */
    SET_BIT(hdcmipp->Instance->P0FCTCR, DCMIPP_P0FCTCR_CPTREQ);
70001a84:	687b      	ldr	r3, [r7, #4]
70001a86:	681b      	ldr	r3, [r3, #0]
70001a88:	f8d3 2500 	ldr.w	r2, [r3, #1280]	@ 0x500
70001a8c:	687b      	ldr	r3, [r7, #4]
70001a8e:	681b      	ldr	r3, [r3, #0]
70001a90:	f042 0208 	orr.w	r2, r2, #8
70001a94:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  }
}
70001a98:	bf00      	nop
70001a9a:	370c      	adds	r7, #12
70001a9c:	46bd      	mov	sp, r7
70001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
70001aa2:	4770      	bx	lr

70001aa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
70001aa4:	b480      	push	{r7}
70001aa6:	b087      	sub	sp, #28
70001aa8:	af00      	add	r7, sp, #0
70001aaa:	6078      	str	r0, [r7, #4]
70001aac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
70001aae:	2300      	movs	r3, #0
70001ab0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
70001ab2:	e143      	b.n	70001d3c <HAL_GPIO_Init+0x298>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
70001ab4:	683b      	ldr	r3, [r7, #0]
70001ab6:	681a      	ldr	r2, [r3, #0]
70001ab8:	2101      	movs	r1, #1
70001aba:	697b      	ldr	r3, [r7, #20]
70001abc:	fa01 f303 	lsl.w	r3, r1, r3
70001ac0:	4013      	ands	r3, r2
70001ac2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
70001ac4:	68fb      	ldr	r3, [r7, #12]
70001ac6:	2b00      	cmp	r3, #0
70001ac8:	f000 8135 	beq.w	70001d36 <HAL_GPIO_Init+0x292>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
70001acc:	683b      	ldr	r3, [r7, #0]
70001ace:	685b      	ldr	r3, [r3, #4]
70001ad0:	f003 0303 	and.w	r3, r3, #3
70001ad4:	2b01      	cmp	r3, #1
70001ad6:	d005      	beq.n	70001ae4 <HAL_GPIO_Init+0x40>
70001ad8:	683b      	ldr	r3, [r7, #0]
70001ada:	685b      	ldr	r3, [r3, #4]
70001adc:	f003 0303 	and.w	r3, r3, #3
70001ae0:	2b02      	cmp	r3, #2
70001ae2:	d130      	bne.n	70001b46 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
70001ae4:	687b      	ldr	r3, [r7, #4]
70001ae6:	689b      	ldr	r3, [r3, #8]
70001ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
70001aea:	697b      	ldr	r3, [r7, #20]
70001aec:	005b      	lsls	r3, r3, #1
70001aee:	2203      	movs	r2, #3
70001af0:	fa02 f303 	lsl.w	r3, r2, r3
70001af4:	43db      	mvns	r3, r3
70001af6:	693a      	ldr	r2, [r7, #16]
70001af8:	4013      	ands	r3, r2
70001afa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
70001afc:	683b      	ldr	r3, [r7, #0]
70001afe:	68da      	ldr	r2, [r3, #12]
70001b00:	697b      	ldr	r3, [r7, #20]
70001b02:	005b      	lsls	r3, r3, #1
70001b04:	fa02 f303 	lsl.w	r3, r2, r3
70001b08:	693a      	ldr	r2, [r7, #16]
70001b0a:	4313      	orrs	r3, r2
70001b0c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
70001b0e:	687b      	ldr	r3, [r7, #4]
70001b10:	693a      	ldr	r2, [r7, #16]
70001b12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
70001b14:	687b      	ldr	r3, [r7, #4]
70001b16:	685b      	ldr	r3, [r3, #4]
70001b18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
70001b1a:	2201      	movs	r2, #1
70001b1c:	697b      	ldr	r3, [r7, #20]
70001b1e:	fa02 f303 	lsl.w	r3, r2, r3
70001b22:	43db      	mvns	r3, r3
70001b24:	693a      	ldr	r2, [r7, #16]
70001b26:	4013      	ands	r3, r2
70001b28:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
70001b2a:	683b      	ldr	r3, [r7, #0]
70001b2c:	685b      	ldr	r3, [r3, #4]
70001b2e:	091b      	lsrs	r3, r3, #4
70001b30:	f003 0201 	and.w	r2, r3, #1
70001b34:	697b      	ldr	r3, [r7, #20]
70001b36:	fa02 f303 	lsl.w	r3, r2, r3
70001b3a:	693a      	ldr	r2, [r7, #16]
70001b3c:	4313      	orrs	r3, r2
70001b3e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
70001b40:	687b      	ldr	r3, [r7, #4]
70001b42:	693a      	ldr	r2, [r7, #16]
70001b44:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
70001b46:	683b      	ldr	r3, [r7, #0]
70001b48:	685b      	ldr	r3, [r3, #4]
70001b4a:	f003 0303 	and.w	r3, r3, #3
70001b4e:	2b03      	cmp	r3, #3
70001b50:	d109      	bne.n	70001b66 <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
70001b52:	683b      	ldr	r3, [r7, #0]
70001b54:	685b      	ldr	r3, [r3, #4]
70001b56:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
70001b5a:	2b03      	cmp	r3, #3
70001b5c:	d11b      	bne.n	70001b96 <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
70001b5e:	683b      	ldr	r3, [r7, #0]
70001b60:	689b      	ldr	r3, [r3, #8]
70001b62:	2b01      	cmp	r3, #1
70001b64:	d017      	beq.n	70001b96 <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
70001b66:	687b      	ldr	r3, [r7, #4]
70001b68:	68db      	ldr	r3, [r3, #12]
70001b6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
70001b6c:	697b      	ldr	r3, [r7, #20]
70001b6e:	005b      	lsls	r3, r3, #1
70001b70:	2203      	movs	r2, #3
70001b72:	fa02 f303 	lsl.w	r3, r2, r3
70001b76:	43db      	mvns	r3, r3
70001b78:	693a      	ldr	r2, [r7, #16]
70001b7a:	4013      	ands	r3, r2
70001b7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
70001b7e:	683b      	ldr	r3, [r7, #0]
70001b80:	689a      	ldr	r2, [r3, #8]
70001b82:	697b      	ldr	r3, [r7, #20]
70001b84:	005b      	lsls	r3, r3, #1
70001b86:	fa02 f303 	lsl.w	r3, r2, r3
70001b8a:	693a      	ldr	r2, [r7, #16]
70001b8c:	4313      	orrs	r3, r2
70001b8e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
70001b90:	687b      	ldr	r3, [r7, #4]
70001b92:	693a      	ldr	r2, [r7, #16]
70001b94:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
70001b96:	683b      	ldr	r3, [r7, #0]
70001b98:	685b      	ldr	r3, [r3, #4]
70001b9a:	f003 0303 	and.w	r3, r3, #3
70001b9e:	2b02      	cmp	r3, #2
70001ba0:	d123      	bne.n	70001bea <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
70001ba2:	697b      	ldr	r3, [r7, #20]
70001ba4:	08da      	lsrs	r2, r3, #3
70001ba6:	687b      	ldr	r3, [r7, #4]
70001ba8:	3208      	adds	r2, #8
70001baa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70001bae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
70001bb0:	697b      	ldr	r3, [r7, #20]
70001bb2:	f003 0307 	and.w	r3, r3, #7
70001bb6:	009b      	lsls	r3, r3, #2
70001bb8:	220f      	movs	r2, #15
70001bba:	fa02 f303 	lsl.w	r3, r2, r3
70001bbe:	43db      	mvns	r3, r3
70001bc0:	693a      	ldr	r2, [r7, #16]
70001bc2:	4013      	ands	r3, r2
70001bc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
70001bc6:	683b      	ldr	r3, [r7, #0]
70001bc8:	691a      	ldr	r2, [r3, #16]
70001bca:	697b      	ldr	r3, [r7, #20]
70001bcc:	f003 0307 	and.w	r3, r3, #7
70001bd0:	009b      	lsls	r3, r3, #2
70001bd2:	fa02 f303 	lsl.w	r3, r2, r3
70001bd6:	693a      	ldr	r2, [r7, #16]
70001bd8:	4313      	orrs	r3, r2
70001bda:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
70001bdc:	697b      	ldr	r3, [r7, #20]
70001bde:	08da      	lsrs	r2, r3, #3
70001be0:	687b      	ldr	r3, [r7, #4]
70001be2:	3208      	adds	r2, #8
70001be4:	6939      	ldr	r1, [r7, #16]
70001be6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
70001bea:	687b      	ldr	r3, [r7, #4]
70001bec:	681b      	ldr	r3, [r3, #0]
70001bee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
70001bf0:	697b      	ldr	r3, [r7, #20]
70001bf2:	005b      	lsls	r3, r3, #1
70001bf4:	2203      	movs	r2, #3
70001bf6:	fa02 f303 	lsl.w	r3, r2, r3
70001bfa:	43db      	mvns	r3, r3
70001bfc:	693a      	ldr	r2, [r7, #16]
70001bfe:	4013      	ands	r3, r2
70001c00:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
70001c02:	683b      	ldr	r3, [r7, #0]
70001c04:	685b      	ldr	r3, [r3, #4]
70001c06:	f003 0203 	and.w	r2, r3, #3
70001c0a:	697b      	ldr	r3, [r7, #20]
70001c0c:	005b      	lsls	r3, r3, #1
70001c0e:	fa02 f303 	lsl.w	r3, r2, r3
70001c12:	693a      	ldr	r2, [r7, #16]
70001c14:	4313      	orrs	r3, r2
70001c16:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
70001c18:	687b      	ldr	r3, [r7, #4]
70001c1a:	693a      	ldr	r2, [r7, #16]
70001c1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
70001c1e:	683b      	ldr	r3, [r7, #0]
70001c20:	685b      	ldr	r3, [r3, #4]
70001c22:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
70001c26:	2b00      	cmp	r3, #0
70001c28:	f000 8085 	beq.w	70001d36 <HAL_GPIO_Init+0x292>
      {
        temp = SBS->EXTICR[position >> 2u];
70001c2c:	4a4b      	ldr	r2, [pc, #300]	@ (70001d5c <HAL_GPIO_Init+0x2b8>)
70001c2e:	697b      	ldr	r3, [r7, #20]
70001c30:	089b      	lsrs	r3, r3, #2
70001c32:	334c      	adds	r3, #76	@ 0x4c
70001c34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
70001c38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
70001c3a:	697b      	ldr	r3, [r7, #20]
70001c3c:	f003 0303 	and.w	r3, r3, #3
70001c40:	009b      	lsls	r3, r3, #2
70001c42:	220f      	movs	r2, #15
70001c44:	fa02 f303 	lsl.w	r3, r2, r3
70001c48:	43db      	mvns	r3, r3
70001c4a:	693a      	ldr	r2, [r7, #16]
70001c4c:	4013      	ands	r3, r2
70001c4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
70001c50:	687b      	ldr	r3, [r7, #4]
70001c52:	0a9a      	lsrs	r2, r3, #10
70001c54:	4b42      	ldr	r3, [pc, #264]	@ (70001d60 <HAL_GPIO_Init+0x2bc>)
70001c56:	4013      	ands	r3, r2
70001c58:	697a      	ldr	r2, [r7, #20]
70001c5a:	f002 0203 	and.w	r2, r2, #3
70001c5e:	0092      	lsls	r2, r2, #2
70001c60:	4093      	lsls	r3, r2
70001c62:	693a      	ldr	r2, [r7, #16]
70001c64:	4313      	orrs	r3, r2
70001c66:	613b      	str	r3, [r7, #16]
        SBS->EXTICR[position >> 2u] = temp;
70001c68:	493c      	ldr	r1, [pc, #240]	@ (70001d5c <HAL_GPIO_Init+0x2b8>)
70001c6a:	697b      	ldr	r3, [r7, #20]
70001c6c:	089b      	lsrs	r3, r3, #2
70001c6e:	334c      	adds	r3, #76	@ 0x4c
70001c70:	693a      	ldr	r2, [r7, #16]
70001c72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
70001c76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70001c7a:	681b      	ldr	r3, [r3, #0]
70001c7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70001c7e:	68fb      	ldr	r3, [r7, #12]
70001c80:	43db      	mvns	r3, r3
70001c82:	693a      	ldr	r2, [r7, #16]
70001c84:	4013      	ands	r3, r2
70001c86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
70001c88:	683b      	ldr	r3, [r7, #0]
70001c8a:	685b      	ldr	r3, [r3, #4]
70001c8c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70001c90:	2b00      	cmp	r3, #0
70001c92:	d003      	beq.n	70001c9c <HAL_GPIO_Init+0x1f8>
        {
          temp |= iocurrent;
70001c94:	693a      	ldr	r2, [r7, #16]
70001c96:	68fb      	ldr	r3, [r7, #12]
70001c98:	4313      	orrs	r3, r2
70001c9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
70001c9c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70001ca0:	693b      	ldr	r3, [r7, #16]
70001ca2:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
70001ca4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70001ca8:	685b      	ldr	r3, [r3, #4]
70001caa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70001cac:	68fb      	ldr	r3, [r7, #12]
70001cae:	43db      	mvns	r3, r3
70001cb0:	693a      	ldr	r2, [r7, #16]
70001cb2:	4013      	ands	r3, r2
70001cb4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
70001cb6:	683b      	ldr	r3, [r7, #0]
70001cb8:	685b      	ldr	r3, [r3, #4]
70001cba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
70001cbe:	2b00      	cmp	r3, #0
70001cc0:	d003      	beq.n	70001cca <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
70001cc2:	693a      	ldr	r2, [r7, #16]
70001cc4:	68fb      	ldr	r3, [r7, #12]
70001cc6:	4313      	orrs	r3, r2
70001cc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
70001cca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70001cce:	693b      	ldr	r3, [r7, #16]
70001cd0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
70001cd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70001cd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
70001cda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70001cdc:	68fb      	ldr	r3, [r7, #12]
70001cde:	43db      	mvns	r3, r3
70001ce0:	693a      	ldr	r2, [r7, #16]
70001ce2:	4013      	ands	r3, r2
70001ce4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
70001ce6:	683b      	ldr	r3, [r7, #0]
70001ce8:	685b      	ldr	r3, [r3, #4]
70001cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70001cee:	2b00      	cmp	r3, #0
70001cf0:	d003      	beq.n	70001cfa <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
70001cf2:	693a      	ldr	r2, [r7, #16]
70001cf4:	68fb      	ldr	r3, [r7, #12]
70001cf6:	4313      	orrs	r3, r2
70001cf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
70001cfa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70001cfe:	693b      	ldr	r3, [r7, #16]
70001d00:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
70001d04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70001d08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
70001d0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70001d0e:	68fb      	ldr	r3, [r7, #12]
70001d10:	43db      	mvns	r3, r3
70001d12:	693a      	ldr	r2, [r7, #16]
70001d14:	4013      	ands	r3, r2
70001d16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
70001d18:	683b      	ldr	r3, [r7, #0]
70001d1a:	685b      	ldr	r3, [r3, #4]
70001d1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70001d20:	2b00      	cmp	r3, #0
70001d22:	d003      	beq.n	70001d2c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
70001d24:	693a      	ldr	r2, [r7, #16]
70001d26:	68fb      	ldr	r3, [r7, #12]
70001d28:	4313      	orrs	r3, r2
70001d2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
70001d2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70001d30:	693b      	ldr	r3, [r7, #16]
70001d32:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
70001d36:	697b      	ldr	r3, [r7, #20]
70001d38:	3301      	adds	r3, #1
70001d3a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
70001d3c:	683b      	ldr	r3, [r7, #0]
70001d3e:	681a      	ldr	r2, [r3, #0]
70001d40:	697b      	ldr	r3, [r7, #20]
70001d42:	fa22 f303 	lsr.w	r3, r2, r3
70001d46:	2b00      	cmp	r3, #0
70001d48:	f47f aeb4 	bne.w	70001ab4 <HAL_GPIO_Init+0x10>
  }
}
70001d4c:	bf00      	nop
70001d4e:	bf00      	nop
70001d50:	371c      	adds	r7, #28
70001d52:	46bd      	mov	sp, r7
70001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
70001d58:	4770      	bx	lr
70001d5a:	bf00      	nop
70001d5c:	58000400 	.word	0x58000400
70001d60:	0029ff7f 	.word	0x0029ff7f

70001d64 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
70001d64:	b580      	push	{r7, lr}
70001d66:	b086      	sub	sp, #24
70001d68:	af02      	add	r7, sp, #8
70001d6a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
70001d6c:	687b      	ldr	r3, [r7, #4]
70001d6e:	2b00      	cmp	r3, #0
70001d70:	d101      	bne.n	70001d76 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
70001d72:	2301      	movs	r3, #1
70001d74:	e108      	b.n	70001f88 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
70001d76:	687b      	ldr	r3, [r7, #4]
70001d78:	681b      	ldr	r3, [r3, #0]
70001d7a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
70001d7c:	687b      	ldr	r3, [r7, #4]
70001d7e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
70001d82:	b2db      	uxtb	r3, r3
70001d84:	2b00      	cmp	r3, #0
70001d86:	d106      	bne.n	70001d96 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
70001d88:	687b      	ldr	r3, [r7, #4]
70001d8a:	2200      	movs	r2, #0
70001d8c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
70001d90:	6878      	ldr	r0, [r7, #4]
70001d92:	f006 f933 	bl	70007ffc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
70001d96:	687b      	ldr	r3, [r7, #4]
70001d98:	2203      	movs	r2, #3
70001d9a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
70001d9e:	68bb      	ldr	r3, [r7, #8]
70001da0:	4a7b      	ldr	r2, [pc, #492]	@ (70001f90 <HAL_PCD_Init+0x22c>)
70001da2:	4293      	cmp	r3, r2
70001da4:	d102      	bne.n	70001dac <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
70001da6:	687b      	ldr	r3, [r7, #4]
70001da8:	2200      	movs	r2, #0
70001daa:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
70001dac:	687b      	ldr	r3, [r7, #4]
70001dae:	681b      	ldr	r3, [r3, #0]
70001db0:	4618      	mov	r0, r3
70001db2:	f003 fae8 	bl	70005386 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
70001db6:	687b      	ldr	r3, [r7, #4]
70001db8:	6818      	ldr	r0, [r3, #0]
70001dba:	687b      	ldr	r3, [r7, #4]
70001dbc:	7c1a      	ldrb	r2, [r3, #16]
70001dbe:	f88d 2000 	strb.w	r2, [sp]
70001dc2:	3304      	adds	r3, #4
70001dc4:	cb0e      	ldmia	r3, {r1, r2, r3}
70001dc6:	f003 f9d9 	bl	7000517c <USB_CoreInit>
70001dca:	4603      	mov	r3, r0
70001dcc:	2b00      	cmp	r3, #0
70001dce:	d005      	beq.n	70001ddc <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
70001dd0:	687b      	ldr	r3, [r7, #4]
70001dd2:	2202      	movs	r2, #2
70001dd4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
70001dd8:	2301      	movs	r3, #1
70001dda:	e0d5      	b.n	70001f88 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
70001ddc:	687b      	ldr	r3, [r7, #4]
70001dde:	681b      	ldr	r3, [r3, #0]
70001de0:	2100      	movs	r1, #0
70001de2:	4618      	mov	r0, r3
70001de4:	f003 fae0 	bl	700053a8 <USB_SetCurrentMode>
70001de8:	4603      	mov	r3, r0
70001dea:	2b00      	cmp	r3, #0
70001dec:	d005      	beq.n	70001dfa <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
70001dee:	687b      	ldr	r3, [r7, #4]
70001df0:	2202      	movs	r2, #2
70001df2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
70001df6:	2301      	movs	r3, #1
70001df8:	e0c6      	b.n	70001f88 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
70001dfa:	2300      	movs	r3, #0
70001dfc:	73fb      	strb	r3, [r7, #15]
70001dfe:	e04a      	b.n	70001e96 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
70001e00:	7bfa      	ldrb	r2, [r7, #15]
70001e02:	6879      	ldr	r1, [r7, #4]
70001e04:	4613      	mov	r3, r2
70001e06:	00db      	lsls	r3, r3, #3
70001e08:	4413      	add	r3, r2
70001e0a:	009b      	lsls	r3, r3, #2
70001e0c:	440b      	add	r3, r1
70001e0e:	3315      	adds	r3, #21
70001e10:	2201      	movs	r2, #1
70001e12:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
70001e14:	7bfa      	ldrb	r2, [r7, #15]
70001e16:	6879      	ldr	r1, [r7, #4]
70001e18:	4613      	mov	r3, r2
70001e1a:	00db      	lsls	r3, r3, #3
70001e1c:	4413      	add	r3, r2
70001e1e:	009b      	lsls	r3, r3, #2
70001e20:	440b      	add	r3, r1
70001e22:	3314      	adds	r3, #20
70001e24:	7bfa      	ldrb	r2, [r7, #15]
70001e26:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
70001e28:	7bfa      	ldrb	r2, [r7, #15]
70001e2a:	7bfb      	ldrb	r3, [r7, #15]
70001e2c:	b298      	uxth	r0, r3
70001e2e:	6879      	ldr	r1, [r7, #4]
70001e30:	4613      	mov	r3, r2
70001e32:	00db      	lsls	r3, r3, #3
70001e34:	4413      	add	r3, r2
70001e36:	009b      	lsls	r3, r3, #2
70001e38:	440b      	add	r3, r1
70001e3a:	332e      	adds	r3, #46	@ 0x2e
70001e3c:	4602      	mov	r2, r0
70001e3e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
70001e40:	7bfa      	ldrb	r2, [r7, #15]
70001e42:	6879      	ldr	r1, [r7, #4]
70001e44:	4613      	mov	r3, r2
70001e46:	00db      	lsls	r3, r3, #3
70001e48:	4413      	add	r3, r2
70001e4a:	009b      	lsls	r3, r3, #2
70001e4c:	440b      	add	r3, r1
70001e4e:	3318      	adds	r3, #24
70001e50:	2200      	movs	r2, #0
70001e52:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
70001e54:	7bfa      	ldrb	r2, [r7, #15]
70001e56:	6879      	ldr	r1, [r7, #4]
70001e58:	4613      	mov	r3, r2
70001e5a:	00db      	lsls	r3, r3, #3
70001e5c:	4413      	add	r3, r2
70001e5e:	009b      	lsls	r3, r3, #2
70001e60:	440b      	add	r3, r1
70001e62:	331c      	adds	r3, #28
70001e64:	2200      	movs	r2, #0
70001e66:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
70001e68:	7bfa      	ldrb	r2, [r7, #15]
70001e6a:	6879      	ldr	r1, [r7, #4]
70001e6c:	4613      	mov	r3, r2
70001e6e:	00db      	lsls	r3, r3, #3
70001e70:	4413      	add	r3, r2
70001e72:	009b      	lsls	r3, r3, #2
70001e74:	440b      	add	r3, r1
70001e76:	3320      	adds	r3, #32
70001e78:	2200      	movs	r2, #0
70001e7a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
70001e7c:	7bfa      	ldrb	r2, [r7, #15]
70001e7e:	6879      	ldr	r1, [r7, #4]
70001e80:	4613      	mov	r3, r2
70001e82:	00db      	lsls	r3, r3, #3
70001e84:	4413      	add	r3, r2
70001e86:	009b      	lsls	r3, r3, #2
70001e88:	440b      	add	r3, r1
70001e8a:	3324      	adds	r3, #36	@ 0x24
70001e8c:	2200      	movs	r2, #0
70001e8e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
70001e90:	7bfb      	ldrb	r3, [r7, #15]
70001e92:	3301      	adds	r3, #1
70001e94:	73fb      	strb	r3, [r7, #15]
70001e96:	687b      	ldr	r3, [r7, #4]
70001e98:	791b      	ldrb	r3, [r3, #4]
70001e9a:	7bfa      	ldrb	r2, [r7, #15]
70001e9c:	429a      	cmp	r2, r3
70001e9e:	d3af      	bcc.n	70001e00 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
70001ea0:	2300      	movs	r3, #0
70001ea2:	73fb      	strb	r3, [r7, #15]
70001ea4:	e044      	b.n	70001f30 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
70001ea6:	7bfa      	ldrb	r2, [r7, #15]
70001ea8:	6879      	ldr	r1, [r7, #4]
70001eaa:	4613      	mov	r3, r2
70001eac:	00db      	lsls	r3, r3, #3
70001eae:	4413      	add	r3, r2
70001eb0:	009b      	lsls	r3, r3, #2
70001eb2:	440b      	add	r3, r1
70001eb4:	f203 2355 	addw	r3, r3, #597	@ 0x255
70001eb8:	2200      	movs	r2, #0
70001eba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
70001ebc:	7bfa      	ldrb	r2, [r7, #15]
70001ebe:	6879      	ldr	r1, [r7, #4]
70001ec0:	4613      	mov	r3, r2
70001ec2:	00db      	lsls	r3, r3, #3
70001ec4:	4413      	add	r3, r2
70001ec6:	009b      	lsls	r3, r3, #2
70001ec8:	440b      	add	r3, r1
70001eca:	f503 7315 	add.w	r3, r3, #596	@ 0x254
70001ece:	7bfa      	ldrb	r2, [r7, #15]
70001ed0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
70001ed2:	7bfa      	ldrb	r2, [r7, #15]
70001ed4:	6879      	ldr	r1, [r7, #4]
70001ed6:	4613      	mov	r3, r2
70001ed8:	00db      	lsls	r3, r3, #3
70001eda:	4413      	add	r3, r2
70001edc:	009b      	lsls	r3, r3, #2
70001ede:	440b      	add	r3, r1
70001ee0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
70001ee4:	2200      	movs	r2, #0
70001ee6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
70001ee8:	7bfa      	ldrb	r2, [r7, #15]
70001eea:	6879      	ldr	r1, [r7, #4]
70001eec:	4613      	mov	r3, r2
70001eee:	00db      	lsls	r3, r3, #3
70001ef0:	4413      	add	r3, r2
70001ef2:	009b      	lsls	r3, r3, #2
70001ef4:	440b      	add	r3, r1
70001ef6:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
70001efa:	2200      	movs	r2, #0
70001efc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
70001efe:	7bfa      	ldrb	r2, [r7, #15]
70001f00:	6879      	ldr	r1, [r7, #4]
70001f02:	4613      	mov	r3, r2
70001f04:	00db      	lsls	r3, r3, #3
70001f06:	4413      	add	r3, r2
70001f08:	009b      	lsls	r3, r3, #2
70001f0a:	440b      	add	r3, r1
70001f0c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
70001f10:	2200      	movs	r2, #0
70001f12:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
70001f14:	7bfa      	ldrb	r2, [r7, #15]
70001f16:	6879      	ldr	r1, [r7, #4]
70001f18:	4613      	mov	r3, r2
70001f1a:	00db      	lsls	r3, r3, #3
70001f1c:	4413      	add	r3, r2
70001f1e:	009b      	lsls	r3, r3, #2
70001f20:	440b      	add	r3, r1
70001f22:	f503 7319 	add.w	r3, r3, #612	@ 0x264
70001f26:	2200      	movs	r2, #0
70001f28:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
70001f2a:	7bfb      	ldrb	r3, [r7, #15]
70001f2c:	3301      	adds	r3, #1
70001f2e:	73fb      	strb	r3, [r7, #15]
70001f30:	687b      	ldr	r3, [r7, #4]
70001f32:	791b      	ldrb	r3, [r3, #4]
70001f34:	7bfa      	ldrb	r2, [r7, #15]
70001f36:	429a      	cmp	r2, r3
70001f38:	d3b5      	bcc.n	70001ea6 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
70001f3a:	687b      	ldr	r3, [r7, #4]
70001f3c:	6818      	ldr	r0, [r3, #0]
70001f3e:	687b      	ldr	r3, [r7, #4]
70001f40:	7c1a      	ldrb	r2, [r3, #16]
70001f42:	f88d 2000 	strb.w	r2, [sp]
70001f46:	3304      	adds	r3, #4
70001f48:	cb0e      	ldmia	r3, {r1, r2, r3}
70001f4a:	f003 fa79 	bl	70005440 <USB_DevInit>
70001f4e:	4603      	mov	r3, r0
70001f50:	2b00      	cmp	r3, #0
70001f52:	d005      	beq.n	70001f60 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
70001f54:	687b      	ldr	r3, [r7, #4]
70001f56:	2202      	movs	r2, #2
70001f58:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
70001f5c:	2301      	movs	r3, #1
70001f5e:	e013      	b.n	70001f88 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
70001f60:	687b      	ldr	r3, [r7, #4]
70001f62:	2200      	movs	r2, #0
70001f64:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
70001f66:	687b      	ldr	r3, [r7, #4]
70001f68:	2201      	movs	r2, #1
70001f6a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
70001f6e:	687b      	ldr	r3, [r7, #4]
70001f70:	7b1b      	ldrb	r3, [r3, #12]
70001f72:	2b01      	cmp	r3, #1
70001f74:	d102      	bne.n	70001f7c <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
70001f76:	6878      	ldr	r0, [r7, #4]
70001f78:	f001 f958 	bl	7000322c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
70001f7c:	687b      	ldr	r3, [r7, #4]
70001f7e:	681b      	ldr	r3, [r3, #0]
70001f80:	4618      	mov	r0, r3
70001f82:	f004 fafc 	bl	7000657e <USB_DevDisconnect>

  return HAL_OK;
70001f86:	2300      	movs	r3, #0
}
70001f88:	4618      	mov	r0, r3
70001f8a:	3710      	adds	r7, #16
70001f8c:	46bd      	mov	sp, r7
70001f8e:	bd80      	pop	{r7, pc}
70001f90:	40080000 	.word	0x40080000

70001f94 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
70001f94:	b580      	push	{r7, lr}
70001f96:	b084      	sub	sp, #16
70001f98:	af00      	add	r7, sp, #0
70001f9a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
70001f9c:	687b      	ldr	r3, [r7, #4]
70001f9e:	681b      	ldr	r3, [r3, #0]
70001fa0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
70001fa2:	687b      	ldr	r3, [r7, #4]
70001fa4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70001fa8:	2b01      	cmp	r3, #1
70001faa:	d101      	bne.n	70001fb0 <HAL_PCD_Start+0x1c>
70001fac:	2302      	movs	r3, #2
70001fae:	e022      	b.n	70001ff6 <HAL_PCD_Start+0x62>
70001fb0:	687b      	ldr	r3, [r7, #4]
70001fb2:	2201      	movs	r2, #1
70001fb4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
70001fb8:	68fb      	ldr	r3, [r7, #12]
70001fba:	68db      	ldr	r3, [r3, #12]
70001fbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70001fc0:	2b00      	cmp	r3, #0
70001fc2:	d009      	beq.n	70001fd8 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
70001fc4:	687b      	ldr	r3, [r7, #4]
70001fc6:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
70001fc8:	2b01      	cmp	r3, #1
70001fca:	d105      	bne.n	70001fd8 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
70001fcc:	68fb      	ldr	r3, [r7, #12]
70001fce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70001fd0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
70001fd4:	68fb      	ldr	r3, [r7, #12]
70001fd6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
70001fd8:	687b      	ldr	r3, [r7, #4]
70001fda:	681b      	ldr	r3, [r3, #0]
70001fdc:	4618      	mov	r0, r3
70001fde:	f003 f9c1 	bl	70005364 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
70001fe2:	687b      	ldr	r3, [r7, #4]
70001fe4:	681b      	ldr	r3, [r3, #0]
70001fe6:	4618      	mov	r0, r3
70001fe8:	f004 faa8 	bl	7000653c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
70001fec:	687b      	ldr	r3, [r7, #4]
70001fee:	2200      	movs	r2, #0
70001ff0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
70001ff4:	2300      	movs	r3, #0
}
70001ff6:	4618      	mov	r0, r3
70001ff8:	3710      	adds	r7, #16
70001ffa:	46bd      	mov	sp, r7
70001ffc:	bd80      	pop	{r7, pc}

70001ffe <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
70001ffe:	b590      	push	{r4, r7, lr}
70002000:	b08d      	sub	sp, #52	@ 0x34
70002002:	af00      	add	r7, sp, #0
70002004:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
70002006:	687b      	ldr	r3, [r7, #4]
70002008:	681b      	ldr	r3, [r3, #0]
7000200a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
7000200c:	6a3b      	ldr	r3, [r7, #32]
7000200e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
70002010:	687b      	ldr	r3, [r7, #4]
70002012:	681b      	ldr	r3, [r3, #0]
70002014:	4618      	mov	r0, r3
70002016:	f004 fb66 	bl	700066e6 <USB_GetMode>
7000201a:	4603      	mov	r3, r0
7000201c:	2b00      	cmp	r3, #0
7000201e:	f040 84b9 	bne.w	70002994 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
70002022:	687b      	ldr	r3, [r7, #4]
70002024:	681b      	ldr	r3, [r3, #0]
70002026:	4618      	mov	r0, r3
70002028:	f004 faca 	bl	700065c0 <USB_ReadInterrupts>
7000202c:	4603      	mov	r3, r0
7000202e:	2b00      	cmp	r3, #0
70002030:	f000 84af 	beq.w	70002992 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
70002034:	69fb      	ldr	r3, [r7, #28]
70002036:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000203a:	689b      	ldr	r3, [r3, #8]
7000203c:	0a1b      	lsrs	r3, r3, #8
7000203e:	f3c3 020d 	ubfx	r2, r3, #0, #14
70002042:	687b      	ldr	r3, [r7, #4]
70002044:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
70002048:	687b      	ldr	r3, [r7, #4]
7000204a:	681b      	ldr	r3, [r3, #0]
7000204c:	4618      	mov	r0, r3
7000204e:	f004 fab7 	bl	700065c0 <USB_ReadInterrupts>
70002052:	4603      	mov	r3, r0
70002054:	f003 0302 	and.w	r3, r3, #2
70002058:	2b02      	cmp	r3, #2
7000205a:	d107      	bne.n	7000206c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
7000205c:	687b      	ldr	r3, [r7, #4]
7000205e:	681b      	ldr	r3, [r3, #0]
70002060:	695a      	ldr	r2, [r3, #20]
70002062:	687b      	ldr	r3, [r7, #4]
70002064:	681b      	ldr	r3, [r3, #0]
70002066:	f002 0202 	and.w	r2, r2, #2
7000206a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
7000206c:	687b      	ldr	r3, [r7, #4]
7000206e:	681b      	ldr	r3, [r3, #0]
70002070:	4618      	mov	r0, r3
70002072:	f004 faa5 	bl	700065c0 <USB_ReadInterrupts>
70002076:	4603      	mov	r3, r0
70002078:	f003 0310 	and.w	r3, r3, #16
7000207c:	2b10      	cmp	r3, #16
7000207e:	d161      	bne.n	70002144 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
70002080:	687b      	ldr	r3, [r7, #4]
70002082:	681b      	ldr	r3, [r3, #0]
70002084:	699a      	ldr	r2, [r3, #24]
70002086:	687b      	ldr	r3, [r7, #4]
70002088:	681b      	ldr	r3, [r3, #0]
7000208a:	f022 0210 	bic.w	r2, r2, #16
7000208e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
70002090:	6a3b      	ldr	r3, [r7, #32]
70002092:	6a1b      	ldr	r3, [r3, #32]
70002094:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
70002096:	69bb      	ldr	r3, [r7, #24]
70002098:	f003 020f 	and.w	r2, r3, #15
7000209c:	4613      	mov	r3, r2
7000209e:	00db      	lsls	r3, r3, #3
700020a0:	4413      	add	r3, r2
700020a2:	009b      	lsls	r3, r3, #2
700020a4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
700020a8:	687a      	ldr	r2, [r7, #4]
700020aa:	4413      	add	r3, r2
700020ac:	3304      	adds	r3, #4
700020ae:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
700020b0:	69bb      	ldr	r3, [r7, #24]
700020b2:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
700020b6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
700020ba:	d124      	bne.n	70002106 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
700020bc:	69ba      	ldr	r2, [r7, #24]
700020be:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
700020c2:	4013      	ands	r3, r2
700020c4:	2b00      	cmp	r3, #0
700020c6:	d035      	beq.n	70002134 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
700020c8:	697b      	ldr	r3, [r7, #20]
700020ca:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
700020cc:	69bb      	ldr	r3, [r7, #24]
700020ce:	091b      	lsrs	r3, r3, #4
700020d0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
700020d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
700020d6:	b29b      	uxth	r3, r3
700020d8:	461a      	mov	r2, r3
700020da:	6a38      	ldr	r0, [r7, #32]
700020dc:	f004 f8dc 	bl	70006298 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
700020e0:	697b      	ldr	r3, [r7, #20]
700020e2:	68da      	ldr	r2, [r3, #12]
700020e4:	69bb      	ldr	r3, [r7, #24]
700020e6:	091b      	lsrs	r3, r3, #4
700020e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
700020ec:	441a      	add	r2, r3
700020ee:	697b      	ldr	r3, [r7, #20]
700020f0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
700020f2:	697b      	ldr	r3, [r7, #20]
700020f4:	695a      	ldr	r2, [r3, #20]
700020f6:	69bb      	ldr	r3, [r7, #24]
700020f8:	091b      	lsrs	r3, r3, #4
700020fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
700020fe:	441a      	add	r2, r3
70002100:	697b      	ldr	r3, [r7, #20]
70002102:	615a      	str	r2, [r3, #20]
70002104:	e016      	b.n	70002134 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
70002106:	69bb      	ldr	r3, [r7, #24]
70002108:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
7000210c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
70002110:	d110      	bne.n	70002134 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
70002112:	687b      	ldr	r3, [r7, #4]
70002114:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70002118:	2208      	movs	r2, #8
7000211a:	4619      	mov	r1, r3
7000211c:	6a38      	ldr	r0, [r7, #32]
7000211e:	f004 f8bb 	bl	70006298 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
70002122:	697b      	ldr	r3, [r7, #20]
70002124:	695a      	ldr	r2, [r3, #20]
70002126:	69bb      	ldr	r3, [r7, #24]
70002128:	091b      	lsrs	r3, r3, #4
7000212a:	f3c3 030a 	ubfx	r3, r3, #0, #11
7000212e:	441a      	add	r2, r3
70002130:	697b      	ldr	r3, [r7, #20]
70002132:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
70002134:	687b      	ldr	r3, [r7, #4]
70002136:	681b      	ldr	r3, [r3, #0]
70002138:	699a      	ldr	r2, [r3, #24]
7000213a:	687b      	ldr	r3, [r7, #4]
7000213c:	681b      	ldr	r3, [r3, #0]
7000213e:	f042 0210 	orr.w	r2, r2, #16
70002142:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
70002144:	687b      	ldr	r3, [r7, #4]
70002146:	681b      	ldr	r3, [r3, #0]
70002148:	4618      	mov	r0, r3
7000214a:	f004 fa39 	bl	700065c0 <USB_ReadInterrupts>
7000214e:	4603      	mov	r3, r0
70002150:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
70002154:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
70002158:	f040 80a7 	bne.w	700022aa <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
7000215c:	2300      	movs	r3, #0
7000215e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
70002160:	687b      	ldr	r3, [r7, #4]
70002162:	681b      	ldr	r3, [r3, #0]
70002164:	4618      	mov	r0, r3
70002166:	f004 fa3e 	bl	700065e6 <USB_ReadDevAllOutEpInterrupt>
7000216a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
7000216c:	e099      	b.n	700022a2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
7000216e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70002170:	f003 0301 	and.w	r3, r3, #1
70002174:	2b00      	cmp	r3, #0
70002176:	f000 808e 	beq.w	70002296 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
7000217a:	687b      	ldr	r3, [r7, #4]
7000217c:	681b      	ldr	r3, [r3, #0]
7000217e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002180:	b2d2      	uxtb	r2, r2
70002182:	4611      	mov	r1, r2
70002184:	4618      	mov	r0, r3
70002186:	f004 fa62 	bl	7000664e <USB_ReadDevOutEPInterrupt>
7000218a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
7000218c:	693b      	ldr	r3, [r7, #16]
7000218e:	f003 0301 	and.w	r3, r3, #1
70002192:	2b00      	cmp	r3, #0
70002194:	d00c      	beq.n	700021b0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
70002196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002198:	015a      	lsls	r2, r3, #5
7000219a:	69fb      	ldr	r3, [r7, #28]
7000219c:	4413      	add	r3, r2
7000219e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700021a2:	461a      	mov	r2, r3
700021a4:	2301      	movs	r3, #1
700021a6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
700021a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
700021aa:	6878      	ldr	r0, [r7, #4]
700021ac:	f000 feb8 	bl	70002f20 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
700021b0:	693b      	ldr	r3, [r7, #16]
700021b2:	f003 0308 	and.w	r3, r3, #8
700021b6:	2b00      	cmp	r3, #0
700021b8:	d00c      	beq.n	700021d4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
700021ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700021bc:	015a      	lsls	r2, r3, #5
700021be:	69fb      	ldr	r3, [r7, #28]
700021c0:	4413      	add	r3, r2
700021c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700021c6:	461a      	mov	r2, r3
700021c8:	2308      	movs	r3, #8
700021ca:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
700021cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
700021ce:	6878      	ldr	r0, [r7, #4]
700021d0:	f000 ff8e 	bl	700030f0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
700021d4:	693b      	ldr	r3, [r7, #16]
700021d6:	f003 0310 	and.w	r3, r3, #16
700021da:	2b00      	cmp	r3, #0
700021dc:	d008      	beq.n	700021f0 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
700021de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700021e0:	015a      	lsls	r2, r3, #5
700021e2:	69fb      	ldr	r3, [r7, #28]
700021e4:	4413      	add	r3, r2
700021e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700021ea:	461a      	mov	r2, r3
700021ec:	2310      	movs	r3, #16
700021ee:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
700021f0:	693b      	ldr	r3, [r7, #16]
700021f2:	f003 0302 	and.w	r3, r3, #2
700021f6:	2b00      	cmp	r3, #0
700021f8:	d030      	beq.n	7000225c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
700021fa:	6a3b      	ldr	r3, [r7, #32]
700021fc:	695b      	ldr	r3, [r3, #20]
700021fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70002202:	2b80      	cmp	r3, #128	@ 0x80
70002204:	d109      	bne.n	7000221a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
70002206:	69fb      	ldr	r3, [r7, #28]
70002208:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000220c:	685b      	ldr	r3, [r3, #4]
7000220e:	69fa      	ldr	r2, [r7, #28]
70002210:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70002214:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
70002218:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
7000221a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000221c:	4613      	mov	r3, r2
7000221e:	00db      	lsls	r3, r3, #3
70002220:	4413      	add	r3, r2
70002222:	009b      	lsls	r3, r3, #2
70002224:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002228:	687a      	ldr	r2, [r7, #4]
7000222a:	4413      	add	r3, r2
7000222c:	3304      	adds	r3, #4
7000222e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
70002230:	697b      	ldr	r3, [r7, #20]
70002232:	78db      	ldrb	r3, [r3, #3]
70002234:	2b01      	cmp	r3, #1
70002236:	d108      	bne.n	7000224a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
70002238:	697b      	ldr	r3, [r7, #20]
7000223a:	2200      	movs	r2, #0
7000223c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
7000223e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002240:	b2db      	uxtb	r3, r3
70002242:	4619      	mov	r1, r3
70002244:	6878      	ldr	r0, [r7, #4]
70002246:	f005 fff3 	bl	70008230 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
7000224a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000224c:	015a      	lsls	r2, r3, #5
7000224e:	69fb      	ldr	r3, [r7, #28]
70002250:	4413      	add	r3, r2
70002252:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002256:	461a      	mov	r2, r3
70002258:	2302      	movs	r3, #2
7000225a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
7000225c:	693b      	ldr	r3, [r7, #16]
7000225e:	f003 0320 	and.w	r3, r3, #32
70002262:	2b00      	cmp	r3, #0
70002264:	d008      	beq.n	70002278 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
70002266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002268:	015a      	lsls	r2, r3, #5
7000226a:	69fb      	ldr	r3, [r7, #28]
7000226c:	4413      	add	r3, r2
7000226e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002272:	461a      	mov	r2, r3
70002274:	2320      	movs	r3, #32
70002276:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
70002278:	693b      	ldr	r3, [r7, #16]
7000227a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
7000227e:	2b00      	cmp	r3, #0
70002280:	d009      	beq.n	70002296 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
70002282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002284:	015a      	lsls	r2, r3, #5
70002286:	69fb      	ldr	r3, [r7, #28]
70002288:	4413      	add	r3, r2
7000228a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000228e:	461a      	mov	r2, r3
70002290:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
70002294:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
70002296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002298:	3301      	adds	r3, #1
7000229a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
7000229c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
7000229e:	085b      	lsrs	r3, r3, #1
700022a0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
700022a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
700022a4:	2b00      	cmp	r3, #0
700022a6:	f47f af62 	bne.w	7000216e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
700022aa:	687b      	ldr	r3, [r7, #4]
700022ac:	681b      	ldr	r3, [r3, #0]
700022ae:	4618      	mov	r0, r3
700022b0:	f004 f986 	bl	700065c0 <USB_ReadInterrupts>
700022b4:	4603      	mov	r3, r0
700022b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
700022ba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
700022be:	f040 80db 	bne.w	70002478 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
700022c2:	687b      	ldr	r3, [r7, #4]
700022c4:	681b      	ldr	r3, [r3, #0]
700022c6:	4618      	mov	r0, r3
700022c8:	f004 f9a7 	bl	7000661a <USB_ReadDevAllInEpInterrupt>
700022cc:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
700022ce:	2300      	movs	r3, #0
700022d0:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
700022d2:	e0cd      	b.n	70002470 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
700022d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
700022d6:	f003 0301 	and.w	r3, r3, #1
700022da:	2b00      	cmp	r3, #0
700022dc:	f000 80c2 	beq.w	70002464 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
700022e0:	687b      	ldr	r3, [r7, #4]
700022e2:	681b      	ldr	r3, [r3, #0]
700022e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700022e6:	b2d2      	uxtb	r2, r2
700022e8:	4611      	mov	r1, r2
700022ea:	4618      	mov	r0, r3
700022ec:	f004 f9cd 	bl	7000668a <USB_ReadDevInEPInterrupt>
700022f0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
700022f2:	693b      	ldr	r3, [r7, #16]
700022f4:	f003 0301 	and.w	r3, r3, #1
700022f8:	2b00      	cmp	r3, #0
700022fa:	d057      	beq.n	700023ac <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
700022fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700022fe:	f003 030f 	and.w	r3, r3, #15
70002302:	2201      	movs	r2, #1
70002304:	fa02 f303 	lsl.w	r3, r2, r3
70002308:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
7000230a:	69fb      	ldr	r3, [r7, #28]
7000230c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002310:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70002312:	68fb      	ldr	r3, [r7, #12]
70002314:	43db      	mvns	r3, r3
70002316:	69f9      	ldr	r1, [r7, #28]
70002318:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
7000231c:	4013      	ands	r3, r2
7000231e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
70002320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002322:	015a      	lsls	r2, r3, #5
70002324:	69fb      	ldr	r3, [r7, #28]
70002326:	4413      	add	r3, r2
70002328:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000232c:	461a      	mov	r2, r3
7000232e:	2301      	movs	r3, #1
70002330:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
70002332:	687b      	ldr	r3, [r7, #4]
70002334:	799b      	ldrb	r3, [r3, #6]
70002336:	2b01      	cmp	r3, #1
70002338:	d132      	bne.n	700023a0 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
7000233a:	6879      	ldr	r1, [r7, #4]
7000233c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000233e:	4613      	mov	r3, r2
70002340:	00db      	lsls	r3, r3, #3
70002342:	4413      	add	r3, r2
70002344:	009b      	lsls	r3, r3, #2
70002346:	440b      	add	r3, r1
70002348:	3320      	adds	r3, #32
7000234a:	6819      	ldr	r1, [r3, #0]
7000234c:	6878      	ldr	r0, [r7, #4]
7000234e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002350:	4613      	mov	r3, r2
70002352:	00db      	lsls	r3, r3, #3
70002354:	4413      	add	r3, r2
70002356:	009b      	lsls	r3, r3, #2
70002358:	4403      	add	r3, r0
7000235a:	331c      	adds	r3, #28
7000235c:	681b      	ldr	r3, [r3, #0]
7000235e:	4419      	add	r1, r3
70002360:	6878      	ldr	r0, [r7, #4]
70002362:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002364:	4613      	mov	r3, r2
70002366:	00db      	lsls	r3, r3, #3
70002368:	4413      	add	r3, r2
7000236a:	009b      	lsls	r3, r3, #2
7000236c:	4403      	add	r3, r0
7000236e:	3320      	adds	r3, #32
70002370:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
70002372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002374:	2b00      	cmp	r3, #0
70002376:	d113      	bne.n	700023a0 <HAL_PCD_IRQHandler+0x3a2>
70002378:	6879      	ldr	r1, [r7, #4]
7000237a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000237c:	4613      	mov	r3, r2
7000237e:	00db      	lsls	r3, r3, #3
70002380:	4413      	add	r3, r2
70002382:	009b      	lsls	r3, r3, #2
70002384:	440b      	add	r3, r1
70002386:	3324      	adds	r3, #36	@ 0x24
70002388:	681b      	ldr	r3, [r3, #0]
7000238a:	2b00      	cmp	r3, #0
7000238c:	d108      	bne.n	700023a0 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
7000238e:	687b      	ldr	r3, [r7, #4]
70002390:	6818      	ldr	r0, [r3, #0]
70002392:	687b      	ldr	r3, [r7, #4]
70002394:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70002398:	461a      	mov	r2, r3
7000239a:	2101      	movs	r1, #1
7000239c:	f004 f9d6 	bl	7000674c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
700023a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700023a2:	b2db      	uxtb	r3, r3
700023a4:	4619      	mov	r1, r3
700023a6:	6878      	ldr	r0, [r7, #4]
700023a8:	f005 fead 	bl	70008106 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
700023ac:	693b      	ldr	r3, [r7, #16]
700023ae:	f003 0308 	and.w	r3, r3, #8
700023b2:	2b00      	cmp	r3, #0
700023b4:	d008      	beq.n	700023c8 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
700023b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700023b8:	015a      	lsls	r2, r3, #5
700023ba:	69fb      	ldr	r3, [r7, #28]
700023bc:	4413      	add	r3, r2
700023be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700023c2:	461a      	mov	r2, r3
700023c4:	2308      	movs	r3, #8
700023c6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
700023c8:	693b      	ldr	r3, [r7, #16]
700023ca:	f003 0310 	and.w	r3, r3, #16
700023ce:	2b00      	cmp	r3, #0
700023d0:	d008      	beq.n	700023e4 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
700023d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700023d4:	015a      	lsls	r2, r3, #5
700023d6:	69fb      	ldr	r3, [r7, #28]
700023d8:	4413      	add	r3, r2
700023da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700023de:	461a      	mov	r2, r3
700023e0:	2310      	movs	r3, #16
700023e2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
700023e4:	693b      	ldr	r3, [r7, #16]
700023e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
700023ea:	2b00      	cmp	r3, #0
700023ec:	d008      	beq.n	70002400 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
700023ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700023f0:	015a      	lsls	r2, r3, #5
700023f2:	69fb      	ldr	r3, [r7, #28]
700023f4:	4413      	add	r3, r2
700023f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700023fa:	461a      	mov	r2, r3
700023fc:	2340      	movs	r3, #64	@ 0x40
700023fe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
70002400:	693b      	ldr	r3, [r7, #16]
70002402:	f003 0302 	and.w	r3, r3, #2
70002406:	2b00      	cmp	r3, #0
70002408:	d023      	beq.n	70002452 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
7000240a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
7000240c:	6a38      	ldr	r0, [r7, #32]
7000240e:	f003 f9b5 	bl	7000577c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
70002412:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002414:	4613      	mov	r3, r2
70002416:	00db      	lsls	r3, r3, #3
70002418:	4413      	add	r3, r2
7000241a:	009b      	lsls	r3, r3, #2
7000241c:	3310      	adds	r3, #16
7000241e:	687a      	ldr	r2, [r7, #4]
70002420:	4413      	add	r3, r2
70002422:	3304      	adds	r3, #4
70002424:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
70002426:	697b      	ldr	r3, [r7, #20]
70002428:	78db      	ldrb	r3, [r3, #3]
7000242a:	2b01      	cmp	r3, #1
7000242c:	d108      	bne.n	70002440 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
7000242e:	697b      	ldr	r3, [r7, #20]
70002430:	2200      	movs	r2, #0
70002432:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
70002434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002436:	b2db      	uxtb	r3, r3
70002438:	4619      	mov	r1, r3
7000243a:	6878      	ldr	r0, [r7, #4]
7000243c:	f005 ff0a 	bl	70008254 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
70002440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002442:	015a      	lsls	r2, r3, #5
70002444:	69fb      	ldr	r3, [r7, #28]
70002446:	4413      	add	r3, r2
70002448:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000244c:	461a      	mov	r2, r3
7000244e:	2302      	movs	r3, #2
70002450:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
70002452:	693b      	ldr	r3, [r7, #16]
70002454:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70002458:	2b00      	cmp	r3, #0
7000245a:	d003      	beq.n	70002464 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
7000245c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
7000245e:	6878      	ldr	r0, [r7, #4]
70002460:	f000 fcd2 	bl	70002e08 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
70002464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002466:	3301      	adds	r3, #1
70002468:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
7000246a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
7000246c:	085b      	lsrs	r3, r3, #1
7000246e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
70002470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70002472:	2b00      	cmp	r3, #0
70002474:	f47f af2e 	bne.w	700022d4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
70002478:	687b      	ldr	r3, [r7, #4]
7000247a:	681b      	ldr	r3, [r3, #0]
7000247c:	4618      	mov	r0, r3
7000247e:	f004 f89f 	bl	700065c0 <USB_ReadInterrupts>
70002482:	4603      	mov	r3, r0
70002484:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70002488:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
7000248c:	d122      	bne.n	700024d4 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
7000248e:	69fb      	ldr	r3, [r7, #28]
70002490:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002494:	685b      	ldr	r3, [r3, #4]
70002496:	69fa      	ldr	r2, [r7, #28]
70002498:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
7000249c:	f023 0301 	bic.w	r3, r3, #1
700024a0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
700024a2:	687b      	ldr	r3, [r7, #4]
700024a4:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
700024a8:	2b01      	cmp	r3, #1
700024aa:	d108      	bne.n	700024be <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
700024ac:	687b      	ldr	r3, [r7, #4]
700024ae:	2200      	movs	r2, #0
700024b0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
700024b4:	2100      	movs	r1, #0
700024b6:	6878      	ldr	r0, [r7, #4]
700024b8:	f000 fedc 	bl	70003274 <HAL_PCDEx_LPM_Callback>
700024bc:	e002      	b.n	700024c4 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
700024be:	6878      	ldr	r0, [r7, #4]
700024c0:	f005 fe8e 	bl	700081e0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
700024c4:	687b      	ldr	r3, [r7, #4]
700024c6:	681b      	ldr	r3, [r3, #0]
700024c8:	695a      	ldr	r2, [r3, #20]
700024ca:	687b      	ldr	r3, [r7, #4]
700024cc:	681b      	ldr	r3, [r3, #0]
700024ce:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
700024d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
700024d4:	687b      	ldr	r3, [r7, #4]
700024d6:	681b      	ldr	r3, [r3, #0]
700024d8:	4618      	mov	r0, r3
700024da:	f004 f871 	bl	700065c0 <USB_ReadInterrupts>
700024de:	4603      	mov	r3, r0
700024e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
700024e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
700024e8:	d112      	bne.n	70002510 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
700024ea:	69fb      	ldr	r3, [r7, #28]
700024ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700024f0:	689b      	ldr	r3, [r3, #8]
700024f2:	f003 0301 	and.w	r3, r3, #1
700024f6:	2b01      	cmp	r3, #1
700024f8:	d102      	bne.n	70002500 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
700024fa:	6878      	ldr	r0, [r7, #4]
700024fc:	f005 fe54 	bl	700081a8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
70002500:	687b      	ldr	r3, [r7, #4]
70002502:	681b      	ldr	r3, [r3, #0]
70002504:	695a      	ldr	r2, [r3, #20]
70002506:	687b      	ldr	r3, [r7, #4]
70002508:	681b      	ldr	r3, [r3, #0]
7000250a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
7000250e:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
70002510:	687b      	ldr	r3, [r7, #4]
70002512:	681b      	ldr	r3, [r3, #0]
70002514:	4618      	mov	r0, r3
70002516:	f004 f853 	bl	700065c0 <USB_ReadInterrupts>
7000251a:	4603      	mov	r3, r0
7000251c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
70002520:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
70002524:	d121      	bne.n	7000256a <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
70002526:	687b      	ldr	r3, [r7, #4]
70002528:	681b      	ldr	r3, [r3, #0]
7000252a:	695a      	ldr	r2, [r3, #20]
7000252c:	687b      	ldr	r3, [r7, #4]
7000252e:	681b      	ldr	r3, [r3, #0]
70002530:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
70002534:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
70002536:	687b      	ldr	r3, [r7, #4]
70002538:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
7000253c:	2b00      	cmp	r3, #0
7000253e:	d111      	bne.n	70002564 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
70002540:	687b      	ldr	r3, [r7, #4]
70002542:	2201      	movs	r2, #1
70002544:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
70002548:	687b      	ldr	r3, [r7, #4]
7000254a:	681b      	ldr	r3, [r3, #0]
7000254c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
7000254e:	089b      	lsrs	r3, r3, #2
70002550:	f003 020f 	and.w	r2, r3, #15
70002554:	687b      	ldr	r3, [r7, #4]
70002556:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
7000255a:	2101      	movs	r1, #1
7000255c:	6878      	ldr	r0, [r7, #4]
7000255e:	f000 fe89 	bl	70003274 <HAL_PCDEx_LPM_Callback>
70002562:	e002      	b.n	7000256a <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
70002564:	6878      	ldr	r0, [r7, #4]
70002566:	f005 fe1f 	bl	700081a8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
7000256a:	687b      	ldr	r3, [r7, #4]
7000256c:	681b      	ldr	r3, [r3, #0]
7000256e:	4618      	mov	r0, r3
70002570:	f004 f826 	bl	700065c0 <USB_ReadInterrupts>
70002574:	4603      	mov	r3, r0
70002576:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
7000257a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
7000257e:	f040 80b7 	bne.w	700026f0 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
70002582:	69fb      	ldr	r3, [r7, #28]
70002584:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002588:	685b      	ldr	r3, [r3, #4]
7000258a:	69fa      	ldr	r2, [r7, #28]
7000258c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70002590:	f023 0301 	bic.w	r3, r3, #1
70002594:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
70002596:	687b      	ldr	r3, [r7, #4]
70002598:	681b      	ldr	r3, [r3, #0]
7000259a:	2110      	movs	r1, #16
7000259c:	4618      	mov	r0, r3
7000259e:	f003 f8ed 	bl	7000577c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
700025a2:	2300      	movs	r3, #0
700025a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
700025a6:	e046      	b.n	70002636 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
700025a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
700025aa:	015a      	lsls	r2, r3, #5
700025ac:	69fb      	ldr	r3, [r7, #28]
700025ae:	4413      	add	r3, r2
700025b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700025b4:	461a      	mov	r2, r3
700025b6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
700025ba:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
700025bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
700025be:	015a      	lsls	r2, r3, #5
700025c0:	69fb      	ldr	r3, [r7, #28]
700025c2:	4413      	add	r3, r2
700025c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700025c8:	681b      	ldr	r3, [r3, #0]
700025ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
700025cc:	0151      	lsls	r1, r2, #5
700025ce:	69fa      	ldr	r2, [r7, #28]
700025d0:	440a      	add	r2, r1
700025d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
700025d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
700025da:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
700025dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
700025de:	015a      	lsls	r2, r3, #5
700025e0:	69fb      	ldr	r3, [r7, #28]
700025e2:	4413      	add	r3, r2
700025e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700025e8:	461a      	mov	r2, r3
700025ea:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
700025ee:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
700025f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
700025f2:	015a      	lsls	r2, r3, #5
700025f4:	69fb      	ldr	r3, [r7, #28]
700025f6:	4413      	add	r3, r2
700025f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700025fc:	681b      	ldr	r3, [r3, #0]
700025fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
70002600:	0151      	lsls	r1, r2, #5
70002602:	69fa      	ldr	r2, [r7, #28]
70002604:	440a      	add	r2, r1
70002606:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
7000260a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
7000260e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
70002610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
70002612:	015a      	lsls	r2, r3, #5
70002614:	69fb      	ldr	r3, [r7, #28]
70002616:	4413      	add	r3, r2
70002618:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000261c:	681b      	ldr	r3, [r3, #0]
7000261e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
70002620:	0151      	lsls	r1, r2, #5
70002622:	69fa      	ldr	r2, [r7, #28]
70002624:	440a      	add	r2, r1
70002626:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
7000262a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
7000262e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
70002630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
70002632:	3301      	adds	r3, #1
70002634:	62fb      	str	r3, [r7, #44]	@ 0x2c
70002636:	687b      	ldr	r3, [r7, #4]
70002638:	791b      	ldrb	r3, [r3, #4]
7000263a:	461a      	mov	r2, r3
7000263c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
7000263e:	4293      	cmp	r3, r2
70002640:	d3b2      	bcc.n	700025a8 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
70002642:	69fb      	ldr	r3, [r7, #28]
70002644:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002648:	69db      	ldr	r3, [r3, #28]
7000264a:	69fa      	ldr	r2, [r7, #28]
7000264c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70002650:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
70002654:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
70002656:	687b      	ldr	r3, [r7, #4]
70002658:	7bdb      	ldrb	r3, [r3, #15]
7000265a:	2b00      	cmp	r3, #0
7000265c:	d016      	beq.n	7000268c <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
7000265e:	69fb      	ldr	r3, [r7, #28]
70002660:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002664:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
70002668:	69fa      	ldr	r2, [r7, #28]
7000266a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
7000266e:	f043 030b 	orr.w	r3, r3, #11
70002672:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
70002676:	69fb      	ldr	r3, [r7, #28]
70002678:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000267c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
7000267e:	69fa      	ldr	r2, [r7, #28]
70002680:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70002684:	f043 030b 	orr.w	r3, r3, #11
70002688:	6453      	str	r3, [r2, #68]	@ 0x44
7000268a:	e015      	b.n	700026b8 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
7000268c:	69fb      	ldr	r3, [r7, #28]
7000268e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002692:	695a      	ldr	r2, [r3, #20]
70002694:	69fb      	ldr	r3, [r7, #28]
70002696:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000269a:	4619      	mov	r1, r3
7000269c:	f242 032b 	movw	r3, #8235	@ 0x202b
700026a0:	4313      	orrs	r3, r2
700026a2:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
700026a4:	69fb      	ldr	r3, [r7, #28]
700026a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700026aa:	691b      	ldr	r3, [r3, #16]
700026ac:	69fa      	ldr	r2, [r7, #28]
700026ae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700026b2:	f043 030b 	orr.w	r3, r3, #11
700026b6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
700026b8:	69fb      	ldr	r3, [r7, #28]
700026ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700026be:	681b      	ldr	r3, [r3, #0]
700026c0:	69fa      	ldr	r2, [r7, #28]
700026c2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700026c6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
700026ca:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
700026cc:	687b      	ldr	r3, [r7, #4]
700026ce:	6818      	ldr	r0, [r3, #0]
700026d0:	687b      	ldr	r3, [r7, #4]
700026d2:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
700026d4:	687b      	ldr	r3, [r7, #4]
700026d6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
700026da:	461a      	mov	r2, r3
700026dc:	f004 f836 	bl	7000674c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
700026e0:	687b      	ldr	r3, [r7, #4]
700026e2:	681b      	ldr	r3, [r3, #0]
700026e4:	695a      	ldr	r2, [r3, #20]
700026e6:	687b      	ldr	r3, [r7, #4]
700026e8:	681b      	ldr	r3, [r3, #0]
700026ea:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
700026ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
700026f0:	687b      	ldr	r3, [r7, #4]
700026f2:	681b      	ldr	r3, [r3, #0]
700026f4:	4618      	mov	r0, r3
700026f6:	f003 ff63 	bl	700065c0 <USB_ReadInterrupts>
700026fa:	4603      	mov	r3, r0
700026fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
70002700:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70002704:	d123      	bne.n	7000274e <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
70002706:	687b      	ldr	r3, [r7, #4]
70002708:	681b      	ldr	r3, [r3, #0]
7000270a:	4618      	mov	r0, r3
7000270c:	f003 fffa 	bl	70006704 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
70002710:	687b      	ldr	r3, [r7, #4]
70002712:	681b      	ldr	r3, [r3, #0]
70002714:	4618      	mov	r0, r3
70002716:	f003 f8aa 	bl	7000586e <USB_GetDevSpeed>
7000271a:	4603      	mov	r3, r0
7000271c:	461a      	mov	r2, r3
7000271e:	687b      	ldr	r3, [r7, #4]
70002720:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
70002722:	687b      	ldr	r3, [r7, #4]
70002724:	681c      	ldr	r4, [r3, #0]
70002726:	f001 fca7 	bl	70004078 <HAL_RCC_GetHCLKFreq>
7000272a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
7000272c:	687b      	ldr	r3, [r7, #4]
7000272e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
70002730:	461a      	mov	r2, r3
70002732:	4620      	mov	r0, r4
70002734:	f002 fd74 	bl	70005220 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
70002738:	6878      	ldr	r0, [r7, #4]
7000273a:	f005 fd0c 	bl	70008156 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
7000273e:	687b      	ldr	r3, [r7, #4]
70002740:	681b      	ldr	r3, [r3, #0]
70002742:	695a      	ldr	r2, [r3, #20]
70002744:	687b      	ldr	r3, [r7, #4]
70002746:	681b      	ldr	r3, [r3, #0]
70002748:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
7000274c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
7000274e:	687b      	ldr	r3, [r7, #4]
70002750:	681b      	ldr	r3, [r3, #0]
70002752:	4618      	mov	r0, r3
70002754:	f003 ff34 	bl	700065c0 <USB_ReadInterrupts>
70002758:	4603      	mov	r3, r0
7000275a:	f003 0308 	and.w	r3, r3, #8
7000275e:	2b08      	cmp	r3, #8
70002760:	d10a      	bne.n	70002778 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
70002762:	6878      	ldr	r0, [r7, #4]
70002764:	f005 fce9 	bl	7000813a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
70002768:	687b      	ldr	r3, [r7, #4]
7000276a:	681b      	ldr	r3, [r3, #0]
7000276c:	695a      	ldr	r2, [r3, #20]
7000276e:	687b      	ldr	r3, [r7, #4]
70002770:	681b      	ldr	r3, [r3, #0]
70002772:	f002 0208 	and.w	r2, r2, #8
70002776:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
70002778:	687b      	ldr	r3, [r7, #4]
7000277a:	681b      	ldr	r3, [r3, #0]
7000277c:	4618      	mov	r0, r3
7000277e:	f003 ff1f 	bl	700065c0 <USB_ReadInterrupts>
70002782:	4603      	mov	r3, r0
70002784:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70002788:	2b80      	cmp	r3, #128	@ 0x80
7000278a:	d123      	bne.n	700027d4 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
7000278c:	6a3b      	ldr	r3, [r7, #32]
7000278e:	699b      	ldr	r3, [r3, #24]
70002790:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
70002794:	6a3b      	ldr	r3, [r7, #32]
70002796:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
70002798:	2301      	movs	r3, #1
7000279a:	627b      	str	r3, [r7, #36]	@ 0x24
7000279c:	e014      	b.n	700027c8 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
7000279e:	6879      	ldr	r1, [r7, #4]
700027a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700027a2:	4613      	mov	r3, r2
700027a4:	00db      	lsls	r3, r3, #3
700027a6:	4413      	add	r3, r2
700027a8:	009b      	lsls	r3, r3, #2
700027aa:	440b      	add	r3, r1
700027ac:	f203 2357 	addw	r3, r3, #599	@ 0x257
700027b0:	781b      	ldrb	r3, [r3, #0]
700027b2:	2b01      	cmp	r3, #1
700027b4:	d105      	bne.n	700027c2 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
700027b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700027b8:	b2db      	uxtb	r3, r3
700027ba:	4619      	mov	r1, r3
700027bc:	6878      	ldr	r0, [r7, #4]
700027be:	f000 faf2 	bl	70002da6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
700027c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700027c4:	3301      	adds	r3, #1
700027c6:	627b      	str	r3, [r7, #36]	@ 0x24
700027c8:	687b      	ldr	r3, [r7, #4]
700027ca:	791b      	ldrb	r3, [r3, #4]
700027cc:	461a      	mov	r2, r3
700027ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700027d0:	4293      	cmp	r3, r2
700027d2:	d3e4      	bcc.n	7000279e <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
700027d4:	687b      	ldr	r3, [r7, #4]
700027d6:	681b      	ldr	r3, [r3, #0]
700027d8:	4618      	mov	r0, r3
700027da:	f003 fef1 	bl	700065c0 <USB_ReadInterrupts>
700027de:	4603      	mov	r3, r0
700027e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
700027e4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
700027e8:	d13c      	bne.n	70002864 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
700027ea:	2301      	movs	r3, #1
700027ec:	627b      	str	r3, [r7, #36]	@ 0x24
700027ee:	e02b      	b.n	70002848 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
700027f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700027f2:	015a      	lsls	r2, r3, #5
700027f4:	69fb      	ldr	r3, [r7, #28]
700027f6:	4413      	add	r3, r2
700027f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700027fc:	681b      	ldr	r3, [r3, #0]
700027fe:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
70002800:	6879      	ldr	r1, [r7, #4]
70002802:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002804:	4613      	mov	r3, r2
70002806:	00db      	lsls	r3, r3, #3
70002808:	4413      	add	r3, r2
7000280a:	009b      	lsls	r3, r3, #2
7000280c:	440b      	add	r3, r1
7000280e:	3318      	adds	r3, #24
70002810:	781b      	ldrb	r3, [r3, #0]
70002812:	2b01      	cmp	r3, #1
70002814:	d115      	bne.n	70002842 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
70002816:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
70002818:	2b00      	cmp	r3, #0
7000281a:	da12      	bge.n	70002842 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
7000281c:	6879      	ldr	r1, [r7, #4]
7000281e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002820:	4613      	mov	r3, r2
70002822:	00db      	lsls	r3, r3, #3
70002824:	4413      	add	r3, r2
70002826:	009b      	lsls	r3, r3, #2
70002828:	440b      	add	r3, r1
7000282a:	3317      	adds	r3, #23
7000282c:	2201      	movs	r2, #1
7000282e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
70002830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002832:	b2db      	uxtb	r3, r3
70002834:	f063 037f 	orn	r3, r3, #127	@ 0x7f
70002838:	b2db      	uxtb	r3, r3
7000283a:	4619      	mov	r1, r3
7000283c:	6878      	ldr	r0, [r7, #4]
7000283e:	f000 fab2 	bl	70002da6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
70002842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002844:	3301      	adds	r3, #1
70002846:	627b      	str	r3, [r7, #36]	@ 0x24
70002848:	687b      	ldr	r3, [r7, #4]
7000284a:	791b      	ldrb	r3, [r3, #4]
7000284c:	461a      	mov	r2, r3
7000284e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002850:	4293      	cmp	r3, r2
70002852:	d3cd      	bcc.n	700027f0 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
70002854:	687b      	ldr	r3, [r7, #4]
70002856:	681b      	ldr	r3, [r3, #0]
70002858:	695a      	ldr	r2, [r3, #20]
7000285a:	687b      	ldr	r3, [r7, #4]
7000285c:	681b      	ldr	r3, [r3, #0]
7000285e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
70002862:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
70002864:	687b      	ldr	r3, [r7, #4]
70002866:	681b      	ldr	r3, [r3, #0]
70002868:	4618      	mov	r0, r3
7000286a:	f003 fea9 	bl	700065c0 <USB_ReadInterrupts>
7000286e:	4603      	mov	r3, r0
70002870:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
70002874:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70002878:	d156      	bne.n	70002928 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
7000287a:	2301      	movs	r3, #1
7000287c:	627b      	str	r3, [r7, #36]	@ 0x24
7000287e:	e045      	b.n	7000290c <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
70002880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002882:	015a      	lsls	r2, r3, #5
70002884:	69fb      	ldr	r3, [r7, #28]
70002886:	4413      	add	r3, r2
70002888:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000288c:	681b      	ldr	r3, [r3, #0]
7000288e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
70002890:	6879      	ldr	r1, [r7, #4]
70002892:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002894:	4613      	mov	r3, r2
70002896:	00db      	lsls	r3, r3, #3
70002898:	4413      	add	r3, r2
7000289a:	009b      	lsls	r3, r3, #2
7000289c:	440b      	add	r3, r1
7000289e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
700028a2:	781b      	ldrb	r3, [r3, #0]
700028a4:	2b01      	cmp	r3, #1
700028a6:	d12e      	bne.n	70002906 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
700028a8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
700028aa:	2b00      	cmp	r3, #0
700028ac:	da2b      	bge.n	70002906 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
700028ae:	69bb      	ldr	r3, [r7, #24]
700028b0:	0c1a      	lsrs	r2, r3, #16
700028b2:	687b      	ldr	r3, [r7, #4]
700028b4:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
700028b8:	4053      	eors	r3, r2
700028ba:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
700028be:	2b00      	cmp	r3, #0
700028c0:	d121      	bne.n	70002906 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
700028c2:	6879      	ldr	r1, [r7, #4]
700028c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700028c6:	4613      	mov	r3, r2
700028c8:	00db      	lsls	r3, r3, #3
700028ca:	4413      	add	r3, r2
700028cc:	009b      	lsls	r3, r3, #2
700028ce:	440b      	add	r3, r1
700028d0:	f203 2357 	addw	r3, r3, #599	@ 0x257
700028d4:	2201      	movs	r2, #1
700028d6:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
700028d8:	6a3b      	ldr	r3, [r7, #32]
700028da:	699b      	ldr	r3, [r3, #24]
700028dc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
700028e0:	6a3b      	ldr	r3, [r7, #32]
700028e2:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
700028e4:	6a3b      	ldr	r3, [r7, #32]
700028e6:	695b      	ldr	r3, [r3, #20]
700028e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
700028ec:	2b00      	cmp	r3, #0
700028ee:	d10a      	bne.n	70002906 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
700028f0:	69fb      	ldr	r3, [r7, #28]
700028f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700028f6:	685b      	ldr	r3, [r3, #4]
700028f8:	69fa      	ldr	r2, [r7, #28]
700028fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700028fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
70002902:	6053      	str	r3, [r2, #4]
            break;
70002904:	e008      	b.n	70002918 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
70002906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002908:	3301      	adds	r3, #1
7000290a:	627b      	str	r3, [r7, #36]	@ 0x24
7000290c:	687b      	ldr	r3, [r7, #4]
7000290e:	791b      	ldrb	r3, [r3, #4]
70002910:	461a      	mov	r2, r3
70002912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002914:	4293      	cmp	r3, r2
70002916:	d3b3      	bcc.n	70002880 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
70002918:	687b      	ldr	r3, [r7, #4]
7000291a:	681b      	ldr	r3, [r3, #0]
7000291c:	695a      	ldr	r2, [r3, #20]
7000291e:	687b      	ldr	r3, [r7, #4]
70002920:	681b      	ldr	r3, [r3, #0]
70002922:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
70002926:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
70002928:	687b      	ldr	r3, [r7, #4]
7000292a:	681b      	ldr	r3, [r3, #0]
7000292c:	4618      	mov	r0, r3
7000292e:	f003 fe47 	bl	700065c0 <USB_ReadInterrupts>
70002932:	4603      	mov	r3, r0
70002934:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
70002938:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
7000293c:	d10a      	bne.n	70002954 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
7000293e:	6878      	ldr	r0, [r7, #4]
70002940:	f005 fc9a 	bl	70008278 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
70002944:	687b      	ldr	r3, [r7, #4]
70002946:	681b      	ldr	r3, [r3, #0]
70002948:	695a      	ldr	r2, [r3, #20]
7000294a:	687b      	ldr	r3, [r7, #4]
7000294c:	681b      	ldr	r3, [r3, #0]
7000294e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
70002952:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
70002954:	687b      	ldr	r3, [r7, #4]
70002956:	681b      	ldr	r3, [r3, #0]
70002958:	4618      	mov	r0, r3
7000295a:	f003 fe31 	bl	700065c0 <USB_ReadInterrupts>
7000295e:	4603      	mov	r3, r0
70002960:	f003 0304 	and.w	r3, r3, #4
70002964:	2b04      	cmp	r3, #4
70002966:	d115      	bne.n	70002994 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
70002968:	687b      	ldr	r3, [r7, #4]
7000296a:	681b      	ldr	r3, [r3, #0]
7000296c:	685b      	ldr	r3, [r3, #4]
7000296e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
70002970:	69bb      	ldr	r3, [r7, #24]
70002972:	f003 0304 	and.w	r3, r3, #4
70002976:	2b00      	cmp	r3, #0
70002978:	d002      	beq.n	70002980 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
7000297a:	6878      	ldr	r0, [r7, #4]
7000297c:	f005 fc8a 	bl	70008294 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
70002980:	687b      	ldr	r3, [r7, #4]
70002982:	681b      	ldr	r3, [r3, #0]
70002984:	6859      	ldr	r1, [r3, #4]
70002986:	687b      	ldr	r3, [r7, #4]
70002988:	681b      	ldr	r3, [r3, #0]
7000298a:	69ba      	ldr	r2, [r7, #24]
7000298c:	430a      	orrs	r2, r1
7000298e:	605a      	str	r2, [r3, #4]
70002990:	e000      	b.n	70002994 <HAL_PCD_IRQHandler+0x996>
      return;
70002992:	bf00      	nop
    }
  }
}
70002994:	3734      	adds	r7, #52	@ 0x34
70002996:	46bd      	mov	sp, r7
70002998:	bd90      	pop	{r4, r7, pc}

7000299a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
7000299a:	b580      	push	{r7, lr}
7000299c:	b082      	sub	sp, #8
7000299e:	af00      	add	r7, sp, #0
700029a0:	6078      	str	r0, [r7, #4]
700029a2:	460b      	mov	r3, r1
700029a4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
700029a6:	687b      	ldr	r3, [r7, #4]
700029a8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
700029ac:	2b01      	cmp	r3, #1
700029ae:	d101      	bne.n	700029b4 <HAL_PCD_SetAddress+0x1a>
700029b0:	2302      	movs	r3, #2
700029b2:	e012      	b.n	700029da <HAL_PCD_SetAddress+0x40>
700029b4:	687b      	ldr	r3, [r7, #4]
700029b6:	2201      	movs	r2, #1
700029b8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
700029bc:	687b      	ldr	r3, [r7, #4]
700029be:	78fa      	ldrb	r2, [r7, #3]
700029c0:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
700029c2:	687b      	ldr	r3, [r7, #4]
700029c4:	681b      	ldr	r3, [r3, #0]
700029c6:	78fa      	ldrb	r2, [r7, #3]
700029c8:	4611      	mov	r1, r2
700029ca:	4618      	mov	r0, r3
700029cc:	f003 fd90 	bl	700064f0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
700029d0:	687b      	ldr	r3, [r7, #4]
700029d2:	2200      	movs	r2, #0
700029d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
700029d8:	2300      	movs	r3, #0
}
700029da:	4618      	mov	r0, r3
700029dc:	3708      	adds	r7, #8
700029de:	46bd      	mov	sp, r7
700029e0:	bd80      	pop	{r7, pc}

700029e2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
700029e2:	b580      	push	{r7, lr}
700029e4:	b084      	sub	sp, #16
700029e6:	af00      	add	r7, sp, #0
700029e8:	6078      	str	r0, [r7, #4]
700029ea:	4608      	mov	r0, r1
700029ec:	4611      	mov	r1, r2
700029ee:	461a      	mov	r2, r3
700029f0:	4603      	mov	r3, r0
700029f2:	70fb      	strb	r3, [r7, #3]
700029f4:	460b      	mov	r3, r1
700029f6:	803b      	strh	r3, [r7, #0]
700029f8:	4613      	mov	r3, r2
700029fa:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
700029fc:	2300      	movs	r3, #0
700029fe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
70002a00:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002a04:	2b00      	cmp	r3, #0
70002a06:	da0f      	bge.n	70002a28 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002a08:	78fb      	ldrb	r3, [r7, #3]
70002a0a:	f003 020f 	and.w	r2, r3, #15
70002a0e:	4613      	mov	r3, r2
70002a10:	00db      	lsls	r3, r3, #3
70002a12:	4413      	add	r3, r2
70002a14:	009b      	lsls	r3, r3, #2
70002a16:	3310      	adds	r3, #16
70002a18:	687a      	ldr	r2, [r7, #4]
70002a1a:	4413      	add	r3, r2
70002a1c:	3304      	adds	r3, #4
70002a1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
70002a20:	68fb      	ldr	r3, [r7, #12]
70002a22:	2201      	movs	r2, #1
70002a24:	705a      	strb	r2, [r3, #1]
70002a26:	e00f      	b.n	70002a48 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002a28:	78fb      	ldrb	r3, [r7, #3]
70002a2a:	f003 020f 	and.w	r2, r3, #15
70002a2e:	4613      	mov	r3, r2
70002a30:	00db      	lsls	r3, r3, #3
70002a32:	4413      	add	r3, r2
70002a34:	009b      	lsls	r3, r3, #2
70002a36:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002a3a:	687a      	ldr	r2, [r7, #4]
70002a3c:	4413      	add	r3, r2
70002a3e:	3304      	adds	r3, #4
70002a40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
70002a42:	68fb      	ldr	r3, [r7, #12]
70002a44:	2200      	movs	r2, #0
70002a46:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
70002a48:	78fb      	ldrb	r3, [r7, #3]
70002a4a:	f003 030f 	and.w	r3, r3, #15
70002a4e:	b2da      	uxtb	r2, r3
70002a50:	68fb      	ldr	r3, [r7, #12]
70002a52:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
70002a54:	883b      	ldrh	r3, [r7, #0]
70002a56:	f3c3 020a 	ubfx	r2, r3, #0, #11
70002a5a:	68fb      	ldr	r3, [r7, #12]
70002a5c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
70002a5e:	68fb      	ldr	r3, [r7, #12]
70002a60:	78ba      	ldrb	r2, [r7, #2]
70002a62:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
70002a64:	68fb      	ldr	r3, [r7, #12]
70002a66:	785b      	ldrb	r3, [r3, #1]
70002a68:	2b00      	cmp	r3, #0
70002a6a:	d004      	beq.n	70002a76 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
70002a6c:	68fb      	ldr	r3, [r7, #12]
70002a6e:	781b      	ldrb	r3, [r3, #0]
70002a70:	461a      	mov	r2, r3
70002a72:	68fb      	ldr	r3, [r7, #12]
70002a74:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
70002a76:	78bb      	ldrb	r3, [r7, #2]
70002a78:	2b02      	cmp	r3, #2
70002a7a:	d102      	bne.n	70002a82 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
70002a7c:	68fb      	ldr	r3, [r7, #12]
70002a7e:	2200      	movs	r2, #0
70002a80:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
70002a82:	687b      	ldr	r3, [r7, #4]
70002a84:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002a88:	2b01      	cmp	r3, #1
70002a8a:	d101      	bne.n	70002a90 <HAL_PCD_EP_Open+0xae>
70002a8c:	2302      	movs	r3, #2
70002a8e:	e00e      	b.n	70002aae <HAL_PCD_EP_Open+0xcc>
70002a90:	687b      	ldr	r3, [r7, #4]
70002a92:	2201      	movs	r2, #1
70002a94:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
70002a98:	687b      	ldr	r3, [r7, #4]
70002a9a:	681b      	ldr	r3, [r3, #0]
70002a9c:	68f9      	ldr	r1, [r7, #12]
70002a9e:	4618      	mov	r0, r3
70002aa0:	f002 ff0a 	bl	700058b8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
70002aa4:	687b      	ldr	r3, [r7, #4]
70002aa6:	2200      	movs	r2, #0
70002aa8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
70002aac:	7afb      	ldrb	r3, [r7, #11]
}
70002aae:	4618      	mov	r0, r3
70002ab0:	3710      	adds	r7, #16
70002ab2:	46bd      	mov	sp, r7
70002ab4:	bd80      	pop	{r7, pc}

70002ab6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
70002ab6:	b580      	push	{r7, lr}
70002ab8:	b084      	sub	sp, #16
70002aba:	af00      	add	r7, sp, #0
70002abc:	6078      	str	r0, [r7, #4]
70002abe:	460b      	mov	r3, r1
70002ac0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
70002ac2:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002ac6:	2b00      	cmp	r3, #0
70002ac8:	da0f      	bge.n	70002aea <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002aca:	78fb      	ldrb	r3, [r7, #3]
70002acc:	f003 020f 	and.w	r2, r3, #15
70002ad0:	4613      	mov	r3, r2
70002ad2:	00db      	lsls	r3, r3, #3
70002ad4:	4413      	add	r3, r2
70002ad6:	009b      	lsls	r3, r3, #2
70002ad8:	3310      	adds	r3, #16
70002ada:	687a      	ldr	r2, [r7, #4]
70002adc:	4413      	add	r3, r2
70002ade:	3304      	adds	r3, #4
70002ae0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
70002ae2:	68fb      	ldr	r3, [r7, #12]
70002ae4:	2201      	movs	r2, #1
70002ae6:	705a      	strb	r2, [r3, #1]
70002ae8:	e00f      	b.n	70002b0a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002aea:	78fb      	ldrb	r3, [r7, #3]
70002aec:	f003 020f 	and.w	r2, r3, #15
70002af0:	4613      	mov	r3, r2
70002af2:	00db      	lsls	r3, r3, #3
70002af4:	4413      	add	r3, r2
70002af6:	009b      	lsls	r3, r3, #2
70002af8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002afc:	687a      	ldr	r2, [r7, #4]
70002afe:	4413      	add	r3, r2
70002b00:	3304      	adds	r3, #4
70002b02:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
70002b04:	68fb      	ldr	r3, [r7, #12]
70002b06:	2200      	movs	r2, #0
70002b08:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
70002b0a:	78fb      	ldrb	r3, [r7, #3]
70002b0c:	f003 030f 	and.w	r3, r3, #15
70002b10:	b2da      	uxtb	r2, r3
70002b12:	68fb      	ldr	r3, [r7, #12]
70002b14:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
70002b16:	687b      	ldr	r3, [r7, #4]
70002b18:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002b1c:	2b01      	cmp	r3, #1
70002b1e:	d101      	bne.n	70002b24 <HAL_PCD_EP_Close+0x6e>
70002b20:	2302      	movs	r3, #2
70002b22:	e00e      	b.n	70002b42 <HAL_PCD_EP_Close+0x8c>
70002b24:	687b      	ldr	r3, [r7, #4]
70002b26:	2201      	movs	r2, #1
70002b28:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
70002b2c:	687b      	ldr	r3, [r7, #4]
70002b2e:	681b      	ldr	r3, [r3, #0]
70002b30:	68f9      	ldr	r1, [r7, #12]
70002b32:	4618      	mov	r0, r3
70002b34:	f002 ff48 	bl	700059c8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
70002b38:	687b      	ldr	r3, [r7, #4]
70002b3a:	2200      	movs	r2, #0
70002b3c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
70002b40:	2300      	movs	r3, #0
}
70002b42:	4618      	mov	r0, r3
70002b44:	3710      	adds	r7, #16
70002b46:	46bd      	mov	sp, r7
70002b48:	bd80      	pop	{r7, pc}

70002b4a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
70002b4a:	b580      	push	{r7, lr}
70002b4c:	b086      	sub	sp, #24
70002b4e:	af00      	add	r7, sp, #0
70002b50:	60f8      	str	r0, [r7, #12]
70002b52:	607a      	str	r2, [r7, #4]
70002b54:	603b      	str	r3, [r7, #0]
70002b56:	460b      	mov	r3, r1
70002b58:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002b5a:	7afb      	ldrb	r3, [r7, #11]
70002b5c:	f003 020f 	and.w	r2, r3, #15
70002b60:	4613      	mov	r3, r2
70002b62:	00db      	lsls	r3, r3, #3
70002b64:	4413      	add	r3, r2
70002b66:	009b      	lsls	r3, r3, #2
70002b68:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002b6c:	68fa      	ldr	r2, [r7, #12]
70002b6e:	4413      	add	r3, r2
70002b70:	3304      	adds	r3, #4
70002b72:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
70002b74:	697b      	ldr	r3, [r7, #20]
70002b76:	687a      	ldr	r2, [r7, #4]
70002b78:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
70002b7a:	697b      	ldr	r3, [r7, #20]
70002b7c:	683a      	ldr	r2, [r7, #0]
70002b7e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
70002b80:	697b      	ldr	r3, [r7, #20]
70002b82:	2200      	movs	r2, #0
70002b84:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
70002b86:	697b      	ldr	r3, [r7, #20]
70002b88:	2200      	movs	r2, #0
70002b8a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
70002b8c:	7afb      	ldrb	r3, [r7, #11]
70002b8e:	f003 030f 	and.w	r3, r3, #15
70002b92:	b2da      	uxtb	r2, r3
70002b94:	697b      	ldr	r3, [r7, #20]
70002b96:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
70002b98:	68fb      	ldr	r3, [r7, #12]
70002b9a:	799b      	ldrb	r3, [r3, #6]
70002b9c:	2b01      	cmp	r3, #1
70002b9e:	d102      	bne.n	70002ba6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
70002ba0:	687a      	ldr	r2, [r7, #4]
70002ba2:	697b      	ldr	r3, [r7, #20]
70002ba4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
70002ba6:	68fb      	ldr	r3, [r7, #12]
70002ba8:	6818      	ldr	r0, [r3, #0]
70002baa:	68fb      	ldr	r3, [r7, #12]
70002bac:	799b      	ldrb	r3, [r3, #6]
70002bae:	461a      	mov	r2, r3
70002bb0:	6979      	ldr	r1, [r7, #20]
70002bb2:	f002 ffe5 	bl	70005b80 <USB_EPStartXfer>

  return HAL_OK;
70002bb6:	2300      	movs	r3, #0
}
70002bb8:	4618      	mov	r0, r3
70002bba:	3718      	adds	r7, #24
70002bbc:	46bd      	mov	sp, r7
70002bbe:	bd80      	pop	{r7, pc}

70002bc0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
70002bc0:	b580      	push	{r7, lr}
70002bc2:	b086      	sub	sp, #24
70002bc4:	af00      	add	r7, sp, #0
70002bc6:	60f8      	str	r0, [r7, #12]
70002bc8:	607a      	str	r2, [r7, #4]
70002bca:	603b      	str	r3, [r7, #0]
70002bcc:	460b      	mov	r3, r1
70002bce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002bd0:	7afb      	ldrb	r3, [r7, #11]
70002bd2:	f003 020f 	and.w	r2, r3, #15
70002bd6:	4613      	mov	r3, r2
70002bd8:	00db      	lsls	r3, r3, #3
70002bda:	4413      	add	r3, r2
70002bdc:	009b      	lsls	r3, r3, #2
70002bde:	3310      	adds	r3, #16
70002be0:	68fa      	ldr	r2, [r7, #12]
70002be2:	4413      	add	r3, r2
70002be4:	3304      	adds	r3, #4
70002be6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
70002be8:	697b      	ldr	r3, [r7, #20]
70002bea:	687a      	ldr	r2, [r7, #4]
70002bec:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
70002bee:	697b      	ldr	r3, [r7, #20]
70002bf0:	683a      	ldr	r2, [r7, #0]
70002bf2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
70002bf4:	697b      	ldr	r3, [r7, #20]
70002bf6:	2200      	movs	r2, #0
70002bf8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
70002bfa:	697b      	ldr	r3, [r7, #20]
70002bfc:	2201      	movs	r2, #1
70002bfe:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
70002c00:	7afb      	ldrb	r3, [r7, #11]
70002c02:	f003 030f 	and.w	r3, r3, #15
70002c06:	b2da      	uxtb	r2, r3
70002c08:	697b      	ldr	r3, [r7, #20]
70002c0a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
70002c0c:	68fb      	ldr	r3, [r7, #12]
70002c0e:	799b      	ldrb	r3, [r3, #6]
70002c10:	2b01      	cmp	r3, #1
70002c12:	d102      	bne.n	70002c1a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
70002c14:	687a      	ldr	r2, [r7, #4]
70002c16:	697b      	ldr	r3, [r7, #20]
70002c18:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
70002c1a:	68fb      	ldr	r3, [r7, #12]
70002c1c:	6818      	ldr	r0, [r3, #0]
70002c1e:	68fb      	ldr	r3, [r7, #12]
70002c20:	799b      	ldrb	r3, [r3, #6]
70002c22:	461a      	mov	r2, r3
70002c24:	6979      	ldr	r1, [r7, #20]
70002c26:	f002 ffab 	bl	70005b80 <USB_EPStartXfer>

  return HAL_OK;
70002c2a:	2300      	movs	r3, #0
}
70002c2c:	4618      	mov	r0, r3
70002c2e:	3718      	adds	r7, #24
70002c30:	46bd      	mov	sp, r7
70002c32:	bd80      	pop	{r7, pc}

70002c34 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
70002c34:	b580      	push	{r7, lr}
70002c36:	b084      	sub	sp, #16
70002c38:	af00      	add	r7, sp, #0
70002c3a:	6078      	str	r0, [r7, #4]
70002c3c:	460b      	mov	r3, r1
70002c3e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
70002c40:	78fb      	ldrb	r3, [r7, #3]
70002c42:	f003 030f 	and.w	r3, r3, #15
70002c46:	687a      	ldr	r2, [r7, #4]
70002c48:	7912      	ldrb	r2, [r2, #4]
70002c4a:	4293      	cmp	r3, r2
70002c4c:	d901      	bls.n	70002c52 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
70002c4e:	2301      	movs	r3, #1
70002c50:	e04f      	b.n	70002cf2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
70002c52:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002c56:	2b00      	cmp	r3, #0
70002c58:	da0f      	bge.n	70002c7a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002c5a:	78fb      	ldrb	r3, [r7, #3]
70002c5c:	f003 020f 	and.w	r2, r3, #15
70002c60:	4613      	mov	r3, r2
70002c62:	00db      	lsls	r3, r3, #3
70002c64:	4413      	add	r3, r2
70002c66:	009b      	lsls	r3, r3, #2
70002c68:	3310      	adds	r3, #16
70002c6a:	687a      	ldr	r2, [r7, #4]
70002c6c:	4413      	add	r3, r2
70002c6e:	3304      	adds	r3, #4
70002c70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
70002c72:	68fb      	ldr	r3, [r7, #12]
70002c74:	2201      	movs	r2, #1
70002c76:	705a      	strb	r2, [r3, #1]
70002c78:	e00d      	b.n	70002c96 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
70002c7a:	78fa      	ldrb	r2, [r7, #3]
70002c7c:	4613      	mov	r3, r2
70002c7e:	00db      	lsls	r3, r3, #3
70002c80:	4413      	add	r3, r2
70002c82:	009b      	lsls	r3, r3, #2
70002c84:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002c88:	687a      	ldr	r2, [r7, #4]
70002c8a:	4413      	add	r3, r2
70002c8c:	3304      	adds	r3, #4
70002c8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
70002c90:	68fb      	ldr	r3, [r7, #12]
70002c92:	2200      	movs	r2, #0
70002c94:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
70002c96:	68fb      	ldr	r3, [r7, #12]
70002c98:	2201      	movs	r2, #1
70002c9a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
70002c9c:	78fb      	ldrb	r3, [r7, #3]
70002c9e:	f003 030f 	and.w	r3, r3, #15
70002ca2:	b2da      	uxtb	r2, r3
70002ca4:	68fb      	ldr	r3, [r7, #12]
70002ca6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
70002ca8:	687b      	ldr	r3, [r7, #4]
70002caa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002cae:	2b01      	cmp	r3, #1
70002cb0:	d101      	bne.n	70002cb6 <HAL_PCD_EP_SetStall+0x82>
70002cb2:	2302      	movs	r3, #2
70002cb4:	e01d      	b.n	70002cf2 <HAL_PCD_EP_SetStall+0xbe>
70002cb6:	687b      	ldr	r3, [r7, #4]
70002cb8:	2201      	movs	r2, #1
70002cba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
70002cbe:	687b      	ldr	r3, [r7, #4]
70002cc0:	681b      	ldr	r3, [r3, #0]
70002cc2:	68f9      	ldr	r1, [r7, #12]
70002cc4:	4618      	mov	r0, r3
70002cc6:	f003 fb3f 	bl	70006348 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
70002cca:	78fb      	ldrb	r3, [r7, #3]
70002ccc:	f003 030f 	and.w	r3, r3, #15
70002cd0:	2b00      	cmp	r3, #0
70002cd2:	d109      	bne.n	70002ce8 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
70002cd4:	687b      	ldr	r3, [r7, #4]
70002cd6:	6818      	ldr	r0, [r3, #0]
70002cd8:	687b      	ldr	r3, [r7, #4]
70002cda:	7999      	ldrb	r1, [r3, #6]
70002cdc:	687b      	ldr	r3, [r7, #4]
70002cde:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70002ce2:	461a      	mov	r2, r3
70002ce4:	f003 fd32 	bl	7000674c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
70002ce8:	687b      	ldr	r3, [r7, #4]
70002cea:	2200      	movs	r2, #0
70002cec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
70002cf0:	2300      	movs	r3, #0
}
70002cf2:	4618      	mov	r0, r3
70002cf4:	3710      	adds	r7, #16
70002cf6:	46bd      	mov	sp, r7
70002cf8:	bd80      	pop	{r7, pc}

70002cfa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
70002cfa:	b580      	push	{r7, lr}
70002cfc:	b084      	sub	sp, #16
70002cfe:	af00      	add	r7, sp, #0
70002d00:	6078      	str	r0, [r7, #4]
70002d02:	460b      	mov	r3, r1
70002d04:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
70002d06:	78fb      	ldrb	r3, [r7, #3]
70002d08:	f003 030f 	and.w	r3, r3, #15
70002d0c:	687a      	ldr	r2, [r7, #4]
70002d0e:	7912      	ldrb	r2, [r2, #4]
70002d10:	4293      	cmp	r3, r2
70002d12:	d901      	bls.n	70002d18 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
70002d14:	2301      	movs	r3, #1
70002d16:	e042      	b.n	70002d9e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
70002d18:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002d1c:	2b00      	cmp	r3, #0
70002d1e:	da0f      	bge.n	70002d40 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002d20:	78fb      	ldrb	r3, [r7, #3]
70002d22:	f003 020f 	and.w	r2, r3, #15
70002d26:	4613      	mov	r3, r2
70002d28:	00db      	lsls	r3, r3, #3
70002d2a:	4413      	add	r3, r2
70002d2c:	009b      	lsls	r3, r3, #2
70002d2e:	3310      	adds	r3, #16
70002d30:	687a      	ldr	r2, [r7, #4]
70002d32:	4413      	add	r3, r2
70002d34:	3304      	adds	r3, #4
70002d36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
70002d38:	68fb      	ldr	r3, [r7, #12]
70002d3a:	2201      	movs	r2, #1
70002d3c:	705a      	strb	r2, [r3, #1]
70002d3e:	e00f      	b.n	70002d60 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002d40:	78fb      	ldrb	r3, [r7, #3]
70002d42:	f003 020f 	and.w	r2, r3, #15
70002d46:	4613      	mov	r3, r2
70002d48:	00db      	lsls	r3, r3, #3
70002d4a:	4413      	add	r3, r2
70002d4c:	009b      	lsls	r3, r3, #2
70002d4e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002d52:	687a      	ldr	r2, [r7, #4]
70002d54:	4413      	add	r3, r2
70002d56:	3304      	adds	r3, #4
70002d58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
70002d5a:	68fb      	ldr	r3, [r7, #12]
70002d5c:	2200      	movs	r2, #0
70002d5e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
70002d60:	68fb      	ldr	r3, [r7, #12]
70002d62:	2200      	movs	r2, #0
70002d64:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
70002d66:	78fb      	ldrb	r3, [r7, #3]
70002d68:	f003 030f 	and.w	r3, r3, #15
70002d6c:	b2da      	uxtb	r2, r3
70002d6e:	68fb      	ldr	r3, [r7, #12]
70002d70:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
70002d72:	687b      	ldr	r3, [r7, #4]
70002d74:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002d78:	2b01      	cmp	r3, #1
70002d7a:	d101      	bne.n	70002d80 <HAL_PCD_EP_ClrStall+0x86>
70002d7c:	2302      	movs	r3, #2
70002d7e:	e00e      	b.n	70002d9e <HAL_PCD_EP_ClrStall+0xa4>
70002d80:	687b      	ldr	r3, [r7, #4]
70002d82:	2201      	movs	r2, #1
70002d84:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
70002d88:	687b      	ldr	r3, [r7, #4]
70002d8a:	681b      	ldr	r3, [r3, #0]
70002d8c:	68f9      	ldr	r1, [r7, #12]
70002d8e:	4618      	mov	r0, r3
70002d90:	f003 fb48 	bl	70006424 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
70002d94:	687b      	ldr	r3, [r7, #4]
70002d96:	2200      	movs	r2, #0
70002d98:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
70002d9c:	2300      	movs	r3, #0
}
70002d9e:	4618      	mov	r0, r3
70002da0:	3710      	adds	r7, #16
70002da2:	46bd      	mov	sp, r7
70002da4:	bd80      	pop	{r7, pc}

70002da6 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
70002da6:	b580      	push	{r7, lr}
70002da8:	b084      	sub	sp, #16
70002daa:	af00      	add	r7, sp, #0
70002dac:	6078      	str	r0, [r7, #4]
70002dae:	460b      	mov	r3, r1
70002db0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
70002db2:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002db6:	2b00      	cmp	r3, #0
70002db8:	da0c      	bge.n	70002dd4 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002dba:	78fb      	ldrb	r3, [r7, #3]
70002dbc:	f003 020f 	and.w	r2, r3, #15
70002dc0:	4613      	mov	r3, r2
70002dc2:	00db      	lsls	r3, r3, #3
70002dc4:	4413      	add	r3, r2
70002dc6:	009b      	lsls	r3, r3, #2
70002dc8:	3310      	adds	r3, #16
70002dca:	687a      	ldr	r2, [r7, #4]
70002dcc:	4413      	add	r3, r2
70002dce:	3304      	adds	r3, #4
70002dd0:	60fb      	str	r3, [r7, #12]
70002dd2:	e00c      	b.n	70002dee <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002dd4:	78fb      	ldrb	r3, [r7, #3]
70002dd6:	f003 020f 	and.w	r2, r3, #15
70002dda:	4613      	mov	r3, r2
70002ddc:	00db      	lsls	r3, r3, #3
70002dde:	4413      	add	r3, r2
70002de0:	009b      	lsls	r3, r3, #2
70002de2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002de6:	687a      	ldr	r2, [r7, #4]
70002de8:	4413      	add	r3, r2
70002dea:	3304      	adds	r3, #4
70002dec:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
70002dee:	687b      	ldr	r3, [r7, #4]
70002df0:	681b      	ldr	r3, [r3, #0]
70002df2:	68f9      	ldr	r1, [r7, #12]
70002df4:	4618      	mov	r0, r3
70002df6:	f003 f967 	bl	700060c8 <USB_EPStopXfer>
70002dfa:	4603      	mov	r3, r0
70002dfc:	72fb      	strb	r3, [r7, #11]

  return ret;
70002dfe:	7afb      	ldrb	r3, [r7, #11]
}
70002e00:	4618      	mov	r0, r3
70002e02:	3710      	adds	r7, #16
70002e04:	46bd      	mov	sp, r7
70002e06:	bd80      	pop	{r7, pc}

70002e08 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
70002e08:	b580      	push	{r7, lr}
70002e0a:	b08a      	sub	sp, #40	@ 0x28
70002e0c:	af02      	add	r7, sp, #8
70002e0e:	6078      	str	r0, [r7, #4]
70002e10:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
70002e12:	687b      	ldr	r3, [r7, #4]
70002e14:	681b      	ldr	r3, [r3, #0]
70002e16:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
70002e18:	697b      	ldr	r3, [r7, #20]
70002e1a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
70002e1c:	683a      	ldr	r2, [r7, #0]
70002e1e:	4613      	mov	r3, r2
70002e20:	00db      	lsls	r3, r3, #3
70002e22:	4413      	add	r3, r2
70002e24:	009b      	lsls	r3, r3, #2
70002e26:	3310      	adds	r3, #16
70002e28:	687a      	ldr	r2, [r7, #4]
70002e2a:	4413      	add	r3, r2
70002e2c:	3304      	adds	r3, #4
70002e2e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
70002e30:	68fb      	ldr	r3, [r7, #12]
70002e32:	695a      	ldr	r2, [r3, #20]
70002e34:	68fb      	ldr	r3, [r7, #12]
70002e36:	691b      	ldr	r3, [r3, #16]
70002e38:	429a      	cmp	r2, r3
70002e3a:	d901      	bls.n	70002e40 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
70002e3c:	2301      	movs	r3, #1
70002e3e:	e06b      	b.n	70002f18 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
70002e40:	68fb      	ldr	r3, [r7, #12]
70002e42:	691a      	ldr	r2, [r3, #16]
70002e44:	68fb      	ldr	r3, [r7, #12]
70002e46:	695b      	ldr	r3, [r3, #20]
70002e48:	1ad3      	subs	r3, r2, r3
70002e4a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
70002e4c:	68fb      	ldr	r3, [r7, #12]
70002e4e:	689b      	ldr	r3, [r3, #8]
70002e50:	69fa      	ldr	r2, [r7, #28]
70002e52:	429a      	cmp	r2, r3
70002e54:	d902      	bls.n	70002e5c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
70002e56:	68fb      	ldr	r3, [r7, #12]
70002e58:	689b      	ldr	r3, [r3, #8]
70002e5a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
70002e5c:	69fb      	ldr	r3, [r7, #28]
70002e5e:	3303      	adds	r3, #3
70002e60:	089b      	lsrs	r3, r3, #2
70002e62:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
70002e64:	e02a      	b.n	70002ebc <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
70002e66:	68fb      	ldr	r3, [r7, #12]
70002e68:	691a      	ldr	r2, [r3, #16]
70002e6a:	68fb      	ldr	r3, [r7, #12]
70002e6c:	695b      	ldr	r3, [r3, #20]
70002e6e:	1ad3      	subs	r3, r2, r3
70002e70:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
70002e72:	68fb      	ldr	r3, [r7, #12]
70002e74:	689b      	ldr	r3, [r3, #8]
70002e76:	69fa      	ldr	r2, [r7, #28]
70002e78:	429a      	cmp	r2, r3
70002e7a:	d902      	bls.n	70002e82 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
70002e7c:	68fb      	ldr	r3, [r7, #12]
70002e7e:	689b      	ldr	r3, [r3, #8]
70002e80:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
70002e82:	69fb      	ldr	r3, [r7, #28]
70002e84:	3303      	adds	r3, #3
70002e86:	089b      	lsrs	r3, r3, #2
70002e88:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
70002e8a:	68fb      	ldr	r3, [r7, #12]
70002e8c:	68d9      	ldr	r1, [r3, #12]
70002e8e:	683b      	ldr	r3, [r7, #0]
70002e90:	b2da      	uxtb	r2, r3
70002e92:	69fb      	ldr	r3, [r7, #28]
70002e94:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
70002e96:	687b      	ldr	r3, [r7, #4]
70002e98:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
70002e9a:	9300      	str	r3, [sp, #0]
70002e9c:	4603      	mov	r3, r0
70002e9e:	6978      	ldr	r0, [r7, #20]
70002ea0:	f003 f9bc 	bl	7000621c <USB_WritePacket>

    ep->xfer_buff  += len;
70002ea4:	68fb      	ldr	r3, [r7, #12]
70002ea6:	68da      	ldr	r2, [r3, #12]
70002ea8:	69fb      	ldr	r3, [r7, #28]
70002eaa:	441a      	add	r2, r3
70002eac:	68fb      	ldr	r3, [r7, #12]
70002eae:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
70002eb0:	68fb      	ldr	r3, [r7, #12]
70002eb2:	695a      	ldr	r2, [r3, #20]
70002eb4:	69fb      	ldr	r3, [r7, #28]
70002eb6:	441a      	add	r2, r3
70002eb8:	68fb      	ldr	r3, [r7, #12]
70002eba:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
70002ebc:	683b      	ldr	r3, [r7, #0]
70002ebe:	015a      	lsls	r2, r3, #5
70002ec0:	693b      	ldr	r3, [r7, #16]
70002ec2:	4413      	add	r3, r2
70002ec4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002ec8:	699b      	ldr	r3, [r3, #24]
70002eca:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
70002ecc:	69ba      	ldr	r2, [r7, #24]
70002ece:	429a      	cmp	r2, r3
70002ed0:	d809      	bhi.n	70002ee6 <PCD_WriteEmptyTxFifo+0xde>
70002ed2:	68fb      	ldr	r3, [r7, #12]
70002ed4:	695a      	ldr	r2, [r3, #20]
70002ed6:	68fb      	ldr	r3, [r7, #12]
70002ed8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
70002eda:	429a      	cmp	r2, r3
70002edc:	d203      	bcs.n	70002ee6 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
70002ede:	68fb      	ldr	r3, [r7, #12]
70002ee0:	691b      	ldr	r3, [r3, #16]
70002ee2:	2b00      	cmp	r3, #0
70002ee4:	d1bf      	bne.n	70002e66 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
70002ee6:	68fb      	ldr	r3, [r7, #12]
70002ee8:	691a      	ldr	r2, [r3, #16]
70002eea:	68fb      	ldr	r3, [r7, #12]
70002eec:	695b      	ldr	r3, [r3, #20]
70002eee:	429a      	cmp	r2, r3
70002ef0:	d811      	bhi.n	70002f16 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
70002ef2:	683b      	ldr	r3, [r7, #0]
70002ef4:	f003 030f 	and.w	r3, r3, #15
70002ef8:	2201      	movs	r2, #1
70002efa:	fa02 f303 	lsl.w	r3, r2, r3
70002efe:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
70002f00:	693b      	ldr	r3, [r7, #16]
70002f02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002f06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70002f08:	68bb      	ldr	r3, [r7, #8]
70002f0a:	43db      	mvns	r3, r3
70002f0c:	6939      	ldr	r1, [r7, #16]
70002f0e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70002f12:	4013      	ands	r3, r2
70002f14:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
70002f16:	2300      	movs	r3, #0
}
70002f18:	4618      	mov	r0, r3
70002f1a:	3720      	adds	r7, #32
70002f1c:	46bd      	mov	sp, r7
70002f1e:	bd80      	pop	{r7, pc}

70002f20 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
70002f20:	b580      	push	{r7, lr}
70002f22:	b088      	sub	sp, #32
70002f24:	af00      	add	r7, sp, #0
70002f26:	6078      	str	r0, [r7, #4]
70002f28:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
70002f2a:	687b      	ldr	r3, [r7, #4]
70002f2c:	681b      	ldr	r3, [r3, #0]
70002f2e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
70002f30:	69fb      	ldr	r3, [r7, #28]
70002f32:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
70002f34:	69fb      	ldr	r3, [r7, #28]
70002f36:	333c      	adds	r3, #60	@ 0x3c
70002f38:	3304      	adds	r3, #4
70002f3a:	681b      	ldr	r3, [r3, #0]
70002f3c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
70002f3e:	683b      	ldr	r3, [r7, #0]
70002f40:	015a      	lsls	r2, r3, #5
70002f42:	69bb      	ldr	r3, [r7, #24]
70002f44:	4413      	add	r3, r2
70002f46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002f4a:	689b      	ldr	r3, [r3, #8]
70002f4c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
70002f4e:	687b      	ldr	r3, [r7, #4]
70002f50:	799b      	ldrb	r3, [r3, #6]
70002f52:	2b01      	cmp	r3, #1
70002f54:	d17b      	bne.n	7000304e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
70002f56:	693b      	ldr	r3, [r7, #16]
70002f58:	f003 0308 	and.w	r3, r3, #8
70002f5c:	2b00      	cmp	r3, #0
70002f5e:	d015      	beq.n	70002f8c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
70002f60:	697b      	ldr	r3, [r7, #20]
70002f62:	4a61      	ldr	r2, [pc, #388]	@ (700030e8 <PCD_EP_OutXfrComplete_int+0x1c8>)
70002f64:	4293      	cmp	r3, r2
70002f66:	f240 80b9 	bls.w	700030dc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
70002f6a:	693b      	ldr	r3, [r7, #16]
70002f6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
70002f70:	2b00      	cmp	r3, #0
70002f72:	f000 80b3 	beq.w	700030dc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
70002f76:	683b      	ldr	r3, [r7, #0]
70002f78:	015a      	lsls	r2, r3, #5
70002f7a:	69bb      	ldr	r3, [r7, #24]
70002f7c:	4413      	add	r3, r2
70002f7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002f82:	461a      	mov	r2, r3
70002f84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70002f88:	6093      	str	r3, [r2, #8]
70002f8a:	e0a7      	b.n	700030dc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
70002f8c:	693b      	ldr	r3, [r7, #16]
70002f8e:	f003 0320 	and.w	r3, r3, #32
70002f92:	2b00      	cmp	r3, #0
70002f94:	d009      	beq.n	70002faa <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
70002f96:	683b      	ldr	r3, [r7, #0]
70002f98:	015a      	lsls	r2, r3, #5
70002f9a:	69bb      	ldr	r3, [r7, #24]
70002f9c:	4413      	add	r3, r2
70002f9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002fa2:	461a      	mov	r2, r3
70002fa4:	2320      	movs	r3, #32
70002fa6:	6093      	str	r3, [r2, #8]
70002fa8:	e098      	b.n	700030dc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
70002faa:	693b      	ldr	r3, [r7, #16]
70002fac:	f003 0328 	and.w	r3, r3, #40	@ 0x28
70002fb0:	2b00      	cmp	r3, #0
70002fb2:	f040 8093 	bne.w	700030dc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
70002fb6:	697b      	ldr	r3, [r7, #20]
70002fb8:	4a4b      	ldr	r2, [pc, #300]	@ (700030e8 <PCD_EP_OutXfrComplete_int+0x1c8>)
70002fba:	4293      	cmp	r3, r2
70002fbc:	d90f      	bls.n	70002fde <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
70002fbe:	693b      	ldr	r3, [r7, #16]
70002fc0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
70002fc4:	2b00      	cmp	r3, #0
70002fc6:	d00a      	beq.n	70002fde <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
70002fc8:	683b      	ldr	r3, [r7, #0]
70002fca:	015a      	lsls	r2, r3, #5
70002fcc:	69bb      	ldr	r3, [r7, #24]
70002fce:	4413      	add	r3, r2
70002fd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002fd4:	461a      	mov	r2, r3
70002fd6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70002fda:	6093      	str	r3, [r2, #8]
70002fdc:	e07e      	b.n	700030dc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
70002fde:	683a      	ldr	r2, [r7, #0]
70002fe0:	4613      	mov	r3, r2
70002fe2:	00db      	lsls	r3, r3, #3
70002fe4:	4413      	add	r3, r2
70002fe6:	009b      	lsls	r3, r3, #2
70002fe8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002fec:	687a      	ldr	r2, [r7, #4]
70002fee:	4413      	add	r3, r2
70002ff0:	3304      	adds	r3, #4
70002ff2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
70002ff4:	68fb      	ldr	r3, [r7, #12]
70002ff6:	6a1a      	ldr	r2, [r3, #32]
70002ff8:	683b      	ldr	r3, [r7, #0]
70002ffa:	0159      	lsls	r1, r3, #5
70002ffc:	69bb      	ldr	r3, [r7, #24]
70002ffe:	440b      	add	r3, r1
70003000:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70003004:	691b      	ldr	r3, [r3, #16]
70003006:	f3c3 0312 	ubfx	r3, r3, #0, #19
7000300a:	1ad2      	subs	r2, r2, r3
7000300c:	68fb      	ldr	r3, [r7, #12]
7000300e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
70003010:	683b      	ldr	r3, [r7, #0]
70003012:	2b00      	cmp	r3, #0
70003014:	d114      	bne.n	70003040 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
70003016:	68fb      	ldr	r3, [r7, #12]
70003018:	691b      	ldr	r3, [r3, #16]
7000301a:	2b00      	cmp	r3, #0
7000301c:	d109      	bne.n	70003032 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
7000301e:	687b      	ldr	r3, [r7, #4]
70003020:	6818      	ldr	r0, [r3, #0]
70003022:	687b      	ldr	r3, [r7, #4]
70003024:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70003028:	461a      	mov	r2, r3
7000302a:	2101      	movs	r1, #1
7000302c:	f003 fb8e 	bl	7000674c <USB_EP0_OutStart>
70003030:	e006      	b.n	70003040 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
70003032:	68fb      	ldr	r3, [r7, #12]
70003034:	68da      	ldr	r2, [r3, #12]
70003036:	68fb      	ldr	r3, [r7, #12]
70003038:	695b      	ldr	r3, [r3, #20]
7000303a:	441a      	add	r2, r3
7000303c:	68fb      	ldr	r3, [r7, #12]
7000303e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
70003040:	683b      	ldr	r3, [r7, #0]
70003042:	b2db      	uxtb	r3, r3
70003044:	4619      	mov	r1, r3
70003046:	6878      	ldr	r0, [r7, #4]
70003048:	f005 f842 	bl	700080d0 <HAL_PCD_DataOutStageCallback>
7000304c:	e046      	b.n	700030dc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
7000304e:	697b      	ldr	r3, [r7, #20]
70003050:	4a26      	ldr	r2, [pc, #152]	@ (700030ec <PCD_EP_OutXfrComplete_int+0x1cc>)
70003052:	4293      	cmp	r3, r2
70003054:	d124      	bne.n	700030a0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
70003056:	693b      	ldr	r3, [r7, #16]
70003058:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
7000305c:	2b00      	cmp	r3, #0
7000305e:	d00a      	beq.n	70003076 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
70003060:	683b      	ldr	r3, [r7, #0]
70003062:	015a      	lsls	r2, r3, #5
70003064:	69bb      	ldr	r3, [r7, #24]
70003066:	4413      	add	r3, r2
70003068:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000306c:	461a      	mov	r2, r3
7000306e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70003072:	6093      	str	r3, [r2, #8]
70003074:	e032      	b.n	700030dc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
70003076:	693b      	ldr	r3, [r7, #16]
70003078:	f003 0320 	and.w	r3, r3, #32
7000307c:	2b00      	cmp	r3, #0
7000307e:	d008      	beq.n	70003092 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
70003080:	683b      	ldr	r3, [r7, #0]
70003082:	015a      	lsls	r2, r3, #5
70003084:	69bb      	ldr	r3, [r7, #24]
70003086:	4413      	add	r3, r2
70003088:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000308c:	461a      	mov	r2, r3
7000308e:	2320      	movs	r3, #32
70003090:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
70003092:	683b      	ldr	r3, [r7, #0]
70003094:	b2db      	uxtb	r3, r3
70003096:	4619      	mov	r1, r3
70003098:	6878      	ldr	r0, [r7, #4]
7000309a:	f005 f819 	bl	700080d0 <HAL_PCD_DataOutStageCallback>
7000309e:	e01d      	b.n	700030dc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
700030a0:	683b      	ldr	r3, [r7, #0]
700030a2:	2b00      	cmp	r3, #0
700030a4:	d114      	bne.n	700030d0 <PCD_EP_OutXfrComplete_int+0x1b0>
700030a6:	6879      	ldr	r1, [r7, #4]
700030a8:	683a      	ldr	r2, [r7, #0]
700030aa:	4613      	mov	r3, r2
700030ac:	00db      	lsls	r3, r3, #3
700030ae:	4413      	add	r3, r2
700030b0:	009b      	lsls	r3, r3, #2
700030b2:	440b      	add	r3, r1
700030b4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
700030b8:	681b      	ldr	r3, [r3, #0]
700030ba:	2b00      	cmp	r3, #0
700030bc:	d108      	bne.n	700030d0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
700030be:	687b      	ldr	r3, [r7, #4]
700030c0:	6818      	ldr	r0, [r3, #0]
700030c2:	687b      	ldr	r3, [r7, #4]
700030c4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
700030c8:	461a      	mov	r2, r3
700030ca:	2100      	movs	r1, #0
700030cc:	f003 fb3e 	bl	7000674c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
700030d0:	683b      	ldr	r3, [r7, #0]
700030d2:	b2db      	uxtb	r3, r3
700030d4:	4619      	mov	r1, r3
700030d6:	6878      	ldr	r0, [r7, #4]
700030d8:	f004 fffa 	bl	700080d0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
700030dc:	2300      	movs	r3, #0
}
700030de:	4618      	mov	r0, r3
700030e0:	3720      	adds	r7, #32
700030e2:	46bd      	mov	sp, r7
700030e4:	bd80      	pop	{r7, pc}
700030e6:	bf00      	nop
700030e8:	4f54300a 	.word	0x4f54300a
700030ec:	4f54310a 	.word	0x4f54310a

700030f0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
700030f0:	b580      	push	{r7, lr}
700030f2:	b086      	sub	sp, #24
700030f4:	af00      	add	r7, sp, #0
700030f6:	6078      	str	r0, [r7, #4]
700030f8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
700030fa:	687b      	ldr	r3, [r7, #4]
700030fc:	681b      	ldr	r3, [r3, #0]
700030fe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
70003100:	697b      	ldr	r3, [r7, #20]
70003102:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
70003104:	697b      	ldr	r3, [r7, #20]
70003106:	333c      	adds	r3, #60	@ 0x3c
70003108:	3304      	adds	r3, #4
7000310a:	681b      	ldr	r3, [r3, #0]
7000310c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
7000310e:	683b      	ldr	r3, [r7, #0]
70003110:	015a      	lsls	r2, r3, #5
70003112:	693b      	ldr	r3, [r7, #16]
70003114:	4413      	add	r3, r2
70003116:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000311a:	689b      	ldr	r3, [r3, #8]
7000311c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
7000311e:	68fb      	ldr	r3, [r7, #12]
70003120:	4a15      	ldr	r2, [pc, #84]	@ (70003178 <PCD_EP_OutSetupPacket_int+0x88>)
70003122:	4293      	cmp	r3, r2
70003124:	d90e      	bls.n	70003144 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
70003126:	68bb      	ldr	r3, [r7, #8]
70003128:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
7000312c:	2b00      	cmp	r3, #0
7000312e:	d009      	beq.n	70003144 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
70003130:	683b      	ldr	r3, [r7, #0]
70003132:	015a      	lsls	r2, r3, #5
70003134:	693b      	ldr	r3, [r7, #16]
70003136:	4413      	add	r3, r2
70003138:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000313c:	461a      	mov	r2, r3
7000313e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70003142:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
70003144:	6878      	ldr	r0, [r7, #4]
70003146:	f004 ffb1 	bl	700080ac <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
7000314a:	68fb      	ldr	r3, [r7, #12]
7000314c:	4a0a      	ldr	r2, [pc, #40]	@ (70003178 <PCD_EP_OutSetupPacket_int+0x88>)
7000314e:	4293      	cmp	r3, r2
70003150:	d90c      	bls.n	7000316c <PCD_EP_OutSetupPacket_int+0x7c>
70003152:	687b      	ldr	r3, [r7, #4]
70003154:	799b      	ldrb	r3, [r3, #6]
70003156:	2b01      	cmp	r3, #1
70003158:	d108      	bne.n	7000316c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
7000315a:	687b      	ldr	r3, [r7, #4]
7000315c:	6818      	ldr	r0, [r3, #0]
7000315e:	687b      	ldr	r3, [r7, #4]
70003160:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70003164:	461a      	mov	r2, r3
70003166:	2101      	movs	r1, #1
70003168:	f003 faf0 	bl	7000674c <USB_EP0_OutStart>
  }

  return HAL_OK;
7000316c:	2300      	movs	r3, #0
}
7000316e:	4618      	mov	r0, r3
70003170:	3718      	adds	r7, #24
70003172:	46bd      	mov	sp, r7
70003174:	bd80      	pop	{r7, pc}
70003176:	bf00      	nop
70003178:	4f54300a 	.word	0x4f54300a

7000317c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
7000317c:	b480      	push	{r7}
7000317e:	b085      	sub	sp, #20
70003180:	af00      	add	r7, sp, #0
70003182:	6078      	str	r0, [r7, #4]
70003184:	460b      	mov	r3, r1
70003186:	70fb      	strb	r3, [r7, #3]
70003188:	4613      	mov	r3, r2
7000318a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
7000318c:	687b      	ldr	r3, [r7, #4]
7000318e:	681b      	ldr	r3, [r3, #0]
70003190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70003192:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
70003194:	78fb      	ldrb	r3, [r7, #3]
70003196:	2b00      	cmp	r3, #0
70003198:	d107      	bne.n	700031aa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
7000319a:	883b      	ldrh	r3, [r7, #0]
7000319c:	0419      	lsls	r1, r3, #16
7000319e:	687b      	ldr	r3, [r7, #4]
700031a0:	681b      	ldr	r3, [r3, #0]
700031a2:	68ba      	ldr	r2, [r7, #8]
700031a4:	430a      	orrs	r2, r1
700031a6:	629a      	str	r2, [r3, #40]	@ 0x28
700031a8:	e028      	b.n	700031fc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
700031aa:	687b      	ldr	r3, [r7, #4]
700031ac:	681b      	ldr	r3, [r3, #0]
700031ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700031b0:	0c1b      	lsrs	r3, r3, #16
700031b2:	68ba      	ldr	r2, [r7, #8]
700031b4:	4413      	add	r3, r2
700031b6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
700031b8:	2300      	movs	r3, #0
700031ba:	73fb      	strb	r3, [r7, #15]
700031bc:	e00d      	b.n	700031da <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
700031be:	687b      	ldr	r3, [r7, #4]
700031c0:	681a      	ldr	r2, [r3, #0]
700031c2:	7bfb      	ldrb	r3, [r7, #15]
700031c4:	3340      	adds	r3, #64	@ 0x40
700031c6:	009b      	lsls	r3, r3, #2
700031c8:	4413      	add	r3, r2
700031ca:	685b      	ldr	r3, [r3, #4]
700031cc:	0c1b      	lsrs	r3, r3, #16
700031ce:	68ba      	ldr	r2, [r7, #8]
700031d0:	4413      	add	r3, r2
700031d2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
700031d4:	7bfb      	ldrb	r3, [r7, #15]
700031d6:	3301      	adds	r3, #1
700031d8:	73fb      	strb	r3, [r7, #15]
700031da:	7bfa      	ldrb	r2, [r7, #15]
700031dc:	78fb      	ldrb	r3, [r7, #3]
700031de:	3b01      	subs	r3, #1
700031e0:	429a      	cmp	r2, r3
700031e2:	d3ec      	bcc.n	700031be <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
700031e4:	883b      	ldrh	r3, [r7, #0]
700031e6:	0418      	lsls	r0, r3, #16
700031e8:	687b      	ldr	r3, [r7, #4]
700031ea:	6819      	ldr	r1, [r3, #0]
700031ec:	78fb      	ldrb	r3, [r7, #3]
700031ee:	3b01      	subs	r3, #1
700031f0:	68ba      	ldr	r2, [r7, #8]
700031f2:	4302      	orrs	r2, r0
700031f4:	3340      	adds	r3, #64	@ 0x40
700031f6:	009b      	lsls	r3, r3, #2
700031f8:	440b      	add	r3, r1
700031fa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
700031fc:	2300      	movs	r3, #0
}
700031fe:	4618      	mov	r0, r3
70003200:	3714      	adds	r7, #20
70003202:	46bd      	mov	sp, r7
70003204:	f85d 7b04 	ldr.w	r7, [sp], #4
70003208:	4770      	bx	lr

7000320a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
7000320a:	b480      	push	{r7}
7000320c:	b083      	sub	sp, #12
7000320e:	af00      	add	r7, sp, #0
70003210:	6078      	str	r0, [r7, #4]
70003212:	460b      	mov	r3, r1
70003214:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
70003216:	687b      	ldr	r3, [r7, #4]
70003218:	681b      	ldr	r3, [r3, #0]
7000321a:	887a      	ldrh	r2, [r7, #2]
7000321c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
7000321e:	2300      	movs	r3, #0
}
70003220:	4618      	mov	r0, r3
70003222:	370c      	adds	r7, #12
70003224:	46bd      	mov	sp, r7
70003226:	f85d 7b04 	ldr.w	r7, [sp], #4
7000322a:	4770      	bx	lr

7000322c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
7000322c:	b480      	push	{r7}
7000322e:	b085      	sub	sp, #20
70003230:	af00      	add	r7, sp, #0
70003232:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
70003234:	687b      	ldr	r3, [r7, #4]
70003236:	681b      	ldr	r3, [r3, #0]
70003238:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
7000323a:	687b      	ldr	r3, [r7, #4]
7000323c:	2201      	movs	r2, #1
7000323e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
70003242:	687b      	ldr	r3, [r7, #4]
70003244:	2200      	movs	r2, #0
70003246:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
7000324a:	68fb      	ldr	r3, [r7, #12]
7000324c:	699b      	ldr	r3, [r3, #24]
7000324e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
70003252:	68fb      	ldr	r3, [r7, #12]
70003254:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
70003256:	68fb      	ldr	r3, [r7, #12]
70003258:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
7000325a:	4b05      	ldr	r3, [pc, #20]	@ (70003270 <HAL_PCDEx_ActivateLPM+0x44>)
7000325c:	4313      	orrs	r3, r2
7000325e:	68fa      	ldr	r2, [r7, #12]
70003260:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
70003262:	2300      	movs	r3, #0
}
70003264:	4618      	mov	r0, r3
70003266:	3714      	adds	r7, #20
70003268:	46bd      	mov	sp, r7
7000326a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000326e:	4770      	bx	lr
70003270:	10000003 	.word	0x10000003

70003274 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
70003274:	b480      	push	{r7}
70003276:	b083      	sub	sp, #12
70003278:	af00      	add	r7, sp, #0
7000327a:	6078      	str	r0, [r7, #4]
7000327c:	460b      	mov	r3, r1
7000327e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
70003280:	bf00      	nop
70003282:	370c      	adds	r7, #12
70003284:	46bd      	mov	sp, r7
70003286:	f85d 7b04 	ldr.w	r7, [sp], #4
7000328a:	4770      	bx	lr

7000328c <HAL_PWR_ConfigPVD>:
  *         configure will replace a possible previous configuration done through
  *         HAL_PWREx_ConfigAVD.
  * @retval None.
  */
void HAL_PWR_ConfigPVD(const PWR_PVDTypeDef *sConfigPVD)
{
7000328c:	b480      	push	{r7}
7000328e:	b083      	sub	sp, #12
70003290:	af00      	add	r7, sp, #0
70003292:	6078      	str	r0, [r7, #4]
  /* Check the PVD configuration parameter */
  if (sConfigPVD == NULL)
70003294:	687b      	ldr	r3, [r7, #4]
70003296:	2b00      	cmp	r3, #0
70003298:	d069      	beq.n	7000336e <HAL_PWR_ConfigPVD+0xe2>
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS[7:5] bits according to PVDLevel value */
  MODIFY_REG(PWR->CR1, PWR_CR1_PLS, sConfigPVD->PVDLevel);
7000329a:	4b38      	ldr	r3, [pc, #224]	@ (7000337c <HAL_PWR_ConfigPVD+0xf0>)
7000329c:	681b      	ldr	r3, [r3, #0]
7000329e:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
700032a2:	687b      	ldr	r3, [r7, #4]
700032a4:	681b      	ldr	r3, [r3, #0]
700032a6:	4935      	ldr	r1, [pc, #212]	@ (7000337c <HAL_PWR_ConfigPVD+0xf0>)
700032a8:	4313      	orrs	r3, r2
700032aa:	600b      	str	r3, [r1, #0]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
700032ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
700032b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
700032b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
700032b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
700032bc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
700032c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
700032c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
700032c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
700032cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
700032d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
700032d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
700032d8:	681b      	ldr	r3, [r3, #0]
700032da:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
700032de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
700032e2:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
700032e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
700032e8:	685b      	ldr	r3, [r3, #4]
700032ea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
700032ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
700032f2:	6053      	str	r3, [r2, #4]

  /* Configure the PVD in interrupt mode */
  if ((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
700032f4:	687b      	ldr	r3, [r7, #4]
700032f6:	685b      	ldr	r3, [r3, #4]
700032f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
700032fc:	2b00      	cmp	r3, #0
700032fe:	d009      	beq.n	70003314 <HAL_PWR_ConfigPVD+0x88>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
70003300:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003304:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
70003308:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
7000330c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70003310:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  }

  /* Configure the PVD in event mode */
  if ((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
70003314:	687b      	ldr	r3, [r7, #4]
70003316:	685b      	ldr	r3, [r3, #4]
70003318:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
7000331c:	2b00      	cmp	r3, #0
7000331e:	d009      	beq.n	70003334 <HAL_PWR_ConfigPVD+0xa8>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
70003320:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003324:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
70003328:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
7000332c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70003330:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  }

  /* Rising edge configuration */
  if ((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
70003334:	687b      	ldr	r3, [r7, #4]
70003336:	685b      	ldr	r3, [r3, #4]
70003338:	f003 0301 	and.w	r3, r3, #1
7000333c:	2b00      	cmp	r3, #0
7000333e:	d007      	beq.n	70003350 <HAL_PWR_ConfigPVD+0xc4>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
70003340:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003344:	681b      	ldr	r3, [r3, #0]
70003346:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
7000334a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000334e:	6013      	str	r3, [r2, #0]
  }

  /* Falling edge configuration */
  if ((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
70003350:	687b      	ldr	r3, [r7, #4]
70003352:	685b      	ldr	r3, [r3, #4]
70003354:	f003 0302 	and.w	r3, r3, #2
70003358:	2b00      	cmp	r3, #0
7000335a:	d009      	beq.n	70003370 <HAL_PWR_ConfigPVD+0xe4>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
7000335c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003360:	685b      	ldr	r3, [r3, #4]
70003362:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003366:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000336a:	6053      	str	r3, [r2, #4]
7000336c:	e000      	b.n	70003370 <HAL_PWR_ConfigPVD+0xe4>
    return;
7000336e:	bf00      	nop
  }
}
70003370:	370c      	adds	r7, #12
70003372:	46bd      	mov	sp, r7
70003374:	f85d 7b04 	ldr.w	r7, [sp], #4
70003378:	4770      	bx	lr
7000337a:	bf00      	nop
7000337c:	58024800 	.word	0x58024800

70003380 <HAL_PWR_EnablePVD>:
/**
  * @brief  Enable the programmable voltage detector (PVD).
  * @retval None.
  */
void HAL_PWR_EnablePVD(void)
{
70003380:	b480      	push	{r7}
70003382:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_PVDE);
70003384:	4b05      	ldr	r3, [pc, #20]	@ (7000339c <HAL_PWR_EnablePVD+0x1c>)
70003386:	681b      	ldr	r3, [r3, #0]
70003388:	4a04      	ldr	r2, [pc, #16]	@ (7000339c <HAL_PWR_EnablePVD+0x1c>)
7000338a:	f043 0310 	orr.w	r3, r3, #16
7000338e:	6013      	str	r3, [r2, #0]
}
70003390:	bf00      	nop
70003392:	46bd      	mov	sp, r7
70003394:	f85d 7b04 	ldr.w	r7, [sp], #4
70003398:	4770      	bx	lr
7000339a:	bf00      	nop
7000339c:	58024800 	.word	0x58024800

700033a0 <HAL_PWREx_EnableUSBReg>:
/**
  * @brief Enable the USB Regulator.
  * @retval None.
  */
void HAL_PWREx_EnableUSBReg(void)
{
700033a0:	b480      	push	{r7}
700033a2:	af00      	add	r7, sp, #0
  /* Enable the USB regulator */
  SET_BIT(PWR->CSR2, PWR_CSR2_USBREGEN);
700033a4:	4b05      	ldr	r3, [pc, #20]	@ (700033bc <HAL_PWREx_EnableUSBReg+0x1c>)
700033a6:	68db      	ldr	r3, [r3, #12]
700033a8:	4a04      	ldr	r2, [pc, #16]	@ (700033bc <HAL_PWREx_EnableUSBReg+0x1c>)
700033aa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
700033ae:	60d3      	str	r3, [r2, #12]
}
700033b0:	bf00      	nop
700033b2:	46bd      	mov	sp, r7
700033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
700033b8:	4770      	bx	lr
700033ba:	bf00      	nop
700033bc:	58024800 	.word	0x58024800

700033c0 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableUSBVoltageDetector(void)
{
700033c0:	b580      	push	{r7, lr}
700033c2:	b082      	sub	sp, #8
700033c4:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Enable the USB voltage detector */
  SET_BIT(PWR->CSR2, PWR_CSR2_USB33DEN);
700033c6:	4b0f      	ldr	r3, [pc, #60]	@ (70003404 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
700033c8:	68db      	ldr	r3, [r3, #12]
700033ca:	4a0e      	ldr	r2, [pc, #56]	@ (70003404 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
700033cc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
700033d0:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
700033d2:	f7fe f815 	bl	70001400 <HAL_GetTick>
700033d6:	6078      	str	r0, [r7, #4]

  /* Wait till the USB regulator ready flag is set */
  while ((PWR->CSR2 & PWR_CSR2_USB33RDY) == 0U)
700033d8:	e009      	b.n	700033ee <HAL_PWREx_EnableUSBVoltageDetector+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
700033da:	f7fe f811 	bl	70001400 <HAL_GetTick>
700033de:	4602      	mov	r2, r0
700033e0:	687b      	ldr	r3, [r7, #4]
700033e2:	1ad3      	subs	r3, r2, r3
700033e4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
700033e8:	d901      	bls.n	700033ee <HAL_PWREx_EnableUSBVoltageDetector+0x2e>
    {
      return HAL_ERROR;
700033ea:	2301      	movs	r3, #1
700033ec:	e006      	b.n	700033fc <HAL_PWREx_EnableUSBVoltageDetector+0x3c>
  while ((PWR->CSR2 & PWR_CSR2_USB33RDY) == 0U)
700033ee:	4b05      	ldr	r3, [pc, #20]	@ (70003404 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
700033f0:	68db      	ldr	r3, [r3, #12]
700033f2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
700033f6:	2b00      	cmp	r3, #0
700033f8:	d0ef      	beq.n	700033da <HAL_PWREx_EnableUSBVoltageDetector+0x1a>
    }
  }
  return HAL_OK;
700033fa:	2300      	movs	r3, #0
}
700033fc:	4618      	mov	r0, r3
700033fe:	3708      	adds	r7, #8
70003400:	46bd      	mov	sp, r7
70003402:	bd80      	pop	{r7, pc}
70003404:	58024800 	.word	0x58024800

70003408 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
70003408:	b580      	push	{r7, lr}
7000340a:	b088      	sub	sp, #32
7000340c:	af00      	add	r7, sp, #0
7000340e:	6078      	str	r0, [r7, #4]
  uint32_t pllsrc;
  uint32_t pllrdy;
  uint32_t tmpreg1;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
70003410:	687b      	ldr	r3, [r7, #4]
70003412:	2b00      	cmp	r3, #0
70003414:	d101      	bne.n	7000341a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
70003416:	2301      	movs	r3, #1
70003418:	e328      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
7000341a:	4b97      	ldr	r3, [pc, #604]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
7000341c:	691b      	ldr	r3, [r3, #16]
7000341e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
70003422:	61fb      	str	r3, [r7, #28]
  pllsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
70003424:	4b94      	ldr	r3, [pc, #592]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
70003426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70003428:	f003 0303 	and.w	r3, r3, #3
7000342c:	61bb      	str	r3, [r7, #24]
  pllrdy = RCC->CR & (RCC_CR_PLL1RDY | RCC_CR_PLL2RDY | RCC_CR_PLL3RDY);
7000342e:	4b92      	ldr	r3, [pc, #584]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
70003430:	681b      	ldr	r3, [r3, #0]
70003432:	f003 5328 	and.w	r3, r3, #704643072	@ 0x2a000000
70003436:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
70003438:	687b      	ldr	r3, [r7, #4]
7000343a:	681b      	ldr	r3, [r3, #0]
7000343c:	f003 0301 	and.w	r3, r3, #1
70003440:	2b00      	cmp	r3, #0
70003442:	f000 809c 	beq.w	7000357e <HAL_RCC_OscConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
70003446:	69fb      	ldr	r3, [r7, #28]
70003448:	2b10      	cmp	r3, #16
7000344a:	d005      	beq.n	70003458 <HAL_RCC_OscConfig+0x50>
7000344c:	697b      	ldr	r3, [r7, #20]
7000344e:	2b00      	cmp	r3, #0
70003450:	d009      	beq.n	70003466 <HAL_RCC_OscConfig+0x5e>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSE)))
70003452:	69bb      	ldr	r3, [r7, #24]
70003454:	2b02      	cmp	r3, #2
70003456:	d106      	bne.n	70003466 <HAL_RCC_OscConfig+0x5e>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
70003458:	687b      	ldr	r3, [r7, #4]
7000345a:	685b      	ldr	r3, [r3, #4]
7000345c:	2b00      	cmp	r3, #0
7000345e:	f040 808e 	bne.w	7000357e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
70003462:	2301      	movs	r3, #1
70003464:	e302      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
70003466:	687b      	ldr	r3, [r7, #4]
70003468:	685b      	ldr	r3, [r3, #4]
7000346a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
7000346e:	d106      	bne.n	7000347e <HAL_RCC_OscConfig+0x76>
70003470:	4b81      	ldr	r3, [pc, #516]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
70003472:	681b      	ldr	r3, [r3, #0]
70003474:	4a80      	ldr	r2, [pc, #512]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
70003476:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000347a:	6013      	str	r3, [r2, #0]
7000347c:	e058      	b.n	70003530 <HAL_RCC_OscConfig+0x128>
7000347e:	687b      	ldr	r3, [r7, #4]
70003480:	685b      	ldr	r3, [r3, #4]
70003482:	2b00      	cmp	r3, #0
70003484:	d112      	bne.n	700034ac <HAL_RCC_OscConfig+0xa4>
70003486:	4b7c      	ldr	r3, [pc, #496]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
70003488:	681b      	ldr	r3, [r3, #0]
7000348a:	4a7b      	ldr	r2, [pc, #492]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
7000348c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
70003490:	6013      	str	r3, [r2, #0]
70003492:	4b79      	ldr	r3, [pc, #484]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
70003494:	681b      	ldr	r3, [r3, #0]
70003496:	4a78      	ldr	r2, [pc, #480]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
70003498:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
7000349c:	6013      	str	r3, [r2, #0]
7000349e:	4b76      	ldr	r3, [pc, #472]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
700034a0:	681b      	ldr	r3, [r3, #0]
700034a2:	4a75      	ldr	r2, [pc, #468]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
700034a4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
700034a8:	6013      	str	r3, [r2, #0]
700034aa:	e041      	b.n	70003530 <HAL_RCC_OscConfig+0x128>
700034ac:	687b      	ldr	r3, [r7, #4]
700034ae:	685b      	ldr	r3, [r3, #4]
700034b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
700034b4:	d112      	bne.n	700034dc <HAL_RCC_OscConfig+0xd4>
700034b6:	4b70      	ldr	r3, [pc, #448]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
700034b8:	681b      	ldr	r3, [r3, #0]
700034ba:	4a6f      	ldr	r2, [pc, #444]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
700034bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
700034c0:	6013      	str	r3, [r2, #0]
700034c2:	4b6d      	ldr	r3, [pc, #436]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
700034c4:	681b      	ldr	r3, [r3, #0]
700034c6:	4a6c      	ldr	r2, [pc, #432]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
700034c8:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
700034cc:	6013      	str	r3, [r2, #0]
700034ce:	4b6a      	ldr	r3, [pc, #424]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
700034d0:	681b      	ldr	r3, [r3, #0]
700034d2:	4a69      	ldr	r2, [pc, #420]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
700034d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700034d8:	6013      	str	r3, [r2, #0]
700034da:	e029      	b.n	70003530 <HAL_RCC_OscConfig+0x128>
700034dc:	687b      	ldr	r3, [r7, #4]
700034de:	685b      	ldr	r3, [r3, #4]
700034e0:	f5b3 2f50 	cmp.w	r3, #851968	@ 0xd0000
700034e4:	d112      	bne.n	7000350c <HAL_RCC_OscConfig+0x104>
700034e6:	4b64      	ldr	r3, [pc, #400]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
700034e8:	681b      	ldr	r3, [r3, #0]
700034ea:	4a63      	ldr	r2, [pc, #396]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
700034ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
700034f0:	6013      	str	r3, [r2, #0]
700034f2:	4b61      	ldr	r3, [pc, #388]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
700034f4:	681b      	ldr	r3, [r3, #0]
700034f6:	4a60      	ldr	r2, [pc, #384]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
700034f8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
700034fc:	6013      	str	r3, [r2, #0]
700034fe:	4b5e      	ldr	r3, [pc, #376]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
70003500:	681b      	ldr	r3, [r3, #0]
70003502:	4a5d      	ldr	r2, [pc, #372]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
70003504:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70003508:	6013      	str	r3, [r2, #0]
7000350a:	e011      	b.n	70003530 <HAL_RCC_OscConfig+0x128>
7000350c:	4b5a      	ldr	r3, [pc, #360]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
7000350e:	681b      	ldr	r3, [r3, #0]
70003510:	4a59      	ldr	r2, [pc, #356]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
70003512:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
70003516:	6013      	str	r3, [r2, #0]
70003518:	4b57      	ldr	r3, [pc, #348]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
7000351a:	681b      	ldr	r3, [r3, #0]
7000351c:	4a56      	ldr	r2, [pc, #344]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
7000351e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
70003522:	6013      	str	r3, [r2, #0]
70003524:	4b54      	ldr	r3, [pc, #336]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
70003526:	681b      	ldr	r3, [r3, #0]
70003528:	4a53      	ldr	r2, [pc, #332]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
7000352a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
7000352e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003530:	f7fd ff66 	bl	70001400 <HAL_GetTick>
70003534:	6138      	str	r0, [r7, #16]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
70003536:	687b      	ldr	r3, [r7, #4]
70003538:	685b      	ldr	r3, [r3, #4]
7000353a:	2b00      	cmp	r3, #0
7000353c:	d019      	beq.n	70003572 <HAL_RCC_OscConfig+0x16a>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
7000353e:	e008      	b.n	70003552 <HAL_RCC_OscConfig+0x14a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
70003540:	f7fd ff5e 	bl	70001400 <HAL_GetTick>
70003544:	4602      	mov	r2, r0
70003546:	693b      	ldr	r3, [r7, #16]
70003548:	1ad3      	subs	r3, r2, r3
7000354a:	2b64      	cmp	r3, #100	@ 0x64
7000354c:	d901      	bls.n	70003552 <HAL_RCC_OscConfig+0x14a>
          {
            return HAL_TIMEOUT;
7000354e:	2303      	movs	r3, #3
70003550:	e28c      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
70003552:	4b49      	ldr	r3, [pc, #292]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
70003554:	681b      	ldr	r3, [r3, #0]
70003556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
7000355a:	2b00      	cmp	r3, #0
7000355c:	d0f0      	beq.n	70003540 <HAL_RCC_OscConfig+0x138>
7000355e:	e00e      	b.n	7000357e <HAL_RCC_OscConfig+0x176>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
70003560:	f7fd ff4e 	bl	70001400 <HAL_GetTick>
70003564:	4602      	mov	r2, r0
70003566:	693b      	ldr	r3, [r7, #16]
70003568:	1ad3      	subs	r3, r2, r3
7000356a:	2b64      	cmp	r3, #100	@ 0x64
7000356c:	d901      	bls.n	70003572 <HAL_RCC_OscConfig+0x16a>
          {
            return HAL_TIMEOUT;
7000356e:	2303      	movs	r3, #3
70003570:	e27c      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
70003572:	4b41      	ldr	r3, [pc, #260]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
70003574:	681b      	ldr	r3, [r3, #0]
70003576:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
7000357a:	2b00      	cmp	r3, #0
7000357c:	d1f0      	bne.n	70003560 <HAL_RCC_OscConfig+0x158>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
7000357e:	687b      	ldr	r3, [r7, #4]
70003580:	681b      	ldr	r3, [r3, #0]
70003582:	f003 0302 	and.w	r3, r3, #2
70003586:	2b00      	cmp	r3, #0
70003588:	f000 809e 	beq.w	700036c8 <HAL_RCC_OscConfig+0x2c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL1 source when PLL1 is selected as system clock */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
7000358c:	69fb      	ldr	r3, [r7, #28]
7000358e:	2b00      	cmp	r3, #0
70003590:	d005      	beq.n	7000359e <HAL_RCC_OscConfig+0x196>
70003592:	697b      	ldr	r3, [r7, #20]
70003594:	2b00      	cmp	r3, #0
70003596:	d047      	beq.n	70003628 <HAL_RCC_OscConfig+0x220>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSI)))
70003598:	69bb      	ldr	r3, [r7, #24]
7000359a:	2b00      	cmp	r3, #0
7000359c:	d144      	bne.n	70003628 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
7000359e:	687b      	ldr	r3, [r7, #4]
700035a0:	68db      	ldr	r3, [r3, #12]
700035a2:	2b00      	cmp	r3, #0
700035a4:	d101      	bne.n	700035aa <HAL_RCC_OscConfig+0x1a2>
      {
        return HAL_ERROR;
700035a6:	2301      	movs	r3, #1
700035a8:	e260      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>
      }
      /* Otherwise, calibration is allowed, divider update also unless used for any enabled PLL */
      else
      {
        /* HSI must not be used as reference clock for any enabled PLL clock source */
        tmpreg1 = (RCC->CR & RCC_CR_HSIDIV);
700035aa:	4b33      	ldr	r3, [pc, #204]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
700035ac:	681b      	ldr	r3, [r3, #0]
700035ae:	f003 0318 	and.w	r3, r3, #24
700035b2:	60fb      	str	r3, [r7, #12]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
700035b4:	69bb      	ldr	r3, [r7, #24]
700035b6:	2b00      	cmp	r3, #0
700035b8:	d109      	bne.n	700035ce <HAL_RCC_OscConfig+0x1c6>
700035ba:	697b      	ldr	r3, [r7, #20]
700035bc:	2b00      	cmp	r3, #0
700035be:	d006      	beq.n	700035ce <HAL_RCC_OscConfig+0x1c6>
            (tmpreg1 != RCC_OscInitStruct->HSIDiv))
700035c0:	687b      	ldr	r3, [r7, #4]
700035c2:	691b      	ldr	r3, [r3, #16]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
700035c4:	68fa      	ldr	r2, [r7, #12]
700035c6:	429a      	cmp	r2, r3
700035c8:	d001      	beq.n	700035ce <HAL_RCC_OscConfig+0x1c6>
        {
          return HAL_ERROR;
700035ca:	2301      	movs	r3, #1
700035cc:	e24e      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>
        }

        assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

        /* Set the Internal High Speed oscillator new divider */
        __HAL_RCC_HSI_CONFIG(RCC_HSI_ON | RCC_OscInitStruct->HSIDiv);
700035ce:	4b2a      	ldr	r3, [pc, #168]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
700035d0:	681b      	ldr	r3, [r3, #0]
700035d2:	f023 0219 	bic.w	r2, r3, #25
700035d6:	687b      	ldr	r3, [r7, #4]
700035d8:	691b      	ldr	r3, [r3, #16]
700035da:	4313      	orrs	r3, r2
700035dc:	4a26      	ldr	r2, [pc, #152]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
700035de:	f043 0301 	orr.w	r3, r3, #1
700035e2:	6013      	str	r3, [r2, #0]

        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
700035e4:	69fb      	ldr	r3, [r7, #28]
700035e6:	2b00      	cmp	r3, #0
700035e8:	d109      	bne.n	700035fe <HAL_RCC_OscConfig+0x1f6>
        {
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
700035ea:	4b23      	ldr	r3, [pc, #140]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
700035ec:	681b      	ldr	r3, [r3, #0]
700035ee:	08db      	lsrs	r3, r3, #3
700035f0:	f003 0303 	and.w	r3, r3, #3
700035f4:	4a21      	ldr	r2, [pc, #132]	@ (7000367c <HAL_RCC_OscConfig+0x274>)
700035f6:	fa22 f303 	lsr.w	r3, r2, r3
700035fa:	4a21      	ldr	r2, [pc, #132]	@ (70003680 <HAL_RCC_OscConfig+0x278>)
700035fc:	6013      	str	r3, [r2, #0]
        }
        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
700035fe:	4b21      	ldr	r3, [pc, #132]	@ (70003684 <HAL_RCC_OscConfig+0x27c>)
70003600:	681b      	ldr	r3, [r3, #0]
70003602:	4618      	mov	r0, r3
70003604:	f7fd feac 	bl	70001360 <HAL_InitTick>
70003608:	4603      	mov	r3, r0
7000360a:	2b00      	cmp	r3, #0
7000360c:	d001      	beq.n	70003612 <HAL_RCC_OscConfig+0x20a>
        {
          return HAL_ERROR;
7000360e:	2301      	movs	r3, #1
70003610:	e22c      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>
        }
      }
      /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
      __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
70003612:	4b19      	ldr	r3, [pc, #100]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
70003614:	685b      	ldr	r3, [r3, #4]
70003616:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
7000361a:	687b      	ldr	r3, [r7, #4]
7000361c:	695b      	ldr	r3, [r3, #20]
7000361e:	061b      	lsls	r3, r3, #24
70003620:	4915      	ldr	r1, [pc, #84]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
70003622:	4313      	orrs	r3, r2
70003624:	604b      	str	r3, [r1, #4]
70003626:	e04f      	b.n	700036c8 <HAL_RCC_OscConfig+0x2c0>
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
70003628:	687b      	ldr	r3, [r7, #4]
7000362a:	68db      	ldr	r3, [r3, #12]
7000362c:	2b00      	cmp	r3, #0
7000362e:	d032      	beq.n	70003696 <HAL_RCC_OscConfig+0x28e>
      {
        /* Enable the Internal High Speed oscillator */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState | RCC_OscInitStruct->HSIDiv);
70003630:	4b11      	ldr	r3, [pc, #68]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
70003632:	681b      	ldr	r3, [r3, #0]
70003634:	f023 0219 	bic.w	r2, r3, #25
70003638:	687b      	ldr	r3, [r7, #4]
7000363a:	68d9      	ldr	r1, [r3, #12]
7000363c:	687b      	ldr	r3, [r7, #4]
7000363e:	691b      	ldr	r3, [r3, #16]
70003640:	430b      	orrs	r3, r1
70003642:	490d      	ldr	r1, [pc, #52]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
70003644:	4313      	orrs	r3, r2
70003646:	600b      	str	r3, [r1, #0]

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
70003648:	4b0b      	ldr	r3, [pc, #44]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
7000364a:	685b      	ldr	r3, [r3, #4]
7000364c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
70003650:	687b      	ldr	r3, [r7, #4]
70003652:	695b      	ldr	r3, [r3, #20]
70003654:	061b      	lsls	r3, r3, #24
70003656:	4908      	ldr	r1, [pc, #32]	@ (70003678 <HAL_RCC_OscConfig+0x270>)
70003658:	4313      	orrs	r3, r2
7000365a:	604b      	str	r3, [r1, #4]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
7000365c:	f7fd fed0 	bl	70001400 <HAL_GetTick>
70003660:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
70003662:	e011      	b.n	70003688 <HAL_RCC_OscConfig+0x280>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
70003664:	f7fd fecc 	bl	70001400 <HAL_GetTick>
70003668:	4602      	mov	r2, r0
7000366a:	693b      	ldr	r3, [r7, #16]
7000366c:	1ad3      	subs	r3, r2, r3
7000366e:	2b01      	cmp	r3, #1
70003670:	d90a      	bls.n	70003688 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
70003672:	2303      	movs	r3, #3
70003674:	e1fa      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>
70003676:	bf00      	nop
70003678:	58024400 	.word	0x58024400
7000367c:	03d09000 	.word	0x03d09000
70003680:	24000004 	.word	0x24000004
70003684:	2400012c 	.word	0x2400012c
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
70003688:	4b95      	ldr	r3, [pc, #596]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
7000368a:	681b      	ldr	r3, [r3, #0]
7000368c:	f003 0304 	and.w	r3, r3, #4
70003690:	2b00      	cmp	r3, #0
70003692:	d0e7      	beq.n	70003664 <HAL_RCC_OscConfig+0x25c>
70003694:	e018      	b.n	700036c8 <HAL_RCC_OscConfig+0x2c0>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
70003696:	4b92      	ldr	r3, [pc, #584]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
70003698:	681b      	ldr	r3, [r3, #0]
7000369a:	4a91      	ldr	r2, [pc, #580]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
7000369c:	f023 0301 	bic.w	r3, r3, #1
700036a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
700036a2:	f7fd fead 	bl	70001400 <HAL_GetTick>
700036a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
700036a8:	e008      	b.n	700036bc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
700036aa:	f7fd fea9 	bl	70001400 <HAL_GetTick>
700036ae:	4602      	mov	r2, r0
700036b0:	693b      	ldr	r3, [r7, #16]
700036b2:	1ad3      	subs	r3, r2, r3
700036b4:	2b01      	cmp	r3, #1
700036b6:	d901      	bls.n	700036bc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
700036b8:	2303      	movs	r3, #3
700036ba:	e1d7      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
700036bc:	4b88      	ldr	r3, [pc, #544]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
700036be:	681b      	ldr	r3, [r3, #0]
700036c0:	f003 0304 	and.w	r3, r3, #4
700036c4:	2b00      	cmp	r3, #0
700036c6:	d1f0      	bne.n	700036aa <HAL_RCC_OscConfig+0x2a2>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
700036c8:	687b      	ldr	r3, [r7, #4]
700036ca:	681b      	ldr	r3, [r3, #0]
700036cc:	f003 0310 	and.w	r3, r3, #16
700036d0:	2b00      	cmp	r3, #0
700036d2:	d045      	beq.n	70003760 <HAL_RCC_OscConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));

    /* When the CSI is used as system clock it will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
700036d4:	69fb      	ldr	r3, [r7, #28]
700036d6:	2b08      	cmp	r3, #8
700036d8:	d005      	beq.n	700036e6 <HAL_RCC_OscConfig+0x2de>
700036da:	697b      	ldr	r3, [r7, #20]
700036dc:	2b00      	cmp	r3, #0
700036de:	d008      	beq.n	700036f2 <HAL_RCC_OscConfig+0x2ea>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_CSI)))
700036e0:	69bb      	ldr	r3, [r7, #24]
700036e2:	2b01      	cmp	r3, #1
700036e4:	d105      	bne.n	700036f2 <HAL_RCC_OscConfig+0x2ea>
    {
      /* When CSI is used as system clock it will not disabled */
      if (RCC_OscInitStruct->CSIState == RCC_CSI_OFF)
700036e6:	687b      	ldr	r3, [r7, #4]
700036e8:	6a1b      	ldr	r3, [r3, #32]
700036ea:	2b00      	cmp	r3, #0
700036ec:	d138      	bne.n	70003760 <HAL_RCC_OscConfig+0x358>
      {
        return HAL_ERROR;
700036ee:	2301      	movs	r3, #1
700036f0:	e1bc      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
700036f2:	687b      	ldr	r3, [r7, #4]
700036f4:	6a1b      	ldr	r3, [r3, #32]
700036f6:	2b00      	cmp	r3, #0
700036f8:	d019      	beq.n	7000372e <HAL_RCC_OscConfig+0x326>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
700036fa:	4b79      	ldr	r3, [pc, #484]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
700036fc:	681b      	ldr	r3, [r3, #0]
700036fe:	4a78      	ldr	r2, [pc, #480]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
70003700:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
70003704:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70003706:	f7fd fe7b 	bl	70001400 <HAL_GetTick>
7000370a:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
7000370c:	e008      	b.n	70003720 <HAL_RCC_OscConfig+0x318>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
7000370e:	f7fd fe77 	bl	70001400 <HAL_GetTick>
70003712:	4602      	mov	r2, r0
70003714:	693b      	ldr	r3, [r7, #16]
70003716:	1ad3      	subs	r3, r2, r3
70003718:	2b01      	cmp	r3, #1
7000371a:	d901      	bls.n	70003720 <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
7000371c:	2303      	movs	r3, #3
7000371e:	e1a5      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
70003720:	4b6f      	ldr	r3, [pc, #444]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
70003722:	681b      	ldr	r3, [r3, #0]
70003724:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70003728:	2b00      	cmp	r3, #0
7000372a:	d0f0      	beq.n	7000370e <HAL_RCC_OscConfig+0x306>
7000372c:	e018      	b.n	70003760 <HAL_RCC_OscConfig+0x358>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
7000372e:	4b6c      	ldr	r3, [pc, #432]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
70003730:	681b      	ldr	r3, [r3, #0]
70003732:	4a6b      	ldr	r2, [pc, #428]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
70003734:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70003738:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
7000373a:	f7fd fe61 	bl	70001400 <HAL_GetTick>
7000373e:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70003740:	e008      	b.n	70003754 <HAL_RCC_OscConfig+0x34c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
70003742:	f7fd fe5d 	bl	70001400 <HAL_GetTick>
70003746:	4602      	mov	r2, r0
70003748:	693b      	ldr	r3, [r7, #16]
7000374a:	1ad3      	subs	r3, r2, r3
7000374c:	2b01      	cmp	r3, #1
7000374e:	d901      	bls.n	70003754 <HAL_RCC_OscConfig+0x34c>
          {
            return HAL_TIMEOUT;
70003750:	2303      	movs	r3, #3
70003752:	e18b      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70003754:	4b62      	ldr	r3, [pc, #392]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
70003756:	681b      	ldr	r3, [r3, #0]
70003758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
7000375c:	2b00      	cmp	r3, #0
7000375e:	d1f0      	bne.n	70003742 <HAL_RCC_OscConfig+0x33a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
70003760:	687b      	ldr	r3, [r7, #4]
70003762:	681b      	ldr	r3, [r3, #0]
70003764:	f003 0308 	and.w	r3, r3, #8
70003768:	2b00      	cmp	r3, #0
7000376a:	d036      	beq.n	700037da <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
7000376c:	687b      	ldr	r3, [r7, #4]
7000376e:	699b      	ldr	r3, [r3, #24]
70003770:	2b00      	cmp	r3, #0
70003772:	d019      	beq.n	700037a8 <HAL_RCC_OscConfig+0x3a0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
70003774:	4b5a      	ldr	r3, [pc, #360]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
70003776:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003778:	4a59      	ldr	r2, [pc, #356]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
7000377a:	f043 0301 	orr.w	r3, r3, #1
7000377e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003780:	f7fd fe3e 	bl	70001400 <HAL_GetTick>
70003784:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
70003786:	e008      	b.n	7000379a <HAL_RCC_OscConfig+0x392>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
70003788:	f7fd fe3a 	bl	70001400 <HAL_GetTick>
7000378c:	4602      	mov	r2, r0
7000378e:	693b      	ldr	r3, [r7, #16]
70003790:	1ad3      	subs	r3, r2, r3
70003792:	2b01      	cmp	r3, #1
70003794:	d901      	bls.n	7000379a <HAL_RCC_OscConfig+0x392>
        {
          return HAL_TIMEOUT;
70003796:	2303      	movs	r3, #3
70003798:	e168      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
7000379a:	4b51      	ldr	r3, [pc, #324]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
7000379c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
7000379e:	f003 0302 	and.w	r3, r3, #2
700037a2:	2b00      	cmp	r3, #0
700037a4:	d0f0      	beq.n	70003788 <HAL_RCC_OscConfig+0x380>
700037a6:	e018      	b.n	700037da <HAL_RCC_OscConfig+0x3d2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
700037a8:	4b4d      	ldr	r3, [pc, #308]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
700037aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
700037ac:	4a4c      	ldr	r2, [pc, #304]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
700037ae:	f023 0301 	bic.w	r3, r3, #1
700037b2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
700037b4:	f7fd fe24 	bl	70001400 <HAL_GetTick>
700037b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
700037ba:	e008      	b.n	700037ce <HAL_RCC_OscConfig+0x3c6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
700037bc:	f7fd fe20 	bl	70001400 <HAL_GetTick>
700037c0:	4602      	mov	r2, r0
700037c2:	693b      	ldr	r3, [r7, #16]
700037c4:	1ad3      	subs	r3, r2, r3
700037c6:	2b01      	cmp	r3, #1
700037c8:	d901      	bls.n	700037ce <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
700037ca:	2303      	movs	r3, #3
700037cc:	e14e      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
700037ce:	4b44      	ldr	r3, [pc, #272]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
700037d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
700037d2:	f003 0302 	and.w	r3, r3, #2
700037d6:	2b00      	cmp	r3, #0
700037d8:	d1f0      	bne.n	700037bc <HAL_RCC_OscConfig+0x3b4>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
700037da:	687b      	ldr	r3, [r7, #4]
700037dc:	681b      	ldr	r3, [r3, #0]
700037de:	f003 0320 	and.w	r3, r3, #32
700037e2:	2b00      	cmp	r3, #0
700037e4:	d036      	beq.n	70003854 <HAL_RCC_OscConfig+0x44c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
700037e6:	687b      	ldr	r3, [r7, #4]
700037e8:	69db      	ldr	r3, [r3, #28]
700037ea:	2b00      	cmp	r3, #0
700037ec:	d019      	beq.n	70003822 <HAL_RCC_OscConfig+0x41a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
700037ee:	4b3c      	ldr	r3, [pc, #240]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
700037f0:	681b      	ldr	r3, [r3, #0]
700037f2:	4a3b      	ldr	r2, [pc, #236]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
700037f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
700037f8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
700037fa:	f7fd fe01 	bl	70001400 <HAL_GetTick>
700037fe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
70003800:	e008      	b.n	70003814 <HAL_RCC_OscConfig+0x40c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
70003802:	f7fd fdfd 	bl	70001400 <HAL_GetTick>
70003806:	4602      	mov	r2, r0
70003808:	693b      	ldr	r3, [r7, #16]
7000380a:	1ad3      	subs	r3, r2, r3
7000380c:	2b01      	cmp	r3, #1
7000380e:	d901      	bls.n	70003814 <HAL_RCC_OscConfig+0x40c>
        {
          return HAL_TIMEOUT;
70003810:	2303      	movs	r3, #3
70003812:	e12b      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
70003814:	4b32      	ldr	r3, [pc, #200]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
70003816:	681b      	ldr	r3, [r3, #0]
70003818:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
7000381c:	2b00      	cmp	r3, #0
7000381e:	d0f0      	beq.n	70003802 <HAL_RCC_OscConfig+0x3fa>
70003820:	e018      	b.n	70003854 <HAL_RCC_OscConfig+0x44c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
70003822:	4b2f      	ldr	r3, [pc, #188]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
70003824:	681b      	ldr	r3, [r3, #0]
70003826:	4a2e      	ldr	r2, [pc, #184]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
70003828:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
7000382c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
7000382e:	f7fd fde7 	bl	70001400 <HAL_GetTick>
70003832:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
70003834:	e008      	b.n	70003848 <HAL_RCC_OscConfig+0x440>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
70003836:	f7fd fde3 	bl	70001400 <HAL_GetTick>
7000383a:	4602      	mov	r2, r0
7000383c:	693b      	ldr	r3, [r7, #16]
7000383e:	1ad3      	subs	r3, r2, r3
70003840:	2b01      	cmp	r3, #1
70003842:	d901      	bls.n	70003848 <HAL_RCC_OscConfig+0x440>
        {
          return HAL_TIMEOUT;
70003844:	2303      	movs	r3, #3
70003846:	e111      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
70003848:	4b25      	ldr	r3, [pc, #148]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
7000384a:	681b      	ldr	r3, [r3, #0]
7000384c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
70003850:	2b00      	cmp	r3, #0
70003852:	d1f0      	bne.n	70003836 <HAL_RCC_OscConfig+0x42e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
70003854:	687b      	ldr	r3, [r7, #4]
70003856:	681b      	ldr	r3, [r3, #0]
70003858:	f003 0304 	and.w	r3, r3, #4
7000385c:	2b00      	cmp	r3, #0
7000385e:	f000 809b 	beq.w	70003998 <HAL_RCC_OscConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
70003862:	4b20      	ldr	r3, [pc, #128]	@ (700038e4 <HAL_RCC_OscConfig+0x4dc>)
70003864:	681b      	ldr	r3, [r3, #0]
70003866:	4a1f      	ldr	r2, [pc, #124]	@ (700038e4 <HAL_RCC_OscConfig+0x4dc>)
70003868:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
7000386c:	6013      	str	r3, [r2, #0]

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
7000386e:	687b      	ldr	r3, [r7, #4]
70003870:	689b      	ldr	r3, [r3, #8]
70003872:	2b01      	cmp	r3, #1
70003874:	d106      	bne.n	70003884 <HAL_RCC_OscConfig+0x47c>
70003876:	4b1a      	ldr	r3, [pc, #104]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
70003878:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000387a:	4a19      	ldr	r2, [pc, #100]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
7000387c:	f043 0301 	orr.w	r3, r3, #1
70003880:	6713      	str	r3, [r2, #112]	@ 0x70
70003882:	e05a      	b.n	7000393a <HAL_RCC_OscConfig+0x532>
70003884:	687b      	ldr	r3, [r7, #4]
70003886:	689b      	ldr	r3, [r3, #8]
70003888:	2b00      	cmp	r3, #0
7000388a:	d112      	bne.n	700038b2 <HAL_RCC_OscConfig+0x4aa>
7000388c:	4b14      	ldr	r3, [pc, #80]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
7000388e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003890:	4a13      	ldr	r2, [pc, #76]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
70003892:	f023 0301 	bic.w	r3, r3, #1
70003896:	6713      	str	r3, [r2, #112]	@ 0x70
70003898:	4b11      	ldr	r3, [pc, #68]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
7000389a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000389c:	4a10      	ldr	r2, [pc, #64]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
7000389e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
700038a2:	6713      	str	r3, [r2, #112]	@ 0x70
700038a4:	4b0e      	ldr	r3, [pc, #56]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
700038a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700038a8:	4a0d      	ldr	r2, [pc, #52]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
700038aa:	f023 0304 	bic.w	r3, r3, #4
700038ae:	6713      	str	r3, [r2, #112]	@ 0x70
700038b0:	e043      	b.n	7000393a <HAL_RCC_OscConfig+0x532>
700038b2:	687b      	ldr	r3, [r7, #4]
700038b4:	689b      	ldr	r3, [r3, #8]
700038b6:	2b05      	cmp	r3, #5
700038b8:	d116      	bne.n	700038e8 <HAL_RCC_OscConfig+0x4e0>
700038ba:	4b09      	ldr	r3, [pc, #36]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
700038bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700038be:	4a08      	ldr	r2, [pc, #32]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
700038c0:	f043 0304 	orr.w	r3, r3, #4
700038c4:	6713      	str	r3, [r2, #112]	@ 0x70
700038c6:	4b06      	ldr	r3, [pc, #24]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
700038c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700038ca:	4a05      	ldr	r2, [pc, #20]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
700038cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
700038d0:	6713      	str	r3, [r2, #112]	@ 0x70
700038d2:	4b03      	ldr	r3, [pc, #12]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
700038d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700038d6:	4a02      	ldr	r2, [pc, #8]	@ (700038e0 <HAL_RCC_OscConfig+0x4d8>)
700038d8:	f043 0301 	orr.w	r3, r3, #1
700038dc:	6713      	str	r3, [r2, #112]	@ 0x70
700038de:	e02c      	b.n	7000393a <HAL_RCC_OscConfig+0x532>
700038e0:	58024400 	.word	0x58024400
700038e4:	58024800 	.word	0x58024800
700038e8:	687b      	ldr	r3, [r7, #4]
700038ea:	689b      	ldr	r3, [r3, #8]
700038ec:	2b85      	cmp	r3, #133	@ 0x85
700038ee:	d112      	bne.n	70003916 <HAL_RCC_OscConfig+0x50e>
700038f0:	4b60      	ldr	r3, [pc, #384]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
700038f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700038f4:	4a5f      	ldr	r2, [pc, #380]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
700038f6:	f043 0304 	orr.w	r3, r3, #4
700038fa:	6713      	str	r3, [r2, #112]	@ 0x70
700038fc:	4b5d      	ldr	r3, [pc, #372]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
700038fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003900:	4a5c      	ldr	r2, [pc, #368]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
70003902:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
70003906:	6713      	str	r3, [r2, #112]	@ 0x70
70003908:	4b5a      	ldr	r3, [pc, #360]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
7000390a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000390c:	4a59      	ldr	r2, [pc, #356]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
7000390e:	f043 0301 	orr.w	r3, r3, #1
70003912:	6713      	str	r3, [r2, #112]	@ 0x70
70003914:	e011      	b.n	7000393a <HAL_RCC_OscConfig+0x532>
70003916:	4b57      	ldr	r3, [pc, #348]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
70003918:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000391a:	4a56      	ldr	r2, [pc, #344]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
7000391c:	f023 0301 	bic.w	r3, r3, #1
70003920:	6713      	str	r3, [r2, #112]	@ 0x70
70003922:	4b54      	ldr	r3, [pc, #336]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
70003924:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003926:	4a53      	ldr	r2, [pc, #332]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
70003928:	f023 0304 	bic.w	r3, r3, #4
7000392c:	6713      	str	r3, [r2, #112]	@ 0x70
7000392e:	4b51      	ldr	r3, [pc, #324]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
70003930:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003932:	4a50      	ldr	r2, [pc, #320]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
70003934:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70003938:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
7000393a:	687b      	ldr	r3, [r7, #4]
7000393c:	689b      	ldr	r3, [r3, #8]
7000393e:	2b00      	cmp	r3, #0
70003940:	d015      	beq.n	7000396e <HAL_RCC_OscConfig+0x566>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003942:	f7fd fd5d 	bl	70001400 <HAL_GetTick>
70003946:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
70003948:	e00a      	b.n	70003960 <HAL_RCC_OscConfig+0x558>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
7000394a:	f7fd fd59 	bl	70001400 <HAL_GetTick>
7000394e:	4602      	mov	r2, r0
70003950:	693b      	ldr	r3, [r7, #16]
70003952:	1ad3      	subs	r3, r2, r3
70003954:	f241 3288 	movw	r2, #5000	@ 0x1388
70003958:	4293      	cmp	r3, r2
7000395a:	d901      	bls.n	70003960 <HAL_RCC_OscConfig+0x558>
        {
          return HAL_TIMEOUT;
7000395c:	2303      	movs	r3, #3
7000395e:	e085      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
70003960:	4b44      	ldr	r3, [pc, #272]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
70003962:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003964:	f003 0302 	and.w	r3, r3, #2
70003968:	2b00      	cmp	r3, #0
7000396a:	d0ee      	beq.n	7000394a <HAL_RCC_OscConfig+0x542>
7000396c:	e014      	b.n	70003998 <HAL_RCC_OscConfig+0x590>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
7000396e:	f7fd fd47 	bl	70001400 <HAL_GetTick>
70003972:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70003974:	e00a      	b.n	7000398c <HAL_RCC_OscConfig+0x584>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
70003976:	f7fd fd43 	bl	70001400 <HAL_GetTick>
7000397a:	4602      	mov	r2, r0
7000397c:	693b      	ldr	r3, [r7, #16]
7000397e:	1ad3      	subs	r3, r2, r3
70003980:	f241 3288 	movw	r2, #5000	@ 0x1388
70003984:	4293      	cmp	r3, r2
70003986:	d901      	bls.n	7000398c <HAL_RCC_OscConfig+0x584>
        {
          return HAL_TIMEOUT;
70003988:	2303      	movs	r3, #3
7000398a:	e06f      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
7000398c:	4b39      	ldr	r3, [pc, #228]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
7000398e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003990:	f003 0302 	and.w	r3, r3, #2
70003994:	2b00      	cmp	r3, #0
70003996:	d1ee      	bne.n	70003976 <HAL_RCC_OscConfig+0x56e>

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL1.PLLState));

  if (RCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
70003998:	687b      	ldr	r3, [r7, #4]
7000399a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
7000399c:	2b00      	cmp	r3, #0
7000399e:	d042      	beq.n	70003a26 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
700039a0:	69fb      	ldr	r3, [r7, #28]
700039a2:	2b18      	cmp	r3, #24
700039a4:	d131      	bne.n	70003a0a <HAL_RCC_OscConfig+0x602>
    {
      /* No PLL off possible */
      if (RCC_OscInitStruct->PLL1.PLLState == RCC_PLL_OFF)
700039a6:	687b      	ldr	r3, [r7, #4]
700039a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700039aa:	2b01      	cmp	r3, #1
700039ac:	d101      	bne.n	700039b2 <HAL_RCC_OscConfig+0x5aa>
      {
        return HAL_ERROR;
700039ae:	2301      	movs	r3, #1
700039b0:	e05c      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        tmpreg1 = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos);
700039b2:	4b30      	ldr	r3, [pc, #192]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
700039b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700039b6:	08db      	lsrs	r3, r3, #3
700039b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
700039bc:	60fb      	str	r3, [r7, #12]

        if (RCC_OscInitStruct->PLL1.PLLFractional != tmpreg1)
700039be:	687b      	ldr	r3, [r7, #4]
700039c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
700039c2:	68fa      	ldr	r2, [r7, #12]
700039c4:	429a      	cmp	r2, r3
700039c6:	d02e      	beq.n	70003a26 <HAL_RCC_OscConfig+0x61e>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

          /* Disable PLL1FRACLE */
          __HAL_RCC_PLL1_FRACN_DISABLE();
700039c8:	4b2a      	ldr	r3, [pc, #168]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
700039ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700039cc:	4a29      	ldr	r2, [pc, #164]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
700039ce:	f023 0301 	bic.w	r3, r3, #1
700039d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
700039d4:	f7fd fd14 	bl	70001400 <HAL_GetTick>
700039d8:	6138      	str	r0, [r7, #16]

          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
700039da:	bf00      	nop
700039dc:	f7fd fd10 	bl	70001400 <HAL_GetTick>
700039e0:	4602      	mov	r2, r0
700039e2:	693b      	ldr	r3, [r7, #16]
700039e4:	4293      	cmp	r3, r2
700039e6:	d0f9      	beq.n	700039dc <HAL_RCC_OscConfig+0x5d4>
          {
            /* Do nothing */
          }

          /* Configure PLL1FRACN */
          __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
700039e8:	4b22      	ldr	r3, [pc, #136]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
700039ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
700039ec:	4b22      	ldr	r3, [pc, #136]	@ (70003a78 <HAL_RCC_OscConfig+0x670>)
700039ee:	4013      	ands	r3, r2
700039f0:	687a      	ldr	r2, [r7, #4]
700039f2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
700039f4:	00d2      	lsls	r2, r2, #3
700039f6:	491f      	ldr	r1, [pc, #124]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
700039f8:	4313      	orrs	r3, r2
700039fa:	634b      	str	r3, [r1, #52]	@ 0x34

          /* Enable PLL1FRACLE to latch new value . */
          __HAL_RCC_PLL1_FRACN_ENABLE();
700039fc:	4b1d      	ldr	r3, [pc, #116]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
700039fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003a00:	4a1c      	ldr	r2, [pc, #112]	@ (70003a74 <HAL_RCC_OscConfig+0x66c>)
70003a02:	f043 0301 	orr.w	r3, r3, #1
70003a06:	62d3      	str	r3, [r2, #44]	@ 0x2c
70003a08:	e00d      	b.n	70003a26 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Initialize PLL1T to 1 to use common PLL initialization function */
      RCC_OscInitStruct->PLL1.PLLT = 1U;
70003a0a:	687b      	ldr	r3, [r7, #4]
70003a0c:	2201      	movs	r2, #1
70003a0e:	645a      	str	r2, [r3, #68]	@ 0x44
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(RCC_OscInitStruct->PLL1)) != HAL_OK)
70003a10:	687b      	ldr	r3, [r7, #4]
70003a12:	3324      	adds	r3, #36	@ 0x24
70003a14:	4619      	mov	r1, r3
70003a16:	2000      	movs	r0, #0
70003a18:	f000 fb56 	bl	700040c8 <RCC_PLL_Config>
70003a1c:	4603      	mov	r3, r0
70003a1e:	2b00      	cmp	r3, #0
70003a20:	d001      	beq.n	70003a26 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
70003a22:	2301      	movs	r3, #1
70003a24:	e022      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL2.PLLState));

  if (RCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
70003a26:	687b      	ldr	r3, [r7, #4]
70003a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70003a2a:	2b00      	cmp	r3, #0
70003a2c:	d00a      	beq.n	70003a44 <HAL_RCC_OscConfig+0x63c>
  {
    if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(RCC_OscInitStruct->PLL2)) != HAL_OK)
70003a2e:	687b      	ldr	r3, [r7, #4]
70003a30:	334c      	adds	r3, #76	@ 0x4c
70003a32:	4619      	mov	r1, r3
70003a34:	2001      	movs	r0, #1
70003a36:	f000 fb47 	bl	700040c8 <RCC_PLL_Config>
70003a3a:	4603      	mov	r3, r0
70003a3c:	2b00      	cmp	r3, #0
70003a3e:	d001      	beq.n	70003a44 <HAL_RCC_OscConfig+0x63c>
    {
      return HAL_ERROR;
70003a40:	2301      	movs	r3, #1
70003a42:	e013      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL3.PLLState));

  if (RCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
70003a44:	687b      	ldr	r3, [r7, #4]
70003a46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003a48:	2b00      	cmp	r3, #0
70003a4a:	d00e      	beq.n	70003a6a <HAL_RCC_OscConfig+0x662>
  {
    /* Initialize PLL3T to 1 to use common PLL initialization function */
    RCC_OscInitStruct->PLL3.PLLT = 1U;
70003a4c:	687b      	ldr	r3, [r7, #4]
70003a4e:	2201      	movs	r2, #1
70003a50:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(RCC_OscInitStruct->PLL3)) != HAL_OK)
70003a54:	687b      	ldr	r3, [r7, #4]
70003a56:	3374      	adds	r3, #116	@ 0x74
70003a58:	4619      	mov	r1, r3
70003a5a:	2002      	movs	r0, #2
70003a5c:	f000 fb34 	bl	700040c8 <RCC_PLL_Config>
70003a60:	4603      	mov	r3, r0
70003a62:	2b00      	cmp	r3, #0
70003a64:	d001      	beq.n	70003a6a <HAL_RCC_OscConfig+0x662>
    {
      return HAL_ERROR;
70003a66:	2301      	movs	r3, #1
70003a68:	e000      	b.n	70003a6c <HAL_RCC_OscConfig+0x664>
    }
  }

  return HAL_OK;
70003a6a:	2300      	movs	r3, #0
}
70003a6c:	4618      	mov	r0, r3
70003a6e:	3720      	adds	r7, #32
70003a70:	46bd      	mov	sp, r7
70003a72:	bd80      	pop	{r7, pc}
70003a74:	58024400 	.word	0x58024400
70003a78:	ffff0007 	.word	0xffff0007

70003a7c <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
70003a7c:	b580      	push	{r7, lr}
70003a7e:	b084      	sub	sp, #16
70003a80:	af00      	add	r7, sp, #0
70003a82:	6078      	str	r0, [r7, #4]
70003a84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
70003a86:	687b      	ldr	r3, [r7, #4]
70003a88:	2b00      	cmp	r3, #0
70003a8a:	d101      	bne.n	70003a90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
70003a8c:	2301      	movs	r3, #1
70003a8e:	e182      	b.n	70003d96 <HAL_RCC_ClockConfig+0x31a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
70003a90:	4b8a      	ldr	r3, [pc, #552]	@ (70003cbc <HAL_RCC_ClockConfig+0x240>)
70003a92:	681b      	ldr	r3, [r3, #0]
70003a94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003a98:	683a      	ldr	r2, [r7, #0]
70003a9a:	429a      	cmp	r2, r3
70003a9c:	d910      	bls.n	70003ac0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
70003a9e:	4b87      	ldr	r3, [pc, #540]	@ (70003cbc <HAL_RCC_ClockConfig+0x240>)
70003aa0:	681b      	ldr	r3, [r3, #0]
70003aa2:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
70003aa6:	4985      	ldr	r1, [pc, #532]	@ (70003cbc <HAL_RCC_ClockConfig+0x240>)
70003aa8:	683b      	ldr	r3, [r7, #0]
70003aaa:	4313      	orrs	r3, r2
70003aac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
70003aae:	4b83      	ldr	r3, [pc, #524]	@ (70003cbc <HAL_RCC_ClockConfig+0x240>)
70003ab0:	681b      	ldr	r3, [r3, #0]
70003ab2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003ab6:	683a      	ldr	r2, [r7, #0]
70003ab8:	429a      	cmp	r2, r3
70003aba:	d001      	beq.n	70003ac0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
70003abc:	2301      	movs	r3, #1
70003abe:	e16a      	b.n	70003d96 <HAL_RCC_ClockConfig+0x31a>
  }

  /* Increasing the BUS frequency divider ? */

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
70003ac0:	687b      	ldr	r3, [r7, #4]
70003ac2:	681b      	ldr	r3, [r3, #0]
70003ac4:	f003 0304 	and.w	r3, r3, #4
70003ac8:	2b00      	cmp	r3, #0
70003aca:	d010      	beq.n	70003aee <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
70003acc:	687b      	ldr	r3, [r7, #4]
70003ace:	691a      	ldr	r2, [r3, #16]
70003ad0:	4b7b      	ldr	r3, [pc, #492]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003ad2:	6a1b      	ldr	r3, [r3, #32]
70003ad4:	f003 0307 	and.w	r3, r3, #7
70003ad8:	429a      	cmp	r2, r3
70003ada:	d908      	bls.n	70003aee <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
70003adc:	4b78      	ldr	r3, [pc, #480]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003ade:	6a1b      	ldr	r3, [r3, #32]
70003ae0:	f023 0207 	bic.w	r2, r3, #7
70003ae4:	687b      	ldr	r3, [r7, #4]
70003ae6:	691b      	ldr	r3, [r3, #16]
70003ae8:	4975      	ldr	r1, [pc, #468]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003aea:	4313      	orrs	r3, r2
70003aec:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
70003aee:	687b      	ldr	r3, [r7, #4]
70003af0:	681b      	ldr	r3, [r3, #0]
70003af2:	f003 0308 	and.w	r3, r3, #8
70003af6:	2b00      	cmp	r3, #0
70003af8:	d010      	beq.n	70003b1c <HAL_RCC_ClockConfig+0xa0>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
70003afa:	687b      	ldr	r3, [r7, #4]
70003afc:	695a      	ldr	r2, [r3, #20]
70003afe:	4b70      	ldr	r3, [pc, #448]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003b00:	6a1b      	ldr	r3, [r3, #32]
70003b02:	f003 0370 	and.w	r3, r3, #112	@ 0x70
70003b06:	429a      	cmp	r2, r3
70003b08:	d908      	bls.n	70003b1c <HAL_RCC_ClockConfig+0xa0>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
70003b0a:	4b6d      	ldr	r3, [pc, #436]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003b0c:	6a1b      	ldr	r3, [r3, #32]
70003b0e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70003b12:	687b      	ldr	r3, [r7, #4]
70003b14:	695b      	ldr	r3, [r3, #20]
70003b16:	496a      	ldr	r1, [pc, #424]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003b18:	4313      	orrs	r3, r2
70003b1a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
70003b1c:	687b      	ldr	r3, [r7, #4]
70003b1e:	681b      	ldr	r3, [r3, #0]
70003b20:	f003 0310 	and.w	r3, r3, #16
70003b24:	2b00      	cmp	r3, #0
70003b26:	d010      	beq.n	70003b4a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
70003b28:	687b      	ldr	r3, [r7, #4]
70003b2a:	699a      	ldr	r2, [r3, #24]
70003b2c:	4b64      	ldr	r3, [pc, #400]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003b2e:	6a1b      	ldr	r3, [r3, #32]
70003b30:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
70003b34:	429a      	cmp	r2, r3
70003b36:	d908      	bls.n	70003b4a <HAL_RCC_ClockConfig+0xce>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
70003b38:	4b61      	ldr	r3, [pc, #388]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003b3a:	6a1b      	ldr	r3, [r3, #32]
70003b3c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70003b40:	687b      	ldr	r3, [r7, #4]
70003b42:	699b      	ldr	r3, [r3, #24]
70003b44:	495e      	ldr	r1, [pc, #376]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003b46:	4313      	orrs	r3, r2
70003b48:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
70003b4a:	687b      	ldr	r3, [r7, #4]
70003b4c:	681b      	ldr	r3, [r3, #0]
70003b4e:	f003 0320 	and.w	r3, r3, #32
70003b52:	2b00      	cmp	r3, #0
70003b54:	d010      	beq.n	70003b78 <HAL_RCC_ClockConfig+0xfc>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
70003b56:	687b      	ldr	r3, [r7, #4]
70003b58:	69da      	ldr	r2, [r3, #28]
70003b5a:	4b59      	ldr	r3, [pc, #356]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003b5c:	6a1b      	ldr	r3, [r3, #32]
70003b5e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
70003b62:	429a      	cmp	r2, r3
70003b64:	d908      	bls.n	70003b78 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
70003b66:	4b56      	ldr	r3, [pc, #344]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003b68:	6a1b      	ldr	r3, [r3, #32]
70003b6a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
70003b6e:	687b      	ldr	r3, [r7, #4]
70003b70:	69db      	ldr	r3, [r3, #28]
70003b72:	4953      	ldr	r1, [pc, #332]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003b74:	4313      	orrs	r3, r2
70003b76:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
70003b78:	687b      	ldr	r3, [r7, #4]
70003b7a:	681b      	ldr	r3, [r3, #0]
70003b7c:	f003 0302 	and.w	r3, r3, #2
70003b80:	2b00      	cmp	r3, #0
70003b82:	d010      	beq.n	70003ba6 <HAL_RCC_ClockConfig+0x12a>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
70003b84:	687b      	ldr	r3, [r7, #4]
70003b86:	68da      	ldr	r2, [r3, #12]
70003b88:	4b4d      	ldr	r3, [pc, #308]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003b8a:	69db      	ldr	r3, [r3, #28]
70003b8c:	f003 030f 	and.w	r3, r3, #15
70003b90:	429a      	cmp	r2, r3
70003b92:	d908      	bls.n	70003ba6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
70003b94:	4b4a      	ldr	r3, [pc, #296]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003b96:	69db      	ldr	r3, [r3, #28]
70003b98:	f023 020f 	bic.w	r2, r3, #15
70003b9c:	687b      	ldr	r3, [r7, #4]
70003b9e:	68db      	ldr	r3, [r3, #12]
70003ba0:	4947      	ldr	r1, [pc, #284]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003ba2:	4313      	orrs	r3, r2
70003ba4:	61cb      	str	r3, [r1, #28]
    }
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
70003ba6:	687b      	ldr	r3, [r7, #4]
70003ba8:	681b      	ldr	r3, [r3, #0]
70003baa:	f003 0301 	and.w	r3, r3, #1
70003bae:	2b00      	cmp	r3, #0
70003bb0:	d055      	beq.n	70003c5e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    MODIFY_REG(RCC->CDCFGR, RCC_CDCFGR_CPRE, RCC_ClkInitStruct->SYSCLKDivider);
70003bb2:	4b43      	ldr	r3, [pc, #268]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003bb4:	699b      	ldr	r3, [r3, #24]
70003bb6:	f023 020f 	bic.w	r2, r3, #15
70003bba:	687b      	ldr	r3, [r7, #4]
70003bbc:	689b      	ldr	r3, [r3, #8]
70003bbe:	4940      	ldr	r1, [pc, #256]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003bc0:	4313      	orrs	r3, r2
70003bc2:	618b      	str	r3, [r1, #24]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
70003bc4:	687b      	ldr	r3, [r7, #4]
70003bc6:	685b      	ldr	r3, [r3, #4]
70003bc8:	2b02      	cmp	r3, #2
70003bca:	d107      	bne.n	70003bdc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
70003bcc:	4b3c      	ldr	r3, [pc, #240]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003bce:	681b      	ldr	r3, [r3, #0]
70003bd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70003bd4:	2b00      	cmp	r3, #0
70003bd6:	d121      	bne.n	70003c1c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
70003bd8:	2301      	movs	r3, #1
70003bda:	e0dc      	b.n	70003d96 <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
70003bdc:	687b      	ldr	r3, [r7, #4]
70003bde:	685b      	ldr	r3, [r3, #4]
70003be0:	2b03      	cmp	r3, #3
70003be2:	d107      	bne.n	70003bf4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
70003be4:	4b36      	ldr	r3, [pc, #216]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003be6:	681b      	ldr	r3, [r3, #0]
70003be8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
70003bec:	2b00      	cmp	r3, #0
70003bee:	d115      	bne.n	70003c1c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
70003bf0:	2301      	movs	r3, #1
70003bf2:	e0d0      	b.n	70003d96 <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
70003bf4:	687b      	ldr	r3, [r7, #4]
70003bf6:	685b      	ldr	r3, [r3, #4]
70003bf8:	2b01      	cmp	r3, #1
70003bfa:	d107      	bne.n	70003c0c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
70003bfc:	4b30      	ldr	r3, [pc, #192]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003bfe:	681b      	ldr	r3, [r3, #0]
70003c00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70003c04:	2b00      	cmp	r3, #0
70003c06:	d109      	bne.n	70003c1c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
70003c08:	2301      	movs	r3, #1
70003c0a:	e0c4      	b.n	70003d96 <HAL_RCC_ClockConfig+0x31a>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
70003c0c:	4b2c      	ldr	r3, [pc, #176]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003c0e:	681b      	ldr	r3, [r3, #0]
70003c10:	f003 0304 	and.w	r3, r3, #4
70003c14:	2b00      	cmp	r3, #0
70003c16:	d101      	bne.n	70003c1c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
70003c18:	2301      	movs	r3, #1
70003c1a:	e0bc      	b.n	70003d96 <HAL_RCC_ClockConfig+0x31a>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
70003c1c:	4b28      	ldr	r3, [pc, #160]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003c1e:	691b      	ldr	r3, [r3, #16]
70003c20:	f023 0207 	bic.w	r2, r3, #7
70003c24:	687b      	ldr	r3, [r7, #4]
70003c26:	685b      	ldr	r3, [r3, #4]
70003c28:	4925      	ldr	r1, [pc, #148]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003c2a:	4313      	orrs	r3, r2
70003c2c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
70003c2e:	f7fd fbe7 	bl	70001400 <HAL_GetTick>
70003c32:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
70003c34:	e00a      	b.n	70003c4c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
70003c36:	f7fd fbe3 	bl	70001400 <HAL_GetTick>
70003c3a:	4602      	mov	r2, r0
70003c3c:	68fb      	ldr	r3, [r7, #12]
70003c3e:	1ad3      	subs	r3, r2, r3
70003c40:	f241 3288 	movw	r2, #5000	@ 0x1388
70003c44:	4293      	cmp	r3, r2
70003c46:	d901      	bls.n	70003c4c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
70003c48:	2303      	movs	r3, #3
70003c4a:	e0a4      	b.n	70003d96 <HAL_RCC_ClockConfig+0x31a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
70003c4c:	4b1c      	ldr	r3, [pc, #112]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003c4e:	691b      	ldr	r3, [r3, #16]
70003c50:	f003 0238 	and.w	r2, r3, #56	@ 0x38
70003c54:	687b      	ldr	r3, [r7, #4]
70003c56:	685b      	ldr	r3, [r3, #4]
70003c58:	00db      	lsls	r3, r3, #3
70003c5a:	429a      	cmp	r2, r3
70003c5c:	d1eb      	bne.n	70003c36 <HAL_RCC_ClockConfig+0x1ba>
  }

  /* Decreasing the BUS frequency divider ? */

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
70003c5e:	687b      	ldr	r3, [r7, #4]
70003c60:	681b      	ldr	r3, [r3, #0]
70003c62:	f003 0302 	and.w	r3, r3, #2
70003c66:	2b00      	cmp	r3, #0
70003c68:	d010      	beq.n	70003c8c <HAL_RCC_ClockConfig+0x210>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
70003c6a:	687b      	ldr	r3, [r7, #4]
70003c6c:	68da      	ldr	r2, [r3, #12]
70003c6e:	4b14      	ldr	r3, [pc, #80]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003c70:	69db      	ldr	r3, [r3, #28]
70003c72:	f003 030f 	and.w	r3, r3, #15
70003c76:	429a      	cmp	r2, r3
70003c78:	d208      	bcs.n	70003c8c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
70003c7a:	4b11      	ldr	r3, [pc, #68]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003c7c:	69db      	ldr	r3, [r3, #28]
70003c7e:	f023 020f 	bic.w	r2, r3, #15
70003c82:	687b      	ldr	r3, [r7, #4]
70003c84:	68db      	ldr	r3, [r3, #12]
70003c86:	490e      	ldr	r1, [pc, #56]	@ (70003cc0 <HAL_RCC_ClockConfig+0x244>)
70003c88:	4313      	orrs	r3, r2
70003c8a:	61cb      	str	r3, [r1, #28]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
70003c8c:	4b0b      	ldr	r3, [pc, #44]	@ (70003cbc <HAL_RCC_ClockConfig+0x240>)
70003c8e:	681b      	ldr	r3, [r3, #0]
70003c90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003c94:	683a      	ldr	r2, [r7, #0]
70003c96:	429a      	cmp	r2, r3
70003c98:	d214      	bcs.n	70003cc4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
70003c9a:	4b08      	ldr	r3, [pc, #32]	@ (70003cbc <HAL_RCC_ClockConfig+0x240>)
70003c9c:	681b      	ldr	r3, [r3, #0]
70003c9e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
70003ca2:	4906      	ldr	r1, [pc, #24]	@ (70003cbc <HAL_RCC_ClockConfig+0x240>)
70003ca4:	683b      	ldr	r3, [r7, #0]
70003ca6:	4313      	orrs	r3, r2
70003ca8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
70003caa:	4b04      	ldr	r3, [pc, #16]	@ (70003cbc <HAL_RCC_ClockConfig+0x240>)
70003cac:	681b      	ldr	r3, [r3, #0]
70003cae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003cb2:	683a      	ldr	r2, [r7, #0]
70003cb4:	429a      	cmp	r2, r3
70003cb6:	d005      	beq.n	70003cc4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
70003cb8:	2301      	movs	r3, #1
70003cba:	e06c      	b.n	70003d96 <HAL_RCC_ClockConfig+0x31a>
70003cbc:	52002000 	.word	0x52002000
70003cc0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
70003cc4:	687b      	ldr	r3, [r7, #4]
70003cc6:	681b      	ldr	r3, [r3, #0]
70003cc8:	f003 0304 	and.w	r3, r3, #4
70003ccc:	2b00      	cmp	r3, #0
70003cce:	d010      	beq.n	70003cf2 <HAL_RCC_ClockConfig+0x276>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
70003cd0:	687b      	ldr	r3, [r7, #4]
70003cd2:	691a      	ldr	r2, [r3, #16]
70003cd4:	4b32      	ldr	r3, [pc, #200]	@ (70003da0 <HAL_RCC_ClockConfig+0x324>)
70003cd6:	6a1b      	ldr	r3, [r3, #32]
70003cd8:	f003 0307 	and.w	r3, r3, #7
70003cdc:	429a      	cmp	r2, r3
70003cde:	d208      	bcs.n	70003cf2 <HAL_RCC_ClockConfig+0x276>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
70003ce0:	4b2f      	ldr	r3, [pc, #188]	@ (70003da0 <HAL_RCC_ClockConfig+0x324>)
70003ce2:	6a1b      	ldr	r3, [r3, #32]
70003ce4:	f023 0207 	bic.w	r2, r3, #7
70003ce8:	687b      	ldr	r3, [r7, #4]
70003cea:	691b      	ldr	r3, [r3, #16]
70003cec:	492c      	ldr	r1, [pc, #176]	@ (70003da0 <HAL_RCC_ClockConfig+0x324>)
70003cee:	4313      	orrs	r3, r2
70003cf0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
70003cf2:	687b      	ldr	r3, [r7, #4]
70003cf4:	681b      	ldr	r3, [r3, #0]
70003cf6:	f003 0308 	and.w	r3, r3, #8
70003cfa:	2b00      	cmp	r3, #0
70003cfc:	d010      	beq.n	70003d20 <HAL_RCC_ClockConfig+0x2a4>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
70003cfe:	687b      	ldr	r3, [r7, #4]
70003d00:	695a      	ldr	r2, [r3, #20]
70003d02:	4b27      	ldr	r3, [pc, #156]	@ (70003da0 <HAL_RCC_ClockConfig+0x324>)
70003d04:	6a1b      	ldr	r3, [r3, #32]
70003d06:	f003 0370 	and.w	r3, r3, #112	@ 0x70
70003d0a:	429a      	cmp	r2, r3
70003d0c:	d208      	bcs.n	70003d20 <HAL_RCC_ClockConfig+0x2a4>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
70003d0e:	4b24      	ldr	r3, [pc, #144]	@ (70003da0 <HAL_RCC_ClockConfig+0x324>)
70003d10:	6a1b      	ldr	r3, [r3, #32]
70003d12:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70003d16:	687b      	ldr	r3, [r7, #4]
70003d18:	695b      	ldr	r3, [r3, #20]
70003d1a:	4921      	ldr	r1, [pc, #132]	@ (70003da0 <HAL_RCC_ClockConfig+0x324>)
70003d1c:	4313      	orrs	r3, r2
70003d1e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
70003d20:	687b      	ldr	r3, [r7, #4]
70003d22:	681b      	ldr	r3, [r3, #0]
70003d24:	f003 0310 	and.w	r3, r3, #16
70003d28:	2b00      	cmp	r3, #0
70003d2a:	d010      	beq.n	70003d4e <HAL_RCC_ClockConfig+0x2d2>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
70003d2c:	687b      	ldr	r3, [r7, #4]
70003d2e:	699a      	ldr	r2, [r3, #24]
70003d30:	4b1b      	ldr	r3, [pc, #108]	@ (70003da0 <HAL_RCC_ClockConfig+0x324>)
70003d32:	6a1b      	ldr	r3, [r3, #32]
70003d34:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
70003d38:	429a      	cmp	r2, r3
70003d3a:	d208      	bcs.n	70003d4e <HAL_RCC_ClockConfig+0x2d2>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
70003d3c:	4b18      	ldr	r3, [pc, #96]	@ (70003da0 <HAL_RCC_ClockConfig+0x324>)
70003d3e:	6a1b      	ldr	r3, [r3, #32]
70003d40:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70003d44:	687b      	ldr	r3, [r7, #4]
70003d46:	699b      	ldr	r3, [r3, #24]
70003d48:	4915      	ldr	r1, [pc, #84]	@ (70003da0 <HAL_RCC_ClockConfig+0x324>)
70003d4a:	4313      	orrs	r3, r2
70003d4c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
70003d4e:	687b      	ldr	r3, [r7, #4]
70003d50:	681b      	ldr	r3, [r3, #0]
70003d52:	f003 0320 	and.w	r3, r3, #32
70003d56:	2b00      	cmp	r3, #0
70003d58:	d010      	beq.n	70003d7c <HAL_RCC_ClockConfig+0x300>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
70003d5a:	687b      	ldr	r3, [r7, #4]
70003d5c:	69da      	ldr	r2, [r3, #28]
70003d5e:	4b10      	ldr	r3, [pc, #64]	@ (70003da0 <HAL_RCC_ClockConfig+0x324>)
70003d60:	6a1b      	ldr	r3, [r3, #32]
70003d62:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
70003d66:	429a      	cmp	r2, r3
70003d68:	d208      	bcs.n	70003d7c <HAL_RCC_ClockConfig+0x300>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
70003d6a:	4b0d      	ldr	r3, [pc, #52]	@ (70003da0 <HAL_RCC_ClockConfig+0x324>)
70003d6c:	6a1b      	ldr	r3, [r3, #32]
70003d6e:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
70003d72:	687b      	ldr	r3, [r7, #4]
70003d74:	69db      	ldr	r3, [r3, #28]
70003d76:	490a      	ldr	r1, [pc, #40]	@ (70003da0 <HAL_RCC_ClockConfig+0x324>)
70003d78:	4313      	orrs	r3, r2
70003d7a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable with the System CPU clock */
  SystemCoreClock = HAL_RCC_GetSysClockFreq();
70003d7c:	f000 f816 	bl	70003dac <HAL_RCC_GetSysClockFreq>
70003d80:	4603      	mov	r3, r0
70003d82:	4a08      	ldr	r2, [pc, #32]	@ (70003da4 <HAL_RCC_ClockConfig+0x328>)
70003d84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
70003d86:	4b08      	ldr	r3, [pc, #32]	@ (70003da8 <HAL_RCC_ClockConfig+0x32c>)
70003d88:	681b      	ldr	r3, [r3, #0]
70003d8a:	4618      	mov	r0, r3
70003d8c:	f7fd fae8 	bl	70001360 <HAL_InitTick>
70003d90:	4603      	mov	r3, r0
70003d92:	72fb      	strb	r3, [r7, #11]

  return halstatus;
70003d94:	7afb      	ldrb	r3, [r7, #11]
}
70003d96:	4618      	mov	r0, r3
70003d98:	3710      	adds	r7, #16
70003d9a:	46bd      	mov	sp, r7
70003d9c:	bd80      	pop	{r7, pc}
70003d9e:	bf00      	nop
70003da0:	58024400 	.word	0x58024400
70003da4:	24000004 	.word	0x24000004
70003da8:	2400012c 	.word	0x2400012c

70003dac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
70003dac:	b480      	push	{r7}
70003dae:	b08b      	sub	sp, #44	@ 0x2c
70003db0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t prescaler;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
70003db2:	4baa      	ldr	r3, [pc, #680]	@ (7000405c <HAL_RCC_GetSysClockFreq+0x2b0>)
70003db4:	691b      	ldr	r3, [r3, #16]
70003db6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
70003dba:	2b18      	cmp	r3, #24
70003dbc:	f200 8136 	bhi.w	7000402c <HAL_RCC_GetSysClockFreq+0x280>
70003dc0:	a201      	add	r2, pc, #4	@ (adr r2, 70003dc8 <HAL_RCC_GetSysClockFreq+0x1c>)
70003dc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70003dc6:	bf00      	nop
70003dc8:	70003e2d 	.word	0x70003e2d
70003dcc:	7000402d 	.word	0x7000402d
70003dd0:	7000402d 	.word	0x7000402d
70003dd4:	7000402d 	.word	0x7000402d
70003dd8:	7000402d 	.word	0x7000402d
70003ddc:	7000402d 	.word	0x7000402d
70003de0:	7000402d 	.word	0x7000402d
70003de4:	7000402d 	.word	0x7000402d
70003de8:	70003e53 	.word	0x70003e53
70003dec:	7000402d 	.word	0x7000402d
70003df0:	7000402d 	.word	0x7000402d
70003df4:	7000402d 	.word	0x7000402d
70003df8:	7000402d 	.word	0x7000402d
70003dfc:	7000402d 	.word	0x7000402d
70003e00:	7000402d 	.word	0x7000402d
70003e04:	7000402d 	.word	0x7000402d
70003e08:	70003e59 	.word	0x70003e59
70003e0c:	7000402d 	.word	0x7000402d
70003e10:	7000402d 	.word	0x7000402d
70003e14:	7000402d 	.word	0x7000402d
70003e18:	7000402d 	.word	0x7000402d
70003e1c:	7000402d 	.word	0x7000402d
70003e20:	7000402d 	.word	0x7000402d
70003e24:	7000402d 	.word	0x7000402d
70003e28:	70003e5f 	.word	0x70003e5f
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */

      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70003e2c:	4b8b      	ldr	r3, [pc, #556]	@ (7000405c <HAL_RCC_GetSysClockFreq+0x2b0>)
70003e2e:	681b      	ldr	r3, [r3, #0]
70003e30:	f003 0320 	and.w	r3, r3, #32
70003e34:	2b00      	cmp	r3, #0
70003e36:	d009      	beq.n	70003e4c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70003e38:	4b88      	ldr	r3, [pc, #544]	@ (7000405c <HAL_RCC_GetSysClockFreq+0x2b0>)
70003e3a:	681b      	ldr	r3, [r3, #0]
70003e3c:	08db      	lsrs	r3, r3, #3
70003e3e:	f003 0303 	and.w	r3, r3, #3
70003e42:	4a87      	ldr	r2, [pc, #540]	@ (70004060 <HAL_RCC_GetSysClockFreq+0x2b4>)
70003e44:	fa22 f303 	lsr.w	r3, r2, r3
70003e48:	623b      	str	r3, [r7, #32]
      {
        /* Can't retrieve HSIDIV value */
        sysclockfreq = 0U;
      }

      break;
70003e4a:	e0f2      	b.n	70004032 <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
70003e4c:	2300      	movs	r3, #0
70003e4e:	623b      	str	r3, [r7, #32]
      break;
70003e50:	e0ef      	b.n	70004032 <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
70003e52:	4b84      	ldr	r3, [pc, #528]	@ (70004064 <HAL_RCC_GetSysClockFreq+0x2b8>)
70003e54:	623b      	str	r3, [r7, #32]
      break;
70003e56:	e0ec      	b.n	70004032 <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
70003e58:	4b83      	ldr	r3, [pc, #524]	@ (70004068 <HAL_RCC_GetSysClockFreq+0x2bc>)
70003e5a:	623b      	str	r3, [r7, #32]
      break;
70003e5c:	e0e9      	b.n	70004032 <HAL_RCC_GetSysClockFreq+0x286>
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
70003e5e:	4b7f      	ldr	r3, [pc, #508]	@ (7000405c <HAL_RCC_GetSysClockFreq+0x2b0>)
70003e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70003e62:	f003 0303 	and.w	r3, r3, #3
70003e66:	61fb      	str	r3, [r7, #28]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos)  ;
70003e68:	4b7c      	ldr	r3, [pc, #496]	@ (7000405c <HAL_RCC_GetSysClockFreq+0x2b0>)
70003e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70003e6c:	091b      	lsrs	r3, r3, #4
70003e6e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003e72:	61bb      	str	r3, [r7, #24]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
70003e74:	4b79      	ldr	r3, [pc, #484]	@ (7000405c <HAL_RCC_GetSysClockFreq+0x2b0>)
70003e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003e78:	f003 0301 	and.w	r3, r3, #1
70003e7c:	617b      	str	r3, [r7, #20]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> 3));
70003e7e:	4b77      	ldr	r3, [pc, #476]	@ (7000405c <HAL_RCC_GetSysClockFreq+0x2b0>)
70003e80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70003e82:	08db      	lsrs	r3, r3, #3
70003e84:	f3c3 030c 	ubfx	r3, r3, #0, #13
70003e88:	697a      	ldr	r2, [r7, #20]
70003e8a:	fb02 f303 	mul.w	r3, r2, r3
70003e8e:	ee07 3a90 	vmov	s15, r3
70003e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
70003e96:	edc7 7a04 	vstr	s15, [r7, #16]

      if (pllm != 0U)
70003e9a:	69bb      	ldr	r3, [r7, #24]
70003e9c:	2b00      	cmp	r3, #0
70003e9e:	f000 80c2 	beq.w	70004026 <HAL_RCC_GetSysClockFreq+0x27a>
      {
        switch (pllsource)
70003ea2:	69fb      	ldr	r3, [r7, #28]
70003ea4:	2b02      	cmp	r3, #2
70003ea6:	d064      	beq.n	70003f72 <HAL_RCC_GetSysClockFreq+0x1c6>
70003ea8:	69fb      	ldr	r3, [r7, #28]
70003eaa:	2b02      	cmp	r3, #2
70003eac:	f200 8083 	bhi.w	70003fb6 <HAL_RCC_GetSysClockFreq+0x20a>
70003eb0:	69fb      	ldr	r3, [r7, #28]
70003eb2:	2b00      	cmp	r3, #0
70003eb4:	d003      	beq.n	70003ebe <HAL_RCC_GetSysClockFreq+0x112>
70003eb6:	69fb      	ldr	r3, [r7, #28]
70003eb8:	2b01      	cmp	r3, #1
70003eba:	d038      	beq.n	70003f2e <HAL_RCC_GetSysClockFreq+0x182>
70003ebc:	e07b      	b.n	70003fb6 <HAL_RCC_GetSysClockFreq+0x20a>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70003ebe:	4b67      	ldr	r3, [pc, #412]	@ (7000405c <HAL_RCC_GetSysClockFreq+0x2b0>)
70003ec0:	681b      	ldr	r3, [r3, #0]
70003ec2:	f003 0320 	and.w	r3, r3, #32
70003ec6:	2b00      	cmp	r3, #0
70003ec8:	d02d      	beq.n	70003f26 <HAL_RCC_GetSysClockFreq+0x17a>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70003eca:	4b64      	ldr	r3, [pc, #400]	@ (7000405c <HAL_RCC_GetSysClockFreq+0x2b0>)
70003ecc:	681b      	ldr	r3, [r3, #0]
70003ece:	08db      	lsrs	r3, r3, #3
70003ed0:	f003 0303 	and.w	r3, r3, #3
70003ed4:	4a62      	ldr	r2, [pc, #392]	@ (70004060 <HAL_RCC_GetSysClockFreq+0x2b4>)
70003ed6:	fa22 f303 	lsr.w	r3, r2, r3
70003eda:	60fb      	str	r3, [r7, #12]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
70003edc:	68fb      	ldr	r3, [r7, #12]
70003ede:	ee07 3a90 	vmov	s15, r3
70003ee2:	eef8 6a67 	vcvt.f32.u32	s13, s15
70003ee6:	69bb      	ldr	r3, [r7, #24]
70003ee8:	ee07 3a90 	vmov	s15, r3
70003eec:	eef8 7a67 	vcvt.f32.u32	s15, s15
70003ef0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70003ef4:	4b59      	ldr	r3, [pc, #356]	@ (7000405c <HAL_RCC_GetSysClockFreq+0x2b0>)
70003ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70003ef8:	f3c3 0308 	ubfx	r3, r3, #0, #9
70003efc:	ee07 3a90 	vmov	s15, r3
70003f00:	eef8 6a67 	vcvt.f32.u32	s13, s15
70003f04:	ed97 6a04 	vldr	s12, [r7, #16]
70003f08:	eddf 5a58 	vldr	s11, [pc, #352]	@ 7000406c <HAL_RCC_GetSysClockFreq+0x2c0>
70003f0c:	eec6 7a25 	vdiv.f32	s15, s12, s11
70003f10:	ee76 7aa7 	vadd.f32	s15, s13, s15
70003f14:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70003f18:	ee77 7aa6 	vadd.f32	s15, s15, s13
70003f1c:	ee67 7a27 	vmul.f32	s15, s14, s15
70003f20:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            else
            {
              /* Can't retrieve HSIDIV value */
              pllvco = (float_t)0;
            }
            break;
70003f24:	e069      	b.n	70003ffa <HAL_RCC_GetSysClockFreq+0x24e>
              pllvco = (float_t)0;
70003f26:	f04f 0300 	mov.w	r3, #0
70003f2a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
70003f2c:	e065      	b.n	70003ffa <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
70003f2e:	69bb      	ldr	r3, [r7, #24]
70003f30:	ee07 3a90 	vmov	s15, r3
70003f34:	eef8 7a67 	vcvt.f32.u32	s15, s15
70003f38:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 70004070 <HAL_RCC_GetSysClockFreq+0x2c4>
70003f3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70003f40:	4b46      	ldr	r3, [pc, #280]	@ (7000405c <HAL_RCC_GetSysClockFreq+0x2b0>)
70003f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70003f44:	f3c3 0308 	ubfx	r3, r3, #0, #9
70003f48:	ee07 3a90 	vmov	s15, r3
70003f4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
70003f50:	ed97 6a04 	vldr	s12, [r7, #16]
70003f54:	eddf 5a45 	vldr	s11, [pc, #276]	@ 7000406c <HAL_RCC_GetSysClockFreq+0x2c0>
70003f58:	eec6 7a25 	vdiv.f32	s15, s12, s11
70003f5c:	ee76 7aa7 	vadd.f32	s15, s13, s15
70003f60:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70003f64:	ee77 7aa6 	vadd.f32	s15, s15, s13
70003f68:	ee67 7a27 	vmul.f32	s15, s14, s15
70003f6c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
70003f70:	e043      	b.n	70003ffa <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
70003f72:	69bb      	ldr	r3, [r7, #24]
70003f74:	ee07 3a90 	vmov	s15, r3
70003f78:	eef8 7a67 	vcvt.f32.u32	s15, s15
70003f7c:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 70004074 <HAL_RCC_GetSysClockFreq+0x2c8>
70003f80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70003f84:	4b35      	ldr	r3, [pc, #212]	@ (7000405c <HAL_RCC_GetSysClockFreq+0x2b0>)
70003f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70003f88:	f3c3 0308 	ubfx	r3, r3, #0, #9
70003f8c:	ee07 3a90 	vmov	s15, r3
70003f90:	eef8 6a67 	vcvt.f32.u32	s13, s15
70003f94:	ed97 6a04 	vldr	s12, [r7, #16]
70003f98:	eddf 5a34 	vldr	s11, [pc, #208]	@ 7000406c <HAL_RCC_GetSysClockFreq+0x2c0>
70003f9c:	eec6 7a25 	vdiv.f32	s15, s12, s11
70003fa0:	ee76 7aa7 	vadd.f32	s15, s13, s15
70003fa4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70003fa8:	ee77 7aa6 	vadd.f32	s15, s15, s13
70003fac:	ee67 7a27 	vmul.f32	s15, s14, s15
70003fb0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
70003fb4:	e021      	b.n	70003ffa <HAL_RCC_GetSysClockFreq+0x24e>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
70003fb6:	69bb      	ldr	r3, [r7, #24]
70003fb8:	ee07 3a90 	vmov	s15, r3
70003fbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
70003fc0:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 70004070 <HAL_RCC_GetSysClockFreq+0x2c4>
70003fc4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70003fc8:	4b24      	ldr	r3, [pc, #144]	@ (7000405c <HAL_RCC_GetSysClockFreq+0x2b0>)
70003fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70003fcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
70003fd0:	ee07 3a90 	vmov	s15, r3
70003fd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
70003fd8:	ed97 6a04 	vldr	s12, [r7, #16]
70003fdc:	eddf 5a23 	vldr	s11, [pc, #140]	@ 7000406c <HAL_RCC_GetSysClockFreq+0x2c0>
70003fe0:	eec6 7a25 	vdiv.f32	s15, s12, s11
70003fe4:	ee76 7aa7 	vadd.f32	s15, s13, s15
70003fe8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70003fec:	ee77 7aa6 	vadd.f32	s15, s15, s13
70003ff0:	ee67 7a27 	vmul.f32	s15, s14, s15
70003ff4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
70003ff8:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVP) >> RCC_PLL1DIVR1_DIVP_Pos) + 1U) ;
70003ffa:	4b18      	ldr	r3, [pc, #96]	@ (7000405c <HAL_RCC_GetSysClockFreq+0x2b0>)
70003ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70003ffe:	0a5b      	lsrs	r3, r3, #9
70004000:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70004004:	3301      	adds	r3, #1
70004006:	60bb      	str	r3, [r7, #8]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
70004008:	68bb      	ldr	r3, [r7, #8]
7000400a:	ee07 3a90 	vmov	s15, r3
7000400e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
70004012:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
70004016:	eec6 7a87 	vdiv.f32	s15, s13, s14
7000401a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
7000401e:	ee17 3a90 	vmov	r3, s15
70004022:	623b      	str	r3, [r7, #32]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
70004024:	e005      	b.n	70004032 <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
70004026:	2300      	movs	r3, #0
70004028:	623b      	str	r3, [r7, #32]
      break;
7000402a:	e002      	b.n	70004032 <HAL_RCC_GetSysClockFreq+0x286>

    default:
      sysclockfreq = CSI_VALUE;
7000402c:	4b0d      	ldr	r3, [pc, #52]	@ (70004064 <HAL_RCC_GetSysClockFreq+0x2b8>)
7000402e:	623b      	str	r3, [r7, #32]
      break;
70004030:	bf00      	nop
  }

  prescaler = RCC->CDCFGR & RCC_CDCFGR_CPRE;
70004032:	4b0a      	ldr	r3, [pc, #40]	@ (7000405c <HAL_RCC_GetSysClockFreq+0x2b0>)
70004034:	699b      	ldr	r3, [r3, #24]
70004036:	f003 030f 	and.w	r3, r3, #15
7000403a:	607b      	str	r3, [r7, #4]
  if (prescaler >= 8U)
7000403c:	687b      	ldr	r3, [r7, #4]
7000403e:	2b07      	cmp	r3, #7
70004040:	d905      	bls.n	7000404e <HAL_RCC_GetSysClockFreq+0x2a2>
  {
    sysclockfreq = sysclockfreq >> (prescaler - RCC_CDCFGR_CPRE_3 + 1U);
70004042:	687b      	ldr	r3, [r7, #4]
70004044:	3b07      	subs	r3, #7
70004046:	6a3a      	ldr	r2, [r7, #32]
70004048:	fa22 f303 	lsr.w	r3, r2, r3
7000404c:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
7000404e:	6a3b      	ldr	r3, [r7, #32]
}
70004050:	4618      	mov	r0, r3
70004052:	372c      	adds	r7, #44	@ 0x2c
70004054:	46bd      	mov	sp, r7
70004056:	f85d 7b04 	ldr.w	r7, [sp], #4
7000405a:	4770      	bx	lr
7000405c:	58024400 	.word	0x58024400
70004060:	03d09000 	.word	0x03d09000
70004064:	003d0900 	.word	0x003d0900
70004068:	016e3600 	.word	0x016e3600
7000406c:	46000000 	.word	0x46000000
70004070:	4a742400 	.word	0x4a742400
70004074:	4bb71b00 	.word	0x4bb71b00

70004078 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
70004078:	b580      	push	{r7, lr}
7000407a:	b084      	sub	sp, #16
7000407c:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  const uint8_t AHBPrescTable[8] = {1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
7000407e:	4a10      	ldr	r2, [pc, #64]	@ (700040c0 <HAL_RCC_GetHCLKFreq+0x48>)
70004080:	463b      	mov	r3, r7
70004082:	e892 0003 	ldmia.w	r2, {r0, r1}
70004086:	e883 0003 	stmia.w	r3, {r0, r1}

  /* SysClk */
  clock = HAL_RCC_GetSysClockFreq();
7000408a:	f7ff fe8f 	bl	70003dac <HAL_RCC_GetSysClockFreq>
7000408e:	60f8      	str	r0, [r7, #12]
  /* Bus matrix divider */
  prescaler = (RCC->BMCFGR & RCC_BMCFGR_BMPRE) >> RCC_BMCFGR_BMPRE_Pos;
70004090:	4b0c      	ldr	r3, [pc, #48]	@ (700040c4 <HAL_RCC_GetHCLKFreq+0x4c>)
70004092:	69db      	ldr	r3, [r3, #28]
70004094:	f003 030f 	and.w	r3, r3, #15
70004098:	60bb      	str	r3, [r7, #8]
  if (prescaler >= 8U)
7000409a:	68bb      	ldr	r3, [r7, #8]
7000409c:	2b07      	cmp	r3, #7
7000409e:	d909      	bls.n	700040b4 <HAL_RCC_GetHCLKFreq+0x3c>
  {
    clock = clock >> AHBPrescTable[prescaler - 8U];
700040a0:	68bb      	ldr	r3, [r7, #8]
700040a2:	3b08      	subs	r3, #8
700040a4:	3310      	adds	r3, #16
700040a6:	443b      	add	r3, r7
700040a8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
700040ac:	461a      	mov	r2, r3
700040ae:	68fb      	ldr	r3, [r7, #12]
700040b0:	40d3      	lsrs	r3, r2
700040b2:	60fb      	str	r3, [r7, #12]
  }
  return (clock);
700040b4:	68fb      	ldr	r3, [r7, #12]
}
700040b6:	4618      	mov	r0, r3
700040b8:	3710      	adds	r7, #16
700040ba:	46bd      	mov	sp, r7
700040bc:	bd80      	pop	{r7, pc}
700040be:	bf00      	nop
700040c0:	700086c0 	.word	0x700086c0
700040c4:	58024400 	.word	0x58024400

700040c8 <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
700040c8:	b580      	push	{r7, lr}
700040ca:	b08a      	sub	sp, #40	@ 0x28
700040cc:	af00      	add	r7, sp, #0
700040ce:	6078      	str	r0, [r7, #4]
700040d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_divr1_reg;
  __IO uint32_t *p_rcc_pll_divr2_reg;
  __IO uint32_t *p_rcc_pll_fracr_reg;
  HAL_StatusTypeDef ret = HAL_OK;
700040d2:	2300      	movs	r3, #0
700040d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tickstart;
  uint32_t pllsrc;
  uint32_t pllvco;

  p_rcc_pll_divr1_reg = &(RCC->PLL1DIVR1) + (((uint32_t)0x02) * PLLnumber);
700040d8:	687b      	ldr	r3, [r7, #4]
700040da:	00da      	lsls	r2, r3, #3
700040dc:	4b9a      	ldr	r3, [pc, #616]	@ (70004348 <RCC_PLL_Config+0x280>)
700040de:	4413      	add	r3, r2
700040e0:	61fb      	str	r3, [r7, #28]
  p_rcc_pll_divr2_reg = &(RCC->PLL1DIVR2) + (((uint32_t)0x01) * PLLnumber);
700040e2:	687b      	ldr	r3, [r7, #4]
700040e4:	009a      	lsls	r2, r3, #2
700040e6:	4b99      	ldr	r3, [pc, #612]	@ (7000434c <RCC_PLL_Config+0x284>)
700040e8:	4413      	add	r3, r2
700040ea:	61bb      	str	r3, [r7, #24]

  /* Disable the post-dividers */
  CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1PEN | RCC_PLLCFGR_PLL1QEN | RCC_PLLCFGR_PLL1REN | RCC_PLLCFGR_PLL1SEN |
700040ec:	4b98      	ldr	r3, [pc, #608]	@ (70004350 <RCC_PLL_Config+0x288>)
700040ee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
700040f0:	687a      	ldr	r2, [r7, #4]
700040f2:	4613      	mov	r3, r2
700040f4:	009b      	lsls	r3, r3, #2
700040f6:	4413      	add	r3, r2
700040f8:	005b      	lsls	r3, r3, #1
700040fa:	4413      	add	r3, r2
700040fc:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
70004100:	fa02 f303 	lsl.w	r3, r2, r3
70004104:	43db      	mvns	r3, r3
70004106:	4a92      	ldr	r2, [pc, #584]	@ (70004350 <RCC_PLL_Config+0x288>)
70004108:	400b      	ands	r3, r1
7000410a:	62d3      	str	r3, [r2, #44]	@ 0x2c
                           0x00000200U) /* Hardcoded because no definition in CMSIS */
            << ((RCC_PLLCFGR_PLL2PEN_Pos - RCC_PLLCFGR_PLL1PEN_Pos)*PLLnumber));

  /* Ensure PLLx is disabled */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
7000410c:	4b90      	ldr	r3, [pc, #576]	@ (70004350 <RCC_PLL_Config+0x288>)
7000410e:	681a      	ldr	r2, [r3, #0]
70004110:	687b      	ldr	r3, [r7, #4]
70004112:	005b      	lsls	r3, r3, #1
70004114:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
70004118:	fa01 f303 	lsl.w	r3, r1, r3
7000411c:	43db      	mvns	r3, r3
7000411e:	498c      	ldr	r1, [pc, #560]	@ (70004350 <RCC_PLL_Config+0x288>)
70004120:	4013      	ands	r3, r2
70004122:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
70004124:	f7fd f96c 	bl	70001400 <HAL_GetTick>
70004128:	6178      	str	r0, [r7, #20]

  /* Wait till PLLx is disabled */
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
7000412a:	e008      	b.n	7000413e <RCC_PLL_Config+0x76>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
7000412c:	f7fd f968 	bl	70001400 <HAL_GetTick>
70004130:	4602      	mov	r2, r0
70004132:	697b      	ldr	r3, [r7, #20]
70004134:	1ad3      	subs	r3, r2, r3
70004136:	2b32      	cmp	r3, #50	@ 0x32
70004138:	d901      	bls.n	7000413e <RCC_PLL_Config+0x76>
    {
      return HAL_TIMEOUT;
7000413a:	2303      	movs	r3, #3
7000413c:	e0ff      	b.n	7000433e <RCC_PLL_Config+0x276>
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
7000413e:	4b84      	ldr	r3, [pc, #528]	@ (70004350 <RCC_PLL_Config+0x288>)
70004140:	681a      	ldr	r2, [r3, #0]
70004142:	687b      	ldr	r3, [r7, #4]
70004144:	005b      	lsls	r3, r3, #1
70004146:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
7000414a:	fa01 f303 	lsl.w	r3, r1, r3
7000414e:	4013      	ands	r3, r2
70004150:	2b00      	cmp	r3, #0
70004152:	d1eb      	bne.n	7000412c <RCC_PLL_Config+0x64>
    }
  }

  if (pPLLInit->PLLState == RCC_PLL_ON)
70004154:	683b      	ldr	r3, [r7, #0]
70004156:	681b      	ldr	r3, [r3, #0]
70004158:	2b02      	cmp	r3, #2
7000415a:	f040 80dd 	bne.w	70004318 <RCC_PLL_Config+0x250>
    assert_param(IS_RCC_PLLQ_VALUE(pPLLInit->PLLQ));
    assert_param(IS_RCC_PLLR_VALUE(pPLLInit->PLLR));
    assert_param(IS_RCC_PLLS_VALUE(pPLLInit->PLLS));
    assert_param(IS_RCC_PLLT_VALUE(pPLLInit->PLLT));

    pllsrc = pPLLInit->PLLSource;
7000415e:	683b      	ldr	r3, [r7, #0]
70004160:	685b      	ldr	r3, [r3, #4]
70004162:	613b      	str	r3, [r7, #16]

    /* Compute VCO input frequency and define range accordingly. First check clock source frequency */
    if (pllsrc == RCC_PLLSOURCE_HSI)
70004164:	693b      	ldr	r3, [r7, #16]
70004166:	2b00      	cmp	r3, #0
70004168:	d109      	bne.n	7000417e <RCC_PLL_Config+0xb6>
    {
      /* Clock source is HSI or HSI/HSIDIV */
      pllvco = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
7000416a:	4b79      	ldr	r3, [pc, #484]	@ (70004350 <RCC_PLL_Config+0x288>)
7000416c:	681b      	ldr	r3, [r3, #0]
7000416e:	08db      	lsrs	r3, r3, #3
70004170:	f003 0303 	and.w	r3, r3, #3
70004174:	4a77      	ldr	r2, [pc, #476]	@ (70004354 <RCC_PLL_Config+0x28c>)
70004176:	fa22 f303 	lsr.w	r3, r2, r3
7000417a:	627b      	str	r3, [r7, #36]	@ 0x24
7000417c:	e007      	b.n	7000418e <RCC_PLL_Config+0xc6>
    }
    else if (pllsrc == RCC_PLLSOURCE_HSE)
7000417e:	693b      	ldr	r3, [r7, #16]
70004180:	2b02      	cmp	r3, #2
70004182:	d102      	bne.n	7000418a <RCC_PLL_Config+0xc2>
    {
      /* Clock source is HSE */
      pllvco = HSE_VALUE;
70004184:	4b74      	ldr	r3, [pc, #464]	@ (70004358 <RCC_PLL_Config+0x290>)
70004186:	627b      	str	r3, [r7, #36]	@ 0x24
70004188:	e001      	b.n	7000418e <RCC_PLL_Config+0xc6>
    }
    else
    {
      /* Clock source is CSI */
      pllvco = CSI_VALUE;
7000418a:	4b74      	ldr	r3, [pc, #464]	@ (7000435c <RCC_PLL_Config+0x294>)
7000418c:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Compute VCO input frequency depending on M divider */
    pllvco = (pllvco / pPLLInit->PLLM);
7000418e:	683b      	ldr	r3, [r7, #0]
70004190:	689b      	ldr	r3, [r3, #8]
70004192:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70004194:	fbb2 f3f3 	udiv	r3, r2, r3
70004198:	627b      	str	r3, [r7, #36]	@ 0x24
    assert_param(IS_RCC_PLL_VCOINPUTFREQ(pllvco));

    if (pllvco >= RCC_PLL_INPUTRANGE2_FREQMAX)
7000419a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000419c:	4a70      	ldr	r2, [pc, #448]	@ (70004360 <RCC_PLL_Config+0x298>)
7000419e:	4293      	cmp	r3, r2
700041a0:	d302      	bcc.n	700041a8 <RCC_PLL_Config+0xe0>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE3 | RCC_PLL_VCO_HIGH;
700041a2:	2318      	movs	r3, #24
700041a4:	627b      	str	r3, [r7, #36]	@ 0x24
700041a6:	e00f      	b.n	700041c8 <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE1_FREQMAX)
700041a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700041aa:	4a6e      	ldr	r2, [pc, #440]	@ (70004364 <RCC_PLL_Config+0x29c>)
700041ac:	4293      	cmp	r3, r2
700041ae:	d902      	bls.n	700041b6 <RCC_PLL_Config+0xee>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE2 | RCC_PLL_VCO_HIGH;
700041b0:	2310      	movs	r3, #16
700041b2:	627b      	str	r3, [r7, #36]	@ 0x24
700041b4:	e008      	b.n	700041c8 <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE0_FREQMAX)
700041b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700041b8:	4a6b      	ldr	r2, [pc, #428]	@ (70004368 <RCC_PLL_Config+0x2a0>)
700041ba:	4293      	cmp	r3, r2
700041bc:	d902      	bls.n	700041c4 <RCC_PLL_Config+0xfc>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE1 | RCC_PLL_VCO_HIGH;
700041be:	2308      	movs	r3, #8
700041c0:	627b      	str	r3, [r7, #36]	@ 0x24
700041c2:	e001      	b.n	700041c8 <RCC_PLL_Config+0x100>
    }
    else
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE0 | RCC_PLL_VCO_LOW;
700041c4:	2302      	movs	r3, #2
700041c6:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    pllvco = (pllvco << ((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos) * PLLnumber));
700041c8:	687a      	ldr	r2, [r7, #4]
700041ca:	4613      	mov	r3, r2
700041cc:	009b      	lsls	r3, r3, #2
700041ce:	4413      	add	r3, r2
700041d0:	005b      	lsls	r3, r3, #1
700041d2:	4413      	add	r3, r2
700041d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700041d6:	fa02 f303 	lsl.w	r3, r2, r3
700041da:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Configure PLL source and PLLM divider */
    MODIFY_REG(RCC->PLLCKSELR, (RCC_PLLCKSELR_PLLSRC | (RCC_PLLCKSELR_DIVM1 << ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))), \
700041dc:	4b5c      	ldr	r3, [pc, #368]	@ (70004350 <RCC_PLL_Config+0x288>)
700041de:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
700041e0:	687b      	ldr	r3, [r7, #4]
700041e2:	00db      	lsls	r3, r3, #3
700041e4:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
700041e8:	fa01 f303 	lsl.w	r3, r1, r3
700041ec:	f043 0303 	orr.w	r3, r3, #3
700041f0:	43db      	mvns	r3, r3
700041f2:	401a      	ands	r2, r3
700041f4:	683b      	ldr	r3, [r7, #0]
700041f6:	6899      	ldr	r1, [r3, #8]
700041f8:	687b      	ldr	r3, [r7, #4]
700041fa:	00db      	lsls	r3, r3, #3
700041fc:	3304      	adds	r3, #4
700041fe:	4099      	lsls	r1, r3
70004200:	693b      	ldr	r3, [r7, #16]
70004202:	430b      	orrs	r3, r1
70004204:	4952      	ldr	r1, [pc, #328]	@ (70004350 <RCC_PLL_Config+0x288>)
70004206:	4313      	orrs	r3, r2
70004208:	628b      	str	r3, [r1, #40]	@ 0x28
               pllsrc | (pPLLInit->PLLM << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))));

    if ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) != pllsrc)
7000420a:	4b51      	ldr	r3, [pc, #324]	@ (70004350 <RCC_PLL_Config+0x288>)
7000420c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000420e:	f003 0303 	and.w	r3, r3, #3
70004212:	693a      	ldr	r2, [r7, #16]
70004214:	429a      	cmp	r2, r3
70004216:	d001      	beq.n	7000421c <RCC_PLL_Config+0x154>
    {
      /* There is another PLL activated with another source */
      return HAL_ERROR;
70004218:	2301      	movs	r3, #1
7000421a:	e090      	b.n	7000433e <RCC_PLL_Config+0x276>
    }

    /* Configure VCO input range, VCO selection and clear FRACEN */
    MODIFY_REG(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1RGE | RCC_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN) << (((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos)*PLLnumber)), \
7000421c:	4b4c      	ldr	r3, [pc, #304]	@ (70004350 <RCC_PLL_Config+0x288>)
7000421e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
70004220:	687a      	ldr	r2, [r7, #4]
70004222:	4613      	mov	r3, r2
70004224:	009b      	lsls	r3, r3, #2
70004226:	4413      	add	r3, r2
70004228:	005b      	lsls	r3, r3, #1
7000422a:	4413      	add	r3, r2
7000422c:	221b      	movs	r2, #27
7000422e:	fa02 f303 	lsl.w	r3, r2, r3
70004232:	43db      	mvns	r3, r3
70004234:	ea01 0203 	and.w	r2, r1, r3
70004238:	4945      	ldr	r1, [pc, #276]	@ (70004350 <RCC_PLL_Config+0x288>)
7000423a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000423c:	4313      	orrs	r3, r2
7000423e:	62cb      	str	r3, [r1, #44]	@ 0x2c
               pllvco);

    /* Configure PLLN, PLLP, PLLQ, PLLR, PLLS and PLLT dividers */
    WRITE_REG(*p_rcc_pll_divr1_reg, ((pPLLInit->PLLN - 1U) |
70004240:	683b      	ldr	r3, [r7, #0]
70004242:	68db      	ldr	r3, [r3, #12]
70004244:	1e5a      	subs	r2, r3, #1
70004246:	683b      	ldr	r3, [r7, #0]
70004248:	691b      	ldr	r3, [r3, #16]
7000424a:	3b01      	subs	r3, #1
7000424c:	025b      	lsls	r3, r3, #9
7000424e:	431a      	orrs	r2, r3
70004250:	683b      	ldr	r3, [r7, #0]
70004252:	695b      	ldr	r3, [r3, #20]
70004254:	3b01      	subs	r3, #1
70004256:	041b      	lsls	r3, r3, #16
70004258:	431a      	orrs	r2, r3
7000425a:	683b      	ldr	r3, [r7, #0]
7000425c:	699b      	ldr	r3, [r3, #24]
7000425e:	3b01      	subs	r3, #1
70004260:	061b      	lsls	r3, r3, #24
70004262:	431a      	orrs	r2, r3
70004264:	69fb      	ldr	r3, [r7, #28]
70004266:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLP - 1U) << RCC_PLL1DIVR1_DIVP_Pos) |
                                     ((pPLLInit->PLLQ - 1U) << RCC_PLL1DIVR1_DIVQ_Pos) |
                                     ((pPLLInit->PLLR - 1U) << RCC_PLL1DIVR1_DIVR_Pos)));
    WRITE_REG(*p_rcc_pll_divr2_reg, ((pPLLInit->PLLS - 1U) |
70004268:	683b      	ldr	r3, [r7, #0]
7000426a:	69db      	ldr	r3, [r3, #28]
7000426c:	1e5a      	subs	r2, r3, #1
7000426e:	683b      	ldr	r3, [r7, #0]
70004270:	6a1b      	ldr	r3, [r3, #32]
70004272:	3b01      	subs	r3, #1
70004274:	021b      	lsls	r3, r3, #8
70004276:	431a      	orrs	r2, r3
70004278:	69bb      	ldr	r3, [r7, #24]
7000427a:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLT - 1U) << RCC_PLL2DIVR2_DIVT_Pos)));

    if (PLLnumber == RCC_PLL1_CONFIG)
7000427c:	687b      	ldr	r3, [r7, #4]
7000427e:	2b00      	cmp	r3, #0
70004280:	d105      	bne.n	7000428e <RCC_PLL_Config+0x1c6>
    {
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1PEN);
70004282:	4b33      	ldr	r3, [pc, #204]	@ (70004350 <RCC_PLL_Config+0x288>)
70004284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004286:	4a32      	ldr	r2, [pc, #200]	@ (70004350 <RCC_PLL_Config+0x288>)
70004288:	f043 0320 	orr.w	r3, r3, #32
7000428c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    if (pPLLInit->PLLFractional != 0U)
7000428e:	683b      	ldr	r3, [r7, #0]
70004290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70004292:	2b00      	cmp	r3, #0
70004294:	d01c      	beq.n	700042d0 <RCC_PLL_Config+0x208>
    {
      assert_param(IS_RCC_PLLFRACN_VALUE(pPLLInit->PLLFractional));

      p_rcc_pll_fracr_reg = &(RCC->PLL1FRACR) + (((uint32_t)0x02) * PLLnumber);
70004296:	687b      	ldr	r3, [r7, #4]
70004298:	00da      	lsls	r2, r3, #3
7000429a:	4b34      	ldr	r3, [pc, #208]	@ (7000436c <RCC_PLL_Config+0x2a4>)
7000429c:	4413      	add	r3, r2
7000429e:	60fb      	str	r3, [r7, #12]

      /* Configure PLLFRACN */
      MODIFY_REG(*p_rcc_pll_fracr_reg, RCC_PLL1FRACR_FRACN, pPLLInit->PLLFractional << RCC_PLL1FRACR_FRACN_Pos);
700042a0:	68fb      	ldr	r3, [r7, #12]
700042a2:	681a      	ldr	r2, [r3, #0]
700042a4:	4b32      	ldr	r3, [pc, #200]	@ (70004370 <RCC_PLL_Config+0x2a8>)
700042a6:	4013      	ands	r3, r2
700042a8:	683a      	ldr	r2, [r7, #0]
700042aa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
700042ac:	00d2      	lsls	r2, r2, #3
700042ae:	431a      	orrs	r2, r3
700042b0:	68fb      	ldr	r3, [r7, #12]
700042b2:	601a      	str	r2, [r3, #0]

      /* Enable PLLFRACLE */
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN << ((RCC_PLLCFGR_PLL2FRACEN_Pos - RCC_PLLCFGR_PLL1FRACEN_Pos)*PLLnumber));
700042b4:	4b26      	ldr	r3, [pc, #152]	@ (70004350 <RCC_PLL_Config+0x288>)
700042b6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
700042b8:	687a      	ldr	r2, [r7, #4]
700042ba:	4613      	mov	r3, r2
700042bc:	009b      	lsls	r3, r3, #2
700042be:	4413      	add	r3, r2
700042c0:	005b      	lsls	r3, r3, #1
700042c2:	4413      	add	r3, r2
700042c4:	2201      	movs	r2, #1
700042c6:	fa02 f303 	lsl.w	r3, r2, r3
700042ca:	4a21      	ldr	r2, [pc, #132]	@ (70004350 <RCC_PLL_Config+0x288>)
700042cc:	430b      	orrs	r3, r1
700042ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable the PLLx */
    SET_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
700042d0:	4b1f      	ldr	r3, [pc, #124]	@ (70004350 <RCC_PLL_Config+0x288>)
700042d2:	681a      	ldr	r2, [r3, #0]
700042d4:	687b      	ldr	r3, [r7, #4]
700042d6:	005b      	lsls	r3, r3, #1
700042d8:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
700042dc:	fa01 f303 	lsl.w	r3, r1, r3
700042e0:	491b      	ldr	r1, [pc, #108]	@ (70004350 <RCC_PLL_Config+0x288>)
700042e2:	4313      	orrs	r3, r2
700042e4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
700042e6:	f7fd f88b 	bl	70001400 <HAL_GetTick>
700042ea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
700042ec:	e008      	b.n	70004300 <RCC_PLL_Config+0x238>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
700042ee:	f7fd f887 	bl	70001400 <HAL_GetTick>
700042f2:	4602      	mov	r2, r0
700042f4:	697b      	ldr	r3, [r7, #20]
700042f6:	1ad3      	subs	r3, r2, r3
700042f8:	2b32      	cmp	r3, #50	@ 0x32
700042fa:	d901      	bls.n	70004300 <RCC_PLL_Config+0x238>
      {
        return HAL_TIMEOUT;
700042fc:	2303      	movs	r3, #3
700042fe:	e01e      	b.n	7000433e <RCC_PLL_Config+0x276>
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
70004300:	4b13      	ldr	r3, [pc, #76]	@ (70004350 <RCC_PLL_Config+0x288>)
70004302:	681a      	ldr	r2, [r3, #0]
70004304:	687b      	ldr	r3, [r7, #4]
70004306:	005b      	lsls	r3, r3, #1
70004308:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
7000430c:	fa01 f303 	lsl.w	r3, r1, r3
70004310:	4013      	ands	r3, r2
70004312:	2b00      	cmp	r3, #0
70004314:	d0eb      	beq.n	700042ee <RCC_PLL_Config+0x226>
70004316:	e010      	b.n	7000433a <RCC_PLL_Config+0x272>
    }
  }
  else
  {
    /* Disable outputs to save power when PLLx is off */
    MODIFY_REG(RCC->PLLCKSELR, ((RCC_PLLCKSELR_DIVM1 << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber)))
70004318:	4b0d      	ldr	r3, [pc, #52]	@ (70004350 <RCC_PLL_Config+0x288>)
7000431a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
7000431c:	687b      	ldr	r3, [r7, #4]
7000431e:	00db      	lsls	r3, r3, #3
70004320:	3304      	adds	r3, #4
70004322:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
70004326:	fa01 f303 	lsl.w	r3, r1, r3
7000432a:	f043 0303 	orr.w	r3, r3, #3
7000432e:	43db      	mvns	r3, r3
70004330:	4013      	ands	r3, r2
70004332:	4a07      	ldr	r2, [pc, #28]	@ (70004350 <RCC_PLL_Config+0x288>)
70004334:	f043 0303 	orr.w	r3, r3, #3
70004338:	6293      	str	r3, [r2, #40]	@ 0x28
                                | RCC_PLLCKSELR_PLLSRC), RCC_PLLSOURCE_NONE);
  }

  return ret;
7000433a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
7000433e:	4618      	mov	r0, r3
70004340:	3728      	adds	r7, #40	@ 0x28
70004342:	46bd      	mov	sp, r7
70004344:	bd80      	pop	{r7, pc}
70004346:	bf00      	nop
70004348:	58024430 	.word	0x58024430
7000434c:	580244c0 	.word	0x580244c0
70004350:	58024400 	.word	0x58024400
70004354:	03d09000 	.word	0x03d09000
70004358:	016e3600 	.word	0x016e3600
7000435c:	003d0900 	.word	0x003d0900
70004360:	007a1200 	.word	0x007a1200
70004364:	003d08ff 	.word	0x003d08ff
70004368:	001e847f 	.word	0x001e847f
7000436c:	58024434 	.word	0x58024434
70004370:	ffff0007 	.word	0xffff0007

70004374 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
70004374:	b580      	push	{r7, lr}
70004376:	b086      	sub	sp, #24
70004378:	af00      	add	r7, sp, #0
7000437a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
7000437c:	2300      	movs	r3, #0
7000437e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
70004380:	2300      	movs	r3, #0
70004382:	75bb      	strb	r3, [r7, #22]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
70004384:	687b      	ldr	r3, [r7, #4]
70004386:	681b      	ldr	r3, [r3, #0]
70004388:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
7000438c:	2b00      	cmp	r3, #0
7000438e:	f000 8081 	beq.w	70004494 <HAL_RCCEx_PeriphCLKConfig+0x120>
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
70004392:	4b8c      	ldr	r3, [pc, #560]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004396:	f403 7340 	and.w	r3, r3, #768	@ 0x300
7000439a:	613b      	str	r3, [r7, #16]

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
7000439c:	693b      	ldr	r3, [r7, #16]
7000439e:	2b00      	cmp	r3, #0
700043a0:	d029      	beq.n	700043f6 <HAL_RCCEx_PeriphCLKConfig+0x82>
700043a2:	687b      	ldr	r3, [r7, #4]
700043a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
700043a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
700043aa:	693a      	ldr	r2, [r7, #16]
700043ac:	429a      	cmp	r2, r3
700043ae:	d022      	beq.n	700043f6 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
700043b0:	4b85      	ldr	r3, [pc, #532]	@ (700045c8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
700043b2:	681b      	ldr	r3, [r3, #0]
700043b4:	4a84      	ldr	r2, [pc, #528]	@ (700045c8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
700043b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
700043ba:	6013      	str	r3, [r2, #0]

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
700043bc:	4b82      	ldr	r3, [pc, #520]	@ (700045c8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
700043be:	681b      	ldr	r3, [r3, #0]
700043c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
700043c4:	2b00      	cmp	r3, #0
700043c6:	d102      	bne.n	700043ce <HAL_RCCEx_PeriphCLKConfig+0x5a>
      {
        ret = HAL_ERROR;
700043c8:	2301      	movs	r3, #1
700043ca:	75fb      	strb	r3, [r7, #23]
700043cc:	e013      	b.n	700043f6 <HAL_RCCEx_PeriphCLKConfig+0x82>
      }
      else
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        /* excepted the RTC clock source selection that will be changed */
        tmpreg = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
700043ce:	4b7d      	ldr	r3, [pc, #500]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700043d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700043d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
700043d6:	613b      	str	r3, [r7, #16]
        __HAL_RCC_BACKUPRESET_FORCE();
700043d8:	4b7a      	ldr	r3, [pc, #488]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700043da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700043dc:	4a79      	ldr	r2, [pc, #484]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700043de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700043e2:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
700043e4:	4b77      	ldr	r3, [pc, #476]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700043e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700043e8:	4a76      	ldr	r2, [pc, #472]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700043ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
700043ee:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the content of BDCR register */
        WRITE_REG(RCC->BDCR, tmpreg);
700043f0:	4a74      	ldr	r2, [pc, #464]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700043f2:	693b      	ldr	r3, [r7, #16]
700043f4:	6713      	str	r3, [r2, #112]	@ 0x70
      }
    }

    if (ret == HAL_OK)
700043f6:	7dfb      	ldrb	r3, [r7, #23]
700043f8:	2b00      	cmp	r3, #0
700043fa:	d149      	bne.n	70004490 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
700043fc:	687b      	ldr	r3, [r7, #4]
700043fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70004400:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70004404:	d115      	bne.n	70004432 <HAL_RCCEx_PeriphCLKConfig+0xbe>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70004406:	f7fc fffb 	bl	70001400 <HAL_GetTick>
7000440a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
7000440c:	e00b      	b.n	70004426 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
7000440e:	f7fc fff7 	bl	70001400 <HAL_GetTick>
70004412:	4602      	mov	r2, r0
70004414:	68fb      	ldr	r3, [r7, #12]
70004416:	1ad3      	subs	r3, r2, r3
70004418:	f241 3288 	movw	r2, #5000	@ 0x1388
7000441c:	4293      	cmp	r3, r2
7000441e:	d902      	bls.n	70004426 <HAL_RCCEx_PeriphCLKConfig+0xb2>
          {
            ret = HAL_TIMEOUT;
70004420:	2303      	movs	r3, #3
70004422:	75fb      	strb	r3, [r7, #23]
            break;
70004424:	e005      	b.n	70004432 <HAL_RCCEx_PeriphCLKConfig+0xbe>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
70004426:	4b67      	ldr	r3, [pc, #412]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004428:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000442a:	f003 0302 	and.w	r3, r3, #2
7000442e:	2b00      	cmp	r3, #0
70004430:	d0ed      	beq.n	7000440e <HAL_RCCEx_PeriphCLKConfig+0x9a>
          }
        }
      }

      if (ret == HAL_OK)
70004432:	7dfb      	ldrb	r3, [r7, #23]
70004434:	2b00      	cmp	r3, #0
70004436:	d128      	bne.n	7000448a <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
70004438:	687b      	ldr	r3, [r7, #4]
7000443a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
7000443c:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
70004440:	2b00      	cmp	r3, #0
70004442:	d00c      	beq.n	7000445e <HAL_RCCEx_PeriphCLKConfig+0xea>
70004444:	4b5f      	ldr	r3, [pc, #380]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004446:	691b      	ldr	r3, [r3, #16]
70004448:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
7000444c:	687b      	ldr	r3, [r7, #4]
7000444e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70004450:	0919      	lsrs	r1, r3, #4
70004452:	4b5e      	ldr	r3, [pc, #376]	@ (700045cc <HAL_RCCEx_PeriphCLKConfig+0x258>)
70004454:	400b      	ands	r3, r1
70004456:	495b      	ldr	r1, [pc, #364]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004458:	4313      	orrs	r3, r2
7000445a:	610b      	str	r3, [r1, #16]
7000445c:	e005      	b.n	7000446a <HAL_RCCEx_PeriphCLKConfig+0xf6>
7000445e:	4b59      	ldr	r3, [pc, #356]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004460:	691b      	ldr	r3, [r3, #16]
70004462:	4a58      	ldr	r2, [pc, #352]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004464:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
70004468:	6113      	str	r3, [r2, #16]
7000446a:	4b56      	ldr	r3, [pc, #344]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000446c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
7000446e:	687b      	ldr	r3, [r7, #4]
70004470:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70004472:	f403 7340 	and.w	r3, r3, #768	@ 0x300
70004476:	4953      	ldr	r1, [pc, #332]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004478:	4313      	orrs	r3, r2
7000447a:	670b      	str	r3, [r1, #112]	@ 0x70
        __HAL_RCC_RTC_ENABLE();
7000447c:	4b51      	ldr	r3, [pc, #324]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000447e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004480:	4a50      	ldr	r2, [pc, #320]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004482:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
70004486:	6713      	str	r3, [r2, #112]	@ 0x70
70004488:	e004      	b.n	70004494 <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
      else
      {
        /* set overall return value */
        status = ret;
7000448a:	7dfb      	ldrb	r3, [r7, #23]
7000448c:	75bb      	strb	r3, [r7, #22]
7000448e:	e001      	b.n	70004494 <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
70004490:	7dfb      	ldrb	r3, [r7, #23]
70004492:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
70004494:	687b      	ldr	r3, [r7, #4]
70004496:	681b      	ldr	r3, [r3, #0]
70004498:	f003 0301 	and.w	r3, r3, #1
7000449c:	2b00      	cmp	r3, #0
7000449e:	d030      	beq.n	70004502 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    switch (PeriphClkInit->FmcClockSelection)
700044a0:	687b      	ldr	r3, [r7, #4]
700044a2:	685b      	ldr	r3, [r3, #4]
700044a4:	2b03      	cmp	r3, #3
700044a6:	d819      	bhi.n	700044dc <HAL_RCCEx_PeriphCLKConfig+0x168>
700044a8:	a201      	add	r2, pc, #4	@ (adr r2, 700044b0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
700044aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700044ae:	bf00      	nop
700044b0:	700044e3 	.word	0x700044e3
700044b4:	700044c1 	.word	0x700044c1
700044b8:	700044cf 	.word	0x700044cf
700044bc:	700044e3 	.word	0x700044e3
      case RCC_FMCCLKSOURCE_HCLK:   /* HCLK  clock selected as FMC kernel peripheral clock */
        break;

      case RCC_FMCCLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for FMC kernel */
        /* Enable FMC kernel clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
700044c0:	4b40      	ldr	r3, [pc, #256]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700044c4:	4a3f      	ldr	r2, [pc, #252]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
700044ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
700044cc:	e00a      	b.n	700044e4 <HAL_RCCEx_PeriphCLKConfig+0x170>

      case RCC_FMCCLKSOURCE_PLL2R:  /* PLL2_R is used as clock source for FMC kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
700044ce:	4b3d      	ldr	r3, [pc, #244]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700044d2:	4a3c      	ldr	r2, [pc, #240]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
700044d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
700044da:	e003      	b.n	700044e4 <HAL_RCCEx_PeriphCLKConfig+0x170>
      case RCC_FMCCLKSOURCE_HSI:   /* HSI oscillator is used as clock source for FMC kernel */
        /* FMC kernel clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700044dc:	2301      	movs	r3, #1
700044de:	75fb      	strb	r3, [r7, #23]
        break;
700044e0:	e000      	b.n	700044e4 <HAL_RCCEx_PeriphCLKConfig+0x170>
        break;
700044e2:	bf00      	nop
    }

    if (ret == HAL_OK)
700044e4:	7dfb      	ldrb	r3, [r7, #23]
700044e6:	2b00      	cmp	r3, #0
700044e8:	d109      	bne.n	700044fe <HAL_RCCEx_PeriphCLKConfig+0x18a>
    {
      /* Set the source of FMC kernel clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
700044ea:	4b36      	ldr	r3, [pc, #216]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700044ee:	f023 0203 	bic.w	r2, r3, #3
700044f2:	687b      	ldr	r3, [r7, #4]
700044f4:	685b      	ldr	r3, [r3, #4]
700044f6:	4933      	ldr	r1, [pc, #204]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044f8:	4313      	orrs	r3, r2
700044fa:	64cb      	str	r3, [r1, #76]	@ 0x4c
700044fc:	e001      	b.n	70004502 <HAL_RCCEx_PeriphCLKConfig+0x18e>
    }
    else
    {
      /* set overall return value */
      status = ret;
700044fe:	7dfb      	ldrb	r3, [r7, #23]
70004500:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
70004502:	687b      	ldr	r3, [r7, #4]
70004504:	681b      	ldr	r3, [r3, #0]
70004506:	f003 0302 	and.w	r3, r3, #2
7000450a:	2b00      	cmp	r3, #0
7000450c:	d02a      	beq.n	70004564 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));

    switch (PeriphClkInit->Xspi1ClockSelection)
7000450e:	687b      	ldr	r3, [r7, #4]
70004510:	689b      	ldr	r3, [r3, #8]
70004512:	2b20      	cmp	r3, #32
70004514:	d00c      	beq.n	70004530 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
70004516:	2b20      	cmp	r3, #32
70004518:	d811      	bhi.n	7000453e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
7000451a:	2b00      	cmp	r3, #0
7000451c:	d012      	beq.n	70004544 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
7000451e:	2b10      	cmp	r3, #16
70004520:	d10d      	bne.n	7000453e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      case RCC_XSPI1CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi1 */
        /* Nothing to do */
        break;

      case RCC_XSPI1CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
70004522:	4b28      	ldr	r3, [pc, #160]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004526:	4a27      	ldr	r2, [pc, #156]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004528:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
7000452c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
7000452e:	e00a      	b.n	70004546 <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      case RCC_XSPI1CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
70004530:	4b24      	ldr	r3, [pc, #144]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004534:	4a23      	ldr	r2, [pc, #140]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004536:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
7000453a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
7000453c:	e003      	b.n	70004546 <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      default:
        ret = HAL_ERROR;
7000453e:	2301      	movs	r3, #1
70004540:	75fb      	strb	r3, [r7, #23]
        break;
70004542:	e000      	b.n	70004546 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
        break;
70004544:	bf00      	nop
    }

    if (ret == HAL_OK)
70004546:	7dfb      	ldrb	r3, [r7, #23]
70004548:	2b00      	cmp	r3, #0
7000454a:	d109      	bne.n	70004560 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      /* Configure the XSPI1 clock source */
      __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
7000454c:	4b1d      	ldr	r3, [pc, #116]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000454e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004550:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
70004554:	687b      	ldr	r3, [r7, #4]
70004556:	689b      	ldr	r3, [r3, #8]
70004558:	491a      	ldr	r1, [pc, #104]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000455a:	4313      	orrs	r3, r2
7000455c:	64cb      	str	r3, [r1, #76]	@ 0x4c
7000455e:	e001      	b.n	70004564 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004560:	7dfb      	ldrb	r3, [r7, #23]
70004562:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
70004564:	687b      	ldr	r3, [r7, #4]
70004566:	681b      	ldr	r3, [r3, #0]
70004568:	f003 0304 	and.w	r3, r3, #4
7000456c:	2b00      	cmp	r3, #0
7000456e:	d031      	beq.n	700045d4 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));

    switch (PeriphClkInit->Xspi2ClockSelection)
70004570:	687b      	ldr	r3, [r7, #4]
70004572:	68db      	ldr	r3, [r3, #12]
70004574:	2b80      	cmp	r3, #128	@ 0x80
70004576:	d00c      	beq.n	70004592 <HAL_RCCEx_PeriphCLKConfig+0x21e>
70004578:	2b80      	cmp	r3, #128	@ 0x80
7000457a:	d811      	bhi.n	700045a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
7000457c:	2b00      	cmp	r3, #0
7000457e:	d012      	beq.n	700045a6 <HAL_RCCEx_PeriphCLKConfig+0x232>
70004580:	2b40      	cmp	r3, #64	@ 0x40
70004582:	d10d      	bne.n	700045a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      case RCC_XSPI2CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi2 */
        /* Nothing to do */
        break;

      case RCC_XSPI2CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
70004584:	4b0f      	ldr	r3, [pc, #60]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004588:	4a0e      	ldr	r2, [pc, #56]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000458a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
7000458e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
70004590:	e00a      	b.n	700045a8 <HAL_RCCEx_PeriphCLKConfig+0x234>

      case RCC_XSPI2CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
70004592:	4b0c      	ldr	r3, [pc, #48]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004596:	4a0b      	ldr	r2, [pc, #44]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004598:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
7000459c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
7000459e:	e003      	b.n	700045a8 <HAL_RCCEx_PeriphCLKConfig+0x234>

      default:
        ret = HAL_ERROR;
700045a0:	2301      	movs	r3, #1
700045a2:	75fb      	strb	r3, [r7, #23]
        break;
700045a4:	e000      	b.n	700045a8 <HAL_RCCEx_PeriphCLKConfig+0x234>
        break;
700045a6:	bf00      	nop
    }

    if (ret == HAL_OK)
700045a8:	7dfb      	ldrb	r3, [r7, #23]
700045aa:	2b00      	cmp	r3, #0
700045ac:	d110      	bne.n	700045d0 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Configure the XSPI2 clock source */
      __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
700045ae:	4b05      	ldr	r3, [pc, #20]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700045b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700045b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
700045b6:	687b      	ldr	r3, [r7, #4]
700045b8:	68db      	ldr	r3, [r3, #12]
700045ba:	4902      	ldr	r1, [pc, #8]	@ (700045c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700045bc:	4313      	orrs	r3, r2
700045be:	64cb      	str	r3, [r1, #76]	@ 0x4c
700045c0:	e008      	b.n	700045d4 <HAL_RCCEx_PeriphCLKConfig+0x260>
700045c2:	bf00      	nop
700045c4:	58024400 	.word	0x58024400
700045c8:	58024800 	.word	0x58024800
700045cc:	0fffffcf 	.word	0x0fffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
700045d0:	7dfb      	ldrb	r3, [r7, #23]
700045d2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
700045d4:	687b      	ldr	r3, [r7, #4]
700045d6:	681b      	ldr	r3, [r3, #0]
700045d8:	f003 0308 	and.w	r3, r3, #8
700045dc:	2b00      	cmp	r3, #0
700045de:	d008      	beq.n	700045f2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
700045e0:	4b93      	ldr	r3, [pc, #588]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700045e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700045e4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
700045e8:	687b      	ldr	r3, [r7, #4]
700045ea:	691b      	ldr	r3, [r3, #16]
700045ec:	4990      	ldr	r1, [pc, #576]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700045ee:	4313      	orrs	r3, r2
700045f0:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*------------------------------------- SDMMC12 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC12) == RCC_PERIPHCLK_SDMMC12)
700045f2:	687b      	ldr	r3, [r7, #4]
700045f4:	681b      	ldr	r3, [r3, #0]
700045f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
700045fa:	2b00      	cmp	r3, #0
700045fc:	d026      	beq.n	7000464c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC12CLKSOURCE(PeriphClkInit->Sdmmc12ClockSelection));

    switch (PeriphClkInit->Sdmmc12ClockSelection)
700045fe:	687b      	ldr	r3, [r7, #4]
70004600:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004602:	2b00      	cmp	r3, #0
70004604:	d002      	beq.n	7000460c <HAL_RCCEx_PeriphCLKConfig+0x298>
70004606:	2b04      	cmp	r3, #4
70004608:	d007      	beq.n	7000461a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
7000460a:	e00d      	b.n	70004628 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      case RCC_SDMMC12CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
7000460c:	4b88      	ldr	r3, [pc, #544]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000460e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004610:	4a87      	ldr	r2, [pc, #540]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004612:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70004616:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
70004618:	e009      	b.n	7000462e <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      case RCC_SDMMC12CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
7000461a:	4b85      	ldr	r3, [pc, #532]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000461c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000461e:	4a84      	ldr	r2, [pc, #528]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004620:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
70004624:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
70004626:	e002      	b.n	7000462e <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      default:
        ret = HAL_ERROR;
70004628:	2301      	movs	r3, #1
7000462a:	75fb      	strb	r3, [r7, #23]
        break;
7000462c:	bf00      	nop
    }

    if (ret == HAL_OK)
7000462e:	7dfb      	ldrb	r3, [r7, #23]
70004630:	2b00      	cmp	r3, #0
70004632:	d109      	bne.n	70004648 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    {
      /* Set the source of SDMMC12 clock*/
      __HAL_RCC_SDMMC12_CONFIG(PeriphClkInit->Sdmmc12ClockSelection);
70004634:	4b7e      	ldr	r3, [pc, #504]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004636:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004638:	f023 0204 	bic.w	r2, r3, #4
7000463c:	687b      	ldr	r3, [r7, #4]
7000463e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004640:	497b      	ldr	r1, [pc, #492]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004642:	4313      	orrs	r3, r2
70004644:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004646:	e001      	b.n	7000464c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004648:	7dfb      	ldrb	r3, [r7, #23]
7000464a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
7000464c:	687b      	ldr	r3, [r7, #4]
7000464e:	681b      	ldr	r3, [r3, #0]
70004650:	f003 0310 	and.w	r3, r3, #16
70004654:	2b00      	cmp	r3, #0
70004656:	d02e      	beq.n	700046b6 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    switch (PeriphClkInit->AdcClockSelection)
70004658:	687b      	ldr	r3, [r7, #4]
7000465a:	695b      	ldr	r3, [r3, #20]
7000465c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70004660:	d019      	beq.n	70004696 <HAL_RCCEx_PeriphCLKConfig+0x322>
70004662:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70004666:	d813      	bhi.n	70004690 <HAL_RCCEx_PeriphCLKConfig+0x31c>
70004668:	2b00      	cmp	r3, #0
7000466a:	d003      	beq.n	70004674 <HAL_RCCEx_PeriphCLKConfig+0x300>
7000466c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
70004670:	d007      	beq.n	70004682 <HAL_RCCEx_PeriphCLKConfig+0x30e>
70004672:	e00d      	b.n	70004690 <HAL_RCCEx_PeriphCLKConfig+0x31c>
    {

      case RCC_ADCCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for ADC */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004674:	4b6e      	ldr	r3, [pc, #440]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004678:	4a6d      	ldr	r2, [pc, #436]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000467a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000467e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
70004680:	e00a      	b.n	70004698 <HAL_RCCEx_PeriphCLKConfig+0x324>

      case RCC_ADCCLKSOURCE_PLL3R: /* PLL3_R is used as clock source for ADC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004682:	4b6b      	ldr	r3, [pc, #428]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004686:	4a6a      	ldr	r2, [pc, #424]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004688:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
7000468c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
7000468e:	e003      	b.n	70004698 <HAL_RCCEx_PeriphCLKConfig+0x324>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004690:	2301      	movs	r3, #1
70004692:	75fb      	strb	r3, [r7, #23]
        break;
70004694:	e000      	b.n	70004698 <HAL_RCCEx_PeriphCLKConfig+0x324>
        break;
70004696:	bf00      	nop
    }

    if (ret == HAL_OK)
70004698:	7dfb      	ldrb	r3, [r7, #23]
7000469a:	2b00      	cmp	r3, #0
7000469c:	d109      	bne.n	700046b2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
7000469e:	4b64      	ldr	r3, [pc, #400]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700046a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700046a2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
700046a6:	687b      	ldr	r3, [r7, #4]
700046a8:	695b      	ldr	r3, [r3, #20]
700046aa:	4961      	ldr	r1, [pc, #388]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700046ac:	4313      	orrs	r3, r2
700046ae:	64cb      	str	r3, [r1, #76]	@ 0x4c
700046b0:	e001      	b.n	700046b6 <HAL_RCCEx_PeriphCLKConfig+0x342>
    }
    else
    {
      /* set overall return value */
      status = ret;
700046b2:	7dfb      	ldrb	r3, [r7, #23]
700046b4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
700046b6:	687b      	ldr	r3, [r7, #4]
700046b8:	681b      	ldr	r3, [r3, #0]
700046ba:	f003 0320 	and.w	r3, r3, #32
700046be:	2b00      	cmp	r3, #0
700046c0:	d03f      	beq.n	70004742 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    switch (PeriphClkInit->Adf1ClockSelection)
700046c2:	687b      	ldr	r3, [r7, #4]
700046c4:	699b      	ldr	r3, [r3, #24]
700046c6:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
700046ca:	d02a      	beq.n	70004722 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
700046cc:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
700046d0:	d824      	bhi.n	7000471c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
700046d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
700046d6:	d024      	beq.n	70004722 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
700046d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
700046dc:	d81e      	bhi.n	7000471c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
700046de:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
700046e2:	d01e      	beq.n	70004722 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
700046e4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
700046e8:	d818      	bhi.n	7000471c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
700046ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
700046ee:	d00e      	beq.n	7000470e <HAL_RCCEx_PeriphCLKConfig+0x39a>
700046f0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
700046f4:	d812      	bhi.n	7000471c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
700046f6:	2b00      	cmp	r3, #0
700046f8:	d013      	beq.n	70004722 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
700046fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
700046fe:	d10d      	bne.n	7000471c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    {
      case RCC_ADF1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for ADF1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004700:	4b4b      	ldr	r3, [pc, #300]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004704:	4a4a      	ldr	r2, [pc, #296]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004706:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000470a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
7000470c:	e00a      	b.n	70004724 <HAL_RCCEx_PeriphCLKConfig+0x3b0>

      case RCC_ADF1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for ADF1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
7000470e:	4b48      	ldr	r3, [pc, #288]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004712:	4a47      	ldr	r2, [pc, #284]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004714:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004718:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
7000471a:	e003      	b.n	70004724 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      case RCC_ADF1CLKSOURCE_HSI:    /* HSI is used as clock source for ADF1 */
        /* ADF1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000471c:	2301      	movs	r3, #1
7000471e:	75fb      	strb	r3, [r7, #23]
        break;
70004720:	e000      	b.n	70004724 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        break;
70004722:	bf00      	nop
    }

    if (ret == HAL_OK)
70004724:	7dfb      	ldrb	r3, [r7, #23]
70004726:	2b00      	cmp	r3, #0
70004728:	d109      	bne.n	7000473e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
    {
      /* Set the source of ADF1 clock*/
      __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
7000472a:	4b41      	ldr	r3, [pc, #260]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000472c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000472e:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
70004732:	687b      	ldr	r3, [r7, #4]
70004734:	699b      	ldr	r3, [r3, #24]
70004736:	493e      	ldr	r1, [pc, #248]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004738:	4313      	orrs	r3, r2
7000473a:	64cb      	str	r3, [r1, #76]	@ 0x4c
7000473c:	e001      	b.n	70004742 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000473e:	7dfb      	ldrb	r3, [r7, #23]
70004740:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- CEC configuration ---------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
70004742:	687b      	ldr	r3, [r7, #4]
70004744:	681b      	ldr	r3, [r3, #0]
70004746:	f003 0340 	and.w	r3, r3, #64	@ 0x40
7000474a:	2b00      	cmp	r3, #0
7000474c:	d008      	beq.n	70004760 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
7000474e:	4b38      	ldr	r3, [pc, #224]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004750:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004752:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
70004756:	687b      	ldr	r3, [r7, #4]
70004758:	69db      	ldr	r3, [r3, #28]
7000475a:	4935      	ldr	r1, [pc, #212]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000475c:	4313      	orrs	r3, r2
7000475e:	650b      	str	r3, [r1, #80]	@ 0x50
  }

  /*---------------------- ETH1 REF configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1REF) == RCC_PERIPHCLK_ETH1REF)
70004760:	687b      	ldr	r3, [r7, #4]
70004762:	681b      	ldr	r3, [r3, #0]
70004764:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70004768:	2b00      	cmp	r3, #0
7000476a:	d008      	beq.n	7000477e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1REFCLKSOURCE(PeriphClkInit->Eth1RefClockSelection));

    /* Configure the ETH1 REF clock source */
    __HAL_RCC_ETH1REF_CONFIG(PeriphClkInit->Eth1RefClockSelection);
7000476c:	4b30      	ldr	r3, [pc, #192]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000476e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004770:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
70004774:	687b      	ldr	r3, [r7, #4]
70004776:	6a1b      	ldr	r3, [r3, #32]
70004778:	492d      	ldr	r1, [pc, #180]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000477a:	4313      	orrs	r3, r2
7000477c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*---------------------- ETH1PHY configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
7000477e:	687b      	ldr	r3, [r7, #4]
70004780:	681b      	ldr	r3, [r3, #0]
70004782:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70004786:	2b00      	cmp	r3, #0
70004788:	d020      	beq.n	700047cc <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYCLKSOURCE(PeriphClkInit->Eth1PhyClockSelection));

    switch (PeriphClkInit->Eth1PhyClockSelection)
7000478a:	687b      	ldr	r3, [r7, #4]
7000478c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
7000478e:	2b00      	cmp	r3, #0
70004790:	d00c      	beq.n	700047ac <HAL_RCCEx_PeriphCLKConfig+0x438>
70004792:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004796:	d106      	bne.n	700047a6 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_ETH1PHYCLKSOURCE_HSE:    /* HSE is used as clock source for ETH PHY */
        /* ETH PHY clock source configuration done later after clock selection check */
        break;

      case RCC_ETH1PHYCLKSOURCE_PLL3S:  /* PLL3_S is used as clock source for ETH PHY */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_SCLK);
70004798:	4b25      	ldr	r3, [pc, #148]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000479a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000479c:	4a24      	ldr	r2, [pc, #144]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000479e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
700047a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ETH PHY clock source configuration done later after clock selection check */
        break;
700047a4:	e003      	b.n	700047ae <HAL_RCCEx_PeriphCLKConfig+0x43a>

      default:
        ret = HAL_ERROR;
700047a6:	2301      	movs	r3, #1
700047a8:	75fb      	strb	r3, [r7, #23]
        break;
700047aa:	e000      	b.n	700047ae <HAL_RCCEx_PeriphCLKConfig+0x43a>
        break;
700047ac:	bf00      	nop
    }

    if (ret == HAL_OK)
700047ae:	7dfb      	ldrb	r3, [r7, #23]
700047b0:	2b00      	cmp	r3, #0
700047b2:	d109      	bne.n	700047c8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of ETH PHY clock*/
      __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyClockSelection);
700047b4:	4b1e      	ldr	r3, [pc, #120]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700047b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700047b8:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
700047bc:	687b      	ldr	r3, [r7, #4]
700047be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700047c0:	491b      	ldr	r1, [pc, #108]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700047c2:	4313      	orrs	r3, r2
700047c4:	64cb      	str	r3, [r1, #76]	@ 0x4c
700047c6:	e001      	b.n	700047cc <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
700047c8:	7dfb      	ldrb	r3, [r7, #23]
700047ca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
700047cc:	687b      	ldr	r3, [r7, #4]
700047ce:	681b      	ldr	r3, [r3, #0]
700047d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
700047d4:	2b00      	cmp	r3, #0
700047d6:	d02f      	beq.n	70004838 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    switch (PeriphClkInit->FdcanClockSelection)
700047d8:	687b      	ldr	r3, [r7, #4]
700047da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700047dc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
700047e0:	d00e      	beq.n	70004800 <HAL_RCCEx_PeriphCLKConfig+0x48c>
700047e2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
700047e6:	d812      	bhi.n	7000480e <HAL_RCCEx_PeriphCLKConfig+0x49a>
700047e8:	2b00      	cmp	r3, #0
700047ea:	d013      	beq.n	70004814 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
700047ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
700047f0:	d10d      	bne.n	7000480e <HAL_RCCEx_PeriphCLKConfig+0x49a>
    {
      case RCC_FDCANCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for FDCAN kernel */
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
700047f2:	4b0f      	ldr	r3, [pc, #60]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700047f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700047f6:	4a0e      	ldr	r2, [pc, #56]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700047f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
700047fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
700047fe:	e00a      	b.n	70004816 <HAL_RCCEx_PeriphCLKConfig+0x4a2>

      case RCC_FDCANCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for FDCAN kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004800:	4b0b      	ldr	r3, [pc, #44]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004804:	4a0a      	ldr	r2, [pc, #40]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004806:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000480a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
7000480c:	e003      	b.n	70004816 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      case RCC_FDCANCLKSOURCE_HSE:   /* HSE is used as clock source for FDCAN kernel */
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000480e:	2301      	movs	r3, #1
70004810:	75fb      	strb	r3, [r7, #23]
        break;
70004812:	e000      	b.n	70004816 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
        break;
70004814:	bf00      	nop
    }

    if (ret == HAL_OK)
70004816:	7dfb      	ldrb	r3, [r7, #23]
70004818:	2b00      	cmp	r3, #0
7000481a:	d10b      	bne.n	70004834 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
7000481c:	4b04      	ldr	r3, [pc, #16]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000481e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004820:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
70004824:	687b      	ldr	r3, [r7, #4]
70004826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004828:	4901      	ldr	r1, [pc, #4]	@ (70004830 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000482a:	4313      	orrs	r3, r2
7000482c:	650b      	str	r3, [r1, #80]	@ 0x50
7000482e:	e003      	b.n	70004838 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
70004830:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
70004834:	7dfb      	ldrb	r3, [r7, #23]
70004836:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1_I3C1) == RCC_PERIPHCLK_I2C1_I3C1)
70004838:	687b      	ldr	r3, [r7, #4]
7000483a:	681b      	ldr	r3, [r3, #0]
7000483c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
70004840:	2b00      	cmp	r3, #0
70004842:	d02c      	beq.n	7000489e <HAL_RCCEx_PeriphCLKConfig+0x52a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1_I3C1CLKSOURCE(PeriphClkInit->I2c1_I3c1ClockSelection));

    switch (PeriphClkInit->I2c1_I3c1ClockSelection)
70004844:	687b      	ldr	r3, [r7, #4]
70004846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004848:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
7000484c:	d017      	beq.n	7000487e <HAL_RCCEx_PeriphCLKConfig+0x50a>
7000484e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70004852:	d811      	bhi.n	70004878 <HAL_RCCEx_PeriphCLKConfig+0x504>
70004854:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70004858:	d011      	beq.n	7000487e <HAL_RCCEx_PeriphCLKConfig+0x50a>
7000485a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
7000485e:	d80b      	bhi.n	70004878 <HAL_RCCEx_PeriphCLKConfig+0x504>
70004860:	2b00      	cmp	r3, #0
70004862:	d00c      	beq.n	7000487e <HAL_RCCEx_PeriphCLKConfig+0x50a>
70004864:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70004868:	d106      	bne.n	70004878 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_I2C1_I3C1CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C1/I3C1*/
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
7000486a:	4b97      	ldr	r3, [pc, #604]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000486c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000486e:	4a96      	ldr	r2, [pc, #600]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004870:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004874:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;
70004876:	e003      	b.n	70004880 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_I2C1_I3C1CLKSOURCE_CSI:     /* CSI is used as clock source for I2C1/I3C1*/
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004878:	2301      	movs	r3, #1
7000487a:	75fb      	strb	r3, [r7, #23]
        break;
7000487c:	e000      	b.n	70004880 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
7000487e:	bf00      	nop
    }

    if (ret == HAL_OK)
70004880:	7dfb      	ldrb	r3, [r7, #23]
70004882:	2b00      	cmp	r3, #0
70004884:	d109      	bne.n	7000489a <HAL_RCCEx_PeriphCLKConfig+0x526>
    {
      /* Set the source of I2C1/I3C1 clock*/
      __HAL_RCC_I2C1_I3C1_CONFIG(PeriphClkInit->I2c1_I3c1ClockSelection);
70004886:	4b90      	ldr	r3, [pc, #576]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004888:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
7000488a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
7000488e:	687b      	ldr	r3, [r7, #4]
70004890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004892:	498d      	ldr	r1, [pc, #564]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004894:	4313      	orrs	r3, r2
70004896:	650b      	str	r3, [r1, #80]	@ 0x50
70004898:	e001      	b.n	7000489e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000489a:	7dfb      	ldrb	r3, [r7, #23]
7000489c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C2/I2C3 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C23) == RCC_PERIPHCLK_I2C23)
7000489e:	687b      	ldr	r3, [r7, #4]
700048a0:	681b      	ldr	r3, [r3, #0]
700048a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
700048a6:	2b00      	cmp	r3, #0
700048a8:	d02c      	beq.n	70004904 <HAL_RCCEx_PeriphCLKConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C23CLKSOURCE(PeriphClkInit->I2c23ClockSelection));

    switch (PeriphClkInit->I2c23ClockSelection)
700048aa:	687b      	ldr	r3, [r7, #4]
700048ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700048ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
700048b2:	d017      	beq.n	700048e4 <HAL_RCCEx_PeriphCLKConfig+0x570>
700048b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
700048b8:	d811      	bhi.n	700048de <HAL_RCCEx_PeriphCLKConfig+0x56a>
700048ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
700048be:	d011      	beq.n	700048e4 <HAL_RCCEx_PeriphCLKConfig+0x570>
700048c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
700048c4:	d80b      	bhi.n	700048de <HAL_RCCEx_PeriphCLKConfig+0x56a>
700048c6:	2b00      	cmp	r3, #0
700048c8:	d00c      	beq.n	700048e4 <HAL_RCCEx_PeriphCLKConfig+0x570>
700048ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
700048ce:	d106      	bne.n	700048de <HAL_RCCEx_PeriphCLKConfig+0x56a>
    {
      case RCC_I2C23CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C2/I2C3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
700048d0:	4b7d      	ldr	r3, [pc, #500]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700048d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700048d4:	4a7c      	ldr	r2, [pc, #496]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700048d6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
700048da:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;
700048dc:	e003      	b.n	700048e6 <HAL_RCCEx_PeriphCLKConfig+0x572>
      case RCC_I2C23CLKSOURCE_CSI:     /* CSI is used as clock source for I2C2/I2C3 */
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700048de:	2301      	movs	r3, #1
700048e0:	75fb      	strb	r3, [r7, #23]
        break;
700048e2:	e000      	b.n	700048e6 <HAL_RCCEx_PeriphCLKConfig+0x572>
        break;
700048e4:	bf00      	nop
    }

    if (ret == HAL_OK)
700048e6:	7dfb      	ldrb	r3, [r7, #23]
700048e8:	2b00      	cmp	r3, #0
700048ea:	d109      	bne.n	70004900 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Set the source of I2C2/I2C3 clock*/
      __HAL_RCC_I2C23_CONFIG(PeriphClkInit->I2c23ClockSelection);
700048ec:	4b76      	ldr	r3, [pc, #472]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700048ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
700048f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
700048f4:	687b      	ldr	r3, [r7, #4]
700048f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700048f8:	4973      	ldr	r1, [pc, #460]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700048fa:	4313      	orrs	r3, r2
700048fc:	650b      	str	r3, [r1, #80]	@ 0x50
700048fe:	e001      	b.n	70004904 <HAL_RCCEx_PeriphCLKConfig+0x590>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004900:	7dfb      	ldrb	r3, [r7, #23]
70004902:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
70004904:	687b      	ldr	r3, [r7, #4]
70004906:	681b      	ldr	r3, [r3, #0]
70004908:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
7000490c:	2b00      	cmp	r3, #0
7000490e:	d045      	beq.n	7000499c <HAL_RCCEx_PeriphCLKConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    switch (PeriphClkInit->Lptim1ClockSelection)
70004910:	687b      	ldr	r3, [r7, #4]
70004912:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70004914:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
70004918:	d02a      	beq.n	70004970 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
7000491a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
7000491e:	d824      	bhi.n	7000496a <HAL_RCCEx_PeriphCLKConfig+0x5f6>
70004920:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004924:	d026      	beq.n	70004974 <HAL_RCCEx_PeriphCLKConfig+0x600>
70004926:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
7000492a:	d81e      	bhi.n	7000496a <HAL_RCCEx_PeriphCLKConfig+0x5f6>
7000492c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70004930:	d022      	beq.n	70004978 <HAL_RCCEx_PeriphCLKConfig+0x604>
70004932:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70004936:	d818      	bhi.n	7000496a <HAL_RCCEx_PeriphCLKConfig+0x5f6>
70004938:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
7000493c:	d00e      	beq.n	7000495c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
7000493e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70004942:	d812      	bhi.n	7000496a <HAL_RCCEx_PeriphCLKConfig+0x5f6>
70004944:	2b00      	cmp	r3, #0
70004946:	d019      	beq.n	7000497c <HAL_RCCEx_PeriphCLKConfig+0x608>
70004948:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
7000494c:	d10d      	bne.n	7000496a <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      case RCC_LPTIM1CLKSOURCE_PCLK1: /* PCLK1 as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
7000494e:	4b5e      	ldr	r3, [pc, #376]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004952:	4a5d      	ldr	r2, [pc, #372]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004954:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004958:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
7000495a:	e010      	b.n	7000497e <HAL_RCCEx_PeriphCLKConfig+0x60a>

      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for LPTIM1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
7000495c:	4b5a      	ldr	r3, [pc, #360]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000495e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004960:	4a59      	ldr	r2, [pc, #356]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004962:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004966:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
70004968:	e009      	b.n	7000497e <HAL_RCCEx_PeriphCLKConfig+0x60a>
        /* HSI, HSE, or CSI oscillator is used as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000496a:	2301      	movs	r3, #1
7000496c:	75fb      	strb	r3, [r7, #23]
        break;
7000496e:	e006      	b.n	7000497e <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70004970:	bf00      	nop
70004972:	e004      	b.n	7000497e <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70004974:	bf00      	nop
70004976:	e002      	b.n	7000497e <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70004978:	bf00      	nop
7000497a:	e000      	b.n	7000497e <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
7000497c:	bf00      	nop
    }

    if (ret == HAL_OK)
7000497e:	7dfb      	ldrb	r3, [r7, #23]
70004980:	2b00      	cmp	r3, #0
70004982:	d109      	bne.n	70004998 <HAL_RCCEx_PeriphCLKConfig+0x624>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
70004984:	4b50      	ldr	r3, [pc, #320]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004986:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004988:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
7000498c:	687b      	ldr	r3, [r7, #4]
7000498e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70004990:	494d      	ldr	r1, [pc, #308]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004992:	4313      	orrs	r3, r2
70004994:	650b      	str	r3, [r1, #80]	@ 0x50
70004996:	e001      	b.n	7000499c <HAL_RCCEx_PeriphCLKConfig+0x628>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004998:	7dfb      	ldrb	r3, [r7, #23]
7000499a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2/LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM23) == RCC_PERIPHCLK_LPTIM23)
7000499c:	687b      	ldr	r3, [r7, #4]
7000499e:	681b      	ldr	r3, [r3, #0]
700049a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
700049a4:	2b00      	cmp	r3, #0
700049a6:	d045      	beq.n	70004a34 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
  {
    switch (PeriphClkInit->Lptim23ClockSelection)
700049a8:	687b      	ldr	r3, [r7, #4]
700049aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700049ac:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
700049b0:	d02a      	beq.n	70004a08 <HAL_RCCEx_PeriphCLKConfig+0x694>
700049b2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
700049b6:	d824      	bhi.n	70004a02 <HAL_RCCEx_PeriphCLKConfig+0x68e>
700049b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
700049bc:	d026      	beq.n	70004a0c <HAL_RCCEx_PeriphCLKConfig+0x698>
700049be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
700049c2:	d81e      	bhi.n	70004a02 <HAL_RCCEx_PeriphCLKConfig+0x68e>
700049c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
700049c8:	d022      	beq.n	70004a10 <HAL_RCCEx_PeriphCLKConfig+0x69c>
700049ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
700049ce:	d818      	bhi.n	70004a02 <HAL_RCCEx_PeriphCLKConfig+0x68e>
700049d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
700049d4:	d00e      	beq.n	700049f4 <HAL_RCCEx_PeriphCLKConfig+0x680>
700049d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
700049da:	d812      	bhi.n	70004a02 <HAL_RCCEx_PeriphCLKConfig+0x68e>
700049dc:	2b00      	cmp	r3, #0
700049de:	d019      	beq.n	70004a14 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
700049e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
700049e4:	d10d      	bne.n	70004a02 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_LPTIM23CLKSOURCE_PCLK4: /* PCLK4 as clock source for LPTIM2/LPTIM3 */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM23CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
700049e6:	4b38      	ldr	r3, [pc, #224]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700049e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700049ea:	4a37      	ldr	r2, [pc, #220]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700049ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700049f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
700049f2:	e010      	b.n	70004a16 <HAL_RCCEx_PeriphCLKConfig+0x6a2>

      case RCC_LPTIM23CLKSOURCE_PLL3R: /* PLL3_R is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
700049f4:	4b34      	ldr	r3, [pc, #208]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700049f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700049f8:	4a33      	ldr	r2, [pc, #204]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700049fa:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
700049fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
70004a00:	e009      	b.n	70004a16 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004a02:	2301      	movs	r3, #1
70004a04:	75fb      	strb	r3, [r7, #23]
        break;
70004a06:	e006      	b.n	70004a16 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004a08:	bf00      	nop
70004a0a:	e004      	b.n	70004a16 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004a0c:	bf00      	nop
70004a0e:	e002      	b.n	70004a16 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004a10:	bf00      	nop
70004a12:	e000      	b.n	70004a16 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004a14:	bf00      	nop
    }

    if (ret == HAL_OK)
70004a16:	7dfb      	ldrb	r3, [r7, #23]
70004a18:	2b00      	cmp	r3, #0
70004a1a:	d109      	bne.n	70004a30 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      /* Set the source of LPTIM2/LPTIM3 clock*/
      __HAL_RCC_LPTIM23_CONFIG(PeriphClkInit->Lptim23ClockSelection);
70004a1c:	4b2a      	ldr	r3, [pc, #168]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004a1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004a20:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70004a24:	687b      	ldr	r3, [r7, #4]
70004a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70004a28:	4927      	ldr	r1, [pc, #156]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004a2a:	4313      	orrs	r3, r2
70004a2c:	658b      	str	r3, [r1, #88]	@ 0x58
70004a2e:	e001      	b.n	70004a34 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004a30:	7dfb      	ldrb	r3, [r7, #23]
70004a32:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM4/LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM45) == RCC_PERIPHCLK_LPTIM45)
70004a34:	687b      	ldr	r3, [r7, #4]
70004a36:	681b      	ldr	r3, [r3, #0]
70004a38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
70004a3c:	2b00      	cmp	r3, #0
70004a3e:	d047      	beq.n	70004ad0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
  {
    switch (PeriphClkInit->Lptim45ClockSelection)
70004a40:	687b      	ldr	r3, [r7, #4]
70004a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
70004a44:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
70004a48:	d02a      	beq.n	70004aa0 <HAL_RCCEx_PeriphCLKConfig+0x72c>
70004a4a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
70004a4e:	d824      	bhi.n	70004a9a <HAL_RCCEx_PeriphCLKConfig+0x726>
70004a50:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70004a54:	d026      	beq.n	70004aa4 <HAL_RCCEx_PeriphCLKConfig+0x730>
70004a56:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70004a5a:	d81e      	bhi.n	70004a9a <HAL_RCCEx_PeriphCLKConfig+0x726>
70004a5c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70004a60:	d022      	beq.n	70004aa8 <HAL_RCCEx_PeriphCLKConfig+0x734>
70004a62:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70004a66:	d818      	bhi.n	70004a9a <HAL_RCCEx_PeriphCLKConfig+0x726>
70004a68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70004a6c:	d00e      	beq.n	70004a8c <HAL_RCCEx_PeriphCLKConfig+0x718>
70004a6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70004a72:	d812      	bhi.n	70004a9a <HAL_RCCEx_PeriphCLKConfig+0x726>
70004a74:	2b00      	cmp	r3, #0
70004a76:	d019      	beq.n	70004aac <HAL_RCCEx_PeriphCLKConfig+0x738>
70004a78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70004a7c:	d10d      	bne.n	70004a9a <HAL_RCCEx_PeriphCLKConfig+0x726>
      case RCC_LPTIM45CLKSOURCE_PCLK4:  /* PCLK4 as clock source for LPTIM4/LPTIM5 */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM45CLKSOURCE_PLL2P: /* PLL2 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004a7e:	4b12      	ldr	r3, [pc, #72]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004a82:	4a11      	ldr	r2, [pc, #68]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004a84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004a88:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
70004a8a:	e010      	b.n	70004aae <HAL_RCCEx_PeriphCLKConfig+0x73a>

      case RCC_LPTIM45CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004a8c:	4b0e      	ldr	r3, [pc, #56]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004a90:	4a0d      	ldr	r2, [pc, #52]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004a92:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004a96:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
70004a98:	e009      	b.n	70004aae <HAL_RCCEx_PeriphCLKConfig+0x73a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM4/LPTIM5 clock */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004a9a:	2301      	movs	r3, #1
70004a9c:	75fb      	strb	r3, [r7, #23]
        break;
70004a9e:	e006      	b.n	70004aae <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70004aa0:	bf00      	nop
70004aa2:	e004      	b.n	70004aae <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70004aa4:	bf00      	nop
70004aa6:	e002      	b.n	70004aae <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70004aa8:	bf00      	nop
70004aaa:	e000      	b.n	70004aae <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70004aac:	bf00      	nop
    }

    if (ret == HAL_OK)
70004aae:	7dfb      	ldrb	r3, [r7, #23]
70004ab0:	2b00      	cmp	r3, #0
70004ab2:	d10b      	bne.n	70004acc <HAL_RCCEx_PeriphCLKConfig+0x758>
    {
      /* Set the source of LPTIM4/LPTIM5 clock */
      __HAL_RCC_LPTIM45_CONFIG(PeriphClkInit->Lptim45ClockSelection);
70004ab4:	4b04      	ldr	r3, [pc, #16]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004ab8:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
70004abc:	687b      	ldr	r3, [r7, #4]
70004abe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
70004ac0:	4901      	ldr	r1, [pc, #4]	@ (70004ac8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004ac2:	4313      	orrs	r3, r2
70004ac4:	658b      	str	r3, [r1, #88]	@ 0x58
70004ac6:	e003      	b.n	70004ad0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
70004ac8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
70004acc:	7dfb      	ldrb	r3, [r7, #23]
70004ace:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
70004ad0:	687b      	ldr	r3, [r7, #4]
70004ad2:	681b      	ldr	r3, [r3, #0]
70004ad4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
70004ad8:	2b00      	cmp	r3, #0
70004ada:	d034      	beq.n	70004b46 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    switch (PeriphClkInit->Lpuart1ClockSelection)
70004adc:	687b      	ldr	r3, [r7, #4]
70004ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
70004ae0:	2b05      	cmp	r3, #5
70004ae2:	d81d      	bhi.n	70004b20 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
70004ae4:	a201      	add	r2, pc, #4	@ (adr r2, 70004aec <HAL_RCCEx_PeriphCLKConfig+0x778>)
70004ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70004aea:	bf00      	nop
70004aec:	70004b27 	.word	0x70004b27
70004af0:	70004b05 	.word	0x70004b05
70004af4:	70004b13 	.word	0x70004b13
70004af8:	70004b27 	.word	0x70004b27
70004afc:	70004b27 	.word	0x70004b27
70004b00:	70004b27 	.word	0x70004b27
      case RCC_LPUART1CLKSOURCE_PCLK4: /* PCLK4 selected as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70004b04:	4b91      	ldr	r3, [pc, #580]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004b08:	4a90      	ldr	r2, [pc, #576]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70004b0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
70004b10:	e00a      	b.n	70004b28 <HAL_RCCEx_PeriphCLKConfig+0x7b4>

      case RCC_LPUART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70004b12:	4b8e      	ldr	r3, [pc, #568]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004b16:	4a8d      	ldr	r2, [pc, #564]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70004b1c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
70004b1e:	e003      	b.n	70004b28 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004b20:	2301      	movs	r3, #1
70004b22:	75fb      	strb	r3, [r7, #23]
        break;
70004b24:	e000      	b.n	70004b28 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        break;
70004b26:	bf00      	nop
    }

    if (ret == HAL_OK)
70004b28:	7dfb      	ldrb	r3, [r7, #23]
70004b2a:	2b00      	cmp	r3, #0
70004b2c:	d109      	bne.n	70004b42 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
70004b2e:	4b87      	ldr	r3, [pc, #540]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004b32:	f023 0207 	bic.w	r2, r3, #7
70004b36:	687b      	ldr	r3, [r7, #4]
70004b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
70004b3a:	4984      	ldr	r1, [pc, #528]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b3c:	4313      	orrs	r3, r2
70004b3e:	658b      	str	r3, [r1, #88]	@ 0x58
70004b40:	e001      	b.n	70004b46 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004b42:	7dfb      	ldrb	r3, [r7, #23]
70004b44:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
70004b46:	687b      	ldr	r3, [r7, #4]
70004b48:	681b      	ldr	r3, [r3, #0]
70004b4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70004b4e:	2b00      	cmp	r3, #0
70004b50:	d005      	beq.n	70004b5e <HAL_RCCEx_PeriphCLKConfig+0x7ea>
  {
    /* LTDC internally connected to PLL3_R output clock */
    __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004b52:	4b7e      	ldr	r3, [pc, #504]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004b56:	4a7d      	ldr	r2, [pc, #500]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b58:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004b5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
70004b5e:	687b      	ldr	r3, [r7, #4]
70004b60:	681b      	ldr	r3, [r3, #0]
70004b62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70004b66:	2b00      	cmp	r3, #0
70004b68:	d021      	beq.n	70004bae <HAL_RCCEx_PeriphCLKConfig+0x83a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));

    switch (PeriphClkInit->PssiClockSelection)
70004b6a:	687b      	ldr	r3, [r7, #4]
70004b6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
70004b6e:	2b00      	cmp	r3, #0
70004b70:	d003      	beq.n	70004b7a <HAL_RCCEx_PeriphCLKConfig+0x806>
70004b72:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
70004b76:	d00a      	beq.n	70004b8e <HAL_RCCEx_PeriphCLKConfig+0x81a>
70004b78:	e006      	b.n	70004b88 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      case RCC_PSSICLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for PSSI */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004b7a:	4b74      	ldr	r3, [pc, #464]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004b7e:	4a73      	ldr	r2, [pc, #460]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b80:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004b84:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* PSSI clock source configuration done later after clock selection check */
        break;
70004b86:	e003      	b.n	70004b90 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        /* HSI, HSE, or CSI oscillator is used as source of PSSI clock */
        /* PSSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004b88:	2301      	movs	r3, #1
70004b8a:	75fb      	strb	r3, [r7, #23]
        break;
70004b8c:	e000      	b.n	70004b90 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
70004b8e:	bf00      	nop
    }

    if (ret == HAL_OK)
70004b90:	7dfb      	ldrb	r3, [r7, #23]
70004b92:	2b00      	cmp	r3, #0
70004b94:	d109      	bne.n	70004baa <HAL_RCCEx_PeriphCLKConfig+0x836>
    {
      /* Set the source of PSSI clock*/
      __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
70004b96:	4b6d      	ldr	r3, [pc, #436]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004b9a:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
70004b9e:	687b      	ldr	r3, [r7, #4]
70004ba0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
70004ba2:	496a      	ldr	r1, [pc, #424]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004ba4:	4313      	orrs	r3, r2
70004ba6:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004ba8:	e001      	b.n	70004bae <HAL_RCCEx_PeriphCLKConfig+0x83a>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004baa:	7dfb      	ldrb	r3, [r7, #23]
70004bac:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
70004bae:	687b      	ldr	r3, [r7, #4]
70004bb0:	681b      	ldr	r3, [r3, #0]
70004bb2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
70004bb6:	2b00      	cmp	r3, #0
70004bb8:	d043      	beq.n	70004c42 <HAL_RCCEx_PeriphCLKConfig+0x8ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
70004bba:	687b      	ldr	r3, [r7, #4]
70004bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004bbe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004bc2:	d02c      	beq.n	70004c1e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
70004bc4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004bc8:	d826      	bhi.n	70004c18 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
70004bca:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70004bce:	d028      	beq.n	70004c22 <HAL_RCCEx_PeriphCLKConfig+0x8ae>
70004bd0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70004bd4:	d820      	bhi.n	70004c18 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
70004bd6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70004bda:	d016      	beq.n	70004c0a <HAL_RCCEx_PeriphCLKConfig+0x896>
70004bdc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70004be0:	d81a      	bhi.n	70004c18 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
70004be2:	2b00      	cmp	r3, #0
70004be4:	d003      	beq.n	70004bee <HAL_RCCEx_PeriphCLKConfig+0x87a>
70004be6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70004bea:	d007      	beq.n	70004bfc <HAL_RCCEx_PeriphCLKConfig+0x888>
70004bec:	e014      	b.n	70004c18 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI1 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004bee:	4b57      	ldr	r3, [pc, #348]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004bf2:	4a56      	ldr	r2, [pc, #344]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bf4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004bf8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
70004bfa:	e013      	b.n	70004c24 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004bfc:	4b53      	ldr	r3, [pc, #332]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004c00:	4a52      	ldr	r2, [pc, #328]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004c06:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
70004c08:	e00c      	b.n	70004c24 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004c0a:	4b50      	ldr	r3, [pc, #320]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004c0e:	4a4f      	ldr	r2, [pc, #316]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c10:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004c14:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
70004c16:	e005      	b.n	70004c24 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004c18:	2301      	movs	r3, #1
70004c1a:	75fb      	strb	r3, [r7, #23]
        break;
70004c1c:	e002      	b.n	70004c24 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
70004c1e:	bf00      	nop
70004c20:	e000      	b.n	70004c24 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
70004c22:	bf00      	nop
    }

    if (ret == HAL_OK)
70004c24:	7dfb      	ldrb	r3, [r7, #23]
70004c26:	2b00      	cmp	r3, #0
70004c28:	d109      	bne.n	70004c3e <HAL_RCCEx_PeriphCLKConfig+0x8ca>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
70004c2a:	4b48      	ldr	r3, [pc, #288]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004c2e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
70004c32:	687b      	ldr	r3, [r7, #4]
70004c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004c36:	4945      	ldr	r1, [pc, #276]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c38:	4313      	orrs	r3, r2
70004c3a:	654b      	str	r3, [r1, #84]	@ 0x54
70004c3c:	e001      	b.n	70004c42 <HAL_RCCEx_PeriphCLKConfig+0x8ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004c3e:	7dfb      	ldrb	r3, [r7, #23]
70004c40:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
70004c42:	687b      	ldr	r3, [r7, #4]
70004c44:	681b      	ldr	r3, [r3, #0]
70004c46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70004c4a:	2b00      	cmp	r3, #0
70004c4c:	d04b      	beq.n	70004ce6 <HAL_RCCEx_PeriphCLKConfig+0x972>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
70004c4e:	687b      	ldr	r3, [r7, #4]
70004c50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004c52:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70004c56:	d032      	beq.n	70004cbe <HAL_RCCEx_PeriphCLKConfig+0x94a>
70004c58:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70004c5c:	d82c      	bhi.n	70004cb8 <HAL_RCCEx_PeriphCLKConfig+0x944>
70004c5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004c62:	d02e      	beq.n	70004cc2 <HAL_RCCEx_PeriphCLKConfig+0x94e>
70004c64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004c68:	d826      	bhi.n	70004cb8 <HAL_RCCEx_PeriphCLKConfig+0x944>
70004c6a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70004c6e:	d02a      	beq.n	70004cc6 <HAL_RCCEx_PeriphCLKConfig+0x952>
70004c70:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70004c74:	d820      	bhi.n	70004cb8 <HAL_RCCEx_PeriphCLKConfig+0x944>
70004c76:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70004c7a:	d016      	beq.n	70004caa <HAL_RCCEx_PeriphCLKConfig+0x936>
70004c7c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70004c80:	d81a      	bhi.n	70004cb8 <HAL_RCCEx_PeriphCLKConfig+0x944>
70004c82:	2b00      	cmp	r3, #0
70004c84:	d003      	beq.n	70004c8e <HAL_RCCEx_PeriphCLKConfig+0x91a>
70004c86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70004c8a:	d007      	beq.n	70004c9c <HAL_RCCEx_PeriphCLKConfig+0x928>
70004c8c:	e014      	b.n	70004cb8 <HAL_RCCEx_PeriphCLKConfig+0x944>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI2 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004c8e:	4b2f      	ldr	r3, [pc, #188]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004c92:	4a2e      	ldr	r2, [pc, #184]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004c98:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70004c9a:	e015      	b.n	70004cc8 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004c9c:	4b2b      	ldr	r3, [pc, #172]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004ca0:	4a2a      	ldr	r2, [pc, #168]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004ca2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004ca6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70004ca8:	e00e      	b.n	70004cc8 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI2 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004caa:	4b28      	ldr	r3, [pc, #160]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004cae:	4a27      	ldr	r2, [pc, #156]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004cb0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004cb4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70004cb6:	e007      	b.n	70004cc8 <HAL_RCCEx_PeriphCLKConfig+0x954>
      case RCC_SAI2CLKSOURCE_SPDIF: /* SPDIF clock is used as source of SAI2 clock */
        /* SAI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004cb8:	2301      	movs	r3, #1
70004cba:	75fb      	strb	r3, [r7, #23]
        break;
70004cbc:	e004      	b.n	70004cc8 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70004cbe:	bf00      	nop
70004cc0:	e002      	b.n	70004cc8 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70004cc2:	bf00      	nop
70004cc4:	e000      	b.n	70004cc8 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70004cc6:	bf00      	nop
    }

    if (ret == HAL_OK)
70004cc8:	7dfb      	ldrb	r3, [r7, #23]
70004cca:	2b00      	cmp	r3, #0
70004ccc:	d109      	bne.n	70004ce2 <HAL_RCCEx_PeriphCLKConfig+0x96e>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
70004cce:	4b1f      	ldr	r3, [pc, #124]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004cd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004cd2:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
70004cd6:	687b      	ldr	r3, [r7, #4]
70004cd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004cda:	491c      	ldr	r1, [pc, #112]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004cdc:	4313      	orrs	r3, r2
70004cde:	654b      	str	r3, [r1, #84]	@ 0x54
70004ce0:	e001      	b.n	70004ce6 <HAL_RCCEx_PeriphCLKConfig+0x972>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004ce2:	7dfb      	ldrb	r3, [r7, #23]
70004ce4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPDIFRX configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
70004ce6:	687b      	ldr	r3, [r7, #4]
70004ce8:	681b      	ldr	r3, [r3, #0]
70004cea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
70004cee:	2b00      	cmp	r3, #0
70004cf0:	d03e      	beq.n	70004d70 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifrxClockSelection));

    switch (PeriphClkInit->SpdifrxClockSelection)
70004cf2:	687b      	ldr	r3, [r7, #4]
70004cf4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70004cf6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
70004cfa:	d029      	beq.n	70004d50 <HAL_RCCEx_PeriphCLKConfig+0x9dc>
70004cfc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
70004d00:	d820      	bhi.n	70004d44 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
70004d02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70004d06:	d016      	beq.n	70004d36 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
70004d08:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70004d0c:	d81a      	bhi.n	70004d44 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
70004d0e:	2b00      	cmp	r3, #0
70004d10:	d003      	beq.n	70004d1a <HAL_RCCEx_PeriphCLKConfig+0x9a6>
70004d12:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
70004d16:	d007      	beq.n	70004d28 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
70004d18:	e014      	b.n	70004d44 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for SPDIFRX */
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004d1a:	4b0c      	ldr	r3, [pc, #48]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d1e:	4a0b      	ldr	r2, [pc, #44]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004d24:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
70004d26:	e014      	b.n	70004d52 <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL2R: /* PLL2_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
70004d28:	4b08      	ldr	r3, [pc, #32]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d2c:	4a07      	ldr	r2, [pc, #28]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d2e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
70004d32:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
70004d34:	e00d      	b.n	70004d52 <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004d36:	4b05      	ldr	r3, [pc, #20]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d3a:	4a04      	ldr	r2, [pc, #16]	@ (70004d4c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d3c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004d40:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
70004d42:	e006      	b.n	70004d52 <HAL_RCCEx_PeriphCLKConfig+0x9de>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004d44:	2301      	movs	r3, #1
70004d46:	75fb      	strb	r3, [r7, #23]
        break;
70004d48:	e003      	b.n	70004d52 <HAL_RCCEx_PeriphCLKConfig+0x9de>
70004d4a:	bf00      	nop
70004d4c:	58024400 	.word	0x58024400
        break;
70004d50:	bf00      	nop
    }

    if (ret == HAL_OK)
70004d52:	7dfb      	ldrb	r3, [r7, #23]
70004d54:	2b00      	cmp	r3, #0
70004d56:	d109      	bne.n	70004d6c <HAL_RCCEx_PeriphCLKConfig+0x9f8>
    {
      /* Set the source of SPDIFRX clock */
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
70004d58:	4b8e      	ldr	r3, [pc, #568]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004d5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004d5c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
70004d60:	687b      	ldr	r3, [r7, #4]
70004d62:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70004d64:	498b      	ldr	r1, [pc, #556]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004d66:	4313      	orrs	r3, r2
70004d68:	650b      	str	r3, [r1, #80]	@ 0x50
70004d6a:	e001      	b.n	70004d70 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004d6c:	7dfb      	ldrb	r3, [r7, #23]
70004d6e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
70004d70:	687b      	ldr	r3, [r7, #4]
70004d72:	681b      	ldr	r3, [r3, #0]
70004d74:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
70004d78:	2b00      	cmp	r3, #0
70004d7a:	d043      	beq.n	70004e04 <HAL_RCCEx_PeriphCLKConfig+0xa90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    switch (PeriphClkInit->Spi1ClockSelection)
70004d7c:	687b      	ldr	r3, [r7, #4]
70004d7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004d80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70004d84:	d02c      	beq.n	70004de0 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
70004d86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70004d8a:	d826      	bhi.n	70004dda <HAL_RCCEx_PeriphCLKConfig+0xa66>
70004d8c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004d90:	d028      	beq.n	70004de4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
70004d92:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004d96:	d820      	bhi.n	70004dda <HAL_RCCEx_PeriphCLKConfig+0xa66>
70004d98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004d9c:	d016      	beq.n	70004dcc <HAL_RCCEx_PeriphCLKConfig+0xa58>
70004d9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004da2:	d81a      	bhi.n	70004dda <HAL_RCCEx_PeriphCLKConfig+0xa66>
70004da4:	2b00      	cmp	r3, #0
70004da6:	d003      	beq.n	70004db0 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
70004da8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70004dac:	d007      	beq.n	70004dbe <HAL_RCCEx_PeriphCLKConfig+0xa4a>
70004dae:	e014      	b.n	70004dda <HAL_RCCEx_PeriphCLKConfig+0xa66>
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI1 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004db0:	4b78      	ldr	r3, [pc, #480]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004db4:	4a77      	ldr	r2, [pc, #476]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004db6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004dba:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70004dbc:	e013      	b.n	70004de6 <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004dbe:	4b75      	ldr	r3, [pc, #468]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004dc2:	4a74      	ldr	r2, [pc, #464]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004dc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004dc8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70004dca:	e00c      	b.n	70004de6 <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004dcc:	4b71      	ldr	r3, [pc, #452]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004dd0:	4a70      	ldr	r2, [pc, #448]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004dd2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004dd6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70004dd8:	e005      	b.n	70004de6 <HAL_RCCEx_PeriphCLKConfig+0xa72>
      case RCC_SPI1CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004dda:	2301      	movs	r3, #1
70004ddc:	75fb      	strb	r3, [r7, #23]
        break;
70004dde:	e002      	b.n	70004de6 <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
70004de0:	bf00      	nop
70004de2:	e000      	b.n	70004de6 <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
70004de4:	bf00      	nop
    }

    if (ret == HAL_OK)
70004de6:	7dfb      	ldrb	r3, [r7, #23]
70004de8:	2b00      	cmp	r3, #0
70004dea:	d109      	bne.n	70004e00 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
    {
      /* Set the source of SPI1 clock*/
      __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
70004dec:	4b69      	ldr	r3, [pc, #420]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004dee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004df0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70004df4:	687b      	ldr	r3, [r7, #4]
70004df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004df8:	4966      	ldr	r1, [pc, #408]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004dfa:	4313      	orrs	r3, r2
70004dfc:	654b      	str	r3, [r1, #84]	@ 0x54
70004dfe:	e001      	b.n	70004e04 <HAL_RCCEx_PeriphCLKConfig+0xa90>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004e00:	7dfb      	ldrb	r3, [r7, #23]
70004e02:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI2/SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI23) == RCC_PERIPHCLK_SPI23)
70004e04:	687b      	ldr	r3, [r7, #4]
70004e06:	681b      	ldr	r3, [r3, #0]
70004e08:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
70004e0c:	2b00      	cmp	r3, #0
70004e0e:	d03c      	beq.n	70004e8a <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI23CLKSOURCE(PeriphClkInit->Spi23ClockSelection));

    switch (PeriphClkInit->Spi23ClockSelection)
70004e10:	687b      	ldr	r3, [r7, #4]
70004e12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
70004e14:	2b40      	cmp	r3, #64	@ 0x40
70004e16:	d026      	beq.n	70004e66 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
70004e18:	2b40      	cmp	r3, #64	@ 0x40
70004e1a:	d821      	bhi.n	70004e60 <HAL_RCCEx_PeriphCLKConfig+0xaec>
70004e1c:	2b30      	cmp	r3, #48	@ 0x30
70004e1e:	d024      	beq.n	70004e6a <HAL_RCCEx_PeriphCLKConfig+0xaf6>
70004e20:	2b30      	cmp	r3, #48	@ 0x30
70004e22:	d81d      	bhi.n	70004e60 <HAL_RCCEx_PeriphCLKConfig+0xaec>
70004e24:	2b20      	cmp	r3, #32
70004e26:	d014      	beq.n	70004e52 <HAL_RCCEx_PeriphCLKConfig+0xade>
70004e28:	2b20      	cmp	r3, #32
70004e2a:	d819      	bhi.n	70004e60 <HAL_RCCEx_PeriphCLKConfig+0xaec>
70004e2c:	2b00      	cmp	r3, #0
70004e2e:	d002      	beq.n	70004e36 <HAL_RCCEx_PeriphCLKConfig+0xac2>
70004e30:	2b10      	cmp	r3, #16
70004e32:	d007      	beq.n	70004e44 <HAL_RCCEx_PeriphCLKConfig+0xad0>
70004e34:	e014      	b.n	70004e60 <HAL_RCCEx_PeriphCLKConfig+0xaec>
    {
      case RCC_SPI23CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI2/SPI3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004e36:	4b57      	ldr	r3, [pc, #348]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004e3a:	4a56      	ldr	r2, [pc, #344]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004e40:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
70004e42:	e013      	b.n	70004e6c <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004e44:	4b53      	ldr	r3, [pc, #332]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004e48:	4a52      	ldr	r2, [pc, #328]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004e4e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
70004e50:	e00c      	b.n	70004e6c <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004e52:	4b50      	ldr	r3, [pc, #320]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004e56:	4a4f      	ldr	r2, [pc, #316]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e58:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004e5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
70004e5e:	e005      	b.n	70004e6c <HAL_RCCEx_PeriphCLKConfig+0xaf8>
      case RCC_SPI23CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI2/SPI3 clock */
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004e60:	2301      	movs	r3, #1
70004e62:	75fb      	strb	r3, [r7, #23]
        break;
70004e64:	e002      	b.n	70004e6c <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
70004e66:	bf00      	nop
70004e68:	e000      	b.n	70004e6c <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
70004e6a:	bf00      	nop
    }

    if (ret == HAL_OK)
70004e6c:	7dfb      	ldrb	r3, [r7, #23]
70004e6e:	2b00      	cmp	r3, #0
70004e70:	d109      	bne.n	70004e86 <HAL_RCCEx_PeriphCLKConfig+0xb12>
    {
      /* Set the source of SPI2/SPI3 clock*/
      __HAL_RCC_SPI23_CONFIG(PeriphClkInit->Spi23ClockSelection);
70004e72:	4b48      	ldr	r3, [pc, #288]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004e76:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70004e7a:	687b      	ldr	r3, [r7, #4]
70004e7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
70004e7e:	4945      	ldr	r1, [pc, #276]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e80:	4313      	orrs	r3, r2
70004e82:	650b      	str	r3, [r1, #80]	@ 0x50
70004e84:	e001      	b.n	70004e8a <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004e86:	7dfb      	ldrb	r3, [r7, #23]
70004e88:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
70004e8a:	687b      	ldr	r3, [r7, #4]
70004e8c:	681b      	ldr	r3, [r3, #0]
70004e8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
70004e92:	2b00      	cmp	r3, #0
70004e94:	d03c      	beq.n	70004f10 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI45CLKSOURCE(PeriphClkInit->Spi45ClockSelection));

    switch (PeriphClkInit->Spi45ClockSelection)
70004e96:	687b      	ldr	r3, [r7, #4]
70004e98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70004e9a:	2b50      	cmp	r3, #80	@ 0x50
70004e9c:	d022      	beq.n	70004ee4 <HAL_RCCEx_PeriphCLKConfig+0xb70>
70004e9e:	2b50      	cmp	r3, #80	@ 0x50
70004ea0:	d81d      	bhi.n	70004ede <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70004ea2:	2b40      	cmp	r3, #64	@ 0x40
70004ea4:	d020      	beq.n	70004ee8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
70004ea6:	2b40      	cmp	r3, #64	@ 0x40
70004ea8:	d819      	bhi.n	70004ede <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70004eaa:	2b30      	cmp	r3, #48	@ 0x30
70004eac:	d01e      	beq.n	70004eec <HAL_RCCEx_PeriphCLKConfig+0xb78>
70004eae:	2b30      	cmp	r3, #48	@ 0x30
70004eb0:	d815      	bhi.n	70004ede <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70004eb2:	2b20      	cmp	r3, #32
70004eb4:	d00c      	beq.n	70004ed0 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
70004eb6:	2b20      	cmp	r3, #32
70004eb8:	d811      	bhi.n	70004ede <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70004eba:	2b00      	cmp	r3, #0
70004ebc:	d018      	beq.n	70004ef0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
70004ebe:	2b10      	cmp	r3, #16
70004ec0:	d10d      	bne.n	70004ede <HAL_RCCEx_PeriphCLKConfig+0xb6a>
      case RCC_SPI45CLKSOURCE_PCLK2:  /* PCLK2 as clock source for SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70004ec2:	4b34      	ldr	r3, [pc, #208]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004ec6:	4a33      	ldr	r2, [pc, #204]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004ec8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70004ecc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
70004ece:	e010      	b.n	70004ef2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_SPI45CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70004ed0:	4b30      	ldr	r3, [pc, #192]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004ed4:	4a2f      	ldr	r2, [pc, #188]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004ed6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70004eda:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
70004edc:	e009      	b.n	70004ef2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
      case RCC_SPI45CLKSOURCE_HSE: /* HSE oscillator clock is used as source of SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004ede:	2301      	movs	r3, #1
70004ee0:	75fb      	strb	r3, [r7, #23]
        break;
70004ee2:	e006      	b.n	70004ef2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70004ee4:	bf00      	nop
70004ee6:	e004      	b.n	70004ef2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70004ee8:	bf00      	nop
70004eea:	e002      	b.n	70004ef2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70004eec:	bf00      	nop
70004eee:	e000      	b.n	70004ef2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70004ef0:	bf00      	nop
    }

    if (ret == HAL_OK)
70004ef2:	7dfb      	ldrb	r3, [r7, #23]
70004ef4:	2b00      	cmp	r3, #0
70004ef6:	d109      	bne.n	70004f0c <HAL_RCCEx_PeriphCLKConfig+0xb98>
    {
      /* Set the source of SPI4/SPI5 clock */
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
70004ef8:	4b26      	ldr	r3, [pc, #152]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004efa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004efc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70004f00:	687b      	ldr	r3, [r7, #4]
70004f02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70004f04:	4923      	ldr	r1, [pc, #140]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f06:	4313      	orrs	r3, r2
70004f08:	654b      	str	r3, [r1, #84]	@ 0x54
70004f0a:	e001      	b.n	70004f10 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004f0c:	7dfb      	ldrb	r3, [r7, #23]
70004f0e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
70004f10:	687b      	ldr	r3, [r7, #4]
70004f12:	681b      	ldr	r3, [r3, #0]
70004f14:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
70004f18:	2b00      	cmp	r3, #0
70004f1a:	d03f      	beq.n	70004f9c <HAL_RCCEx_PeriphCLKConfig+0xc28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    switch (PeriphClkInit->Spi6ClockSelection)
70004f1c:	687b      	ldr	r3, [r7, #4]
70004f1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70004f20:	2b50      	cmp	r3, #80	@ 0x50
70004f22:	d022      	beq.n	70004f6a <HAL_RCCEx_PeriphCLKConfig+0xbf6>
70004f24:	2b50      	cmp	r3, #80	@ 0x50
70004f26:	d81d      	bhi.n	70004f64 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70004f28:	2b40      	cmp	r3, #64	@ 0x40
70004f2a:	d020      	beq.n	70004f6e <HAL_RCCEx_PeriphCLKConfig+0xbfa>
70004f2c:	2b40      	cmp	r3, #64	@ 0x40
70004f2e:	d819      	bhi.n	70004f64 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70004f30:	2b30      	cmp	r3, #48	@ 0x30
70004f32:	d01e      	beq.n	70004f72 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
70004f34:	2b30      	cmp	r3, #48	@ 0x30
70004f36:	d815      	bhi.n	70004f64 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70004f38:	2b20      	cmp	r3, #32
70004f3a:	d00c      	beq.n	70004f56 <HAL_RCCEx_PeriphCLKConfig+0xbe2>
70004f3c:	2b20      	cmp	r3, #32
70004f3e:	d811      	bhi.n	70004f64 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70004f40:	2b00      	cmp	r3, #0
70004f42:	d018      	beq.n	70004f76 <HAL_RCCEx_PeriphCLKConfig+0xc02>
70004f44:	2b10      	cmp	r3, #16
70004f46:	d10d      	bne.n	70004f64 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
      case RCC_SPI6CLKSOURCE_PCLK4: /* PCLK4 as clock source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70004f48:	4b12      	ldr	r3, [pc, #72]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004f4c:	4a11      	ldr	r2, [pc, #68]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70004f52:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
70004f54:	e010      	b.n	70004f78 <HAL_RCCEx_PeriphCLKConfig+0xc04>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70004f56:	4b0f      	ldr	r3, [pc, #60]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004f5a:	4a0e      	ldr	r2, [pc, #56]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70004f60:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
70004f62:	e009      	b.n	70004f78 <HAL_RCCEx_PeriphCLKConfig+0xc04>
      case RCC_SPI6CLKSOURCE_HSE: /* HSE oscillator is used as source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004f64:	2301      	movs	r3, #1
70004f66:	75fb      	strb	r3, [r7, #23]
        break;
70004f68:	e006      	b.n	70004f78 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70004f6a:	bf00      	nop
70004f6c:	e004      	b.n	70004f78 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70004f6e:	bf00      	nop
70004f70:	e002      	b.n	70004f78 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70004f72:	bf00      	nop
70004f74:	e000      	b.n	70004f78 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70004f76:	bf00      	nop
    }

    if (ret == HAL_OK)
70004f78:	7dfb      	ldrb	r3, [r7, #23]
70004f7a:	2b00      	cmp	r3, #0
70004f7c:	d10c      	bne.n	70004f98 <HAL_RCCEx_PeriphCLKConfig+0xc24>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
70004f7e:	4b05      	ldr	r3, [pc, #20]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004f82:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70004f86:	687b      	ldr	r3, [r7, #4]
70004f88:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70004f8a:	4902      	ldr	r1, [pc, #8]	@ (70004f94 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f8c:	4313      	orrs	r3, r2
70004f8e:	658b      	str	r3, [r1, #88]	@ 0x58
70004f90:	e004      	b.n	70004f9c <HAL_RCCEx_PeriphCLKConfig+0xc28>
70004f92:	bf00      	nop
70004f94:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
70004f98:	7dfb      	ldrb	r3, [r7, #23]
70004f9a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
70004f9c:	687b      	ldr	r3, [r7, #4]
70004f9e:	681b      	ldr	r3, [r3, #0]
70004fa0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
70004fa4:	2b00      	cmp	r3, #0
70004fa6:	d034      	beq.n	70005012 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    switch (PeriphClkInit->Usart1ClockSelection)
70004fa8:	687b      	ldr	r3, [r7, #4]
70004faa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
70004fac:	2b05      	cmp	r3, #5
70004fae:	d81d      	bhi.n	70004fec <HAL_RCCEx_PeriphCLKConfig+0xc78>
70004fb0:	a201      	add	r2, pc, #4	@ (adr r2, 70004fb8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
70004fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70004fb6:	bf00      	nop
70004fb8:	70004ff3 	.word	0x70004ff3
70004fbc:	70004fd1 	.word	0x70004fd1
70004fc0:	70004fdf 	.word	0x70004fdf
70004fc4:	70004ff3 	.word	0x70004ff3
70004fc8:	70004ff3 	.word	0x70004ff3
70004fcc:	70004ff3 	.word	0x70004ff3
      case RCC_USART1CLKSOURCE_PCLK2: /* PCLK2 as clock source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70004fd0:	4b69      	ldr	r3, [pc, #420]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70004fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004fd4:	4a68      	ldr	r2, [pc, #416]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70004fd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70004fda:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
70004fdc:	e00a      	b.n	70004ff4 <HAL_RCCEx_PeriphCLKConfig+0xc80>

      case RCC_USART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70004fde:	4b66      	ldr	r3, [pc, #408]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70004fe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004fe2:	4a65      	ldr	r2, [pc, #404]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70004fe4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70004fe8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
70004fea:	e003      	b.n	70004ff4 <HAL_RCCEx_PeriphCLKConfig+0xc80>
      case RCC_USART1CLKSOURCE_LSE: /* LSE oscillator is used as source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004fec:	2301      	movs	r3, #1
70004fee:	75fb      	strb	r3, [r7, #23]
        break;
70004ff0:	e000      	b.n	70004ff4 <HAL_RCCEx_PeriphCLKConfig+0xc80>
        break;
70004ff2:	bf00      	nop
    }

    if (ret == HAL_OK)
70004ff4:	7dfb      	ldrb	r3, [r7, #23]
70004ff6:	2b00      	cmp	r3, #0
70004ff8:	d109      	bne.n	7000500e <HAL_RCCEx_PeriphCLKConfig+0xc9a>
    {
      /* Set the source of USART1 clock */
      __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
70004ffa:	4b5f      	ldr	r3, [pc, #380]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70004ffc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004ffe:	f023 0207 	bic.w	r2, r3, #7
70005002:	687b      	ldr	r3, [r7, #4]
70005004:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
70005006:	495c      	ldr	r1, [pc, #368]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005008:	4313      	orrs	r3, r2
7000500a:	654b      	str	r3, [r1, #84]	@ 0x54
7000500c:	e001      	b.n	70005012 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000500e:	7dfb      	ldrb	r3, [r7, #23]
70005010:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------- USART2/USART3/UART4/UART5/UART7/UART8 Configuration --------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
70005012:	687b      	ldr	r3, [r7, #4]
70005014:	681b      	ldr	r3, [r3, #0]
70005016:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
7000501a:	2b00      	cmp	r3, #0
7000501c:	d033      	beq.n	70005086 <HAL_RCCEx_PeriphCLKConfig+0xd12>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART234578CLKSOURCE(PeriphClkInit->Usart234578ClockSelection));

    switch (PeriphClkInit->Usart234578ClockSelection)
7000501e:	687b      	ldr	r3, [r7, #4]
70005020:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70005022:	2b05      	cmp	r3, #5
70005024:	d81c      	bhi.n	70005060 <HAL_RCCEx_PeriphCLKConfig+0xcec>
70005026:	a201      	add	r2, pc, #4	@ (adr r2, 7000502c <HAL_RCCEx_PeriphCLKConfig+0xcb8>)
70005028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
7000502c:	70005067 	.word	0x70005067
70005030:	70005045 	.word	0x70005045
70005034:	70005053 	.word	0x70005053
70005038:	70005067 	.word	0x70005067
7000503c:	70005067 	.word	0x70005067
70005040:	70005067 	.word	0x70005067
      case RCC_USART234578CLKSOURCE_PCLK1: /* PCLK1 as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70005044:	4b4c      	ldr	r3, [pc, #304]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005048:	4a4b      	ldr	r2, [pc, #300]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000504a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
7000504e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
70005050:	e00a      	b.n	70005068 <HAL_RCCEx_PeriphCLKConfig+0xcf4>

      case RCC_USART234578CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70005052:	4b49      	ldr	r3, [pc, #292]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005056:	4a48      	ldr	r2, [pc, #288]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005058:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
7000505c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
7000505e:	e003      	b.n	70005068 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        /* LSE,  oscillator is used as source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005060:	2301      	movs	r3, #1
70005062:	75fb      	strb	r3, [r7, #23]
        break;
70005064:	e000      	b.n	70005068 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        break;
70005066:	bf00      	nop
    }

    if (ret == HAL_OK)
70005068:	7dfb      	ldrb	r3, [r7, #23]
7000506a:	2b00      	cmp	r3, #0
7000506c:	d109      	bne.n	70005082 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
      /* Set the source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
7000506e:	4b42      	ldr	r3, [pc, #264]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005070:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70005072:	f023 0207 	bic.w	r2, r3, #7
70005076:	687b      	ldr	r3, [r7, #4]
70005078:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000507a:	493f      	ldr	r1, [pc, #252]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000507c:	4313      	orrs	r3, r2
7000507e:	650b      	str	r3, [r1, #80]	@ 0x50
70005080:	e001      	b.n	70005086 <HAL_RCCEx_PeriphCLKConfig+0xd12>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005082:	7dfb      	ldrb	r3, [r7, #23]
70005084:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBPHYC Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHYC) == RCC_PERIPHCLK_USBPHYC)
70005086:	687b      	ldr	r3, [r7, #4]
70005088:	681b      	ldr	r3, [r3, #0]
7000508a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
7000508e:	2b00      	cmp	r3, #0
70005090:	d027      	beq.n	700050e2 <HAL_RCCEx_PeriphCLKConfig+0xd6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCCLKSOURCE(PeriphClkInit->UsbPhycClockSelection));

    switch (PeriphClkInit->UsbPhycClockSelection)
70005092:	687b      	ldr	r3, [r7, #4]
70005094:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70005096:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
7000509a:	d008      	beq.n	700050ae <HAL_RCCEx_PeriphCLKConfig+0xd3a>
7000509c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
700050a0:	d80c      	bhi.n	700050bc <HAL_RCCEx_PeriphCLKConfig+0xd48>
700050a2:	2b00      	cmp	r3, #0
700050a4:	d00d      	beq.n	700050c2 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
700050a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
700050aa:	d00a      	beq.n	700050c2 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
700050ac:	e006      	b.n	700050bc <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      case RCC_USBPHYCCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USBPHYC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
700050ae:	4b32      	ldr	r3, [pc, #200]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700050b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700050b2:	4a31      	ldr	r2, [pc, #196]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700050b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
700050b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USBPHYC clock source configuration done later after clock selection check */
        break;
700050ba:	e003      	b.n	700050c4 <HAL_RCCEx_PeriphCLKConfig+0xd50>
      case RCC_USBPHYCCLKSOURCE_HSE_DIV2: /* HSE divided by 2 is used as clock source for USBPHYC */
        /* USBPHYC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700050bc:	2301      	movs	r3, #1
700050be:	75fb      	strb	r3, [r7, #23]
        break;
700050c0:	e000      	b.n	700050c4 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
700050c2:	bf00      	nop
    }

    if (ret == HAL_OK)
700050c4:	7dfb      	ldrb	r3, [r7, #23]
700050c6:	2b00      	cmp	r3, #0
700050c8:	d109      	bne.n	700050de <HAL_RCCEx_PeriphCLKConfig+0xd6a>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBPHYC_CONFIG(PeriphClkInit->UsbPhycClockSelection);
700050ca:	4b2b      	ldr	r3, [pc, #172]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700050cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700050ce:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
700050d2:	687b      	ldr	r3, [r7, #4]
700050d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
700050d6:	4928      	ldr	r1, [pc, #160]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700050d8:	4313      	orrs	r3, r2
700050da:	64cb      	str	r3, [r1, #76]	@ 0x4c
700050dc:	e001      	b.n	700050e2 <HAL_RCCEx_PeriphCLKConfig+0xd6e>
    }
    else
    {
      /* set overall return value */
      status = ret;
700050de:	7dfb      	ldrb	r3, [r7, #23]
700050e0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBOTGFS Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGFS) == RCC_PERIPHCLK_USBOTGFS)
700050e2:	687b      	ldr	r3, [r7, #4]
700050e4:	681b      	ldr	r3, [r3, #0]
700050e6:	2b00      	cmp	r3, #0
700050e8:	da2c      	bge.n	70005144 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGFSCLKSOURCE(PeriphClkInit->UsbOtgFsClockSelection));

    switch (PeriphClkInit->UsbOtgFsClockSelection)
700050ea:	687b      	ldr	r3, [r7, #4]
700050ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
700050ee:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
700050f2:	d017      	beq.n	70005124 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
700050f4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
700050f8:	d811      	bhi.n	7000511e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
700050fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
700050fe:	d011      	beq.n	70005124 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
70005100:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
70005104:	d80b      	bhi.n	7000511e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
70005106:	2b00      	cmp	r3, #0
70005108:	d00c      	beq.n	70005124 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
7000510a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
7000510e:	d106      	bne.n	7000511e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    {
      case RCC_USBOTGFSCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USB OTG FS */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70005110:	4b19      	ldr	r3, [pc, #100]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005114:	4a18      	ldr	r2, [pc, #96]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005116:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
7000511a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;
7000511c:	e003      	b.n	70005126 <HAL_RCCEx_PeriphCLKConfig+0xdb2>
      case RCC_USBOTGFSCLKSOURCE_CLK48: /* USBPHYC CLK48 is used as clock source for USB OTG FS */
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000511e:	2301      	movs	r3, #1
70005120:	75fb      	strb	r3, [r7, #23]
        break;
70005122:	e000      	b.n	70005126 <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        break;
70005124:	bf00      	nop
    }

    if (ret == HAL_OK)
70005126:	7dfb      	ldrb	r3, [r7, #23]
70005128:	2b00      	cmp	r3, #0
7000512a:	d109      	bne.n	70005140 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBOTGFS_CONFIG(PeriphClkInit->UsbOtgFsClockSelection);
7000512c:	4b12      	ldr	r3, [pc, #72]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000512e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70005130:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
70005134:	687b      	ldr	r3, [r7, #4]
70005136:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
70005138:	490f      	ldr	r1, [pc, #60]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000513a:	4313      	orrs	r3, r2
7000513c:	64cb      	str	r3, [r1, #76]	@ 0x4c
7000513e:	e001      	b.n	70005144 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005140:	7dfb      	ldrb	r3, [r7, #23]
70005142:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
70005144:	687b      	ldr	r3, [r7, #4]
70005146:	681b      	ldr	r3, [r3, #0]
70005148:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
7000514c:	2b00      	cmp	r3, #0
7000514e:	d009      	beq.n	70005164 <HAL_RCCEx_PeriphCLKConfig+0xdf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
70005150:	4b09      	ldr	r3, [pc, #36]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005152:	691b      	ldr	r3, [r3, #16]
70005154:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
70005158:	687b      	ldr	r3, [r7, #4]
7000515a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
7000515e:	4906      	ldr	r1, [pc, #24]	@ (70005178 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005160:	4313      	orrs	r3, r2
70005162:	610b      	str	r3, [r1, #16]
  }

  if (status == HAL_OK)
70005164:	7dbb      	ldrb	r3, [r7, #22]
70005166:	2b00      	cmp	r3, #0
70005168:	d101      	bne.n	7000516e <HAL_RCCEx_PeriphCLKConfig+0xdfa>
  {
    return HAL_OK;
7000516a:	2300      	movs	r3, #0
7000516c:	e000      	b.n	70005170 <HAL_RCCEx_PeriphCLKConfig+0xdfc>
  }
  return HAL_ERROR;
7000516e:	2301      	movs	r3, #1
}
70005170:	4618      	mov	r0, r3
70005172:	3718      	adds	r7, #24
70005174:	46bd      	mov	sp, r7
70005176:	bd80      	pop	{r7, pc}
70005178:	58024400 	.word	0x58024400

7000517c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
7000517c:	b084      	sub	sp, #16
7000517e:	b580      	push	{r7, lr}
70005180:	b084      	sub	sp, #16
70005182:	af00      	add	r7, sp, #0
70005184:	6078      	str	r0, [r7, #4]
70005186:	f107 001c 	add.w	r0, r7, #28
7000518a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
7000518e:	687b      	ldr	r3, [r7, #4]
70005190:	4a22      	ldr	r2, [pc, #136]	@ (7000521c <USB_CoreInit+0xa0>)
70005192:	4293      	cmp	r3, r2
70005194:	d11e      	bne.n	700051d4 <USB_CoreInit+0x58>
  {
    if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
70005196:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
7000519a:	2b03      	cmp	r3, #3
7000519c:	d105      	bne.n	700051aa <USB_CoreInit+0x2e>
    {
      /* Init The UTMI Interface */
      USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS);
7000519e:	687b      	ldr	r3, [r7, #4]
700051a0:	68db      	ldr	r3, [r3, #12]
700051a2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
700051a6:	687b      	ldr	r3, [r7, #4]
700051a8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
700051aa:	6878      	ldr	r0, [r7, #4]
700051ac:	f001 fb2c 	bl	70006808 <USB_CoreReset>
700051b0:	4603      	mov	r3, r0
700051b2:	73fb      	strb	r3, [r7, #15]

    if (cfg.dma_enable == 1U)
700051b4:	7fbb      	ldrb	r3, [r7, #30]
700051b6:	2b01      	cmp	r3, #1
700051b8:	d128      	bne.n	7000520c <USB_CoreInit+0x90>
    {
      USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
700051ba:	687b      	ldr	r3, [r7, #4]
700051bc:	689b      	ldr	r3, [r3, #8]
700051be:	f043 0208 	orr.w	r2, r3, #8
700051c2:	687b      	ldr	r3, [r7, #4]
700051c4:	609a      	str	r2, [r3, #8]
      USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
700051c6:	687b      	ldr	r3, [r7, #4]
700051c8:	689b      	ldr	r3, [r3, #8]
700051ca:	f043 0220 	orr.w	r2, r3, #32
700051ce:	687b      	ldr	r3, [r7, #4]
700051d0:	609a      	str	r2, [r3, #8]
700051d2:	e01b      	b.n	7000520c <USB_CoreInit+0x90>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
700051d4:	687b      	ldr	r3, [r7, #4]
700051d6:	68db      	ldr	r3, [r3, #12]
700051d8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
700051dc:	687b      	ldr	r3, [r7, #4]
700051de:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
700051e0:	6878      	ldr	r0, [r7, #4]
700051e2:	f001 fb11 	bl	70006808 <USB_CoreReset>
700051e6:	4603      	mov	r3, r0
700051e8:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
700051ea:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
700051ee:	2b00      	cmp	r3, #0
700051f0:	d106      	bne.n	70005200 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
700051f2:	687b      	ldr	r3, [r7, #4]
700051f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700051f6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
700051fa:	687b      	ldr	r3, [r7, #4]
700051fc:	639a      	str	r2, [r3, #56]	@ 0x38
700051fe:	e005      	b.n	7000520c <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
70005200:	687b      	ldr	r3, [r7, #4]
70005202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70005204:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
70005208:	687b      	ldr	r3, [r7, #4]
7000520a:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  return ret;
7000520c:	7bfb      	ldrb	r3, [r7, #15]
}
7000520e:	4618      	mov	r0, r3
70005210:	3710      	adds	r7, #16
70005212:	46bd      	mov	sp, r7
70005214:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
70005218:	b004      	add	sp, #16
7000521a:	4770      	bx	lr
7000521c:	40040000 	.word	0x40040000

70005220 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
70005220:	b480      	push	{r7}
70005222:	b087      	sub	sp, #28
70005224:	af00      	add	r7, sp, #0
70005226:	60f8      	str	r0, [r7, #12]
70005228:	60b9      	str	r1, [r7, #8]
7000522a:	4613      	mov	r3, r2
7000522c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
7000522e:	79fb      	ldrb	r3, [r7, #7]
70005230:	2b02      	cmp	r3, #2
70005232:	d165      	bne.n	70005300 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
70005234:	68bb      	ldr	r3, [r7, #8]
70005236:	4a41      	ldr	r2, [pc, #260]	@ (7000533c <USB_SetTurnaroundTime+0x11c>)
70005238:	4293      	cmp	r3, r2
7000523a:	d906      	bls.n	7000524a <USB_SetTurnaroundTime+0x2a>
7000523c:	68bb      	ldr	r3, [r7, #8]
7000523e:	4a40      	ldr	r2, [pc, #256]	@ (70005340 <USB_SetTurnaroundTime+0x120>)
70005240:	4293      	cmp	r3, r2
70005242:	d202      	bcs.n	7000524a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
70005244:	230f      	movs	r3, #15
70005246:	617b      	str	r3, [r7, #20]
70005248:	e062      	b.n	70005310 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
7000524a:	68bb      	ldr	r3, [r7, #8]
7000524c:	4a3c      	ldr	r2, [pc, #240]	@ (70005340 <USB_SetTurnaroundTime+0x120>)
7000524e:	4293      	cmp	r3, r2
70005250:	d306      	bcc.n	70005260 <USB_SetTurnaroundTime+0x40>
70005252:	68bb      	ldr	r3, [r7, #8]
70005254:	4a3b      	ldr	r2, [pc, #236]	@ (70005344 <USB_SetTurnaroundTime+0x124>)
70005256:	4293      	cmp	r3, r2
70005258:	d202      	bcs.n	70005260 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
7000525a:	230e      	movs	r3, #14
7000525c:	617b      	str	r3, [r7, #20]
7000525e:	e057      	b.n	70005310 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
70005260:	68bb      	ldr	r3, [r7, #8]
70005262:	4a38      	ldr	r2, [pc, #224]	@ (70005344 <USB_SetTurnaroundTime+0x124>)
70005264:	4293      	cmp	r3, r2
70005266:	d306      	bcc.n	70005276 <USB_SetTurnaroundTime+0x56>
70005268:	68bb      	ldr	r3, [r7, #8]
7000526a:	4a37      	ldr	r2, [pc, #220]	@ (70005348 <USB_SetTurnaroundTime+0x128>)
7000526c:	4293      	cmp	r3, r2
7000526e:	d202      	bcs.n	70005276 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
70005270:	230d      	movs	r3, #13
70005272:	617b      	str	r3, [r7, #20]
70005274:	e04c      	b.n	70005310 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
70005276:	68bb      	ldr	r3, [r7, #8]
70005278:	4a33      	ldr	r2, [pc, #204]	@ (70005348 <USB_SetTurnaroundTime+0x128>)
7000527a:	4293      	cmp	r3, r2
7000527c:	d306      	bcc.n	7000528c <USB_SetTurnaroundTime+0x6c>
7000527e:	68bb      	ldr	r3, [r7, #8]
70005280:	4a32      	ldr	r2, [pc, #200]	@ (7000534c <USB_SetTurnaroundTime+0x12c>)
70005282:	4293      	cmp	r3, r2
70005284:	d802      	bhi.n	7000528c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
70005286:	230c      	movs	r3, #12
70005288:	617b      	str	r3, [r7, #20]
7000528a:	e041      	b.n	70005310 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
7000528c:	68bb      	ldr	r3, [r7, #8]
7000528e:	4a2f      	ldr	r2, [pc, #188]	@ (7000534c <USB_SetTurnaroundTime+0x12c>)
70005290:	4293      	cmp	r3, r2
70005292:	d906      	bls.n	700052a2 <USB_SetTurnaroundTime+0x82>
70005294:	68bb      	ldr	r3, [r7, #8]
70005296:	4a2e      	ldr	r2, [pc, #184]	@ (70005350 <USB_SetTurnaroundTime+0x130>)
70005298:	4293      	cmp	r3, r2
7000529a:	d802      	bhi.n	700052a2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
7000529c:	230b      	movs	r3, #11
7000529e:	617b      	str	r3, [r7, #20]
700052a0:	e036      	b.n	70005310 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
700052a2:	68bb      	ldr	r3, [r7, #8]
700052a4:	4a2a      	ldr	r2, [pc, #168]	@ (70005350 <USB_SetTurnaroundTime+0x130>)
700052a6:	4293      	cmp	r3, r2
700052a8:	d906      	bls.n	700052b8 <USB_SetTurnaroundTime+0x98>
700052aa:	68bb      	ldr	r3, [r7, #8]
700052ac:	4a29      	ldr	r2, [pc, #164]	@ (70005354 <USB_SetTurnaroundTime+0x134>)
700052ae:	4293      	cmp	r3, r2
700052b0:	d802      	bhi.n	700052b8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
700052b2:	230a      	movs	r3, #10
700052b4:	617b      	str	r3, [r7, #20]
700052b6:	e02b      	b.n	70005310 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
700052b8:	68bb      	ldr	r3, [r7, #8]
700052ba:	4a26      	ldr	r2, [pc, #152]	@ (70005354 <USB_SetTurnaroundTime+0x134>)
700052bc:	4293      	cmp	r3, r2
700052be:	d906      	bls.n	700052ce <USB_SetTurnaroundTime+0xae>
700052c0:	68bb      	ldr	r3, [r7, #8]
700052c2:	4a25      	ldr	r2, [pc, #148]	@ (70005358 <USB_SetTurnaroundTime+0x138>)
700052c4:	4293      	cmp	r3, r2
700052c6:	d202      	bcs.n	700052ce <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
700052c8:	2309      	movs	r3, #9
700052ca:	617b      	str	r3, [r7, #20]
700052cc:	e020      	b.n	70005310 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
700052ce:	68bb      	ldr	r3, [r7, #8]
700052d0:	4a21      	ldr	r2, [pc, #132]	@ (70005358 <USB_SetTurnaroundTime+0x138>)
700052d2:	4293      	cmp	r3, r2
700052d4:	d306      	bcc.n	700052e4 <USB_SetTurnaroundTime+0xc4>
700052d6:	68bb      	ldr	r3, [r7, #8]
700052d8:	4a20      	ldr	r2, [pc, #128]	@ (7000535c <USB_SetTurnaroundTime+0x13c>)
700052da:	4293      	cmp	r3, r2
700052dc:	d802      	bhi.n	700052e4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
700052de:	2308      	movs	r3, #8
700052e0:	617b      	str	r3, [r7, #20]
700052e2:	e015      	b.n	70005310 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
700052e4:	68bb      	ldr	r3, [r7, #8]
700052e6:	4a1d      	ldr	r2, [pc, #116]	@ (7000535c <USB_SetTurnaroundTime+0x13c>)
700052e8:	4293      	cmp	r3, r2
700052ea:	d906      	bls.n	700052fa <USB_SetTurnaroundTime+0xda>
700052ec:	68bb      	ldr	r3, [r7, #8]
700052ee:	4a1c      	ldr	r2, [pc, #112]	@ (70005360 <USB_SetTurnaroundTime+0x140>)
700052f0:	4293      	cmp	r3, r2
700052f2:	d202      	bcs.n	700052fa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
700052f4:	2307      	movs	r3, #7
700052f6:	617b      	str	r3, [r7, #20]
700052f8:	e00a      	b.n	70005310 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
700052fa:	2306      	movs	r3, #6
700052fc:	617b      	str	r3, [r7, #20]
700052fe:	e007      	b.n	70005310 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
70005300:	79fb      	ldrb	r3, [r7, #7]
70005302:	2b00      	cmp	r3, #0
70005304:	d102      	bne.n	7000530c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
70005306:	2309      	movs	r3, #9
70005308:	617b      	str	r3, [r7, #20]
7000530a:	e001      	b.n	70005310 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
7000530c:	2309      	movs	r3, #9
7000530e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
70005310:	68fb      	ldr	r3, [r7, #12]
70005312:	68db      	ldr	r3, [r3, #12]
70005314:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
70005318:	68fb      	ldr	r3, [r7, #12]
7000531a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
7000531c:	68fb      	ldr	r3, [r7, #12]
7000531e:	68da      	ldr	r2, [r3, #12]
70005320:	697b      	ldr	r3, [r7, #20]
70005322:	029b      	lsls	r3, r3, #10
70005324:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
70005328:	431a      	orrs	r2, r3
7000532a:	68fb      	ldr	r3, [r7, #12]
7000532c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
7000532e:	2300      	movs	r3, #0
}
70005330:	4618      	mov	r0, r3
70005332:	371c      	adds	r7, #28
70005334:	46bd      	mov	sp, r7
70005336:	f85d 7b04 	ldr.w	r7, [sp], #4
7000533a:	4770      	bx	lr
7000533c:	00d8acbf 	.word	0x00d8acbf
70005340:	00e4e1c0 	.word	0x00e4e1c0
70005344:	00f42400 	.word	0x00f42400
70005348:	01067380 	.word	0x01067380
7000534c:	011a499f 	.word	0x011a499f
70005350:	01312cff 	.word	0x01312cff
70005354:	014ca43f 	.word	0x014ca43f
70005358:	016e3600 	.word	0x016e3600
7000535c:	01a6ab1f 	.word	0x01a6ab1f
70005360:	01e84800 	.word	0x01e84800

70005364 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
70005364:	b480      	push	{r7}
70005366:	b083      	sub	sp, #12
70005368:	af00      	add	r7, sp, #0
7000536a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
7000536c:	687b      	ldr	r3, [r7, #4]
7000536e:	689b      	ldr	r3, [r3, #8]
70005370:	f043 0201 	orr.w	r2, r3, #1
70005374:	687b      	ldr	r3, [r7, #4]
70005376:	609a      	str	r2, [r3, #8]
  return HAL_OK;
70005378:	2300      	movs	r3, #0
}
7000537a:	4618      	mov	r0, r3
7000537c:	370c      	adds	r7, #12
7000537e:	46bd      	mov	sp, r7
70005380:	f85d 7b04 	ldr.w	r7, [sp], #4
70005384:	4770      	bx	lr

70005386 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
70005386:	b480      	push	{r7}
70005388:	b083      	sub	sp, #12
7000538a:	af00      	add	r7, sp, #0
7000538c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
7000538e:	687b      	ldr	r3, [r7, #4]
70005390:	689b      	ldr	r3, [r3, #8]
70005392:	f023 0201 	bic.w	r2, r3, #1
70005396:	687b      	ldr	r3, [r7, #4]
70005398:	609a      	str	r2, [r3, #8]
  return HAL_OK;
7000539a:	2300      	movs	r3, #0
}
7000539c:	4618      	mov	r0, r3
7000539e:	370c      	adds	r7, #12
700053a0:	46bd      	mov	sp, r7
700053a2:	f85d 7b04 	ldr.w	r7, [sp], #4
700053a6:	4770      	bx	lr

700053a8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
700053a8:	b580      	push	{r7, lr}
700053aa:	b084      	sub	sp, #16
700053ac:	af00      	add	r7, sp, #0
700053ae:	6078      	str	r0, [r7, #4]
700053b0:	460b      	mov	r3, r1
700053b2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
700053b4:	2300      	movs	r3, #0
700053b6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
700053b8:	687b      	ldr	r3, [r7, #4]
700053ba:	68db      	ldr	r3, [r3, #12]
700053bc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
700053c0:	687b      	ldr	r3, [r7, #4]
700053c2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
700053c4:	78fb      	ldrb	r3, [r7, #3]
700053c6:	2b01      	cmp	r3, #1
700053c8:	d115      	bne.n	700053f6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
700053ca:	687b      	ldr	r3, [r7, #4]
700053cc:	68db      	ldr	r3, [r3, #12]
700053ce:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
700053d2:	687b      	ldr	r3, [r7, #4]
700053d4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
700053d6:	200a      	movs	r0, #10
700053d8:	f7fc f81e 	bl	70001418 <HAL_Delay>
      ms += 10U;
700053dc:	68fb      	ldr	r3, [r7, #12]
700053de:	330a      	adds	r3, #10
700053e0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
700053e2:	6878      	ldr	r0, [r7, #4]
700053e4:	f001 f97f 	bl	700066e6 <USB_GetMode>
700053e8:	4603      	mov	r3, r0
700053ea:	2b01      	cmp	r3, #1
700053ec:	d01e      	beq.n	7000542c <USB_SetCurrentMode+0x84>
700053ee:	68fb      	ldr	r3, [r7, #12]
700053f0:	2bc7      	cmp	r3, #199	@ 0xc7
700053f2:	d9f0      	bls.n	700053d6 <USB_SetCurrentMode+0x2e>
700053f4:	e01a      	b.n	7000542c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
700053f6:	78fb      	ldrb	r3, [r7, #3]
700053f8:	2b00      	cmp	r3, #0
700053fa:	d115      	bne.n	70005428 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
700053fc:	687b      	ldr	r3, [r7, #4]
700053fe:	68db      	ldr	r3, [r3, #12]
70005400:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
70005404:	687b      	ldr	r3, [r7, #4]
70005406:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
70005408:	200a      	movs	r0, #10
7000540a:	f7fc f805 	bl	70001418 <HAL_Delay>
      ms += 10U;
7000540e:	68fb      	ldr	r3, [r7, #12]
70005410:	330a      	adds	r3, #10
70005412:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
70005414:	6878      	ldr	r0, [r7, #4]
70005416:	f001 f966 	bl	700066e6 <USB_GetMode>
7000541a:	4603      	mov	r3, r0
7000541c:	2b00      	cmp	r3, #0
7000541e:	d005      	beq.n	7000542c <USB_SetCurrentMode+0x84>
70005420:	68fb      	ldr	r3, [r7, #12]
70005422:	2bc7      	cmp	r3, #199	@ 0xc7
70005424:	d9f0      	bls.n	70005408 <USB_SetCurrentMode+0x60>
70005426:	e001      	b.n	7000542c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
70005428:	2301      	movs	r3, #1
7000542a:	e005      	b.n	70005438 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
7000542c:	68fb      	ldr	r3, [r7, #12]
7000542e:	2bc8      	cmp	r3, #200	@ 0xc8
70005430:	d101      	bne.n	70005436 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
70005432:	2301      	movs	r3, #1
70005434:	e000      	b.n	70005438 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
70005436:	2300      	movs	r3, #0
}
70005438:	4618      	mov	r0, r3
7000543a:	3710      	adds	r7, #16
7000543c:	46bd      	mov	sp, r7
7000543e:	bd80      	pop	{r7, pc}

70005440 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
70005440:	b084      	sub	sp, #16
70005442:	b580      	push	{r7, lr}
70005444:	b086      	sub	sp, #24
70005446:	af00      	add	r7, sp, #0
70005448:	6078      	str	r0, [r7, #4]
7000544a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
7000544e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
70005452:	2300      	movs	r3, #0
70005454:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
70005456:	687b      	ldr	r3, [r7, #4]
70005458:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
7000545a:	2300      	movs	r3, #0
7000545c:	613b      	str	r3, [r7, #16]
7000545e:	e009      	b.n	70005474 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
70005460:	687a      	ldr	r2, [r7, #4]
70005462:	693b      	ldr	r3, [r7, #16]
70005464:	3340      	adds	r3, #64	@ 0x40
70005466:	009b      	lsls	r3, r3, #2
70005468:	4413      	add	r3, r2
7000546a:	2200      	movs	r2, #0
7000546c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
7000546e:	693b      	ldr	r3, [r7, #16]
70005470:	3301      	adds	r3, #1
70005472:	613b      	str	r3, [r7, #16]
70005474:	693b      	ldr	r3, [r7, #16]
70005476:	2b0e      	cmp	r3, #14
70005478:	d9f2      	bls.n	70005460 <USB_DevInit+0x20>
  }

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
7000547a:	687b      	ldr	r3, [r7, #4]
7000547c:	68db      	ldr	r3, [r3, #12]
7000547e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70005482:	2b00      	cmp	r3, #0
70005484:	d105      	bne.n	70005492 <USB_DevInit+0x52>
  {
    /* Disable USB PHY pulldown resistors */
    USBx->GCCFG &= ~USB_OTG_GCCFG_PULLDOWNEN;
70005486:	687b      	ldr	r3, [r7, #4]
70005488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
7000548a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
7000548e:	687b      	ldr	r3, [r7, #4]
70005490:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
70005492:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
70005496:	2b00      	cmp	r3, #0
70005498:	d12f      	bne.n	700054fa <USB_DevInit+0xba>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
7000549a:	68fb      	ldr	r3, [r7, #12]
7000549c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700054a0:	685b      	ldr	r3, [r3, #4]
700054a2:	68fa      	ldr	r2, [r7, #12]
700054a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700054a8:	f043 0302 	orr.w	r3, r3, #2
700054ac:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
700054ae:	687b      	ldr	r3, [r7, #4]
700054b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700054b2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
700054b6:	687b      	ldr	r3, [r7, #4]
700054b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U)
700054ba:	687b      	ldr	r3, [r7, #4]
700054bc:	68db      	ldr	r3, [r3, #12]
700054be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
700054c2:	2b00      	cmp	r3, #0
700054c4:	d00c      	beq.n	700054e0 <USB_DevInit+0xa0>
    {
      USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
700054c6:	687b      	ldr	r3, [r7, #4]
700054c8:	681b      	ldr	r3, [r3, #0]
700054ca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
700054ce:	687b      	ldr	r3, [r7, #4]
700054d0:	601a      	str	r2, [r3, #0]
      USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
700054d2:	687b      	ldr	r3, [r7, #4]
700054d4:	681b      	ldr	r3, [r3, #0]
700054d6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
700054da:	687b      	ldr	r3, [r7, #4]
700054dc:	601a      	str	r2, [r3, #0]
700054de:	e031      	b.n	70005544 <USB_DevInit+0x104>
    }
    else
    {
      USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
700054e0:	687b      	ldr	r3, [r7, #4]
700054e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700054e4:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
700054e8:	687b      	ldr	r3, [r7, #4]
700054ea:	639a      	str	r2, [r3, #56]	@ 0x38
      USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
700054ec:	687b      	ldr	r3, [r7, #4]
700054ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700054f0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
700054f4:	687b      	ldr	r3, [r7, #4]
700054f6:	639a      	str	r2, [r3, #56]	@ 0x38
700054f8:	e024      	b.n	70005544 <USB_DevInit+0x104>
    }
  }
  else
  {
    /* B-peripheral session valid override disable */
    if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U)
700054fa:	687b      	ldr	r3, [r7, #4]
700054fc:	68db      	ldr	r3, [r3, #12]
700054fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70005502:	2b00      	cmp	r3, #0
70005504:	d00c      	beq.n	70005520 <USB_DevInit+0xe0>
    {
      USBx->GOTGCTL &= ~USB_OTG_GOTGCTL_BVALOEN;
70005506:	687b      	ldr	r3, [r7, #4]
70005508:	681b      	ldr	r3, [r3, #0]
7000550a:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
7000550e:	687b      	ldr	r3, [r7, #4]
70005510:	601a      	str	r2, [r3, #0]
      USBx->GOTGCTL &= ~USB_OTG_GOTGCTL_BVALOVAL;
70005512:	687b      	ldr	r3, [r7, #4]
70005514:	681b      	ldr	r3, [r3, #0]
70005516:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
7000551a:	687b      	ldr	r3, [r7, #4]
7000551c:	601a      	str	r2, [r3, #0]
7000551e:	e00b      	b.n	70005538 <USB_DevInit+0xf8>
    }
    else
    {
      USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALEXTOEN;
70005520:	687b      	ldr	r3, [r7, #4]
70005522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70005524:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
70005528:	687b      	ldr	r3, [r7, #4]
7000552a:	639a      	str	r2, [r3, #56]	@ 0x38
      USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
7000552c:	687b      	ldr	r3, [r7, #4]
7000552e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70005530:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
70005534:	687b      	ldr	r3, [r7, #4]
70005536:	639a      	str	r2, [r3, #56]	@ 0x38
    }

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
70005538:	687b      	ldr	r3, [r7, #4]
7000553a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
7000553c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
70005540:	687b      	ldr	r3, [r7, #4]
70005542:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
70005544:	68fb      	ldr	r3, [r7, #12]
70005546:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
7000554a:	461a      	mov	r2, r3
7000554c:	2300      	movs	r3, #0
7000554e:	6013      	str	r3, [r2, #0]

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
70005550:	687b      	ldr	r3, [r7, #4]
70005552:	68db      	ldr	r3, [r3, #12]
70005554:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70005558:	2b00      	cmp	r3, #0
7000555a:	d10d      	bne.n	70005578 <USB_DevInit+0x138>
  {
    if (cfg.speed == USBD_HS_SPEED)
7000555c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
70005560:	2b00      	cmp	r3, #0
70005562:	d104      	bne.n	7000556e <USB_DevInit+0x12e>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
70005564:	2100      	movs	r1, #0
70005566:	6878      	ldr	r0, [r7, #4]
70005568:	f000 f968 	bl	7000583c <USB_SetDevSpeed>
7000556c:	e008      	b.n	70005580 <USB_DevInit+0x140>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
7000556e:	2101      	movs	r1, #1
70005570:	6878      	ldr	r0, [r7, #4]
70005572:	f000 f963 	bl	7000583c <USB_SetDevSpeed>
70005576:	e003      	b.n	70005580 <USB_DevInit+0x140>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
70005578:	2103      	movs	r1, #3
7000557a:	6878      	ldr	r0, [r7, #4]
7000557c:	f000 f95e 	bl	7000583c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
70005580:	2110      	movs	r1, #16
70005582:	6878      	ldr	r0, [r7, #4]
70005584:	f000 f8fa 	bl	7000577c <USB_FlushTxFifo>
70005588:	4603      	mov	r3, r0
7000558a:	2b00      	cmp	r3, #0
7000558c:	d001      	beq.n	70005592 <USB_DevInit+0x152>
  {
    ret = HAL_ERROR;
7000558e:	2301      	movs	r3, #1
70005590:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
70005592:	6878      	ldr	r0, [r7, #4]
70005594:	f000 f924 	bl	700057e0 <USB_FlushRxFifo>
70005598:	4603      	mov	r3, r0
7000559a:	2b00      	cmp	r3, #0
7000559c:	d001      	beq.n	700055a2 <USB_DevInit+0x162>
  {
    ret = HAL_ERROR;
7000559e:	2301      	movs	r3, #1
700055a0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
700055a2:	68fb      	ldr	r3, [r7, #12]
700055a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700055a8:	461a      	mov	r2, r3
700055aa:	2300      	movs	r3, #0
700055ac:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
700055ae:	68fb      	ldr	r3, [r7, #12]
700055b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700055b4:	461a      	mov	r2, r3
700055b6:	2300      	movs	r3, #0
700055b8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
700055ba:	68fb      	ldr	r3, [r7, #12]
700055bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700055c0:	461a      	mov	r2, r3
700055c2:	2300      	movs	r3, #0
700055c4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
700055c6:	2300      	movs	r3, #0
700055c8:	613b      	str	r3, [r7, #16]
700055ca:	e043      	b.n	70005654 <USB_DevInit+0x214>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
700055cc:	693b      	ldr	r3, [r7, #16]
700055ce:	015a      	lsls	r2, r3, #5
700055d0:	68fb      	ldr	r3, [r7, #12]
700055d2:	4413      	add	r3, r2
700055d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700055d8:	681b      	ldr	r3, [r3, #0]
700055da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
700055de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
700055e2:	d118      	bne.n	70005616 <USB_DevInit+0x1d6>
    {
      if (i == 0U)
700055e4:	693b      	ldr	r3, [r7, #16]
700055e6:	2b00      	cmp	r3, #0
700055e8:	d10a      	bne.n	70005600 <USB_DevInit+0x1c0>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
700055ea:	693b      	ldr	r3, [r7, #16]
700055ec:	015a      	lsls	r2, r3, #5
700055ee:	68fb      	ldr	r3, [r7, #12]
700055f0:	4413      	add	r3, r2
700055f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700055f6:	461a      	mov	r2, r3
700055f8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
700055fc:	6013      	str	r3, [r2, #0]
700055fe:	e013      	b.n	70005628 <USB_DevInit+0x1e8>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
70005600:	693b      	ldr	r3, [r7, #16]
70005602:	015a      	lsls	r2, r3, #5
70005604:	68fb      	ldr	r3, [r7, #12]
70005606:	4413      	add	r3, r2
70005608:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000560c:	461a      	mov	r2, r3
7000560e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
70005612:	6013      	str	r3, [r2, #0]
70005614:	e008      	b.n	70005628 <USB_DevInit+0x1e8>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
70005616:	693b      	ldr	r3, [r7, #16]
70005618:	015a      	lsls	r2, r3, #5
7000561a:	68fb      	ldr	r3, [r7, #12]
7000561c:	4413      	add	r3, r2
7000561e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005622:	461a      	mov	r2, r3
70005624:	2300      	movs	r3, #0
70005626:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
70005628:	693b      	ldr	r3, [r7, #16]
7000562a:	015a      	lsls	r2, r3, #5
7000562c:	68fb      	ldr	r3, [r7, #12]
7000562e:	4413      	add	r3, r2
70005630:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005634:	461a      	mov	r2, r3
70005636:	2300      	movs	r3, #0
70005638:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
7000563a:	693b      	ldr	r3, [r7, #16]
7000563c:	015a      	lsls	r2, r3, #5
7000563e:	68fb      	ldr	r3, [r7, #12]
70005640:	4413      	add	r3, r2
70005642:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005646:	461a      	mov	r2, r3
70005648:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
7000564c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
7000564e:	693b      	ldr	r3, [r7, #16]
70005650:	3301      	adds	r3, #1
70005652:	613b      	str	r3, [r7, #16]
70005654:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
70005658:	461a      	mov	r2, r3
7000565a:	693b      	ldr	r3, [r7, #16]
7000565c:	4293      	cmp	r3, r2
7000565e:	d3b5      	bcc.n	700055cc <USB_DevInit+0x18c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
70005660:	2300      	movs	r3, #0
70005662:	613b      	str	r3, [r7, #16]
70005664:	e043      	b.n	700056ee <USB_DevInit+0x2ae>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
70005666:	693b      	ldr	r3, [r7, #16]
70005668:	015a      	lsls	r2, r3, #5
7000566a:	68fb      	ldr	r3, [r7, #12]
7000566c:	4413      	add	r3, r2
7000566e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005672:	681b      	ldr	r3, [r3, #0]
70005674:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70005678:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
7000567c:	d118      	bne.n	700056b0 <USB_DevInit+0x270>
    {
      if (i == 0U)
7000567e:	693b      	ldr	r3, [r7, #16]
70005680:	2b00      	cmp	r3, #0
70005682:	d10a      	bne.n	7000569a <USB_DevInit+0x25a>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
70005684:	693b      	ldr	r3, [r7, #16]
70005686:	015a      	lsls	r2, r3, #5
70005688:	68fb      	ldr	r3, [r7, #12]
7000568a:	4413      	add	r3, r2
7000568c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005690:	461a      	mov	r2, r3
70005692:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
70005696:	6013      	str	r3, [r2, #0]
70005698:	e013      	b.n	700056c2 <USB_DevInit+0x282>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
7000569a:	693b      	ldr	r3, [r7, #16]
7000569c:	015a      	lsls	r2, r3, #5
7000569e:	68fb      	ldr	r3, [r7, #12]
700056a0:	4413      	add	r3, r2
700056a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700056a6:	461a      	mov	r2, r3
700056a8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
700056ac:	6013      	str	r3, [r2, #0]
700056ae:	e008      	b.n	700056c2 <USB_DevInit+0x282>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
700056b0:	693b      	ldr	r3, [r7, #16]
700056b2:	015a      	lsls	r2, r3, #5
700056b4:	68fb      	ldr	r3, [r7, #12]
700056b6:	4413      	add	r3, r2
700056b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700056bc:	461a      	mov	r2, r3
700056be:	2300      	movs	r3, #0
700056c0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
700056c2:	693b      	ldr	r3, [r7, #16]
700056c4:	015a      	lsls	r2, r3, #5
700056c6:	68fb      	ldr	r3, [r7, #12]
700056c8:	4413      	add	r3, r2
700056ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700056ce:	461a      	mov	r2, r3
700056d0:	2300      	movs	r3, #0
700056d2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
700056d4:	693b      	ldr	r3, [r7, #16]
700056d6:	015a      	lsls	r2, r3, #5
700056d8:	68fb      	ldr	r3, [r7, #12]
700056da:	4413      	add	r3, r2
700056dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700056e0:	461a      	mov	r2, r3
700056e2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
700056e6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
700056e8:	693b      	ldr	r3, [r7, #16]
700056ea:	3301      	adds	r3, #1
700056ec:	613b      	str	r3, [r7, #16]
700056ee:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
700056f2:	461a      	mov	r2, r3
700056f4:	693b      	ldr	r3, [r7, #16]
700056f6:	4293      	cmp	r3, r2
700056f8:	d3b5      	bcc.n	70005666 <USB_DevInit+0x226>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
700056fa:	68fb      	ldr	r3, [r7, #12]
700056fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005700:	691b      	ldr	r3, [r3, #16]
70005702:	68fa      	ldr	r2, [r7, #12]
70005704:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70005708:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
7000570c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
7000570e:	687b      	ldr	r3, [r7, #4]
70005710:	2200      	movs	r2, #0
70005712:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
70005714:	687b      	ldr	r3, [r7, #4]
70005716:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
7000571a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
7000571c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
70005720:	2b00      	cmp	r3, #0
70005722:	d105      	bne.n	70005730 <USB_DevInit+0x2f0>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
70005724:	687b      	ldr	r3, [r7, #4]
70005726:	699b      	ldr	r3, [r3, #24]
70005728:	f043 0210 	orr.w	r2, r3, #16
7000572c:	687b      	ldr	r3, [r7, #4]
7000572e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
70005730:	687b      	ldr	r3, [r7, #4]
70005732:	699a      	ldr	r2, [r3, #24]
70005734:	4b0f      	ldr	r3, [pc, #60]	@ (70005774 <USB_DevInit+0x334>)
70005736:	4313      	orrs	r3, r2
70005738:	687a      	ldr	r2, [r7, #4]
7000573a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
7000573c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
70005740:	2b00      	cmp	r3, #0
70005742:	d005      	beq.n	70005750 <USB_DevInit+0x310>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
70005744:	687b      	ldr	r3, [r7, #4]
70005746:	699b      	ldr	r3, [r3, #24]
70005748:	f043 0208 	orr.w	r2, r3, #8
7000574c:	687b      	ldr	r3, [r7, #4]
7000574e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
70005750:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
70005754:	2b01      	cmp	r3, #1
70005756:	d105      	bne.n	70005764 <USB_DevInit+0x324>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
70005758:	687b      	ldr	r3, [r7, #4]
7000575a:	699a      	ldr	r2, [r3, #24]
7000575c:	4b06      	ldr	r3, [pc, #24]	@ (70005778 <USB_DevInit+0x338>)
7000575e:	4313      	orrs	r3, r2
70005760:	687a      	ldr	r2, [r7, #4]
70005762:	6193      	str	r3, [r2, #24]
  }

  return ret;
70005764:	7dfb      	ldrb	r3, [r7, #23]
}
70005766:	4618      	mov	r0, r3
70005768:	3718      	adds	r7, #24
7000576a:	46bd      	mov	sp, r7
7000576c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
70005770:	b004      	add	sp, #16
70005772:	4770      	bx	lr
70005774:	803c3800 	.word	0x803c3800
70005778:	40000004 	.word	0x40000004

7000577c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
7000577c:	b480      	push	{r7}
7000577e:	b085      	sub	sp, #20
70005780:	af00      	add	r7, sp, #0
70005782:	6078      	str	r0, [r7, #4]
70005784:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
70005786:	2300      	movs	r3, #0
70005788:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
7000578a:	68fb      	ldr	r3, [r7, #12]
7000578c:	3301      	adds	r3, #1
7000578e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
70005790:	68fb      	ldr	r3, [r7, #12]
70005792:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
70005796:	d901      	bls.n	7000579c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
70005798:	2303      	movs	r3, #3
7000579a:	e01b      	b.n	700057d4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
7000579c:	687b      	ldr	r3, [r7, #4]
7000579e:	691b      	ldr	r3, [r3, #16]
700057a0:	2b00      	cmp	r3, #0
700057a2:	daf2      	bge.n	7000578a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
700057a4:	2300      	movs	r3, #0
700057a6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
700057a8:	683b      	ldr	r3, [r7, #0]
700057aa:	019b      	lsls	r3, r3, #6
700057ac:	f043 0220 	orr.w	r2, r3, #32
700057b0:	687b      	ldr	r3, [r7, #4]
700057b2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
700057b4:	68fb      	ldr	r3, [r7, #12]
700057b6:	3301      	adds	r3, #1
700057b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
700057ba:	68fb      	ldr	r3, [r7, #12]
700057bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
700057c0:	d901      	bls.n	700057c6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
700057c2:	2303      	movs	r3, #3
700057c4:	e006      	b.n	700057d4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
700057c6:	687b      	ldr	r3, [r7, #4]
700057c8:	691b      	ldr	r3, [r3, #16]
700057ca:	f003 0320 	and.w	r3, r3, #32
700057ce:	2b20      	cmp	r3, #32
700057d0:	d0f0      	beq.n	700057b4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
700057d2:	2300      	movs	r3, #0
}
700057d4:	4618      	mov	r0, r3
700057d6:	3714      	adds	r7, #20
700057d8:	46bd      	mov	sp, r7
700057da:	f85d 7b04 	ldr.w	r7, [sp], #4
700057de:	4770      	bx	lr

700057e0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
700057e0:	b480      	push	{r7}
700057e2:	b085      	sub	sp, #20
700057e4:	af00      	add	r7, sp, #0
700057e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
700057e8:	2300      	movs	r3, #0
700057ea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
700057ec:	68fb      	ldr	r3, [r7, #12]
700057ee:	3301      	adds	r3, #1
700057f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
700057f2:	68fb      	ldr	r3, [r7, #12]
700057f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
700057f8:	d901      	bls.n	700057fe <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
700057fa:	2303      	movs	r3, #3
700057fc:	e018      	b.n	70005830 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
700057fe:	687b      	ldr	r3, [r7, #4]
70005800:	691b      	ldr	r3, [r3, #16]
70005802:	2b00      	cmp	r3, #0
70005804:	daf2      	bge.n	700057ec <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
70005806:	2300      	movs	r3, #0
70005808:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
7000580a:	687b      	ldr	r3, [r7, #4]
7000580c:	2210      	movs	r2, #16
7000580e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
70005810:	68fb      	ldr	r3, [r7, #12]
70005812:	3301      	adds	r3, #1
70005814:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
70005816:	68fb      	ldr	r3, [r7, #12]
70005818:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
7000581c:	d901      	bls.n	70005822 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
7000581e:	2303      	movs	r3, #3
70005820:	e006      	b.n	70005830 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
70005822:	687b      	ldr	r3, [r7, #4]
70005824:	691b      	ldr	r3, [r3, #16]
70005826:	f003 0310 	and.w	r3, r3, #16
7000582a:	2b10      	cmp	r3, #16
7000582c:	d0f0      	beq.n	70005810 <USB_FlushRxFifo+0x30>

  return HAL_OK;
7000582e:	2300      	movs	r3, #0
}
70005830:	4618      	mov	r0, r3
70005832:	3714      	adds	r7, #20
70005834:	46bd      	mov	sp, r7
70005836:	f85d 7b04 	ldr.w	r7, [sp], #4
7000583a:	4770      	bx	lr

7000583c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
7000583c:	b480      	push	{r7}
7000583e:	b085      	sub	sp, #20
70005840:	af00      	add	r7, sp, #0
70005842:	6078      	str	r0, [r7, #4]
70005844:	460b      	mov	r3, r1
70005846:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
70005848:	687b      	ldr	r3, [r7, #4]
7000584a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
7000584c:	68fb      	ldr	r3, [r7, #12]
7000584e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005852:	681a      	ldr	r2, [r3, #0]
70005854:	78fb      	ldrb	r3, [r7, #3]
70005856:	68f9      	ldr	r1, [r7, #12]
70005858:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
7000585c:	4313      	orrs	r3, r2
7000585e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
70005860:	2300      	movs	r3, #0
}
70005862:	4618      	mov	r0, r3
70005864:	3714      	adds	r7, #20
70005866:	46bd      	mov	sp, r7
70005868:	f85d 7b04 	ldr.w	r7, [sp], #4
7000586c:	4770      	bx	lr

7000586e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
7000586e:	b480      	push	{r7}
70005870:	b087      	sub	sp, #28
70005872:	af00      	add	r7, sp, #0
70005874:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
70005876:	687b      	ldr	r3, [r7, #4]
70005878:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
7000587a:	693b      	ldr	r3, [r7, #16]
7000587c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005880:	689b      	ldr	r3, [r3, #8]
70005882:	f003 0306 	and.w	r3, r3, #6
70005886:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
70005888:	68fb      	ldr	r3, [r7, #12]
7000588a:	2b00      	cmp	r3, #0
7000588c:	d102      	bne.n	70005894 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
7000588e:	2300      	movs	r3, #0
70005890:	75fb      	strb	r3, [r7, #23]
70005892:	e00a      	b.n	700058aa <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
70005894:	68fb      	ldr	r3, [r7, #12]
70005896:	2b02      	cmp	r3, #2
70005898:	d002      	beq.n	700058a0 <USB_GetDevSpeed+0x32>
7000589a:	68fb      	ldr	r3, [r7, #12]
7000589c:	2b06      	cmp	r3, #6
7000589e:	d102      	bne.n	700058a6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
700058a0:	2302      	movs	r3, #2
700058a2:	75fb      	strb	r3, [r7, #23]
700058a4:	e001      	b.n	700058aa <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
700058a6:	230f      	movs	r3, #15
700058a8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
700058aa:	7dfb      	ldrb	r3, [r7, #23]
}
700058ac:	4618      	mov	r0, r3
700058ae:	371c      	adds	r7, #28
700058b0:	46bd      	mov	sp, r7
700058b2:	f85d 7b04 	ldr.w	r7, [sp], #4
700058b6:	4770      	bx	lr

700058b8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
700058b8:	b480      	push	{r7}
700058ba:	b085      	sub	sp, #20
700058bc:	af00      	add	r7, sp, #0
700058be:	6078      	str	r0, [r7, #4]
700058c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
700058c2:	687b      	ldr	r3, [r7, #4]
700058c4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
700058c6:	683b      	ldr	r3, [r7, #0]
700058c8:	781b      	ldrb	r3, [r3, #0]
700058ca:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
700058cc:	683b      	ldr	r3, [r7, #0]
700058ce:	785b      	ldrb	r3, [r3, #1]
700058d0:	2b01      	cmp	r3, #1
700058d2:	d139      	bne.n	70005948 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
700058d4:	68fb      	ldr	r3, [r7, #12]
700058d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700058da:	69da      	ldr	r2, [r3, #28]
700058dc:	683b      	ldr	r3, [r7, #0]
700058de:	781b      	ldrb	r3, [r3, #0]
700058e0:	f003 030f 	and.w	r3, r3, #15
700058e4:	2101      	movs	r1, #1
700058e6:	fa01 f303 	lsl.w	r3, r1, r3
700058ea:	b29b      	uxth	r3, r3
700058ec:	68f9      	ldr	r1, [r7, #12]
700058ee:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
700058f2:	4313      	orrs	r3, r2
700058f4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
700058f6:	68bb      	ldr	r3, [r7, #8]
700058f8:	015a      	lsls	r2, r3, #5
700058fa:	68fb      	ldr	r3, [r7, #12]
700058fc:	4413      	add	r3, r2
700058fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005902:	681b      	ldr	r3, [r3, #0]
70005904:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
70005908:	2b00      	cmp	r3, #0
7000590a:	d153      	bne.n	700059b4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
7000590c:	68bb      	ldr	r3, [r7, #8]
7000590e:	015a      	lsls	r2, r3, #5
70005910:	68fb      	ldr	r3, [r7, #12]
70005912:	4413      	add	r3, r2
70005914:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005918:	681a      	ldr	r2, [r3, #0]
7000591a:	683b      	ldr	r3, [r7, #0]
7000591c:	689b      	ldr	r3, [r3, #8]
7000591e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
70005922:	683b      	ldr	r3, [r7, #0]
70005924:	791b      	ldrb	r3, [r3, #4]
70005926:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
70005928:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
7000592a:	68bb      	ldr	r3, [r7, #8]
7000592c:	059b      	lsls	r3, r3, #22
7000592e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
70005930:	431a      	orrs	r2, r3
70005932:	68bb      	ldr	r3, [r7, #8]
70005934:	0159      	lsls	r1, r3, #5
70005936:	68fb      	ldr	r3, [r7, #12]
70005938:	440b      	add	r3, r1
7000593a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000593e:	4619      	mov	r1, r3
70005940:	4b20      	ldr	r3, [pc, #128]	@ (700059c4 <USB_ActivateEndpoint+0x10c>)
70005942:	4313      	orrs	r3, r2
70005944:	600b      	str	r3, [r1, #0]
70005946:	e035      	b.n	700059b4 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
70005948:	68fb      	ldr	r3, [r7, #12]
7000594a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000594e:	69da      	ldr	r2, [r3, #28]
70005950:	683b      	ldr	r3, [r7, #0]
70005952:	781b      	ldrb	r3, [r3, #0]
70005954:	f003 030f 	and.w	r3, r3, #15
70005958:	2101      	movs	r1, #1
7000595a:	fa01 f303 	lsl.w	r3, r1, r3
7000595e:	041b      	lsls	r3, r3, #16
70005960:	68f9      	ldr	r1, [r7, #12]
70005962:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005966:	4313      	orrs	r3, r2
70005968:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
7000596a:	68bb      	ldr	r3, [r7, #8]
7000596c:	015a      	lsls	r2, r3, #5
7000596e:	68fb      	ldr	r3, [r7, #12]
70005970:	4413      	add	r3, r2
70005972:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005976:	681b      	ldr	r3, [r3, #0]
70005978:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
7000597c:	2b00      	cmp	r3, #0
7000597e:	d119      	bne.n	700059b4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
70005980:	68bb      	ldr	r3, [r7, #8]
70005982:	015a      	lsls	r2, r3, #5
70005984:	68fb      	ldr	r3, [r7, #12]
70005986:	4413      	add	r3, r2
70005988:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000598c:	681a      	ldr	r2, [r3, #0]
7000598e:	683b      	ldr	r3, [r7, #0]
70005990:	689b      	ldr	r3, [r3, #8]
70005992:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
70005996:	683b      	ldr	r3, [r7, #0]
70005998:	791b      	ldrb	r3, [r3, #4]
7000599a:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
7000599c:	430b      	orrs	r3, r1
7000599e:	431a      	orrs	r2, r3
700059a0:	68bb      	ldr	r3, [r7, #8]
700059a2:	0159      	lsls	r1, r3, #5
700059a4:	68fb      	ldr	r3, [r7, #12]
700059a6:	440b      	add	r3, r1
700059a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700059ac:	4619      	mov	r1, r3
700059ae:	4b05      	ldr	r3, [pc, #20]	@ (700059c4 <USB_ActivateEndpoint+0x10c>)
700059b0:	4313      	orrs	r3, r2
700059b2:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
700059b4:	2300      	movs	r3, #0
}
700059b6:	4618      	mov	r0, r3
700059b8:	3714      	adds	r7, #20
700059ba:	46bd      	mov	sp, r7
700059bc:	f85d 7b04 	ldr.w	r7, [sp], #4
700059c0:	4770      	bx	lr
700059c2:	bf00      	nop
700059c4:	10008000 	.word	0x10008000

700059c8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
700059c8:	b480      	push	{r7}
700059ca:	b085      	sub	sp, #20
700059cc:	af00      	add	r7, sp, #0
700059ce:	6078      	str	r0, [r7, #4]
700059d0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
700059d2:	687b      	ldr	r3, [r7, #4]
700059d4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
700059d6:	683b      	ldr	r3, [r7, #0]
700059d8:	781b      	ldrb	r3, [r3, #0]
700059da:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
700059dc:	683b      	ldr	r3, [r7, #0]
700059de:	785b      	ldrb	r3, [r3, #1]
700059e0:	2b01      	cmp	r3, #1
700059e2:	d161      	bne.n	70005aa8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
700059e4:	68bb      	ldr	r3, [r7, #8]
700059e6:	015a      	lsls	r2, r3, #5
700059e8:	68fb      	ldr	r3, [r7, #12]
700059ea:	4413      	add	r3, r2
700059ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700059f0:	681b      	ldr	r3, [r3, #0]
700059f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
700059f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
700059fa:	d11f      	bne.n	70005a3c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
700059fc:	68bb      	ldr	r3, [r7, #8]
700059fe:	015a      	lsls	r2, r3, #5
70005a00:	68fb      	ldr	r3, [r7, #12]
70005a02:	4413      	add	r3, r2
70005a04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005a08:	681b      	ldr	r3, [r3, #0]
70005a0a:	68ba      	ldr	r2, [r7, #8]
70005a0c:	0151      	lsls	r1, r2, #5
70005a0e:	68fa      	ldr	r2, [r7, #12]
70005a10:	440a      	add	r2, r1
70005a12:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005a16:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70005a1a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
70005a1c:	68bb      	ldr	r3, [r7, #8]
70005a1e:	015a      	lsls	r2, r3, #5
70005a20:	68fb      	ldr	r3, [r7, #12]
70005a22:	4413      	add	r3, r2
70005a24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005a28:	681b      	ldr	r3, [r3, #0]
70005a2a:	68ba      	ldr	r2, [r7, #8]
70005a2c:	0151      	lsls	r1, r2, #5
70005a2e:	68fa      	ldr	r2, [r7, #12]
70005a30:	440a      	add	r2, r1
70005a32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005a36:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
70005a3a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
70005a3c:	68fb      	ldr	r3, [r7, #12]
70005a3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005a42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
70005a44:	683b      	ldr	r3, [r7, #0]
70005a46:	781b      	ldrb	r3, [r3, #0]
70005a48:	f003 030f 	and.w	r3, r3, #15
70005a4c:	2101      	movs	r1, #1
70005a4e:	fa01 f303 	lsl.w	r3, r1, r3
70005a52:	b29b      	uxth	r3, r3
70005a54:	43db      	mvns	r3, r3
70005a56:	68f9      	ldr	r1, [r7, #12]
70005a58:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005a5c:	4013      	ands	r3, r2
70005a5e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
70005a60:	68fb      	ldr	r3, [r7, #12]
70005a62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005a66:	69da      	ldr	r2, [r3, #28]
70005a68:	683b      	ldr	r3, [r7, #0]
70005a6a:	781b      	ldrb	r3, [r3, #0]
70005a6c:	f003 030f 	and.w	r3, r3, #15
70005a70:	2101      	movs	r1, #1
70005a72:	fa01 f303 	lsl.w	r3, r1, r3
70005a76:	b29b      	uxth	r3, r3
70005a78:	43db      	mvns	r3, r3
70005a7a:	68f9      	ldr	r1, [r7, #12]
70005a7c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005a80:	4013      	ands	r3, r2
70005a82:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
70005a84:	68bb      	ldr	r3, [r7, #8]
70005a86:	015a      	lsls	r2, r3, #5
70005a88:	68fb      	ldr	r3, [r7, #12]
70005a8a:	4413      	add	r3, r2
70005a8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005a90:	681a      	ldr	r2, [r3, #0]
70005a92:	68bb      	ldr	r3, [r7, #8]
70005a94:	0159      	lsls	r1, r3, #5
70005a96:	68fb      	ldr	r3, [r7, #12]
70005a98:	440b      	add	r3, r1
70005a9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005a9e:	4619      	mov	r1, r3
70005aa0:	4b35      	ldr	r3, [pc, #212]	@ (70005b78 <USB_DeactivateEndpoint+0x1b0>)
70005aa2:	4013      	ands	r3, r2
70005aa4:	600b      	str	r3, [r1, #0]
70005aa6:	e060      	b.n	70005b6a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
70005aa8:	68bb      	ldr	r3, [r7, #8]
70005aaa:	015a      	lsls	r2, r3, #5
70005aac:	68fb      	ldr	r3, [r7, #12]
70005aae:	4413      	add	r3, r2
70005ab0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005ab4:	681b      	ldr	r3, [r3, #0]
70005ab6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70005aba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70005abe:	d11f      	bne.n	70005b00 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
70005ac0:	68bb      	ldr	r3, [r7, #8]
70005ac2:	015a      	lsls	r2, r3, #5
70005ac4:	68fb      	ldr	r3, [r7, #12]
70005ac6:	4413      	add	r3, r2
70005ac8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005acc:	681b      	ldr	r3, [r3, #0]
70005ace:	68ba      	ldr	r2, [r7, #8]
70005ad0:	0151      	lsls	r1, r2, #5
70005ad2:	68fa      	ldr	r2, [r7, #12]
70005ad4:	440a      	add	r2, r1
70005ad6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70005ada:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70005ade:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
70005ae0:	68bb      	ldr	r3, [r7, #8]
70005ae2:	015a      	lsls	r2, r3, #5
70005ae4:	68fb      	ldr	r3, [r7, #12]
70005ae6:	4413      	add	r3, r2
70005ae8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005aec:	681b      	ldr	r3, [r3, #0]
70005aee:	68ba      	ldr	r2, [r7, #8]
70005af0:	0151      	lsls	r1, r2, #5
70005af2:	68fa      	ldr	r2, [r7, #12]
70005af4:	440a      	add	r2, r1
70005af6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70005afa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
70005afe:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
70005b00:	68fb      	ldr	r3, [r7, #12]
70005b02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005b06:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
70005b08:	683b      	ldr	r3, [r7, #0]
70005b0a:	781b      	ldrb	r3, [r3, #0]
70005b0c:	f003 030f 	and.w	r3, r3, #15
70005b10:	2101      	movs	r1, #1
70005b12:	fa01 f303 	lsl.w	r3, r1, r3
70005b16:	041b      	lsls	r3, r3, #16
70005b18:	43db      	mvns	r3, r3
70005b1a:	68f9      	ldr	r1, [r7, #12]
70005b1c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005b20:	4013      	ands	r3, r2
70005b22:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
70005b24:	68fb      	ldr	r3, [r7, #12]
70005b26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005b2a:	69da      	ldr	r2, [r3, #28]
70005b2c:	683b      	ldr	r3, [r7, #0]
70005b2e:	781b      	ldrb	r3, [r3, #0]
70005b30:	f003 030f 	and.w	r3, r3, #15
70005b34:	2101      	movs	r1, #1
70005b36:	fa01 f303 	lsl.w	r3, r1, r3
70005b3a:	041b      	lsls	r3, r3, #16
70005b3c:	43db      	mvns	r3, r3
70005b3e:	68f9      	ldr	r1, [r7, #12]
70005b40:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005b44:	4013      	ands	r3, r2
70005b46:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
70005b48:	68bb      	ldr	r3, [r7, #8]
70005b4a:	015a      	lsls	r2, r3, #5
70005b4c:	68fb      	ldr	r3, [r7, #12]
70005b4e:	4413      	add	r3, r2
70005b50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005b54:	681a      	ldr	r2, [r3, #0]
70005b56:	68bb      	ldr	r3, [r7, #8]
70005b58:	0159      	lsls	r1, r3, #5
70005b5a:	68fb      	ldr	r3, [r7, #12]
70005b5c:	440b      	add	r3, r1
70005b5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005b62:	4619      	mov	r1, r3
70005b64:	4b05      	ldr	r3, [pc, #20]	@ (70005b7c <USB_DeactivateEndpoint+0x1b4>)
70005b66:	4013      	ands	r3, r2
70005b68:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
70005b6a:	2300      	movs	r3, #0
}
70005b6c:	4618      	mov	r0, r3
70005b6e:	3714      	adds	r7, #20
70005b70:	46bd      	mov	sp, r7
70005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
70005b76:	4770      	bx	lr
70005b78:	ec337800 	.word	0xec337800
70005b7c:	eff37800 	.word	0xeff37800

70005b80 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
70005b80:	b580      	push	{r7, lr}
70005b82:	b08a      	sub	sp, #40	@ 0x28
70005b84:	af02      	add	r7, sp, #8
70005b86:	60f8      	str	r0, [r7, #12]
70005b88:	60b9      	str	r1, [r7, #8]
70005b8a:	4613      	mov	r3, r2
70005b8c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
70005b8e:	68fb      	ldr	r3, [r7, #12]
70005b90:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
70005b92:	68bb      	ldr	r3, [r7, #8]
70005b94:	781b      	ldrb	r3, [r3, #0]
70005b96:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
70005b98:	68bb      	ldr	r3, [r7, #8]
70005b9a:	785b      	ldrb	r3, [r3, #1]
70005b9c:	2b01      	cmp	r3, #1
70005b9e:	f040 8185 	bne.w	70005eac <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
70005ba2:	68bb      	ldr	r3, [r7, #8]
70005ba4:	691b      	ldr	r3, [r3, #16]
70005ba6:	2b00      	cmp	r3, #0
70005ba8:	d132      	bne.n	70005c10 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
70005baa:	69bb      	ldr	r3, [r7, #24]
70005bac:	015a      	lsls	r2, r3, #5
70005bae:	69fb      	ldr	r3, [r7, #28]
70005bb0:	4413      	add	r3, r2
70005bb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005bb6:	691a      	ldr	r2, [r3, #16]
70005bb8:	69bb      	ldr	r3, [r7, #24]
70005bba:	0159      	lsls	r1, r3, #5
70005bbc:	69fb      	ldr	r3, [r7, #28]
70005bbe:	440b      	add	r3, r1
70005bc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005bc4:	4619      	mov	r1, r3
70005bc6:	4ba7      	ldr	r3, [pc, #668]	@ (70005e64 <USB_EPStartXfer+0x2e4>)
70005bc8:	4013      	ands	r3, r2
70005bca:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
70005bcc:	69bb      	ldr	r3, [r7, #24]
70005bce:	015a      	lsls	r2, r3, #5
70005bd0:	69fb      	ldr	r3, [r7, #28]
70005bd2:	4413      	add	r3, r2
70005bd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005bd8:	691b      	ldr	r3, [r3, #16]
70005bda:	69ba      	ldr	r2, [r7, #24]
70005bdc:	0151      	lsls	r1, r2, #5
70005bde:	69fa      	ldr	r2, [r7, #28]
70005be0:	440a      	add	r2, r1
70005be2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005be6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70005bea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
70005bec:	69bb      	ldr	r3, [r7, #24]
70005bee:	015a      	lsls	r2, r3, #5
70005bf0:	69fb      	ldr	r3, [r7, #28]
70005bf2:	4413      	add	r3, r2
70005bf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005bf8:	691a      	ldr	r2, [r3, #16]
70005bfa:	69bb      	ldr	r3, [r7, #24]
70005bfc:	0159      	lsls	r1, r3, #5
70005bfe:	69fb      	ldr	r3, [r7, #28]
70005c00:	440b      	add	r3, r1
70005c02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005c06:	4619      	mov	r1, r3
70005c08:	4b97      	ldr	r3, [pc, #604]	@ (70005e68 <USB_EPStartXfer+0x2e8>)
70005c0a:	4013      	ands	r3, r2
70005c0c:	610b      	str	r3, [r1, #16]
70005c0e:	e097      	b.n	70005d40 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
70005c10:	69bb      	ldr	r3, [r7, #24]
70005c12:	015a      	lsls	r2, r3, #5
70005c14:	69fb      	ldr	r3, [r7, #28]
70005c16:	4413      	add	r3, r2
70005c18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005c1c:	691a      	ldr	r2, [r3, #16]
70005c1e:	69bb      	ldr	r3, [r7, #24]
70005c20:	0159      	lsls	r1, r3, #5
70005c22:	69fb      	ldr	r3, [r7, #28]
70005c24:	440b      	add	r3, r1
70005c26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005c2a:	4619      	mov	r1, r3
70005c2c:	4b8e      	ldr	r3, [pc, #568]	@ (70005e68 <USB_EPStartXfer+0x2e8>)
70005c2e:	4013      	ands	r3, r2
70005c30:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
70005c32:	69bb      	ldr	r3, [r7, #24]
70005c34:	015a      	lsls	r2, r3, #5
70005c36:	69fb      	ldr	r3, [r7, #28]
70005c38:	4413      	add	r3, r2
70005c3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005c3e:	691a      	ldr	r2, [r3, #16]
70005c40:	69bb      	ldr	r3, [r7, #24]
70005c42:	0159      	lsls	r1, r3, #5
70005c44:	69fb      	ldr	r3, [r7, #28]
70005c46:	440b      	add	r3, r1
70005c48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005c4c:	4619      	mov	r1, r3
70005c4e:	4b85      	ldr	r3, [pc, #532]	@ (70005e64 <USB_EPStartXfer+0x2e4>)
70005c50:	4013      	ands	r3, r2
70005c52:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
70005c54:	69bb      	ldr	r3, [r7, #24]
70005c56:	2b00      	cmp	r3, #0
70005c58:	d11a      	bne.n	70005c90 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
70005c5a:	68bb      	ldr	r3, [r7, #8]
70005c5c:	691a      	ldr	r2, [r3, #16]
70005c5e:	68bb      	ldr	r3, [r7, #8]
70005c60:	689b      	ldr	r3, [r3, #8]
70005c62:	429a      	cmp	r2, r3
70005c64:	d903      	bls.n	70005c6e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
70005c66:	68bb      	ldr	r3, [r7, #8]
70005c68:	689a      	ldr	r2, [r3, #8]
70005c6a:	68bb      	ldr	r3, [r7, #8]
70005c6c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
70005c6e:	69bb      	ldr	r3, [r7, #24]
70005c70:	015a      	lsls	r2, r3, #5
70005c72:	69fb      	ldr	r3, [r7, #28]
70005c74:	4413      	add	r3, r2
70005c76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005c7a:	691b      	ldr	r3, [r3, #16]
70005c7c:	69ba      	ldr	r2, [r7, #24]
70005c7e:	0151      	lsls	r1, r2, #5
70005c80:	69fa      	ldr	r2, [r7, #28]
70005c82:	440a      	add	r2, r1
70005c84:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005c88:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70005c8c:	6113      	str	r3, [r2, #16]
70005c8e:	e044      	b.n	70005d1a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
70005c90:	68bb      	ldr	r3, [r7, #8]
70005c92:	691a      	ldr	r2, [r3, #16]
70005c94:	68bb      	ldr	r3, [r7, #8]
70005c96:	689b      	ldr	r3, [r3, #8]
70005c98:	4413      	add	r3, r2
70005c9a:	1e5a      	subs	r2, r3, #1
70005c9c:	68bb      	ldr	r3, [r7, #8]
70005c9e:	689b      	ldr	r3, [r3, #8]
70005ca0:	fbb2 f3f3 	udiv	r3, r2, r3
70005ca4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
70005ca6:	69bb      	ldr	r3, [r7, #24]
70005ca8:	015a      	lsls	r2, r3, #5
70005caa:	69fb      	ldr	r3, [r7, #28]
70005cac:	4413      	add	r3, r2
70005cae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005cb2:	691a      	ldr	r2, [r3, #16]
70005cb4:	8afb      	ldrh	r3, [r7, #22]
70005cb6:	04d9      	lsls	r1, r3, #19
70005cb8:	4b6c      	ldr	r3, [pc, #432]	@ (70005e6c <USB_EPStartXfer+0x2ec>)
70005cba:	400b      	ands	r3, r1
70005cbc:	69b9      	ldr	r1, [r7, #24]
70005cbe:	0148      	lsls	r0, r1, #5
70005cc0:	69f9      	ldr	r1, [r7, #28]
70005cc2:	4401      	add	r1, r0
70005cc4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
70005cc8:	4313      	orrs	r3, r2
70005cca:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
70005ccc:	68bb      	ldr	r3, [r7, #8]
70005cce:	791b      	ldrb	r3, [r3, #4]
70005cd0:	2b01      	cmp	r3, #1
70005cd2:	d122      	bne.n	70005d1a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
70005cd4:	69bb      	ldr	r3, [r7, #24]
70005cd6:	015a      	lsls	r2, r3, #5
70005cd8:	69fb      	ldr	r3, [r7, #28]
70005cda:	4413      	add	r3, r2
70005cdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005ce0:	691b      	ldr	r3, [r3, #16]
70005ce2:	69ba      	ldr	r2, [r7, #24]
70005ce4:	0151      	lsls	r1, r2, #5
70005ce6:	69fa      	ldr	r2, [r7, #28]
70005ce8:	440a      	add	r2, r1
70005cea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005cee:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
70005cf2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
70005cf4:	69bb      	ldr	r3, [r7, #24]
70005cf6:	015a      	lsls	r2, r3, #5
70005cf8:	69fb      	ldr	r3, [r7, #28]
70005cfa:	4413      	add	r3, r2
70005cfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005d00:	691a      	ldr	r2, [r3, #16]
70005d02:	8afb      	ldrh	r3, [r7, #22]
70005d04:	075b      	lsls	r3, r3, #29
70005d06:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
70005d0a:	69b9      	ldr	r1, [r7, #24]
70005d0c:	0148      	lsls	r0, r1, #5
70005d0e:	69f9      	ldr	r1, [r7, #28]
70005d10:	4401      	add	r1, r0
70005d12:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
70005d16:	4313      	orrs	r3, r2
70005d18:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
70005d1a:	69bb      	ldr	r3, [r7, #24]
70005d1c:	015a      	lsls	r2, r3, #5
70005d1e:	69fb      	ldr	r3, [r7, #28]
70005d20:	4413      	add	r3, r2
70005d22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005d26:	691a      	ldr	r2, [r3, #16]
70005d28:	68bb      	ldr	r3, [r7, #8]
70005d2a:	691b      	ldr	r3, [r3, #16]
70005d2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
70005d30:	69b9      	ldr	r1, [r7, #24]
70005d32:	0148      	lsls	r0, r1, #5
70005d34:	69f9      	ldr	r1, [r7, #28]
70005d36:	4401      	add	r1, r0
70005d38:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
70005d3c:	4313      	orrs	r3, r2
70005d3e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
70005d40:	79fb      	ldrb	r3, [r7, #7]
70005d42:	2b01      	cmp	r3, #1
70005d44:	d14b      	bne.n	70005dde <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
70005d46:	68bb      	ldr	r3, [r7, #8]
70005d48:	69db      	ldr	r3, [r3, #28]
70005d4a:	2b00      	cmp	r3, #0
70005d4c:	d009      	beq.n	70005d62 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
70005d4e:	69bb      	ldr	r3, [r7, #24]
70005d50:	015a      	lsls	r2, r3, #5
70005d52:	69fb      	ldr	r3, [r7, #28]
70005d54:	4413      	add	r3, r2
70005d56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005d5a:	461a      	mov	r2, r3
70005d5c:	68bb      	ldr	r3, [r7, #8]
70005d5e:	69db      	ldr	r3, [r3, #28]
70005d60:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
70005d62:	68bb      	ldr	r3, [r7, #8]
70005d64:	791b      	ldrb	r3, [r3, #4]
70005d66:	2b01      	cmp	r3, #1
70005d68:	d128      	bne.n	70005dbc <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
70005d6a:	69fb      	ldr	r3, [r7, #28]
70005d6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005d70:	689b      	ldr	r3, [r3, #8]
70005d72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70005d76:	2b00      	cmp	r3, #0
70005d78:	d110      	bne.n	70005d9c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
70005d7a:	69bb      	ldr	r3, [r7, #24]
70005d7c:	015a      	lsls	r2, r3, #5
70005d7e:	69fb      	ldr	r3, [r7, #28]
70005d80:	4413      	add	r3, r2
70005d82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005d86:	681b      	ldr	r3, [r3, #0]
70005d88:	69ba      	ldr	r2, [r7, #24]
70005d8a:	0151      	lsls	r1, r2, #5
70005d8c:	69fa      	ldr	r2, [r7, #28]
70005d8e:	440a      	add	r2, r1
70005d90:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005d94:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70005d98:	6013      	str	r3, [r2, #0]
70005d9a:	e00f      	b.n	70005dbc <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
70005d9c:	69bb      	ldr	r3, [r7, #24]
70005d9e:	015a      	lsls	r2, r3, #5
70005da0:	69fb      	ldr	r3, [r7, #28]
70005da2:	4413      	add	r3, r2
70005da4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005da8:	681b      	ldr	r3, [r3, #0]
70005daa:	69ba      	ldr	r2, [r7, #24]
70005dac:	0151      	lsls	r1, r2, #5
70005dae:	69fa      	ldr	r2, [r7, #28]
70005db0:	440a      	add	r2, r1
70005db2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005db6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005dba:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
70005dbc:	69bb      	ldr	r3, [r7, #24]
70005dbe:	015a      	lsls	r2, r3, #5
70005dc0:	69fb      	ldr	r3, [r7, #28]
70005dc2:	4413      	add	r3, r2
70005dc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005dc8:	681b      	ldr	r3, [r3, #0]
70005dca:	69ba      	ldr	r2, [r7, #24]
70005dcc:	0151      	lsls	r1, r2, #5
70005dce:	69fa      	ldr	r2, [r7, #28]
70005dd0:	440a      	add	r2, r1
70005dd2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005dd6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
70005dda:	6013      	str	r3, [r2, #0]
70005ddc:	e169      	b.n	700060b2 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
70005dde:	69bb      	ldr	r3, [r7, #24]
70005de0:	015a      	lsls	r2, r3, #5
70005de2:	69fb      	ldr	r3, [r7, #28]
70005de4:	4413      	add	r3, r2
70005de6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005dea:	681b      	ldr	r3, [r3, #0]
70005dec:	69ba      	ldr	r2, [r7, #24]
70005dee:	0151      	lsls	r1, r2, #5
70005df0:	69fa      	ldr	r2, [r7, #28]
70005df2:	440a      	add	r2, r1
70005df4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005df8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
70005dfc:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
70005dfe:	68bb      	ldr	r3, [r7, #8]
70005e00:	791b      	ldrb	r3, [r3, #4]
70005e02:	2b01      	cmp	r3, #1
70005e04:	d015      	beq.n	70005e32 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
70005e06:	68bb      	ldr	r3, [r7, #8]
70005e08:	691b      	ldr	r3, [r3, #16]
70005e0a:	2b00      	cmp	r3, #0
70005e0c:	f000 8151 	beq.w	700060b2 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
70005e10:	69fb      	ldr	r3, [r7, #28]
70005e12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005e16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70005e18:	68bb      	ldr	r3, [r7, #8]
70005e1a:	781b      	ldrb	r3, [r3, #0]
70005e1c:	f003 030f 	and.w	r3, r3, #15
70005e20:	2101      	movs	r1, #1
70005e22:	fa01 f303 	lsl.w	r3, r1, r3
70005e26:	69f9      	ldr	r1, [r7, #28]
70005e28:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005e2c:	4313      	orrs	r3, r2
70005e2e:	634b      	str	r3, [r1, #52]	@ 0x34
70005e30:	e13f      	b.n	700060b2 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
70005e32:	69fb      	ldr	r3, [r7, #28]
70005e34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005e38:	689b      	ldr	r3, [r3, #8]
70005e3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70005e3e:	2b00      	cmp	r3, #0
70005e40:	d116      	bne.n	70005e70 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
70005e42:	69bb      	ldr	r3, [r7, #24]
70005e44:	015a      	lsls	r2, r3, #5
70005e46:	69fb      	ldr	r3, [r7, #28]
70005e48:	4413      	add	r3, r2
70005e4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005e4e:	681b      	ldr	r3, [r3, #0]
70005e50:	69ba      	ldr	r2, [r7, #24]
70005e52:	0151      	lsls	r1, r2, #5
70005e54:	69fa      	ldr	r2, [r7, #28]
70005e56:	440a      	add	r2, r1
70005e58:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005e5c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70005e60:	6013      	str	r3, [r2, #0]
70005e62:	e015      	b.n	70005e90 <USB_EPStartXfer+0x310>
70005e64:	e007ffff 	.word	0xe007ffff
70005e68:	fff80000 	.word	0xfff80000
70005e6c:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
70005e70:	69bb      	ldr	r3, [r7, #24]
70005e72:	015a      	lsls	r2, r3, #5
70005e74:	69fb      	ldr	r3, [r7, #28]
70005e76:	4413      	add	r3, r2
70005e78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005e7c:	681b      	ldr	r3, [r3, #0]
70005e7e:	69ba      	ldr	r2, [r7, #24]
70005e80:	0151      	lsls	r1, r2, #5
70005e82:	69fa      	ldr	r2, [r7, #28]
70005e84:	440a      	add	r2, r1
70005e86:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005e8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005e8e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
70005e90:	68bb      	ldr	r3, [r7, #8]
70005e92:	68d9      	ldr	r1, [r3, #12]
70005e94:	68bb      	ldr	r3, [r7, #8]
70005e96:	781a      	ldrb	r2, [r3, #0]
70005e98:	68bb      	ldr	r3, [r7, #8]
70005e9a:	691b      	ldr	r3, [r3, #16]
70005e9c:	b298      	uxth	r0, r3
70005e9e:	79fb      	ldrb	r3, [r7, #7]
70005ea0:	9300      	str	r3, [sp, #0]
70005ea2:	4603      	mov	r3, r0
70005ea4:	68f8      	ldr	r0, [r7, #12]
70005ea6:	f000 f9b9 	bl	7000621c <USB_WritePacket>
70005eaa:	e102      	b.n	700060b2 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
70005eac:	69bb      	ldr	r3, [r7, #24]
70005eae:	015a      	lsls	r2, r3, #5
70005eb0:	69fb      	ldr	r3, [r7, #28]
70005eb2:	4413      	add	r3, r2
70005eb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005eb8:	691a      	ldr	r2, [r3, #16]
70005eba:	69bb      	ldr	r3, [r7, #24]
70005ebc:	0159      	lsls	r1, r3, #5
70005ebe:	69fb      	ldr	r3, [r7, #28]
70005ec0:	440b      	add	r3, r1
70005ec2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005ec6:	4619      	mov	r1, r3
70005ec8:	4b7c      	ldr	r3, [pc, #496]	@ (700060bc <USB_EPStartXfer+0x53c>)
70005eca:	4013      	ands	r3, r2
70005ecc:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
70005ece:	69bb      	ldr	r3, [r7, #24]
70005ed0:	015a      	lsls	r2, r3, #5
70005ed2:	69fb      	ldr	r3, [r7, #28]
70005ed4:	4413      	add	r3, r2
70005ed6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005eda:	691a      	ldr	r2, [r3, #16]
70005edc:	69bb      	ldr	r3, [r7, #24]
70005ede:	0159      	lsls	r1, r3, #5
70005ee0:	69fb      	ldr	r3, [r7, #28]
70005ee2:	440b      	add	r3, r1
70005ee4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005ee8:	4619      	mov	r1, r3
70005eea:	4b75      	ldr	r3, [pc, #468]	@ (700060c0 <USB_EPStartXfer+0x540>)
70005eec:	4013      	ands	r3, r2
70005eee:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
70005ef0:	69bb      	ldr	r3, [r7, #24]
70005ef2:	2b00      	cmp	r3, #0
70005ef4:	d12f      	bne.n	70005f56 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
70005ef6:	68bb      	ldr	r3, [r7, #8]
70005ef8:	691b      	ldr	r3, [r3, #16]
70005efa:	2b00      	cmp	r3, #0
70005efc:	d003      	beq.n	70005f06 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
70005efe:	68bb      	ldr	r3, [r7, #8]
70005f00:	689a      	ldr	r2, [r3, #8]
70005f02:	68bb      	ldr	r3, [r7, #8]
70005f04:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
70005f06:	68bb      	ldr	r3, [r7, #8]
70005f08:	689a      	ldr	r2, [r3, #8]
70005f0a:	68bb      	ldr	r3, [r7, #8]
70005f0c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
70005f0e:	69bb      	ldr	r3, [r7, #24]
70005f10:	015a      	lsls	r2, r3, #5
70005f12:	69fb      	ldr	r3, [r7, #28]
70005f14:	4413      	add	r3, r2
70005f16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005f1a:	691a      	ldr	r2, [r3, #16]
70005f1c:	68bb      	ldr	r3, [r7, #8]
70005f1e:	6a1b      	ldr	r3, [r3, #32]
70005f20:	f3c3 0312 	ubfx	r3, r3, #0, #19
70005f24:	69b9      	ldr	r1, [r7, #24]
70005f26:	0148      	lsls	r0, r1, #5
70005f28:	69f9      	ldr	r1, [r7, #28]
70005f2a:	4401      	add	r1, r0
70005f2c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
70005f30:	4313      	orrs	r3, r2
70005f32:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
70005f34:	69bb      	ldr	r3, [r7, #24]
70005f36:	015a      	lsls	r2, r3, #5
70005f38:	69fb      	ldr	r3, [r7, #28]
70005f3a:	4413      	add	r3, r2
70005f3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005f40:	691b      	ldr	r3, [r3, #16]
70005f42:	69ba      	ldr	r2, [r7, #24]
70005f44:	0151      	lsls	r1, r2, #5
70005f46:	69fa      	ldr	r2, [r7, #28]
70005f48:	440a      	add	r2, r1
70005f4a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70005f4e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70005f52:	6113      	str	r3, [r2, #16]
70005f54:	e05f      	b.n	70006016 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
70005f56:	68bb      	ldr	r3, [r7, #8]
70005f58:	691b      	ldr	r3, [r3, #16]
70005f5a:	2b00      	cmp	r3, #0
70005f5c:	d123      	bne.n	70005fa6 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
70005f5e:	69bb      	ldr	r3, [r7, #24]
70005f60:	015a      	lsls	r2, r3, #5
70005f62:	69fb      	ldr	r3, [r7, #28]
70005f64:	4413      	add	r3, r2
70005f66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005f6a:	691a      	ldr	r2, [r3, #16]
70005f6c:	68bb      	ldr	r3, [r7, #8]
70005f6e:	689b      	ldr	r3, [r3, #8]
70005f70:	f3c3 0312 	ubfx	r3, r3, #0, #19
70005f74:	69b9      	ldr	r1, [r7, #24]
70005f76:	0148      	lsls	r0, r1, #5
70005f78:	69f9      	ldr	r1, [r7, #28]
70005f7a:	4401      	add	r1, r0
70005f7c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
70005f80:	4313      	orrs	r3, r2
70005f82:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
70005f84:	69bb      	ldr	r3, [r7, #24]
70005f86:	015a      	lsls	r2, r3, #5
70005f88:	69fb      	ldr	r3, [r7, #28]
70005f8a:	4413      	add	r3, r2
70005f8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005f90:	691b      	ldr	r3, [r3, #16]
70005f92:	69ba      	ldr	r2, [r7, #24]
70005f94:	0151      	lsls	r1, r2, #5
70005f96:	69fa      	ldr	r2, [r7, #28]
70005f98:	440a      	add	r2, r1
70005f9a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70005f9e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70005fa2:	6113      	str	r3, [r2, #16]
70005fa4:	e037      	b.n	70006016 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
70005fa6:	68bb      	ldr	r3, [r7, #8]
70005fa8:	691a      	ldr	r2, [r3, #16]
70005faa:	68bb      	ldr	r3, [r7, #8]
70005fac:	689b      	ldr	r3, [r3, #8]
70005fae:	4413      	add	r3, r2
70005fb0:	1e5a      	subs	r2, r3, #1
70005fb2:	68bb      	ldr	r3, [r7, #8]
70005fb4:	689b      	ldr	r3, [r3, #8]
70005fb6:	fbb2 f3f3 	udiv	r3, r2, r3
70005fba:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
70005fbc:	68bb      	ldr	r3, [r7, #8]
70005fbe:	689b      	ldr	r3, [r3, #8]
70005fc0:	8afa      	ldrh	r2, [r7, #22]
70005fc2:	fb03 f202 	mul.w	r2, r3, r2
70005fc6:	68bb      	ldr	r3, [r7, #8]
70005fc8:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
70005fca:	69bb      	ldr	r3, [r7, #24]
70005fcc:	015a      	lsls	r2, r3, #5
70005fce:	69fb      	ldr	r3, [r7, #28]
70005fd0:	4413      	add	r3, r2
70005fd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005fd6:	691a      	ldr	r2, [r3, #16]
70005fd8:	8afb      	ldrh	r3, [r7, #22]
70005fda:	04d9      	lsls	r1, r3, #19
70005fdc:	4b39      	ldr	r3, [pc, #228]	@ (700060c4 <USB_EPStartXfer+0x544>)
70005fde:	400b      	ands	r3, r1
70005fe0:	69b9      	ldr	r1, [r7, #24]
70005fe2:	0148      	lsls	r0, r1, #5
70005fe4:	69f9      	ldr	r1, [r7, #28]
70005fe6:	4401      	add	r1, r0
70005fe8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
70005fec:	4313      	orrs	r3, r2
70005fee:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
70005ff0:	69bb      	ldr	r3, [r7, #24]
70005ff2:	015a      	lsls	r2, r3, #5
70005ff4:	69fb      	ldr	r3, [r7, #28]
70005ff6:	4413      	add	r3, r2
70005ff8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005ffc:	691a      	ldr	r2, [r3, #16]
70005ffe:	68bb      	ldr	r3, [r7, #8]
70006000:	6a1b      	ldr	r3, [r3, #32]
70006002:	f3c3 0312 	ubfx	r3, r3, #0, #19
70006006:	69b9      	ldr	r1, [r7, #24]
70006008:	0148      	lsls	r0, r1, #5
7000600a:	69f9      	ldr	r1, [r7, #28]
7000600c:	4401      	add	r1, r0
7000600e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
70006012:	4313      	orrs	r3, r2
70006014:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
70006016:	79fb      	ldrb	r3, [r7, #7]
70006018:	2b01      	cmp	r3, #1
7000601a:	d10d      	bne.n	70006038 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
7000601c:	68bb      	ldr	r3, [r7, #8]
7000601e:	68db      	ldr	r3, [r3, #12]
70006020:	2b00      	cmp	r3, #0
70006022:	d009      	beq.n	70006038 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
70006024:	68bb      	ldr	r3, [r7, #8]
70006026:	68d9      	ldr	r1, [r3, #12]
70006028:	69bb      	ldr	r3, [r7, #24]
7000602a:	015a      	lsls	r2, r3, #5
7000602c:	69fb      	ldr	r3, [r7, #28]
7000602e:	4413      	add	r3, r2
70006030:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006034:	460a      	mov	r2, r1
70006036:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
70006038:	68bb      	ldr	r3, [r7, #8]
7000603a:	791b      	ldrb	r3, [r3, #4]
7000603c:	2b01      	cmp	r3, #1
7000603e:	d128      	bne.n	70006092 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
70006040:	69fb      	ldr	r3, [r7, #28]
70006042:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006046:	689b      	ldr	r3, [r3, #8]
70006048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
7000604c:	2b00      	cmp	r3, #0
7000604e:	d110      	bne.n	70006072 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
70006050:	69bb      	ldr	r3, [r7, #24]
70006052:	015a      	lsls	r2, r3, #5
70006054:	69fb      	ldr	r3, [r7, #28]
70006056:	4413      	add	r3, r2
70006058:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000605c:	681b      	ldr	r3, [r3, #0]
7000605e:	69ba      	ldr	r2, [r7, #24]
70006060:	0151      	lsls	r1, r2, #5
70006062:	69fa      	ldr	r2, [r7, #28]
70006064:	440a      	add	r2, r1
70006066:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
7000606a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
7000606e:	6013      	str	r3, [r2, #0]
70006070:	e00f      	b.n	70006092 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
70006072:	69bb      	ldr	r3, [r7, #24]
70006074:	015a      	lsls	r2, r3, #5
70006076:	69fb      	ldr	r3, [r7, #28]
70006078:	4413      	add	r3, r2
7000607a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000607e:	681b      	ldr	r3, [r3, #0]
70006080:	69ba      	ldr	r2, [r7, #24]
70006082:	0151      	lsls	r1, r2, #5
70006084:	69fa      	ldr	r2, [r7, #28]
70006086:	440a      	add	r2, r1
70006088:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
7000608c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70006090:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
70006092:	69bb      	ldr	r3, [r7, #24]
70006094:	015a      	lsls	r2, r3, #5
70006096:	69fb      	ldr	r3, [r7, #28]
70006098:	4413      	add	r3, r2
7000609a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000609e:	681b      	ldr	r3, [r3, #0]
700060a0:	69ba      	ldr	r2, [r7, #24]
700060a2:	0151      	lsls	r1, r2, #5
700060a4:	69fa      	ldr	r2, [r7, #28]
700060a6:	440a      	add	r2, r1
700060a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700060ac:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
700060b0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
700060b2:	2300      	movs	r3, #0
}
700060b4:	4618      	mov	r0, r3
700060b6:	3720      	adds	r7, #32
700060b8:	46bd      	mov	sp, r7
700060ba:	bd80      	pop	{r7, pc}
700060bc:	fff80000 	.word	0xfff80000
700060c0:	e007ffff 	.word	0xe007ffff
700060c4:	1ff80000 	.word	0x1ff80000

700060c8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
700060c8:	b480      	push	{r7}
700060ca:	b087      	sub	sp, #28
700060cc:	af00      	add	r7, sp, #0
700060ce:	6078      	str	r0, [r7, #4]
700060d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
700060d2:	2300      	movs	r3, #0
700060d4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
700060d6:	2300      	movs	r3, #0
700060d8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
700060da:	687b      	ldr	r3, [r7, #4]
700060dc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
700060de:	683b      	ldr	r3, [r7, #0]
700060e0:	785b      	ldrb	r3, [r3, #1]
700060e2:	2b01      	cmp	r3, #1
700060e4:	d14a      	bne.n	7000617c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
700060e6:	683b      	ldr	r3, [r7, #0]
700060e8:	781b      	ldrb	r3, [r3, #0]
700060ea:	015a      	lsls	r2, r3, #5
700060ec:	693b      	ldr	r3, [r7, #16]
700060ee:	4413      	add	r3, r2
700060f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700060f4:	681b      	ldr	r3, [r3, #0]
700060f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
700060fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
700060fe:	f040 8086 	bne.w	7000620e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
70006102:	683b      	ldr	r3, [r7, #0]
70006104:	781b      	ldrb	r3, [r3, #0]
70006106:	015a      	lsls	r2, r3, #5
70006108:	693b      	ldr	r3, [r7, #16]
7000610a:	4413      	add	r3, r2
7000610c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006110:	681b      	ldr	r3, [r3, #0]
70006112:	683a      	ldr	r2, [r7, #0]
70006114:	7812      	ldrb	r2, [r2, #0]
70006116:	0151      	lsls	r1, r2, #5
70006118:	693a      	ldr	r2, [r7, #16]
7000611a:	440a      	add	r2, r1
7000611c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70006120:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70006124:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
70006126:	683b      	ldr	r3, [r7, #0]
70006128:	781b      	ldrb	r3, [r3, #0]
7000612a:	015a      	lsls	r2, r3, #5
7000612c:	693b      	ldr	r3, [r7, #16]
7000612e:	4413      	add	r3, r2
70006130:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006134:	681b      	ldr	r3, [r3, #0]
70006136:	683a      	ldr	r2, [r7, #0]
70006138:	7812      	ldrb	r2, [r2, #0]
7000613a:	0151      	lsls	r1, r2, #5
7000613c:	693a      	ldr	r2, [r7, #16]
7000613e:	440a      	add	r2, r1
70006140:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70006144:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
70006148:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
7000614a:	68fb      	ldr	r3, [r7, #12]
7000614c:	3301      	adds	r3, #1
7000614e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
70006150:	68fb      	ldr	r3, [r7, #12]
70006152:	f242 7210 	movw	r2, #10000	@ 0x2710
70006156:	4293      	cmp	r3, r2
70006158:	d902      	bls.n	70006160 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
7000615a:	2301      	movs	r3, #1
7000615c:	75fb      	strb	r3, [r7, #23]
          break;
7000615e:	e056      	b.n	7000620e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
70006160:	683b      	ldr	r3, [r7, #0]
70006162:	781b      	ldrb	r3, [r3, #0]
70006164:	015a      	lsls	r2, r3, #5
70006166:	693b      	ldr	r3, [r7, #16]
70006168:	4413      	add	r3, r2
7000616a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000616e:	681b      	ldr	r3, [r3, #0]
70006170:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70006174:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70006178:	d0e7      	beq.n	7000614a <USB_EPStopXfer+0x82>
7000617a:	e048      	b.n	7000620e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
7000617c:	683b      	ldr	r3, [r7, #0]
7000617e:	781b      	ldrb	r3, [r3, #0]
70006180:	015a      	lsls	r2, r3, #5
70006182:	693b      	ldr	r3, [r7, #16]
70006184:	4413      	add	r3, r2
70006186:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000618a:	681b      	ldr	r3, [r3, #0]
7000618c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70006190:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70006194:	d13b      	bne.n	7000620e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
70006196:	683b      	ldr	r3, [r7, #0]
70006198:	781b      	ldrb	r3, [r3, #0]
7000619a:	015a      	lsls	r2, r3, #5
7000619c:	693b      	ldr	r3, [r7, #16]
7000619e:	4413      	add	r3, r2
700061a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700061a4:	681b      	ldr	r3, [r3, #0]
700061a6:	683a      	ldr	r2, [r7, #0]
700061a8:	7812      	ldrb	r2, [r2, #0]
700061aa:	0151      	lsls	r1, r2, #5
700061ac:	693a      	ldr	r2, [r7, #16]
700061ae:	440a      	add	r2, r1
700061b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700061b4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
700061b8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
700061ba:	683b      	ldr	r3, [r7, #0]
700061bc:	781b      	ldrb	r3, [r3, #0]
700061be:	015a      	lsls	r2, r3, #5
700061c0:	693b      	ldr	r3, [r7, #16]
700061c2:	4413      	add	r3, r2
700061c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700061c8:	681b      	ldr	r3, [r3, #0]
700061ca:	683a      	ldr	r2, [r7, #0]
700061cc:	7812      	ldrb	r2, [r2, #0]
700061ce:	0151      	lsls	r1, r2, #5
700061d0:	693a      	ldr	r2, [r7, #16]
700061d2:	440a      	add	r2, r1
700061d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700061d8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
700061dc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
700061de:	68fb      	ldr	r3, [r7, #12]
700061e0:	3301      	adds	r3, #1
700061e2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
700061e4:	68fb      	ldr	r3, [r7, #12]
700061e6:	f242 7210 	movw	r2, #10000	@ 0x2710
700061ea:	4293      	cmp	r3, r2
700061ec:	d902      	bls.n	700061f4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
700061ee:	2301      	movs	r3, #1
700061f0:	75fb      	strb	r3, [r7, #23]
          break;
700061f2:	e00c      	b.n	7000620e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
700061f4:	683b      	ldr	r3, [r7, #0]
700061f6:	781b      	ldrb	r3, [r3, #0]
700061f8:	015a      	lsls	r2, r3, #5
700061fa:	693b      	ldr	r3, [r7, #16]
700061fc:	4413      	add	r3, r2
700061fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006202:	681b      	ldr	r3, [r3, #0]
70006204:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70006208:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
7000620c:	d0e7      	beq.n	700061de <USB_EPStopXfer+0x116>
    }
  }

  return ret;
7000620e:	7dfb      	ldrb	r3, [r7, #23]
}
70006210:	4618      	mov	r0, r3
70006212:	371c      	adds	r7, #28
70006214:	46bd      	mov	sp, r7
70006216:	f85d 7b04 	ldr.w	r7, [sp], #4
7000621a:	4770      	bx	lr

7000621c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
7000621c:	b480      	push	{r7}
7000621e:	b089      	sub	sp, #36	@ 0x24
70006220:	af00      	add	r7, sp, #0
70006222:	60f8      	str	r0, [r7, #12]
70006224:	60b9      	str	r1, [r7, #8]
70006226:	4611      	mov	r1, r2
70006228:	461a      	mov	r2, r3
7000622a:	460b      	mov	r3, r1
7000622c:	71fb      	strb	r3, [r7, #7]
7000622e:	4613      	mov	r3, r2
70006230:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006232:	68fb      	ldr	r3, [r7, #12]
70006234:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
70006236:	68bb      	ldr	r3, [r7, #8]
70006238:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
7000623a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
7000623e:	2b00      	cmp	r3, #0
70006240:	d123      	bne.n	7000628a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
70006242:	88bb      	ldrh	r3, [r7, #4]
70006244:	3303      	adds	r3, #3
70006246:	089b      	lsrs	r3, r3, #2
70006248:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
7000624a:	2300      	movs	r3, #0
7000624c:	61bb      	str	r3, [r7, #24]
7000624e:	e018      	b.n	70006282 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
70006250:	79fb      	ldrb	r3, [r7, #7]
70006252:	031a      	lsls	r2, r3, #12
70006254:	697b      	ldr	r3, [r7, #20]
70006256:	4413      	add	r3, r2
70006258:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
7000625c:	461a      	mov	r2, r3
7000625e:	69fb      	ldr	r3, [r7, #28]
70006260:	681b      	ldr	r3, [r3, #0]
70006262:	6013      	str	r3, [r2, #0]
      pSrc++;
70006264:	69fb      	ldr	r3, [r7, #28]
70006266:	3301      	adds	r3, #1
70006268:	61fb      	str	r3, [r7, #28]
      pSrc++;
7000626a:	69fb      	ldr	r3, [r7, #28]
7000626c:	3301      	adds	r3, #1
7000626e:	61fb      	str	r3, [r7, #28]
      pSrc++;
70006270:	69fb      	ldr	r3, [r7, #28]
70006272:	3301      	adds	r3, #1
70006274:	61fb      	str	r3, [r7, #28]
      pSrc++;
70006276:	69fb      	ldr	r3, [r7, #28]
70006278:	3301      	adds	r3, #1
7000627a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
7000627c:	69bb      	ldr	r3, [r7, #24]
7000627e:	3301      	adds	r3, #1
70006280:	61bb      	str	r3, [r7, #24]
70006282:	69ba      	ldr	r2, [r7, #24]
70006284:	693b      	ldr	r3, [r7, #16]
70006286:	429a      	cmp	r2, r3
70006288:	d3e2      	bcc.n	70006250 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
7000628a:	2300      	movs	r3, #0
}
7000628c:	4618      	mov	r0, r3
7000628e:	3724      	adds	r7, #36	@ 0x24
70006290:	46bd      	mov	sp, r7
70006292:	f85d 7b04 	ldr.w	r7, [sp], #4
70006296:	4770      	bx	lr

70006298 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
70006298:	b480      	push	{r7}
7000629a:	b08b      	sub	sp, #44	@ 0x2c
7000629c:	af00      	add	r7, sp, #0
7000629e:	60f8      	str	r0, [r7, #12]
700062a0:	60b9      	str	r1, [r7, #8]
700062a2:	4613      	mov	r3, r2
700062a4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
700062a6:	68fb      	ldr	r3, [r7, #12]
700062a8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
700062aa:	68bb      	ldr	r3, [r7, #8]
700062ac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
700062ae:	88fb      	ldrh	r3, [r7, #6]
700062b0:	089b      	lsrs	r3, r3, #2
700062b2:	b29b      	uxth	r3, r3
700062b4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
700062b6:	88fb      	ldrh	r3, [r7, #6]
700062b8:	f003 0303 	and.w	r3, r3, #3
700062bc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
700062be:	2300      	movs	r3, #0
700062c0:	623b      	str	r3, [r7, #32]
700062c2:	e014      	b.n	700062ee <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
700062c4:	69bb      	ldr	r3, [r7, #24]
700062c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
700062ca:	681a      	ldr	r2, [r3, #0]
700062cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700062ce:	601a      	str	r2, [r3, #0]
    pDest++;
700062d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700062d2:	3301      	adds	r3, #1
700062d4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
700062d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700062d8:	3301      	adds	r3, #1
700062da:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
700062dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700062de:	3301      	adds	r3, #1
700062e0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
700062e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700062e4:	3301      	adds	r3, #1
700062e6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
700062e8:	6a3b      	ldr	r3, [r7, #32]
700062ea:	3301      	adds	r3, #1
700062ec:	623b      	str	r3, [r7, #32]
700062ee:	6a3a      	ldr	r2, [r7, #32]
700062f0:	697b      	ldr	r3, [r7, #20]
700062f2:	429a      	cmp	r2, r3
700062f4:	d3e6      	bcc.n	700062c4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
700062f6:	8bfb      	ldrh	r3, [r7, #30]
700062f8:	2b00      	cmp	r3, #0
700062fa:	d01e      	beq.n	7000633a <USB_ReadPacket+0xa2>
  {
    i = 0U;
700062fc:	2300      	movs	r3, #0
700062fe:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
70006300:	69bb      	ldr	r3, [r7, #24]
70006302:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
70006306:	461a      	mov	r2, r3
70006308:	f107 0310 	add.w	r3, r7, #16
7000630c:	6812      	ldr	r2, [r2, #0]
7000630e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
70006310:	693a      	ldr	r2, [r7, #16]
70006312:	6a3b      	ldr	r3, [r7, #32]
70006314:	b2db      	uxtb	r3, r3
70006316:	00db      	lsls	r3, r3, #3
70006318:	fa22 f303 	lsr.w	r3, r2, r3
7000631c:	b2da      	uxtb	r2, r3
7000631e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70006320:	701a      	strb	r2, [r3, #0]
      i++;
70006322:	6a3b      	ldr	r3, [r7, #32]
70006324:	3301      	adds	r3, #1
70006326:	623b      	str	r3, [r7, #32]
      pDest++;
70006328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000632a:	3301      	adds	r3, #1
7000632c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
7000632e:	8bfb      	ldrh	r3, [r7, #30]
70006330:	3b01      	subs	r3, #1
70006332:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
70006334:	8bfb      	ldrh	r3, [r7, #30]
70006336:	2b00      	cmp	r3, #0
70006338:	d1ea      	bne.n	70006310 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
7000633a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
7000633c:	4618      	mov	r0, r3
7000633e:	372c      	adds	r7, #44	@ 0x2c
70006340:	46bd      	mov	sp, r7
70006342:	f85d 7b04 	ldr.w	r7, [sp], #4
70006346:	4770      	bx	lr

70006348 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
70006348:	b480      	push	{r7}
7000634a:	b085      	sub	sp, #20
7000634c:	af00      	add	r7, sp, #0
7000634e:	6078      	str	r0, [r7, #4]
70006350:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006352:	687b      	ldr	r3, [r7, #4]
70006354:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
70006356:	683b      	ldr	r3, [r7, #0]
70006358:	781b      	ldrb	r3, [r3, #0]
7000635a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
7000635c:	683b      	ldr	r3, [r7, #0]
7000635e:	785b      	ldrb	r3, [r3, #1]
70006360:	2b01      	cmp	r3, #1
70006362:	d12c      	bne.n	700063be <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
70006364:	68bb      	ldr	r3, [r7, #8]
70006366:	015a      	lsls	r2, r3, #5
70006368:	68fb      	ldr	r3, [r7, #12]
7000636a:	4413      	add	r3, r2
7000636c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006370:	681b      	ldr	r3, [r3, #0]
70006372:	2b00      	cmp	r3, #0
70006374:	db12      	blt.n	7000639c <USB_EPSetStall+0x54>
70006376:	68bb      	ldr	r3, [r7, #8]
70006378:	2b00      	cmp	r3, #0
7000637a:	d00f      	beq.n	7000639c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
7000637c:	68bb      	ldr	r3, [r7, #8]
7000637e:	015a      	lsls	r2, r3, #5
70006380:	68fb      	ldr	r3, [r7, #12]
70006382:	4413      	add	r3, r2
70006384:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006388:	681b      	ldr	r3, [r3, #0]
7000638a:	68ba      	ldr	r2, [r7, #8]
7000638c:	0151      	lsls	r1, r2, #5
7000638e:	68fa      	ldr	r2, [r7, #12]
70006390:	440a      	add	r2, r1
70006392:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70006396:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
7000639a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
7000639c:	68bb      	ldr	r3, [r7, #8]
7000639e:	015a      	lsls	r2, r3, #5
700063a0:	68fb      	ldr	r3, [r7, #12]
700063a2:	4413      	add	r3, r2
700063a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700063a8:	681b      	ldr	r3, [r3, #0]
700063aa:	68ba      	ldr	r2, [r7, #8]
700063ac:	0151      	lsls	r1, r2, #5
700063ae:	68fa      	ldr	r2, [r7, #12]
700063b0:	440a      	add	r2, r1
700063b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
700063b6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
700063ba:	6013      	str	r3, [r2, #0]
700063bc:	e02b      	b.n	70006416 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
700063be:	68bb      	ldr	r3, [r7, #8]
700063c0:	015a      	lsls	r2, r3, #5
700063c2:	68fb      	ldr	r3, [r7, #12]
700063c4:	4413      	add	r3, r2
700063c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700063ca:	681b      	ldr	r3, [r3, #0]
700063cc:	2b00      	cmp	r3, #0
700063ce:	db12      	blt.n	700063f6 <USB_EPSetStall+0xae>
700063d0:	68bb      	ldr	r3, [r7, #8]
700063d2:	2b00      	cmp	r3, #0
700063d4:	d00f      	beq.n	700063f6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
700063d6:	68bb      	ldr	r3, [r7, #8]
700063d8:	015a      	lsls	r2, r3, #5
700063da:	68fb      	ldr	r3, [r7, #12]
700063dc:	4413      	add	r3, r2
700063de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700063e2:	681b      	ldr	r3, [r3, #0]
700063e4:	68ba      	ldr	r2, [r7, #8]
700063e6:	0151      	lsls	r1, r2, #5
700063e8:	68fa      	ldr	r2, [r7, #12]
700063ea:	440a      	add	r2, r1
700063ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700063f0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
700063f4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
700063f6:	68bb      	ldr	r3, [r7, #8]
700063f8:	015a      	lsls	r2, r3, #5
700063fa:	68fb      	ldr	r3, [r7, #12]
700063fc:	4413      	add	r3, r2
700063fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006402:	681b      	ldr	r3, [r3, #0]
70006404:	68ba      	ldr	r2, [r7, #8]
70006406:	0151      	lsls	r1, r2, #5
70006408:	68fa      	ldr	r2, [r7, #12]
7000640a:	440a      	add	r2, r1
7000640c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006410:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
70006414:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
70006416:	2300      	movs	r3, #0
}
70006418:	4618      	mov	r0, r3
7000641a:	3714      	adds	r7, #20
7000641c:	46bd      	mov	sp, r7
7000641e:	f85d 7b04 	ldr.w	r7, [sp], #4
70006422:	4770      	bx	lr

70006424 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
70006424:	b480      	push	{r7}
70006426:	b085      	sub	sp, #20
70006428:	af00      	add	r7, sp, #0
7000642a:	6078      	str	r0, [r7, #4]
7000642c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
7000642e:	687b      	ldr	r3, [r7, #4]
70006430:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
70006432:	683b      	ldr	r3, [r7, #0]
70006434:	781b      	ldrb	r3, [r3, #0]
70006436:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
70006438:	683b      	ldr	r3, [r7, #0]
7000643a:	785b      	ldrb	r3, [r3, #1]
7000643c:	2b01      	cmp	r3, #1
7000643e:	d128      	bne.n	70006492 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
70006440:	68bb      	ldr	r3, [r7, #8]
70006442:	015a      	lsls	r2, r3, #5
70006444:	68fb      	ldr	r3, [r7, #12]
70006446:	4413      	add	r3, r2
70006448:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000644c:	681b      	ldr	r3, [r3, #0]
7000644e:	68ba      	ldr	r2, [r7, #8]
70006450:	0151      	lsls	r1, r2, #5
70006452:	68fa      	ldr	r2, [r7, #12]
70006454:	440a      	add	r2, r1
70006456:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
7000645a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
7000645e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
70006460:	683b      	ldr	r3, [r7, #0]
70006462:	791b      	ldrb	r3, [r3, #4]
70006464:	2b03      	cmp	r3, #3
70006466:	d003      	beq.n	70006470 <USB_EPClearStall+0x4c>
70006468:	683b      	ldr	r3, [r7, #0]
7000646a:	791b      	ldrb	r3, [r3, #4]
7000646c:	2b02      	cmp	r3, #2
7000646e:	d138      	bne.n	700064e2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
70006470:	68bb      	ldr	r3, [r7, #8]
70006472:	015a      	lsls	r2, r3, #5
70006474:	68fb      	ldr	r3, [r7, #12]
70006476:	4413      	add	r3, r2
70006478:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000647c:	681b      	ldr	r3, [r3, #0]
7000647e:	68ba      	ldr	r2, [r7, #8]
70006480:	0151      	lsls	r1, r2, #5
70006482:	68fa      	ldr	r2, [r7, #12]
70006484:	440a      	add	r2, r1
70006486:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
7000648a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
7000648e:	6013      	str	r3, [r2, #0]
70006490:	e027      	b.n	700064e2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
70006492:	68bb      	ldr	r3, [r7, #8]
70006494:	015a      	lsls	r2, r3, #5
70006496:	68fb      	ldr	r3, [r7, #12]
70006498:	4413      	add	r3, r2
7000649a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000649e:	681b      	ldr	r3, [r3, #0]
700064a0:	68ba      	ldr	r2, [r7, #8]
700064a2:	0151      	lsls	r1, r2, #5
700064a4:	68fa      	ldr	r2, [r7, #12]
700064a6:	440a      	add	r2, r1
700064a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700064ac:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
700064b0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
700064b2:	683b      	ldr	r3, [r7, #0]
700064b4:	791b      	ldrb	r3, [r3, #4]
700064b6:	2b03      	cmp	r3, #3
700064b8:	d003      	beq.n	700064c2 <USB_EPClearStall+0x9e>
700064ba:	683b      	ldr	r3, [r7, #0]
700064bc:	791b      	ldrb	r3, [r3, #4]
700064be:	2b02      	cmp	r3, #2
700064c0:	d10f      	bne.n	700064e2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
700064c2:	68bb      	ldr	r3, [r7, #8]
700064c4:	015a      	lsls	r2, r3, #5
700064c6:	68fb      	ldr	r3, [r7, #12]
700064c8:	4413      	add	r3, r2
700064ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700064ce:	681b      	ldr	r3, [r3, #0]
700064d0:	68ba      	ldr	r2, [r7, #8]
700064d2:	0151      	lsls	r1, r2, #5
700064d4:	68fa      	ldr	r2, [r7, #12]
700064d6:	440a      	add	r2, r1
700064d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700064dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
700064e0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
700064e2:	2300      	movs	r3, #0
}
700064e4:	4618      	mov	r0, r3
700064e6:	3714      	adds	r7, #20
700064e8:	46bd      	mov	sp, r7
700064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
700064ee:	4770      	bx	lr

700064f0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
700064f0:	b480      	push	{r7}
700064f2:	b085      	sub	sp, #20
700064f4:	af00      	add	r7, sp, #0
700064f6:	6078      	str	r0, [r7, #4]
700064f8:	460b      	mov	r3, r1
700064fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
700064fc:	687b      	ldr	r3, [r7, #4]
700064fe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
70006500:	68fb      	ldr	r3, [r7, #12]
70006502:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006506:	681b      	ldr	r3, [r3, #0]
70006508:	68fa      	ldr	r2, [r7, #12]
7000650a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
7000650e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
70006512:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
70006514:	68fb      	ldr	r3, [r7, #12]
70006516:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000651a:	681a      	ldr	r2, [r3, #0]
7000651c:	78fb      	ldrb	r3, [r7, #3]
7000651e:	011b      	lsls	r3, r3, #4
70006520:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
70006524:	68f9      	ldr	r1, [r7, #12]
70006526:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
7000652a:	4313      	orrs	r3, r2
7000652c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
7000652e:	2300      	movs	r3, #0
}
70006530:	4618      	mov	r0, r3
70006532:	3714      	adds	r7, #20
70006534:	46bd      	mov	sp, r7
70006536:	f85d 7b04 	ldr.w	r7, [sp], #4
7000653a:	4770      	bx	lr

7000653c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
7000653c:	b480      	push	{r7}
7000653e:	b085      	sub	sp, #20
70006540:	af00      	add	r7, sp, #0
70006542:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006544:	687b      	ldr	r3, [r7, #4]
70006546:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
70006548:	68fb      	ldr	r3, [r7, #12]
7000654a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
7000654e:	681b      	ldr	r3, [r3, #0]
70006550:	68fa      	ldr	r2, [r7, #12]
70006552:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
70006556:	f023 0303 	bic.w	r3, r3, #3
7000655a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
7000655c:	68fb      	ldr	r3, [r7, #12]
7000655e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006562:	685b      	ldr	r3, [r3, #4]
70006564:	68fa      	ldr	r2, [r7, #12]
70006566:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
7000656a:	f023 0302 	bic.w	r3, r3, #2
7000656e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
70006570:	2300      	movs	r3, #0
}
70006572:	4618      	mov	r0, r3
70006574:	3714      	adds	r7, #20
70006576:	46bd      	mov	sp, r7
70006578:	f85d 7b04 	ldr.w	r7, [sp], #4
7000657c:	4770      	bx	lr

7000657e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
7000657e:	b480      	push	{r7}
70006580:	b085      	sub	sp, #20
70006582:	af00      	add	r7, sp, #0
70006584:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006586:	687b      	ldr	r3, [r7, #4]
70006588:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
7000658a:	68fb      	ldr	r3, [r7, #12]
7000658c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
70006590:	681b      	ldr	r3, [r3, #0]
70006592:	68fa      	ldr	r2, [r7, #12]
70006594:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
70006598:	f023 0303 	bic.w	r3, r3, #3
7000659c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
7000659e:	68fb      	ldr	r3, [r7, #12]
700065a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700065a4:	685b      	ldr	r3, [r3, #4]
700065a6:	68fa      	ldr	r2, [r7, #12]
700065a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700065ac:	f043 0302 	orr.w	r3, r3, #2
700065b0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
700065b2:	2300      	movs	r3, #0
}
700065b4:	4618      	mov	r0, r3
700065b6:	3714      	adds	r7, #20
700065b8:	46bd      	mov	sp, r7
700065ba:	f85d 7b04 	ldr.w	r7, [sp], #4
700065be:	4770      	bx	lr

700065c0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
700065c0:	b480      	push	{r7}
700065c2:	b085      	sub	sp, #20
700065c4:	af00      	add	r7, sp, #0
700065c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
700065c8:	687b      	ldr	r3, [r7, #4]
700065ca:	695b      	ldr	r3, [r3, #20]
700065cc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
700065ce:	687b      	ldr	r3, [r7, #4]
700065d0:	699b      	ldr	r3, [r3, #24]
700065d2:	68fa      	ldr	r2, [r7, #12]
700065d4:	4013      	ands	r3, r2
700065d6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
700065d8:	68fb      	ldr	r3, [r7, #12]
}
700065da:	4618      	mov	r0, r3
700065dc:	3714      	adds	r7, #20
700065de:	46bd      	mov	sp, r7
700065e0:	f85d 7b04 	ldr.w	r7, [sp], #4
700065e4:	4770      	bx	lr

700065e6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
700065e6:	b480      	push	{r7}
700065e8:	b085      	sub	sp, #20
700065ea:	af00      	add	r7, sp, #0
700065ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
700065ee:	687b      	ldr	r3, [r7, #4]
700065f0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
700065f2:	68fb      	ldr	r3, [r7, #12]
700065f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700065f8:	699b      	ldr	r3, [r3, #24]
700065fa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
700065fc:	68fb      	ldr	r3, [r7, #12]
700065fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006602:	69db      	ldr	r3, [r3, #28]
70006604:	68ba      	ldr	r2, [r7, #8]
70006606:	4013      	ands	r3, r2
70006608:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
7000660a:	68bb      	ldr	r3, [r7, #8]
7000660c:	0c1b      	lsrs	r3, r3, #16
}
7000660e:	4618      	mov	r0, r3
70006610:	3714      	adds	r7, #20
70006612:	46bd      	mov	sp, r7
70006614:	f85d 7b04 	ldr.w	r7, [sp], #4
70006618:	4770      	bx	lr

7000661a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
7000661a:	b480      	push	{r7}
7000661c:	b085      	sub	sp, #20
7000661e:	af00      	add	r7, sp, #0
70006620:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006622:	687b      	ldr	r3, [r7, #4]
70006624:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
70006626:	68fb      	ldr	r3, [r7, #12]
70006628:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000662c:	699b      	ldr	r3, [r3, #24]
7000662e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
70006630:	68fb      	ldr	r3, [r7, #12]
70006632:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006636:	69db      	ldr	r3, [r3, #28]
70006638:	68ba      	ldr	r2, [r7, #8]
7000663a:	4013      	ands	r3, r2
7000663c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
7000663e:	68bb      	ldr	r3, [r7, #8]
70006640:	b29b      	uxth	r3, r3
}
70006642:	4618      	mov	r0, r3
70006644:	3714      	adds	r7, #20
70006646:	46bd      	mov	sp, r7
70006648:	f85d 7b04 	ldr.w	r7, [sp], #4
7000664c:	4770      	bx	lr

7000664e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
7000664e:	b480      	push	{r7}
70006650:	b085      	sub	sp, #20
70006652:	af00      	add	r7, sp, #0
70006654:	6078      	str	r0, [r7, #4]
70006656:	460b      	mov	r3, r1
70006658:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
7000665a:	687b      	ldr	r3, [r7, #4]
7000665c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
7000665e:	78fb      	ldrb	r3, [r7, #3]
70006660:	015a      	lsls	r2, r3, #5
70006662:	68fb      	ldr	r3, [r7, #12]
70006664:	4413      	add	r3, r2
70006666:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000666a:	689b      	ldr	r3, [r3, #8]
7000666c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
7000666e:	68fb      	ldr	r3, [r7, #12]
70006670:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006674:	695b      	ldr	r3, [r3, #20]
70006676:	68ba      	ldr	r2, [r7, #8]
70006678:	4013      	ands	r3, r2
7000667a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
7000667c:	68bb      	ldr	r3, [r7, #8]
}
7000667e:	4618      	mov	r0, r3
70006680:	3714      	adds	r7, #20
70006682:	46bd      	mov	sp, r7
70006684:	f85d 7b04 	ldr.w	r7, [sp], #4
70006688:	4770      	bx	lr

7000668a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
7000668a:	b480      	push	{r7}
7000668c:	b087      	sub	sp, #28
7000668e:	af00      	add	r7, sp, #0
70006690:	6078      	str	r0, [r7, #4]
70006692:	460b      	mov	r3, r1
70006694:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006696:	687b      	ldr	r3, [r7, #4]
70006698:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
7000669a:	697b      	ldr	r3, [r7, #20]
7000669c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700066a0:	691b      	ldr	r3, [r3, #16]
700066a2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
700066a4:	697b      	ldr	r3, [r7, #20]
700066a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700066aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700066ac:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
700066ae:	78fb      	ldrb	r3, [r7, #3]
700066b0:	f003 030f 	and.w	r3, r3, #15
700066b4:	68fa      	ldr	r2, [r7, #12]
700066b6:	fa22 f303 	lsr.w	r3, r2, r3
700066ba:	01db      	lsls	r3, r3, #7
700066bc:	b2db      	uxtb	r3, r3
700066be:	693a      	ldr	r2, [r7, #16]
700066c0:	4313      	orrs	r3, r2
700066c2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
700066c4:	78fb      	ldrb	r3, [r7, #3]
700066c6:	015a      	lsls	r2, r3, #5
700066c8:	697b      	ldr	r3, [r7, #20]
700066ca:	4413      	add	r3, r2
700066cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700066d0:	689b      	ldr	r3, [r3, #8]
700066d2:	693a      	ldr	r2, [r7, #16]
700066d4:	4013      	ands	r3, r2
700066d6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
700066d8:	68bb      	ldr	r3, [r7, #8]
}
700066da:	4618      	mov	r0, r3
700066dc:	371c      	adds	r7, #28
700066de:	46bd      	mov	sp, r7
700066e0:	f85d 7b04 	ldr.w	r7, [sp], #4
700066e4:	4770      	bx	lr

700066e6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
700066e6:	b480      	push	{r7}
700066e8:	b083      	sub	sp, #12
700066ea:	af00      	add	r7, sp, #0
700066ec:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
700066ee:	687b      	ldr	r3, [r7, #4]
700066f0:	695b      	ldr	r3, [r3, #20]
700066f2:	f003 0301 	and.w	r3, r3, #1
}
700066f6:	4618      	mov	r0, r3
700066f8:	370c      	adds	r7, #12
700066fa:	46bd      	mov	sp, r7
700066fc:	f85d 7b04 	ldr.w	r7, [sp], #4
70006700:	4770      	bx	lr
	...

70006704 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
70006704:	b480      	push	{r7}
70006706:	b085      	sub	sp, #20
70006708:	af00      	add	r7, sp, #0
7000670a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
7000670c:	687b      	ldr	r3, [r7, #4]
7000670e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
70006710:	68fb      	ldr	r3, [r7, #12]
70006712:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006716:	681a      	ldr	r2, [r3, #0]
70006718:	68fb      	ldr	r3, [r7, #12]
7000671a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000671e:	4619      	mov	r1, r3
70006720:	4b09      	ldr	r3, [pc, #36]	@ (70006748 <USB_ActivateSetup+0x44>)
70006722:	4013      	ands	r3, r2
70006724:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
70006726:	68fb      	ldr	r3, [r7, #12]
70006728:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000672c:	685b      	ldr	r3, [r3, #4]
7000672e:	68fa      	ldr	r2, [r7, #12]
70006730:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70006734:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
70006738:	6053      	str	r3, [r2, #4]

  return HAL_OK;
7000673a:	2300      	movs	r3, #0
}
7000673c:	4618      	mov	r0, r3
7000673e:	3714      	adds	r7, #20
70006740:	46bd      	mov	sp, r7
70006742:	f85d 7b04 	ldr.w	r7, [sp], #4
70006746:	4770      	bx	lr
70006748:	fffff800 	.word	0xfffff800

7000674c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
7000674c:	b480      	push	{r7}
7000674e:	b087      	sub	sp, #28
70006750:	af00      	add	r7, sp, #0
70006752:	60f8      	str	r0, [r7, #12]
70006754:	460b      	mov	r3, r1
70006756:	607a      	str	r2, [r7, #4]
70006758:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
7000675a:	68fb      	ldr	r3, [r7, #12]
7000675c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
7000675e:	68fb      	ldr	r3, [r7, #12]
70006760:	333c      	adds	r3, #60	@ 0x3c
70006762:	3304      	adds	r3, #4
70006764:	681b      	ldr	r3, [r3, #0]
70006766:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
70006768:	693b      	ldr	r3, [r7, #16]
7000676a:	4a26      	ldr	r2, [pc, #152]	@ (70006804 <USB_EP0_OutStart+0xb8>)
7000676c:	4293      	cmp	r3, r2
7000676e:	d90a      	bls.n	70006786 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
70006770:	697b      	ldr	r3, [r7, #20]
70006772:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006776:	681b      	ldr	r3, [r3, #0]
70006778:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
7000677c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70006780:	d101      	bne.n	70006786 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
70006782:	2300      	movs	r3, #0
70006784:	e037      	b.n	700067f6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
70006786:	697b      	ldr	r3, [r7, #20]
70006788:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000678c:	461a      	mov	r2, r3
7000678e:	2300      	movs	r3, #0
70006790:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
70006792:	697b      	ldr	r3, [r7, #20]
70006794:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006798:	691b      	ldr	r3, [r3, #16]
7000679a:	697a      	ldr	r2, [r7, #20]
7000679c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700067a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
700067a4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
700067a6:	697b      	ldr	r3, [r7, #20]
700067a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700067ac:	691b      	ldr	r3, [r3, #16]
700067ae:	697a      	ldr	r2, [r7, #20]
700067b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700067b4:	f043 0318 	orr.w	r3, r3, #24
700067b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
700067ba:	697b      	ldr	r3, [r7, #20]
700067bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700067c0:	691b      	ldr	r3, [r3, #16]
700067c2:	697a      	ldr	r2, [r7, #20]
700067c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700067c8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
700067cc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
700067ce:	7afb      	ldrb	r3, [r7, #11]
700067d0:	2b01      	cmp	r3, #1
700067d2:	d10f      	bne.n	700067f4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
700067d4:	697b      	ldr	r3, [r7, #20]
700067d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700067da:	461a      	mov	r2, r3
700067dc:	687b      	ldr	r3, [r7, #4]
700067de:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
700067e0:	697b      	ldr	r3, [r7, #20]
700067e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700067e6:	681b      	ldr	r3, [r3, #0]
700067e8:	697a      	ldr	r2, [r7, #20]
700067ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700067ee:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
700067f2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
700067f4:	2300      	movs	r3, #0
}
700067f6:	4618      	mov	r0, r3
700067f8:	371c      	adds	r7, #28
700067fa:	46bd      	mov	sp, r7
700067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
70006800:	4770      	bx	lr
70006802:	bf00      	nop
70006804:	4f54300a 	.word	0x4f54300a

70006808 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
70006808:	b480      	push	{r7}
7000680a:	b085      	sub	sp, #20
7000680c:	af00      	add	r7, sp, #0
7000680e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
70006810:	2300      	movs	r3, #0
70006812:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
70006814:	68fb      	ldr	r3, [r7, #12]
70006816:	3301      	adds	r3, #1
70006818:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
7000681a:	68fb      	ldr	r3, [r7, #12]
7000681c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
70006820:	d901      	bls.n	70006826 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
70006822:	2303      	movs	r3, #3
70006824:	e01b      	b.n	7000685e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
70006826:	687b      	ldr	r3, [r7, #4]
70006828:	691b      	ldr	r3, [r3, #16]
7000682a:	2b00      	cmp	r3, #0
7000682c:	daf2      	bge.n	70006814 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
7000682e:	2300      	movs	r3, #0
70006830:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
70006832:	687b      	ldr	r3, [r7, #4]
70006834:	691b      	ldr	r3, [r3, #16]
70006836:	f043 0201 	orr.w	r2, r3, #1
7000683a:	687b      	ldr	r3, [r7, #4]
7000683c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
7000683e:	68fb      	ldr	r3, [r7, #12]
70006840:	3301      	adds	r3, #1
70006842:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
70006844:	68fb      	ldr	r3, [r7, #12]
70006846:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
7000684a:	d901      	bls.n	70006850 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
7000684c:	2303      	movs	r3, #3
7000684e:	e006      	b.n	7000685e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
70006850:	687b      	ldr	r3, [r7, #4]
70006852:	691b      	ldr	r3, [r3, #16]
70006854:	f003 0301 	and.w	r3, r3, #1
70006858:	2b01      	cmp	r3, #1
7000685a:	d0f0      	beq.n	7000683e <USB_CoreReset+0x36>

  return HAL_OK;
7000685c:	2300      	movs	r3, #0
}
7000685e:	4618      	mov	r0, r3
70006860:	3714      	adds	r7, #20
70006862:	46bd      	mov	sp, r7
70006864:	f85d 7b04 	ldr.w	r7, [sp], #4
70006868:	4770      	bx	lr

7000686a <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
7000686a:	b580      	push	{r7, lr}
7000686c:	b086      	sub	sp, #24
7000686e:	af00      	add	r7, sp, #0
70006870:	60f8      	str	r0, [r7, #12]
70006872:	60b9      	str	r1, [r7, #8]
70006874:	4613      	mov	r3, r2
70006876:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
70006878:	68fb      	ldr	r3, [r7, #12]
7000687a:	2b00      	cmp	r3, #0
7000687c:	d101      	bne.n	70006882 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
7000687e:	2303      	movs	r3, #3
70006880:	e01f      	b.n	700068c2 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
70006882:	68fb      	ldr	r3, [r7, #12]
70006884:	2200      	movs	r2, #0
70006886:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
7000688a:	68fb      	ldr	r3, [r7, #12]
7000688c:	2200      	movs	r2, #0
7000688e:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
70006892:	68fb      	ldr	r3, [r7, #12]
70006894:	2200      	movs	r2, #0
70006896:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
7000689a:	68bb      	ldr	r3, [r7, #8]
7000689c:	2b00      	cmp	r3, #0
7000689e:	d003      	beq.n	700068a8 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
700068a0:	68fb      	ldr	r3, [r7, #12]
700068a2:	68ba      	ldr	r2, [r7, #8]
700068a4:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
700068a8:	68fb      	ldr	r3, [r7, #12]
700068aa:	2201      	movs	r2, #1
700068ac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
700068b0:	68fb      	ldr	r3, [r7, #12]
700068b2:	79fa      	ldrb	r2, [r7, #7]
700068b4:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
700068b6:	68f8      	ldr	r0, [r7, #12]
700068b8:	f001 fcfa 	bl	700082b0 <USBD_LL_Init>
700068bc:	4603      	mov	r3, r0
700068be:	75fb      	strb	r3, [r7, #23]

  return ret;
700068c0:	7dfb      	ldrb	r3, [r7, #23]
}
700068c2:	4618      	mov	r0, r3
700068c4:	3718      	adds	r7, #24
700068c6:	46bd      	mov	sp, r7
700068c8:	bd80      	pop	{r7, pc}

700068ca <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
700068ca:	b580      	push	{r7, lr}
700068cc:	b084      	sub	sp, #16
700068ce:	af00      	add	r7, sp, #0
700068d0:	6078      	str	r0, [r7, #4]
700068d2:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
700068d4:	2300      	movs	r3, #0
700068d6:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
700068d8:	683b      	ldr	r3, [r7, #0]
700068da:	2b00      	cmp	r3, #0
700068dc:	d101      	bne.n	700068e2 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
700068de:	2303      	movs	r3, #3
700068e0:	e025      	b.n	7000692e <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
700068e2:	687b      	ldr	r3, [r7, #4]
700068e4:	683a      	ldr	r2, [r7, #0]
700068e6:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
700068ea:	687b      	ldr	r3, [r7, #4]
700068ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
700068f0:	687b      	ldr	r3, [r7, #4]
700068f2:	32ae      	adds	r2, #174	@ 0xae
700068f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700068f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700068fa:	2b00      	cmp	r3, #0
700068fc:	d00f      	beq.n	7000691e <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
700068fe:	687b      	ldr	r3, [r7, #4]
70006900:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006904:	687b      	ldr	r3, [r7, #4]
70006906:	32ae      	adds	r2, #174	@ 0xae
70006908:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
7000690c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000690e:	f107 020e 	add.w	r2, r7, #14
70006912:	4610      	mov	r0, r2
70006914:	4798      	blx	r3
70006916:	4602      	mov	r2, r0
70006918:	687b      	ldr	r3, [r7, #4]
7000691a:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
7000691e:	687b      	ldr	r3, [r7, #4]
70006920:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
70006924:	1c5a      	adds	r2, r3, #1
70006926:	687b      	ldr	r3, [r7, #4]
70006928:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
7000692c:	2300      	movs	r3, #0
}
7000692e:	4618      	mov	r0, r3
70006930:	3710      	adds	r7, #16
70006932:	46bd      	mov	sp, r7
70006934:	bd80      	pop	{r7, pc}

70006936 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
70006936:	b580      	push	{r7, lr}
70006938:	b082      	sub	sp, #8
7000693a:	af00      	add	r7, sp, #0
7000693c:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
7000693e:	6878      	ldr	r0, [r7, #4]
70006940:	f001 fd08 	bl	70008354 <USBD_LL_Start>
70006944:	4603      	mov	r3, r0
}
70006946:	4618      	mov	r0, r3
70006948:	3708      	adds	r7, #8
7000694a:	46bd      	mov	sp, r7
7000694c:	bd80      	pop	{r7, pc}

7000694e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
7000694e:	b480      	push	{r7}
70006950:	b083      	sub	sp, #12
70006952:	af00      	add	r7, sp, #0
70006954:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
70006956:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
70006958:	4618      	mov	r0, r3
7000695a:	370c      	adds	r7, #12
7000695c:	46bd      	mov	sp, r7
7000695e:	f85d 7b04 	ldr.w	r7, [sp], #4
70006962:	4770      	bx	lr

70006964 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
70006964:	b580      	push	{r7, lr}
70006966:	b084      	sub	sp, #16
70006968:	af00      	add	r7, sp, #0
7000696a:	6078      	str	r0, [r7, #4]
7000696c:	460b      	mov	r3, r1
7000696e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
70006970:	2300      	movs	r3, #0
70006972:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
70006974:	687b      	ldr	r3, [r7, #4]
70006976:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
7000697a:	2b00      	cmp	r3, #0
7000697c:	d009      	beq.n	70006992 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
7000697e:	687b      	ldr	r3, [r7, #4]
70006980:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006984:	681b      	ldr	r3, [r3, #0]
70006986:	78fa      	ldrb	r2, [r7, #3]
70006988:	4611      	mov	r1, r2
7000698a:	6878      	ldr	r0, [r7, #4]
7000698c:	4798      	blx	r3
7000698e:	4603      	mov	r3, r0
70006990:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
70006992:	7bfb      	ldrb	r3, [r7, #15]
}
70006994:	4618      	mov	r0, r3
70006996:	3710      	adds	r7, #16
70006998:	46bd      	mov	sp, r7
7000699a:	bd80      	pop	{r7, pc}

7000699c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
7000699c:	b580      	push	{r7, lr}
7000699e:	b084      	sub	sp, #16
700069a0:	af00      	add	r7, sp, #0
700069a2:	6078      	str	r0, [r7, #4]
700069a4:	460b      	mov	r3, r1
700069a6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
700069a8:	2300      	movs	r3, #0
700069aa:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
700069ac:	687b      	ldr	r3, [r7, #4]
700069ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700069b2:	685b      	ldr	r3, [r3, #4]
700069b4:	78fa      	ldrb	r2, [r7, #3]
700069b6:	4611      	mov	r1, r2
700069b8:	6878      	ldr	r0, [r7, #4]
700069ba:	4798      	blx	r3
700069bc:	4603      	mov	r3, r0
700069be:	2b00      	cmp	r3, #0
700069c0:	d001      	beq.n	700069c6 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
700069c2:	2303      	movs	r3, #3
700069c4:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
700069c6:	7bfb      	ldrb	r3, [r7, #15]
}
700069c8:	4618      	mov	r0, r3
700069ca:	3710      	adds	r7, #16
700069cc:	46bd      	mov	sp, r7
700069ce:	bd80      	pop	{r7, pc}

700069d0 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
700069d0:	b580      	push	{r7, lr}
700069d2:	b084      	sub	sp, #16
700069d4:	af00      	add	r7, sp, #0
700069d6:	6078      	str	r0, [r7, #4]
700069d8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
700069da:	687b      	ldr	r3, [r7, #4]
700069dc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
700069e0:	6839      	ldr	r1, [r7, #0]
700069e2:	4618      	mov	r0, r3
700069e4:	f001 f8e3 	bl	70007bae <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
700069e8:	687b      	ldr	r3, [r7, #4]
700069ea:	2201      	movs	r2, #1
700069ec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
700069f0:	687b      	ldr	r3, [r7, #4]
700069f2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
700069f6:	461a      	mov	r2, r3
700069f8:	687b      	ldr	r3, [r7, #4]
700069fa:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
700069fe:	687b      	ldr	r3, [r7, #4]
70006a00:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
70006a04:	f003 031f 	and.w	r3, r3, #31
70006a08:	2b02      	cmp	r3, #2
70006a0a:	d01a      	beq.n	70006a42 <USBD_LL_SetupStage+0x72>
70006a0c:	2b02      	cmp	r3, #2
70006a0e:	d822      	bhi.n	70006a56 <USBD_LL_SetupStage+0x86>
70006a10:	2b00      	cmp	r3, #0
70006a12:	d002      	beq.n	70006a1a <USBD_LL_SetupStage+0x4a>
70006a14:	2b01      	cmp	r3, #1
70006a16:	d00a      	beq.n	70006a2e <USBD_LL_SetupStage+0x5e>
70006a18:	e01d      	b.n	70006a56 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
70006a1a:	687b      	ldr	r3, [r7, #4]
70006a1c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
70006a20:	4619      	mov	r1, r3
70006a22:	6878      	ldr	r0, [r7, #4]
70006a24:	f000 fb10 	bl	70007048 <USBD_StdDevReq>
70006a28:	4603      	mov	r3, r0
70006a2a:	73fb      	strb	r3, [r7, #15]
      break;
70006a2c:	e020      	b.n	70006a70 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
70006a2e:	687b      	ldr	r3, [r7, #4]
70006a30:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
70006a34:	4619      	mov	r1, r3
70006a36:	6878      	ldr	r0, [r7, #4]
70006a38:	f000 fb78 	bl	7000712c <USBD_StdItfReq>
70006a3c:	4603      	mov	r3, r0
70006a3e:	73fb      	strb	r3, [r7, #15]
      break;
70006a40:	e016      	b.n	70006a70 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
70006a42:	687b      	ldr	r3, [r7, #4]
70006a44:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
70006a48:	4619      	mov	r1, r3
70006a4a:	6878      	ldr	r0, [r7, #4]
70006a4c:	f000 fbda 	bl	70007204 <USBD_StdEPReq>
70006a50:	4603      	mov	r3, r0
70006a52:	73fb      	strb	r3, [r7, #15]
      break;
70006a54:	e00c      	b.n	70006a70 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
70006a56:	687b      	ldr	r3, [r7, #4]
70006a58:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
70006a5c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
70006a60:	b2db      	uxtb	r3, r3
70006a62:	4619      	mov	r1, r3
70006a64:	6878      	ldr	r0, [r7, #4]
70006a66:	f001 fcd5 	bl	70008414 <USBD_LL_StallEP>
70006a6a:	4603      	mov	r3, r0
70006a6c:	73fb      	strb	r3, [r7, #15]
      break;
70006a6e:	bf00      	nop
  }

  return ret;
70006a70:	7bfb      	ldrb	r3, [r7, #15]
}
70006a72:	4618      	mov	r0, r3
70006a74:	3710      	adds	r7, #16
70006a76:	46bd      	mov	sp, r7
70006a78:	bd80      	pop	{r7, pc}

70006a7a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
70006a7a:	b580      	push	{r7, lr}
70006a7c:	b086      	sub	sp, #24
70006a7e:	af00      	add	r7, sp, #0
70006a80:	60f8      	str	r0, [r7, #12]
70006a82:	460b      	mov	r3, r1
70006a84:	607a      	str	r2, [r7, #4]
70006a86:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
70006a88:	2300      	movs	r3, #0
70006a8a:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
70006a8c:	7afb      	ldrb	r3, [r7, #11]
70006a8e:	2b00      	cmp	r3, #0
70006a90:	d16e      	bne.n	70006b70 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
70006a92:	68fb      	ldr	r3, [r7, #12]
70006a94:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
70006a98:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
70006a9a:	68fb      	ldr	r3, [r7, #12]
70006a9c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
70006aa0:	2b03      	cmp	r3, #3
70006aa2:	f040 8098 	bne.w	70006bd6 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
70006aa6:	693b      	ldr	r3, [r7, #16]
70006aa8:	689a      	ldr	r2, [r3, #8]
70006aaa:	693b      	ldr	r3, [r7, #16]
70006aac:	68db      	ldr	r3, [r3, #12]
70006aae:	429a      	cmp	r2, r3
70006ab0:	d913      	bls.n	70006ada <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
70006ab2:	693b      	ldr	r3, [r7, #16]
70006ab4:	689a      	ldr	r2, [r3, #8]
70006ab6:	693b      	ldr	r3, [r7, #16]
70006ab8:	68db      	ldr	r3, [r3, #12]
70006aba:	1ad2      	subs	r2, r2, r3
70006abc:	693b      	ldr	r3, [r7, #16]
70006abe:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
70006ac0:	693b      	ldr	r3, [r7, #16]
70006ac2:	68da      	ldr	r2, [r3, #12]
70006ac4:	693b      	ldr	r3, [r7, #16]
70006ac6:	689b      	ldr	r3, [r3, #8]
70006ac8:	4293      	cmp	r3, r2
70006aca:	bf28      	it	cs
70006acc:	4613      	movcs	r3, r2
70006ace:	461a      	mov	r2, r3
70006ad0:	6879      	ldr	r1, [r7, #4]
70006ad2:	68f8      	ldr	r0, [r7, #12]
70006ad4:	f001 f96b 	bl	70007dae <USBD_CtlContinueRx>
70006ad8:	e07d      	b.n	70006bd6 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
70006ada:	68fb      	ldr	r3, [r7, #12]
70006adc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
70006ae0:	f003 031f 	and.w	r3, r3, #31
70006ae4:	2b02      	cmp	r3, #2
70006ae6:	d014      	beq.n	70006b12 <USBD_LL_DataOutStage+0x98>
70006ae8:	2b02      	cmp	r3, #2
70006aea:	d81d      	bhi.n	70006b28 <USBD_LL_DataOutStage+0xae>
70006aec:	2b00      	cmp	r3, #0
70006aee:	d002      	beq.n	70006af6 <USBD_LL_DataOutStage+0x7c>
70006af0:	2b01      	cmp	r3, #1
70006af2:	d003      	beq.n	70006afc <USBD_LL_DataOutStage+0x82>
70006af4:	e018      	b.n	70006b28 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
70006af6:	2300      	movs	r3, #0
70006af8:	75bb      	strb	r3, [r7, #22]
            break;
70006afa:	e018      	b.n	70006b2e <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
70006afc:	68fb      	ldr	r3, [r7, #12]
70006afe:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
70006b02:	b2db      	uxtb	r3, r3
70006b04:	4619      	mov	r1, r3
70006b06:	68f8      	ldr	r0, [r7, #12]
70006b08:	f000 fa64 	bl	70006fd4 <USBD_CoreFindIF>
70006b0c:	4603      	mov	r3, r0
70006b0e:	75bb      	strb	r3, [r7, #22]
            break;
70006b10:	e00d      	b.n	70006b2e <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
70006b12:	68fb      	ldr	r3, [r7, #12]
70006b14:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
70006b18:	b2db      	uxtb	r3, r3
70006b1a:	4619      	mov	r1, r3
70006b1c:	68f8      	ldr	r0, [r7, #12]
70006b1e:	f000 fa66 	bl	70006fee <USBD_CoreFindEP>
70006b22:	4603      	mov	r3, r0
70006b24:	75bb      	strb	r3, [r7, #22]
            break;
70006b26:	e002      	b.n	70006b2e <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
70006b28:	2300      	movs	r3, #0
70006b2a:	75bb      	strb	r3, [r7, #22]
            break;
70006b2c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
70006b2e:	7dbb      	ldrb	r3, [r7, #22]
70006b30:	2b00      	cmp	r3, #0
70006b32:	d119      	bne.n	70006b68 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006b34:	68fb      	ldr	r3, [r7, #12]
70006b36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006b3a:	b2db      	uxtb	r3, r3
70006b3c:	2b03      	cmp	r3, #3
70006b3e:	d113      	bne.n	70006b68 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
70006b40:	7dba      	ldrb	r2, [r7, #22]
70006b42:	68fb      	ldr	r3, [r7, #12]
70006b44:	32ae      	adds	r2, #174	@ 0xae
70006b46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006b4a:	691b      	ldr	r3, [r3, #16]
70006b4c:	2b00      	cmp	r3, #0
70006b4e:	d00b      	beq.n	70006b68 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
70006b50:	7dba      	ldrb	r2, [r7, #22]
70006b52:	68fb      	ldr	r3, [r7, #12]
70006b54:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
70006b58:	7dba      	ldrb	r2, [r7, #22]
70006b5a:	68fb      	ldr	r3, [r7, #12]
70006b5c:	32ae      	adds	r2, #174	@ 0xae
70006b5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006b62:	691b      	ldr	r3, [r3, #16]
70006b64:	68f8      	ldr	r0, [r7, #12]
70006b66:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
70006b68:	68f8      	ldr	r0, [r7, #12]
70006b6a:	f001 f931 	bl	70007dd0 <USBD_CtlSendStatus>
70006b6e:	e032      	b.n	70006bd6 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
70006b70:	7afb      	ldrb	r3, [r7, #11]
70006b72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70006b76:	b2db      	uxtb	r3, r3
70006b78:	4619      	mov	r1, r3
70006b7a:	68f8      	ldr	r0, [r7, #12]
70006b7c:	f000 fa37 	bl	70006fee <USBD_CoreFindEP>
70006b80:	4603      	mov	r3, r0
70006b82:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
70006b84:	7dbb      	ldrb	r3, [r7, #22]
70006b86:	2bff      	cmp	r3, #255	@ 0xff
70006b88:	d025      	beq.n	70006bd6 <USBD_LL_DataOutStage+0x15c>
70006b8a:	7dbb      	ldrb	r3, [r7, #22]
70006b8c:	2b00      	cmp	r3, #0
70006b8e:	d122      	bne.n	70006bd6 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006b90:	68fb      	ldr	r3, [r7, #12]
70006b92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006b96:	b2db      	uxtb	r3, r3
70006b98:	2b03      	cmp	r3, #3
70006b9a:	d117      	bne.n	70006bcc <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
70006b9c:	7dba      	ldrb	r2, [r7, #22]
70006b9e:	68fb      	ldr	r3, [r7, #12]
70006ba0:	32ae      	adds	r2, #174	@ 0xae
70006ba2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006ba6:	699b      	ldr	r3, [r3, #24]
70006ba8:	2b00      	cmp	r3, #0
70006baa:	d00f      	beq.n	70006bcc <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
70006bac:	7dba      	ldrb	r2, [r7, #22]
70006bae:	68fb      	ldr	r3, [r7, #12]
70006bb0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
70006bb4:	7dba      	ldrb	r2, [r7, #22]
70006bb6:	68fb      	ldr	r3, [r7, #12]
70006bb8:	32ae      	adds	r2, #174	@ 0xae
70006bba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006bbe:	699b      	ldr	r3, [r3, #24]
70006bc0:	7afa      	ldrb	r2, [r7, #11]
70006bc2:	4611      	mov	r1, r2
70006bc4:	68f8      	ldr	r0, [r7, #12]
70006bc6:	4798      	blx	r3
70006bc8:	4603      	mov	r3, r0
70006bca:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
70006bcc:	7dfb      	ldrb	r3, [r7, #23]
70006bce:	2b00      	cmp	r3, #0
70006bd0:	d001      	beq.n	70006bd6 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
70006bd2:	7dfb      	ldrb	r3, [r7, #23]
70006bd4:	e000      	b.n	70006bd8 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
70006bd6:	2300      	movs	r3, #0
}
70006bd8:	4618      	mov	r0, r3
70006bda:	3718      	adds	r7, #24
70006bdc:	46bd      	mov	sp, r7
70006bde:	bd80      	pop	{r7, pc}

70006be0 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
70006be0:	b580      	push	{r7, lr}
70006be2:	b086      	sub	sp, #24
70006be4:	af00      	add	r7, sp, #0
70006be6:	60f8      	str	r0, [r7, #12]
70006be8:	460b      	mov	r3, r1
70006bea:	607a      	str	r2, [r7, #4]
70006bec:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
70006bee:	7afb      	ldrb	r3, [r7, #11]
70006bf0:	2b00      	cmp	r3, #0
70006bf2:	d16f      	bne.n	70006cd4 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
70006bf4:	68fb      	ldr	r3, [r7, #12]
70006bf6:	3314      	adds	r3, #20
70006bf8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
70006bfa:	68fb      	ldr	r3, [r7, #12]
70006bfc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
70006c00:	2b02      	cmp	r3, #2
70006c02:	d15a      	bne.n	70006cba <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
70006c04:	693b      	ldr	r3, [r7, #16]
70006c06:	689a      	ldr	r2, [r3, #8]
70006c08:	693b      	ldr	r3, [r7, #16]
70006c0a:	68db      	ldr	r3, [r3, #12]
70006c0c:	429a      	cmp	r2, r3
70006c0e:	d914      	bls.n	70006c3a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
70006c10:	693b      	ldr	r3, [r7, #16]
70006c12:	689a      	ldr	r2, [r3, #8]
70006c14:	693b      	ldr	r3, [r7, #16]
70006c16:	68db      	ldr	r3, [r3, #12]
70006c18:	1ad2      	subs	r2, r2, r3
70006c1a:	693b      	ldr	r3, [r7, #16]
70006c1c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
70006c1e:	693b      	ldr	r3, [r7, #16]
70006c20:	689b      	ldr	r3, [r3, #8]
70006c22:	461a      	mov	r2, r3
70006c24:	6879      	ldr	r1, [r7, #4]
70006c26:	68f8      	ldr	r0, [r7, #12]
70006c28:	f001 f893 	bl	70007d52 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
70006c2c:	2300      	movs	r3, #0
70006c2e:	2200      	movs	r2, #0
70006c30:	2100      	movs	r1, #0
70006c32:	68f8      	ldr	r0, [r7, #12]
70006c34:	f001 fc98 	bl	70008568 <USBD_LL_PrepareReceive>
70006c38:	e03f      	b.n	70006cba <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
70006c3a:	693b      	ldr	r3, [r7, #16]
70006c3c:	68da      	ldr	r2, [r3, #12]
70006c3e:	693b      	ldr	r3, [r7, #16]
70006c40:	689b      	ldr	r3, [r3, #8]
70006c42:	429a      	cmp	r2, r3
70006c44:	d11c      	bne.n	70006c80 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
70006c46:	693b      	ldr	r3, [r7, #16]
70006c48:	685a      	ldr	r2, [r3, #4]
70006c4a:	693b      	ldr	r3, [r7, #16]
70006c4c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
70006c4e:	429a      	cmp	r2, r3
70006c50:	d316      	bcc.n	70006c80 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
70006c52:	693b      	ldr	r3, [r7, #16]
70006c54:	685a      	ldr	r2, [r3, #4]
70006c56:	68fb      	ldr	r3, [r7, #12]
70006c58:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
70006c5c:	429a      	cmp	r2, r3
70006c5e:	d20f      	bcs.n	70006c80 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
70006c60:	2200      	movs	r2, #0
70006c62:	2100      	movs	r1, #0
70006c64:	68f8      	ldr	r0, [r7, #12]
70006c66:	f001 f874 	bl	70007d52 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
70006c6a:	68fb      	ldr	r3, [r7, #12]
70006c6c:	2200      	movs	r2, #0
70006c6e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
70006c72:	2300      	movs	r3, #0
70006c74:	2200      	movs	r2, #0
70006c76:	2100      	movs	r1, #0
70006c78:	68f8      	ldr	r0, [r7, #12]
70006c7a:	f001 fc75 	bl	70008568 <USBD_LL_PrepareReceive>
70006c7e:	e01c      	b.n	70006cba <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006c80:	68fb      	ldr	r3, [r7, #12]
70006c82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006c86:	b2db      	uxtb	r3, r3
70006c88:	2b03      	cmp	r3, #3
70006c8a:	d10f      	bne.n	70006cac <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
70006c8c:	68fb      	ldr	r3, [r7, #12]
70006c8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006c92:	68db      	ldr	r3, [r3, #12]
70006c94:	2b00      	cmp	r3, #0
70006c96:	d009      	beq.n	70006cac <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
70006c98:	68fb      	ldr	r3, [r7, #12]
70006c9a:	2200      	movs	r2, #0
70006c9c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
70006ca0:	68fb      	ldr	r3, [r7, #12]
70006ca2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006ca6:	68db      	ldr	r3, [r3, #12]
70006ca8:	68f8      	ldr	r0, [r7, #12]
70006caa:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
70006cac:	2180      	movs	r1, #128	@ 0x80
70006cae:	68f8      	ldr	r0, [r7, #12]
70006cb0:	f001 fbb0 	bl	70008414 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
70006cb4:	68f8      	ldr	r0, [r7, #12]
70006cb6:	f001 f89e 	bl	70007df6 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
70006cba:	68fb      	ldr	r3, [r7, #12]
70006cbc:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
70006cc0:	2b00      	cmp	r3, #0
70006cc2:	d03a      	beq.n	70006d3a <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
70006cc4:	68f8      	ldr	r0, [r7, #12]
70006cc6:	f7ff fe42 	bl	7000694e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
70006cca:	68fb      	ldr	r3, [r7, #12]
70006ccc:	2200      	movs	r2, #0
70006cce:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
70006cd2:	e032      	b.n	70006d3a <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
70006cd4:	7afb      	ldrb	r3, [r7, #11]
70006cd6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
70006cda:	b2db      	uxtb	r3, r3
70006cdc:	4619      	mov	r1, r3
70006cde:	68f8      	ldr	r0, [r7, #12]
70006ce0:	f000 f985 	bl	70006fee <USBD_CoreFindEP>
70006ce4:	4603      	mov	r3, r0
70006ce6:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
70006ce8:	7dfb      	ldrb	r3, [r7, #23]
70006cea:	2bff      	cmp	r3, #255	@ 0xff
70006cec:	d025      	beq.n	70006d3a <USBD_LL_DataInStage+0x15a>
70006cee:	7dfb      	ldrb	r3, [r7, #23]
70006cf0:	2b00      	cmp	r3, #0
70006cf2:	d122      	bne.n	70006d3a <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006cf4:	68fb      	ldr	r3, [r7, #12]
70006cf6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006cfa:	b2db      	uxtb	r3, r3
70006cfc:	2b03      	cmp	r3, #3
70006cfe:	d11c      	bne.n	70006d3a <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
70006d00:	7dfa      	ldrb	r2, [r7, #23]
70006d02:	68fb      	ldr	r3, [r7, #12]
70006d04:	32ae      	adds	r2, #174	@ 0xae
70006d06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006d0a:	695b      	ldr	r3, [r3, #20]
70006d0c:	2b00      	cmp	r3, #0
70006d0e:	d014      	beq.n	70006d3a <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
70006d10:	7dfa      	ldrb	r2, [r7, #23]
70006d12:	68fb      	ldr	r3, [r7, #12]
70006d14:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
70006d18:	7dfa      	ldrb	r2, [r7, #23]
70006d1a:	68fb      	ldr	r3, [r7, #12]
70006d1c:	32ae      	adds	r2, #174	@ 0xae
70006d1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006d22:	695b      	ldr	r3, [r3, #20]
70006d24:	7afa      	ldrb	r2, [r7, #11]
70006d26:	4611      	mov	r1, r2
70006d28:	68f8      	ldr	r0, [r7, #12]
70006d2a:	4798      	blx	r3
70006d2c:	4603      	mov	r3, r0
70006d2e:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
70006d30:	7dbb      	ldrb	r3, [r7, #22]
70006d32:	2b00      	cmp	r3, #0
70006d34:	d001      	beq.n	70006d3a <USBD_LL_DataInStage+0x15a>
          {
            return ret;
70006d36:	7dbb      	ldrb	r3, [r7, #22]
70006d38:	e000      	b.n	70006d3c <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
70006d3a:	2300      	movs	r3, #0
}
70006d3c:	4618      	mov	r0, r3
70006d3e:	3718      	adds	r7, #24
70006d40:	46bd      	mov	sp, r7
70006d42:	bd80      	pop	{r7, pc}

70006d44 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
70006d44:	b580      	push	{r7, lr}
70006d46:	b084      	sub	sp, #16
70006d48:	af00      	add	r7, sp, #0
70006d4a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
70006d4c:	2300      	movs	r3, #0
70006d4e:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
70006d50:	687b      	ldr	r3, [r7, #4]
70006d52:	2201      	movs	r2, #1
70006d54:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
70006d58:	687b      	ldr	r3, [r7, #4]
70006d5a:	2200      	movs	r2, #0
70006d5c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
70006d60:	687b      	ldr	r3, [r7, #4]
70006d62:	2200      	movs	r2, #0
70006d64:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
70006d66:	687b      	ldr	r3, [r7, #4]
70006d68:	2200      	movs	r2, #0
70006d6a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
70006d6e:	687b      	ldr	r3, [r7, #4]
70006d70:	2200      	movs	r2, #0
70006d72:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
70006d76:	687b      	ldr	r3, [r7, #4]
70006d78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006d7c:	2b00      	cmp	r3, #0
70006d7e:	d014      	beq.n	70006daa <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
70006d80:	687b      	ldr	r3, [r7, #4]
70006d82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006d86:	685b      	ldr	r3, [r3, #4]
70006d88:	2b00      	cmp	r3, #0
70006d8a:	d00e      	beq.n	70006daa <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
70006d8c:	687b      	ldr	r3, [r7, #4]
70006d8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006d92:	685b      	ldr	r3, [r3, #4]
70006d94:	687a      	ldr	r2, [r7, #4]
70006d96:	6852      	ldr	r2, [r2, #4]
70006d98:	b2d2      	uxtb	r2, r2
70006d9a:	4611      	mov	r1, r2
70006d9c:	6878      	ldr	r0, [r7, #4]
70006d9e:	4798      	blx	r3
70006da0:	4603      	mov	r3, r0
70006da2:	2b00      	cmp	r3, #0
70006da4:	d001      	beq.n	70006daa <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
70006da6:	2303      	movs	r3, #3
70006da8:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
70006daa:	2340      	movs	r3, #64	@ 0x40
70006dac:	2200      	movs	r2, #0
70006dae:	2100      	movs	r1, #0
70006db0:	6878      	ldr	r0, [r7, #4]
70006db2:	f001 faea 	bl	7000838a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
70006db6:	687b      	ldr	r3, [r7, #4]
70006db8:	2201      	movs	r2, #1
70006dba:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
70006dbe:	687b      	ldr	r3, [r7, #4]
70006dc0:	2240      	movs	r2, #64	@ 0x40
70006dc2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
70006dc6:	2340      	movs	r3, #64	@ 0x40
70006dc8:	2200      	movs	r2, #0
70006dca:	2180      	movs	r1, #128	@ 0x80
70006dcc:	6878      	ldr	r0, [r7, #4]
70006dce:	f001 fadc 	bl	7000838a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
70006dd2:	687b      	ldr	r3, [r7, #4]
70006dd4:	2201      	movs	r2, #1
70006dd6:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
70006dd8:	687b      	ldr	r3, [r7, #4]
70006dda:	2240      	movs	r2, #64	@ 0x40
70006ddc:	621a      	str	r2, [r3, #32]

  return ret;
70006dde:	7bfb      	ldrb	r3, [r7, #15]
}
70006de0:	4618      	mov	r0, r3
70006de2:	3710      	adds	r7, #16
70006de4:	46bd      	mov	sp, r7
70006de6:	bd80      	pop	{r7, pc}

70006de8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
70006de8:	b480      	push	{r7}
70006dea:	b083      	sub	sp, #12
70006dec:	af00      	add	r7, sp, #0
70006dee:	6078      	str	r0, [r7, #4]
70006df0:	460b      	mov	r3, r1
70006df2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
70006df4:	687b      	ldr	r3, [r7, #4]
70006df6:	78fa      	ldrb	r2, [r7, #3]
70006df8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
70006dfa:	2300      	movs	r3, #0
}
70006dfc:	4618      	mov	r0, r3
70006dfe:	370c      	adds	r7, #12
70006e00:	46bd      	mov	sp, r7
70006e02:	f85d 7b04 	ldr.w	r7, [sp], #4
70006e06:	4770      	bx	lr

70006e08 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
70006e08:	b480      	push	{r7}
70006e0a:	b083      	sub	sp, #12
70006e0c:	af00      	add	r7, sp, #0
70006e0e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
70006e10:	687b      	ldr	r3, [r7, #4]
70006e12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006e16:	b2db      	uxtb	r3, r3
70006e18:	2b04      	cmp	r3, #4
70006e1a:	d006      	beq.n	70006e2a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
70006e1c:	687b      	ldr	r3, [r7, #4]
70006e1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006e22:	b2da      	uxtb	r2, r3
70006e24:	687b      	ldr	r3, [r7, #4]
70006e26:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
70006e2a:	687b      	ldr	r3, [r7, #4]
70006e2c:	2204      	movs	r2, #4
70006e2e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
70006e32:	2300      	movs	r3, #0
}
70006e34:	4618      	mov	r0, r3
70006e36:	370c      	adds	r7, #12
70006e38:	46bd      	mov	sp, r7
70006e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
70006e3e:	4770      	bx	lr

70006e40 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
70006e40:	b480      	push	{r7}
70006e42:	b083      	sub	sp, #12
70006e44:	af00      	add	r7, sp, #0
70006e46:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
70006e48:	687b      	ldr	r3, [r7, #4]
70006e4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006e4e:	b2db      	uxtb	r3, r3
70006e50:	2b04      	cmp	r3, #4
70006e52:	d106      	bne.n	70006e62 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
70006e54:	687b      	ldr	r3, [r7, #4]
70006e56:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
70006e5a:	b2da      	uxtb	r2, r3
70006e5c:	687b      	ldr	r3, [r7, #4]
70006e5e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
70006e62:	2300      	movs	r3, #0
}
70006e64:	4618      	mov	r0, r3
70006e66:	370c      	adds	r7, #12
70006e68:	46bd      	mov	sp, r7
70006e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
70006e6e:	4770      	bx	lr

70006e70 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
70006e70:	b580      	push	{r7, lr}
70006e72:	b082      	sub	sp, #8
70006e74:	af00      	add	r7, sp, #0
70006e76:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006e78:	687b      	ldr	r3, [r7, #4]
70006e7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006e7e:	b2db      	uxtb	r3, r3
70006e80:	2b03      	cmp	r3, #3
70006e82:	d110      	bne.n	70006ea6 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
70006e84:	687b      	ldr	r3, [r7, #4]
70006e86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006e8a:	2b00      	cmp	r3, #0
70006e8c:	d00b      	beq.n	70006ea6 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
70006e8e:	687b      	ldr	r3, [r7, #4]
70006e90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006e94:	69db      	ldr	r3, [r3, #28]
70006e96:	2b00      	cmp	r3, #0
70006e98:	d005      	beq.n	70006ea6 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
70006e9a:	687b      	ldr	r3, [r7, #4]
70006e9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006ea0:	69db      	ldr	r3, [r3, #28]
70006ea2:	6878      	ldr	r0, [r7, #4]
70006ea4:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
70006ea6:	2300      	movs	r3, #0
}
70006ea8:	4618      	mov	r0, r3
70006eaa:	3708      	adds	r7, #8
70006eac:	46bd      	mov	sp, r7
70006eae:	bd80      	pop	{r7, pc}

70006eb0 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
70006eb0:	b580      	push	{r7, lr}
70006eb2:	b082      	sub	sp, #8
70006eb4:	af00      	add	r7, sp, #0
70006eb6:	6078      	str	r0, [r7, #4]
70006eb8:	460b      	mov	r3, r1
70006eba:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
70006ebc:	687b      	ldr	r3, [r7, #4]
70006ebe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006ec2:	687b      	ldr	r3, [r7, #4]
70006ec4:	32ae      	adds	r2, #174	@ 0xae
70006ec6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006eca:	2b00      	cmp	r3, #0
70006ecc:	d101      	bne.n	70006ed2 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
70006ece:	2303      	movs	r3, #3
70006ed0:	e01c      	b.n	70006f0c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006ed2:	687b      	ldr	r3, [r7, #4]
70006ed4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006ed8:	b2db      	uxtb	r3, r3
70006eda:	2b03      	cmp	r3, #3
70006edc:	d115      	bne.n	70006f0a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
70006ede:	687b      	ldr	r3, [r7, #4]
70006ee0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006ee4:	687b      	ldr	r3, [r7, #4]
70006ee6:	32ae      	adds	r2, #174	@ 0xae
70006ee8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006eec:	6a1b      	ldr	r3, [r3, #32]
70006eee:	2b00      	cmp	r3, #0
70006ef0:	d00b      	beq.n	70006f0a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
70006ef2:	687b      	ldr	r3, [r7, #4]
70006ef4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006ef8:	687b      	ldr	r3, [r7, #4]
70006efa:	32ae      	adds	r2, #174	@ 0xae
70006efc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006f00:	6a1b      	ldr	r3, [r3, #32]
70006f02:	78fa      	ldrb	r2, [r7, #3]
70006f04:	4611      	mov	r1, r2
70006f06:	6878      	ldr	r0, [r7, #4]
70006f08:	4798      	blx	r3
    }
  }

  return USBD_OK;
70006f0a:	2300      	movs	r3, #0
}
70006f0c:	4618      	mov	r0, r3
70006f0e:	3708      	adds	r7, #8
70006f10:	46bd      	mov	sp, r7
70006f12:	bd80      	pop	{r7, pc}

70006f14 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
70006f14:	b580      	push	{r7, lr}
70006f16:	b082      	sub	sp, #8
70006f18:	af00      	add	r7, sp, #0
70006f1a:	6078      	str	r0, [r7, #4]
70006f1c:	460b      	mov	r3, r1
70006f1e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
70006f20:	687b      	ldr	r3, [r7, #4]
70006f22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006f26:	687b      	ldr	r3, [r7, #4]
70006f28:	32ae      	adds	r2, #174	@ 0xae
70006f2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006f2e:	2b00      	cmp	r3, #0
70006f30:	d101      	bne.n	70006f36 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
70006f32:	2303      	movs	r3, #3
70006f34:	e01c      	b.n	70006f70 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006f36:	687b      	ldr	r3, [r7, #4]
70006f38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006f3c:	b2db      	uxtb	r3, r3
70006f3e:	2b03      	cmp	r3, #3
70006f40:	d115      	bne.n	70006f6e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
70006f42:	687b      	ldr	r3, [r7, #4]
70006f44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006f48:	687b      	ldr	r3, [r7, #4]
70006f4a:	32ae      	adds	r2, #174	@ 0xae
70006f4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70006f52:	2b00      	cmp	r3, #0
70006f54:	d00b      	beq.n	70006f6e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
70006f56:	687b      	ldr	r3, [r7, #4]
70006f58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006f5c:	687b      	ldr	r3, [r7, #4]
70006f5e:	32ae      	adds	r2, #174	@ 0xae
70006f60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70006f66:	78fa      	ldrb	r2, [r7, #3]
70006f68:	4611      	mov	r1, r2
70006f6a:	6878      	ldr	r0, [r7, #4]
70006f6c:	4798      	blx	r3
    }
  }

  return USBD_OK;
70006f6e:	2300      	movs	r3, #0
}
70006f70:	4618      	mov	r0, r3
70006f72:	3708      	adds	r7, #8
70006f74:	46bd      	mov	sp, r7
70006f76:	bd80      	pop	{r7, pc}

70006f78 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
70006f78:	b480      	push	{r7}
70006f7a:	b083      	sub	sp, #12
70006f7c:	af00      	add	r7, sp, #0
70006f7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
70006f80:	2300      	movs	r3, #0
}
70006f82:	4618      	mov	r0, r3
70006f84:	370c      	adds	r7, #12
70006f86:	46bd      	mov	sp, r7
70006f88:	f85d 7b04 	ldr.w	r7, [sp], #4
70006f8c:	4770      	bx	lr

70006f8e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
70006f8e:	b580      	push	{r7, lr}
70006f90:	b084      	sub	sp, #16
70006f92:	af00      	add	r7, sp, #0
70006f94:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
70006f96:	2300      	movs	r3, #0
70006f98:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
70006f9a:	687b      	ldr	r3, [r7, #4]
70006f9c:	2201      	movs	r2, #1
70006f9e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
70006fa2:	687b      	ldr	r3, [r7, #4]
70006fa4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006fa8:	2b00      	cmp	r3, #0
70006faa:	d00e      	beq.n	70006fca <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
70006fac:	687b      	ldr	r3, [r7, #4]
70006fae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006fb2:	685b      	ldr	r3, [r3, #4]
70006fb4:	687a      	ldr	r2, [r7, #4]
70006fb6:	6852      	ldr	r2, [r2, #4]
70006fb8:	b2d2      	uxtb	r2, r2
70006fba:	4611      	mov	r1, r2
70006fbc:	6878      	ldr	r0, [r7, #4]
70006fbe:	4798      	blx	r3
70006fc0:	4603      	mov	r3, r0
70006fc2:	2b00      	cmp	r3, #0
70006fc4:	d001      	beq.n	70006fca <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
70006fc6:	2303      	movs	r3, #3
70006fc8:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
70006fca:	7bfb      	ldrb	r3, [r7, #15]
}
70006fcc:	4618      	mov	r0, r3
70006fce:	3710      	adds	r7, #16
70006fd0:	46bd      	mov	sp, r7
70006fd2:	bd80      	pop	{r7, pc}

70006fd4 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
70006fd4:	b480      	push	{r7}
70006fd6:	b083      	sub	sp, #12
70006fd8:	af00      	add	r7, sp, #0
70006fda:	6078      	str	r0, [r7, #4]
70006fdc:	460b      	mov	r3, r1
70006fde:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
70006fe0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
70006fe2:	4618      	mov	r0, r3
70006fe4:	370c      	adds	r7, #12
70006fe6:	46bd      	mov	sp, r7
70006fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
70006fec:	4770      	bx	lr

70006fee <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
70006fee:	b480      	push	{r7}
70006ff0:	b083      	sub	sp, #12
70006ff2:	af00      	add	r7, sp, #0
70006ff4:	6078      	str	r0, [r7, #4]
70006ff6:	460b      	mov	r3, r1
70006ff8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
70006ffa:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
70006ffc:	4618      	mov	r0, r3
70006ffe:	370c      	adds	r7, #12
70007000:	46bd      	mov	sp, r7
70007002:	f85d 7b04 	ldr.w	r7, [sp], #4
70007006:	4770      	bx	lr

70007008 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
70007008:	b480      	push	{r7}
7000700a:	b087      	sub	sp, #28
7000700c:	af00      	add	r7, sp, #0
7000700e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
70007010:	687b      	ldr	r3, [r7, #4]
70007012:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
70007014:	697b      	ldr	r3, [r7, #20]
70007016:	781b      	ldrb	r3, [r3, #0]
70007018:	827b      	strh	r3, [r7, #18]
  _pbuff++;
7000701a:	697b      	ldr	r3, [r7, #20]
7000701c:	3301      	adds	r3, #1
7000701e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
70007020:	697b      	ldr	r3, [r7, #20]
70007022:	781b      	ldrb	r3, [r3, #0]
70007024:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
70007026:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
7000702a:	021b      	lsls	r3, r3, #8
7000702c:	b21a      	sxth	r2, r3
7000702e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
70007032:	4313      	orrs	r3, r2
70007034:	b21b      	sxth	r3, r3
70007036:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
70007038:	89fb      	ldrh	r3, [r7, #14]
}
7000703a:	4618      	mov	r0, r3
7000703c:	371c      	adds	r7, #28
7000703e:	46bd      	mov	sp, r7
70007040:	f85d 7b04 	ldr.w	r7, [sp], #4
70007044:	4770      	bx	lr
	...

70007048 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007048:	b580      	push	{r7, lr}
7000704a:	b084      	sub	sp, #16
7000704c:	af00      	add	r7, sp, #0
7000704e:	6078      	str	r0, [r7, #4]
70007050:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
70007052:	2300      	movs	r3, #0
70007054:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
70007056:	683b      	ldr	r3, [r7, #0]
70007058:	781b      	ldrb	r3, [r3, #0]
7000705a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
7000705e:	2b40      	cmp	r3, #64	@ 0x40
70007060:	d005      	beq.n	7000706e <USBD_StdDevReq+0x26>
70007062:	2b40      	cmp	r3, #64	@ 0x40
70007064:	d857      	bhi.n	70007116 <USBD_StdDevReq+0xce>
70007066:	2b00      	cmp	r3, #0
70007068:	d00f      	beq.n	7000708a <USBD_StdDevReq+0x42>
7000706a:	2b20      	cmp	r3, #32
7000706c:	d153      	bne.n	70007116 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
7000706e:	687b      	ldr	r3, [r7, #4]
70007070:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70007074:	687b      	ldr	r3, [r7, #4]
70007076:	32ae      	adds	r2, #174	@ 0xae
70007078:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
7000707c:	689b      	ldr	r3, [r3, #8]
7000707e:	6839      	ldr	r1, [r7, #0]
70007080:	6878      	ldr	r0, [r7, #4]
70007082:	4798      	blx	r3
70007084:	4603      	mov	r3, r0
70007086:	73fb      	strb	r3, [r7, #15]
      break;
70007088:	e04a      	b.n	70007120 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
7000708a:	683b      	ldr	r3, [r7, #0]
7000708c:	785b      	ldrb	r3, [r3, #1]
7000708e:	2b09      	cmp	r3, #9
70007090:	d83b      	bhi.n	7000710a <USBD_StdDevReq+0xc2>
70007092:	a201      	add	r2, pc, #4	@ (adr r2, 70007098 <USBD_StdDevReq+0x50>)
70007094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70007098:	700070ed 	.word	0x700070ed
7000709c:	70007101 	.word	0x70007101
700070a0:	7000710b 	.word	0x7000710b
700070a4:	700070f7 	.word	0x700070f7
700070a8:	7000710b 	.word	0x7000710b
700070ac:	700070cb 	.word	0x700070cb
700070b0:	700070c1 	.word	0x700070c1
700070b4:	7000710b 	.word	0x7000710b
700070b8:	700070e3 	.word	0x700070e3
700070bc:	700070d5 	.word	0x700070d5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
700070c0:	6839      	ldr	r1, [r7, #0]
700070c2:	6878      	ldr	r0, [r7, #4]
700070c4:	f000 fa3c 	bl	70007540 <USBD_GetDescriptor>
          break;
700070c8:	e024      	b.n	70007114 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
700070ca:	6839      	ldr	r1, [r7, #0]
700070cc:	6878      	ldr	r0, [r7, #4]
700070ce:	f000 fbcb 	bl	70007868 <USBD_SetAddress>
          break;
700070d2:	e01f      	b.n	70007114 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
700070d4:	6839      	ldr	r1, [r7, #0]
700070d6:	6878      	ldr	r0, [r7, #4]
700070d8:	f000 fc0a 	bl	700078f0 <USBD_SetConfig>
700070dc:	4603      	mov	r3, r0
700070de:	73fb      	strb	r3, [r7, #15]
          break;
700070e0:	e018      	b.n	70007114 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
700070e2:	6839      	ldr	r1, [r7, #0]
700070e4:	6878      	ldr	r0, [r7, #4]
700070e6:	f000 fcad 	bl	70007a44 <USBD_GetConfig>
          break;
700070ea:	e013      	b.n	70007114 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
700070ec:	6839      	ldr	r1, [r7, #0]
700070ee:	6878      	ldr	r0, [r7, #4]
700070f0:	f000 fcde 	bl	70007ab0 <USBD_GetStatus>
          break;
700070f4:	e00e      	b.n	70007114 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
700070f6:	6839      	ldr	r1, [r7, #0]
700070f8:	6878      	ldr	r0, [r7, #4]
700070fa:	f000 fd0d 	bl	70007b18 <USBD_SetFeature>
          break;
700070fe:	e009      	b.n	70007114 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
70007100:	6839      	ldr	r1, [r7, #0]
70007102:	6878      	ldr	r0, [r7, #4]
70007104:	f000 fd31 	bl	70007b6a <USBD_ClrFeature>
          break;
70007108:	e004      	b.n	70007114 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
7000710a:	6839      	ldr	r1, [r7, #0]
7000710c:	6878      	ldr	r0, [r7, #4]
7000710e:	f000 fd88 	bl	70007c22 <USBD_CtlError>
          break;
70007112:	bf00      	nop
      }
      break;
70007114:	e004      	b.n	70007120 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
70007116:	6839      	ldr	r1, [r7, #0]
70007118:	6878      	ldr	r0, [r7, #4]
7000711a:	f000 fd82 	bl	70007c22 <USBD_CtlError>
      break;
7000711e:	bf00      	nop
  }

  return ret;
70007120:	7bfb      	ldrb	r3, [r7, #15]
}
70007122:	4618      	mov	r0, r3
70007124:	3710      	adds	r7, #16
70007126:	46bd      	mov	sp, r7
70007128:	bd80      	pop	{r7, pc}
7000712a:	bf00      	nop

7000712c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
7000712c:	b580      	push	{r7, lr}
7000712e:	b084      	sub	sp, #16
70007130:	af00      	add	r7, sp, #0
70007132:	6078      	str	r0, [r7, #4]
70007134:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
70007136:	2300      	movs	r3, #0
70007138:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
7000713a:	683b      	ldr	r3, [r7, #0]
7000713c:	781b      	ldrb	r3, [r3, #0]
7000713e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
70007142:	2b40      	cmp	r3, #64	@ 0x40
70007144:	d005      	beq.n	70007152 <USBD_StdItfReq+0x26>
70007146:	2b40      	cmp	r3, #64	@ 0x40
70007148:	d852      	bhi.n	700071f0 <USBD_StdItfReq+0xc4>
7000714a:	2b00      	cmp	r3, #0
7000714c:	d001      	beq.n	70007152 <USBD_StdItfReq+0x26>
7000714e:	2b20      	cmp	r3, #32
70007150:	d14e      	bne.n	700071f0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
70007152:	687b      	ldr	r3, [r7, #4]
70007154:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007158:	b2db      	uxtb	r3, r3
7000715a:	3b01      	subs	r3, #1
7000715c:	2b02      	cmp	r3, #2
7000715e:	d840      	bhi.n	700071e2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
70007160:	683b      	ldr	r3, [r7, #0]
70007162:	889b      	ldrh	r3, [r3, #4]
70007164:	b2db      	uxtb	r3, r3
70007166:	2b01      	cmp	r3, #1
70007168:	d836      	bhi.n	700071d8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
7000716a:	683b      	ldr	r3, [r7, #0]
7000716c:	889b      	ldrh	r3, [r3, #4]
7000716e:	b2db      	uxtb	r3, r3
70007170:	4619      	mov	r1, r3
70007172:	6878      	ldr	r0, [r7, #4]
70007174:	f7ff ff2e 	bl	70006fd4 <USBD_CoreFindIF>
70007178:	4603      	mov	r3, r0
7000717a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
7000717c:	7bbb      	ldrb	r3, [r7, #14]
7000717e:	2bff      	cmp	r3, #255	@ 0xff
70007180:	d01d      	beq.n	700071be <USBD_StdItfReq+0x92>
70007182:	7bbb      	ldrb	r3, [r7, #14]
70007184:	2b00      	cmp	r3, #0
70007186:	d11a      	bne.n	700071be <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
70007188:	7bba      	ldrb	r2, [r7, #14]
7000718a:	687b      	ldr	r3, [r7, #4]
7000718c:	32ae      	adds	r2, #174	@ 0xae
7000718e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70007192:	689b      	ldr	r3, [r3, #8]
70007194:	2b00      	cmp	r3, #0
70007196:	d00f      	beq.n	700071b8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
70007198:	7bba      	ldrb	r2, [r7, #14]
7000719a:	687b      	ldr	r3, [r7, #4]
7000719c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
700071a0:	7bba      	ldrb	r2, [r7, #14]
700071a2:	687b      	ldr	r3, [r7, #4]
700071a4:	32ae      	adds	r2, #174	@ 0xae
700071a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700071aa:	689b      	ldr	r3, [r3, #8]
700071ac:	6839      	ldr	r1, [r7, #0]
700071ae:	6878      	ldr	r0, [r7, #4]
700071b0:	4798      	blx	r3
700071b2:	4603      	mov	r3, r0
700071b4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
700071b6:	e004      	b.n	700071c2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
700071b8:	2303      	movs	r3, #3
700071ba:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
700071bc:	e001      	b.n	700071c2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
700071be:	2303      	movs	r3, #3
700071c0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
700071c2:	683b      	ldr	r3, [r7, #0]
700071c4:	88db      	ldrh	r3, [r3, #6]
700071c6:	2b00      	cmp	r3, #0
700071c8:	d110      	bne.n	700071ec <USBD_StdItfReq+0xc0>
700071ca:	7bfb      	ldrb	r3, [r7, #15]
700071cc:	2b00      	cmp	r3, #0
700071ce:	d10d      	bne.n	700071ec <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
700071d0:	6878      	ldr	r0, [r7, #4]
700071d2:	f000 fdfd 	bl	70007dd0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
700071d6:	e009      	b.n	700071ec <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
700071d8:	6839      	ldr	r1, [r7, #0]
700071da:	6878      	ldr	r0, [r7, #4]
700071dc:	f000 fd21 	bl	70007c22 <USBD_CtlError>
          break;
700071e0:	e004      	b.n	700071ec <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
700071e2:	6839      	ldr	r1, [r7, #0]
700071e4:	6878      	ldr	r0, [r7, #4]
700071e6:	f000 fd1c 	bl	70007c22 <USBD_CtlError>
          break;
700071ea:	e000      	b.n	700071ee <USBD_StdItfReq+0xc2>
          break;
700071ec:	bf00      	nop
      }
      break;
700071ee:	e004      	b.n	700071fa <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
700071f0:	6839      	ldr	r1, [r7, #0]
700071f2:	6878      	ldr	r0, [r7, #4]
700071f4:	f000 fd15 	bl	70007c22 <USBD_CtlError>
      break;
700071f8:	bf00      	nop
  }

  return ret;
700071fa:	7bfb      	ldrb	r3, [r7, #15]
}
700071fc:	4618      	mov	r0, r3
700071fe:	3710      	adds	r7, #16
70007200:	46bd      	mov	sp, r7
70007202:	bd80      	pop	{r7, pc}

70007204 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007204:	b580      	push	{r7, lr}
70007206:	b084      	sub	sp, #16
70007208:	af00      	add	r7, sp, #0
7000720a:	6078      	str	r0, [r7, #4]
7000720c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
7000720e:	2300      	movs	r3, #0
70007210:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
70007212:	683b      	ldr	r3, [r7, #0]
70007214:	889b      	ldrh	r3, [r3, #4]
70007216:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
70007218:	683b      	ldr	r3, [r7, #0]
7000721a:	781b      	ldrb	r3, [r3, #0]
7000721c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
70007220:	2b40      	cmp	r3, #64	@ 0x40
70007222:	d007      	beq.n	70007234 <USBD_StdEPReq+0x30>
70007224:	2b40      	cmp	r3, #64	@ 0x40
70007226:	f200 817f 	bhi.w	70007528 <USBD_StdEPReq+0x324>
7000722a:	2b00      	cmp	r3, #0
7000722c:	d02a      	beq.n	70007284 <USBD_StdEPReq+0x80>
7000722e:	2b20      	cmp	r3, #32
70007230:	f040 817a 	bne.w	70007528 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
70007234:	7bbb      	ldrb	r3, [r7, #14]
70007236:	4619      	mov	r1, r3
70007238:	6878      	ldr	r0, [r7, #4]
7000723a:	f7ff fed8 	bl	70006fee <USBD_CoreFindEP>
7000723e:	4603      	mov	r3, r0
70007240:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
70007242:	7b7b      	ldrb	r3, [r7, #13]
70007244:	2bff      	cmp	r3, #255	@ 0xff
70007246:	f000 8174 	beq.w	70007532 <USBD_StdEPReq+0x32e>
7000724a:	7b7b      	ldrb	r3, [r7, #13]
7000724c:	2b00      	cmp	r3, #0
7000724e:	f040 8170 	bne.w	70007532 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
70007252:	7b7a      	ldrb	r2, [r7, #13]
70007254:	687b      	ldr	r3, [r7, #4]
70007256:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
7000725a:	7b7a      	ldrb	r2, [r7, #13]
7000725c:	687b      	ldr	r3, [r7, #4]
7000725e:	32ae      	adds	r2, #174	@ 0xae
70007260:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70007264:	689b      	ldr	r3, [r3, #8]
70007266:	2b00      	cmp	r3, #0
70007268:	f000 8163 	beq.w	70007532 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
7000726c:	7b7a      	ldrb	r2, [r7, #13]
7000726e:	687b      	ldr	r3, [r7, #4]
70007270:	32ae      	adds	r2, #174	@ 0xae
70007272:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70007276:	689b      	ldr	r3, [r3, #8]
70007278:	6839      	ldr	r1, [r7, #0]
7000727a:	6878      	ldr	r0, [r7, #4]
7000727c:	4798      	blx	r3
7000727e:	4603      	mov	r3, r0
70007280:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
70007282:	e156      	b.n	70007532 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
70007284:	683b      	ldr	r3, [r7, #0]
70007286:	785b      	ldrb	r3, [r3, #1]
70007288:	2b03      	cmp	r3, #3
7000728a:	d008      	beq.n	7000729e <USBD_StdEPReq+0x9a>
7000728c:	2b03      	cmp	r3, #3
7000728e:	f300 8145 	bgt.w	7000751c <USBD_StdEPReq+0x318>
70007292:	2b00      	cmp	r3, #0
70007294:	f000 809b 	beq.w	700073ce <USBD_StdEPReq+0x1ca>
70007298:	2b01      	cmp	r3, #1
7000729a:	d03c      	beq.n	70007316 <USBD_StdEPReq+0x112>
7000729c:	e13e      	b.n	7000751c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
7000729e:	687b      	ldr	r3, [r7, #4]
700072a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
700072a4:	b2db      	uxtb	r3, r3
700072a6:	2b02      	cmp	r3, #2
700072a8:	d002      	beq.n	700072b0 <USBD_StdEPReq+0xac>
700072aa:	2b03      	cmp	r3, #3
700072ac:	d016      	beq.n	700072dc <USBD_StdEPReq+0xd8>
700072ae:	e02c      	b.n	7000730a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
700072b0:	7bbb      	ldrb	r3, [r7, #14]
700072b2:	2b00      	cmp	r3, #0
700072b4:	d00d      	beq.n	700072d2 <USBD_StdEPReq+0xce>
700072b6:	7bbb      	ldrb	r3, [r7, #14]
700072b8:	2b80      	cmp	r3, #128	@ 0x80
700072ba:	d00a      	beq.n	700072d2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
700072bc:	7bbb      	ldrb	r3, [r7, #14]
700072be:	4619      	mov	r1, r3
700072c0:	6878      	ldr	r0, [r7, #4]
700072c2:	f001 f8a7 	bl	70008414 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
700072c6:	2180      	movs	r1, #128	@ 0x80
700072c8:	6878      	ldr	r0, [r7, #4]
700072ca:	f001 f8a3 	bl	70008414 <USBD_LL_StallEP>
700072ce:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
700072d0:	e020      	b.n	70007314 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
700072d2:	6839      	ldr	r1, [r7, #0]
700072d4:	6878      	ldr	r0, [r7, #4]
700072d6:	f000 fca4 	bl	70007c22 <USBD_CtlError>
              break;
700072da:	e01b      	b.n	70007314 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
700072dc:	683b      	ldr	r3, [r7, #0]
700072de:	885b      	ldrh	r3, [r3, #2]
700072e0:	2b00      	cmp	r3, #0
700072e2:	d10e      	bne.n	70007302 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
700072e4:	7bbb      	ldrb	r3, [r7, #14]
700072e6:	2b00      	cmp	r3, #0
700072e8:	d00b      	beq.n	70007302 <USBD_StdEPReq+0xfe>
700072ea:	7bbb      	ldrb	r3, [r7, #14]
700072ec:	2b80      	cmp	r3, #128	@ 0x80
700072ee:	d008      	beq.n	70007302 <USBD_StdEPReq+0xfe>
700072f0:	683b      	ldr	r3, [r7, #0]
700072f2:	88db      	ldrh	r3, [r3, #6]
700072f4:	2b00      	cmp	r3, #0
700072f6:	d104      	bne.n	70007302 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
700072f8:	7bbb      	ldrb	r3, [r7, #14]
700072fa:	4619      	mov	r1, r3
700072fc:	6878      	ldr	r0, [r7, #4]
700072fe:	f001 f889 	bl	70008414 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
70007302:	6878      	ldr	r0, [r7, #4]
70007304:	f000 fd64 	bl	70007dd0 <USBD_CtlSendStatus>

              break;
70007308:	e004      	b.n	70007314 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
7000730a:	6839      	ldr	r1, [r7, #0]
7000730c:	6878      	ldr	r0, [r7, #4]
7000730e:	f000 fc88 	bl	70007c22 <USBD_CtlError>
              break;
70007312:	bf00      	nop
          }
          break;
70007314:	e107      	b.n	70007526 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
70007316:	687b      	ldr	r3, [r7, #4]
70007318:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
7000731c:	b2db      	uxtb	r3, r3
7000731e:	2b02      	cmp	r3, #2
70007320:	d002      	beq.n	70007328 <USBD_StdEPReq+0x124>
70007322:	2b03      	cmp	r3, #3
70007324:	d016      	beq.n	70007354 <USBD_StdEPReq+0x150>
70007326:	e04b      	b.n	700073c0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
70007328:	7bbb      	ldrb	r3, [r7, #14]
7000732a:	2b00      	cmp	r3, #0
7000732c:	d00d      	beq.n	7000734a <USBD_StdEPReq+0x146>
7000732e:	7bbb      	ldrb	r3, [r7, #14]
70007330:	2b80      	cmp	r3, #128	@ 0x80
70007332:	d00a      	beq.n	7000734a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
70007334:	7bbb      	ldrb	r3, [r7, #14]
70007336:	4619      	mov	r1, r3
70007338:	6878      	ldr	r0, [r7, #4]
7000733a:	f001 f86b 	bl	70008414 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
7000733e:	2180      	movs	r1, #128	@ 0x80
70007340:	6878      	ldr	r0, [r7, #4]
70007342:	f001 f867 	bl	70008414 <USBD_LL_StallEP>
70007346:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
70007348:	e040      	b.n	700073cc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
7000734a:	6839      	ldr	r1, [r7, #0]
7000734c:	6878      	ldr	r0, [r7, #4]
7000734e:	f000 fc68 	bl	70007c22 <USBD_CtlError>
              break;
70007352:	e03b      	b.n	700073cc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
70007354:	683b      	ldr	r3, [r7, #0]
70007356:	885b      	ldrh	r3, [r3, #2]
70007358:	2b00      	cmp	r3, #0
7000735a:	d136      	bne.n	700073ca <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
7000735c:	7bbb      	ldrb	r3, [r7, #14]
7000735e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70007362:	2b00      	cmp	r3, #0
70007364:	d004      	beq.n	70007370 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
70007366:	7bbb      	ldrb	r3, [r7, #14]
70007368:	4619      	mov	r1, r3
7000736a:	6878      	ldr	r0, [r7, #4]
7000736c:	f001 f871 	bl	70008452 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
70007370:	6878      	ldr	r0, [r7, #4]
70007372:	f000 fd2d 	bl	70007dd0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
70007376:	7bbb      	ldrb	r3, [r7, #14]
70007378:	4619      	mov	r1, r3
7000737a:	6878      	ldr	r0, [r7, #4]
7000737c:	f7ff fe37 	bl	70006fee <USBD_CoreFindEP>
70007380:	4603      	mov	r3, r0
70007382:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
70007384:	7b7b      	ldrb	r3, [r7, #13]
70007386:	2bff      	cmp	r3, #255	@ 0xff
70007388:	d01f      	beq.n	700073ca <USBD_StdEPReq+0x1c6>
7000738a:	7b7b      	ldrb	r3, [r7, #13]
7000738c:	2b00      	cmp	r3, #0
7000738e:	d11c      	bne.n	700073ca <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
70007390:	7b7a      	ldrb	r2, [r7, #13]
70007392:	687b      	ldr	r3, [r7, #4]
70007394:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
70007398:	7b7a      	ldrb	r2, [r7, #13]
7000739a:	687b      	ldr	r3, [r7, #4]
7000739c:	32ae      	adds	r2, #174	@ 0xae
7000739e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700073a2:	689b      	ldr	r3, [r3, #8]
700073a4:	2b00      	cmp	r3, #0
700073a6:	d010      	beq.n	700073ca <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
700073a8:	7b7a      	ldrb	r2, [r7, #13]
700073aa:	687b      	ldr	r3, [r7, #4]
700073ac:	32ae      	adds	r2, #174	@ 0xae
700073ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700073b2:	689b      	ldr	r3, [r3, #8]
700073b4:	6839      	ldr	r1, [r7, #0]
700073b6:	6878      	ldr	r0, [r7, #4]
700073b8:	4798      	blx	r3
700073ba:	4603      	mov	r3, r0
700073bc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
700073be:	e004      	b.n	700073ca <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
700073c0:	6839      	ldr	r1, [r7, #0]
700073c2:	6878      	ldr	r0, [r7, #4]
700073c4:	f000 fc2d 	bl	70007c22 <USBD_CtlError>
              break;
700073c8:	e000      	b.n	700073cc <USBD_StdEPReq+0x1c8>
              break;
700073ca:	bf00      	nop
          }
          break;
700073cc:	e0ab      	b.n	70007526 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
700073ce:	687b      	ldr	r3, [r7, #4]
700073d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
700073d4:	b2db      	uxtb	r3, r3
700073d6:	2b02      	cmp	r3, #2
700073d8:	d002      	beq.n	700073e0 <USBD_StdEPReq+0x1dc>
700073da:	2b03      	cmp	r3, #3
700073dc:	d032      	beq.n	70007444 <USBD_StdEPReq+0x240>
700073de:	e097      	b.n	70007510 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
700073e0:	7bbb      	ldrb	r3, [r7, #14]
700073e2:	2b00      	cmp	r3, #0
700073e4:	d007      	beq.n	700073f6 <USBD_StdEPReq+0x1f2>
700073e6:	7bbb      	ldrb	r3, [r7, #14]
700073e8:	2b80      	cmp	r3, #128	@ 0x80
700073ea:	d004      	beq.n	700073f6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
700073ec:	6839      	ldr	r1, [r7, #0]
700073ee:	6878      	ldr	r0, [r7, #4]
700073f0:	f000 fc17 	bl	70007c22 <USBD_CtlError>
                break;
700073f4:	e091      	b.n	7000751a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
700073f6:	f997 300e 	ldrsb.w	r3, [r7, #14]
700073fa:	2b00      	cmp	r3, #0
700073fc:	da0b      	bge.n	70007416 <USBD_StdEPReq+0x212>
700073fe:	7bbb      	ldrb	r3, [r7, #14]
70007400:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
70007404:	4613      	mov	r3, r2
70007406:	009b      	lsls	r3, r3, #2
70007408:	4413      	add	r3, r2
7000740a:	009b      	lsls	r3, r3, #2
7000740c:	3310      	adds	r3, #16
7000740e:	687a      	ldr	r2, [r7, #4]
70007410:	4413      	add	r3, r2
70007412:	3304      	adds	r3, #4
70007414:	e00b      	b.n	7000742e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
70007416:	7bbb      	ldrb	r3, [r7, #14]
70007418:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
7000741c:	4613      	mov	r3, r2
7000741e:	009b      	lsls	r3, r3, #2
70007420:	4413      	add	r3, r2
70007422:	009b      	lsls	r3, r3, #2
70007424:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
70007428:	687a      	ldr	r2, [r7, #4]
7000742a:	4413      	add	r3, r2
7000742c:	3304      	adds	r3, #4
7000742e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
70007430:	68bb      	ldr	r3, [r7, #8]
70007432:	2200      	movs	r2, #0
70007434:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
70007436:	68bb      	ldr	r3, [r7, #8]
70007438:	2202      	movs	r2, #2
7000743a:	4619      	mov	r1, r3
7000743c:	6878      	ldr	r0, [r7, #4]
7000743e:	f000 fc6d 	bl	70007d1c <USBD_CtlSendData>
              break;
70007442:	e06a      	b.n	7000751a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
70007444:	f997 300e 	ldrsb.w	r3, [r7, #14]
70007448:	2b00      	cmp	r3, #0
7000744a:	da11      	bge.n	70007470 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
7000744c:	7bbb      	ldrb	r3, [r7, #14]
7000744e:	f003 020f 	and.w	r2, r3, #15
70007452:	6879      	ldr	r1, [r7, #4]
70007454:	4613      	mov	r3, r2
70007456:	009b      	lsls	r3, r3, #2
70007458:	4413      	add	r3, r2
7000745a:	009b      	lsls	r3, r3, #2
7000745c:	440b      	add	r3, r1
7000745e:	3324      	adds	r3, #36	@ 0x24
70007460:	881b      	ldrh	r3, [r3, #0]
70007462:	2b00      	cmp	r3, #0
70007464:	d117      	bne.n	70007496 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
70007466:	6839      	ldr	r1, [r7, #0]
70007468:	6878      	ldr	r0, [r7, #4]
7000746a:	f000 fbda 	bl	70007c22 <USBD_CtlError>
                  break;
7000746e:	e054      	b.n	7000751a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
70007470:	7bbb      	ldrb	r3, [r7, #14]
70007472:	f003 020f 	and.w	r2, r3, #15
70007476:	6879      	ldr	r1, [r7, #4]
70007478:	4613      	mov	r3, r2
7000747a:	009b      	lsls	r3, r3, #2
7000747c:	4413      	add	r3, r2
7000747e:	009b      	lsls	r3, r3, #2
70007480:	440b      	add	r3, r1
70007482:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
70007486:	881b      	ldrh	r3, [r3, #0]
70007488:	2b00      	cmp	r3, #0
7000748a:	d104      	bne.n	70007496 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
7000748c:	6839      	ldr	r1, [r7, #0]
7000748e:	6878      	ldr	r0, [r7, #4]
70007490:	f000 fbc7 	bl	70007c22 <USBD_CtlError>
                  break;
70007494:	e041      	b.n	7000751a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
70007496:	f997 300e 	ldrsb.w	r3, [r7, #14]
7000749a:	2b00      	cmp	r3, #0
7000749c:	da0b      	bge.n	700074b6 <USBD_StdEPReq+0x2b2>
7000749e:	7bbb      	ldrb	r3, [r7, #14]
700074a0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
700074a4:	4613      	mov	r3, r2
700074a6:	009b      	lsls	r3, r3, #2
700074a8:	4413      	add	r3, r2
700074aa:	009b      	lsls	r3, r3, #2
700074ac:	3310      	adds	r3, #16
700074ae:	687a      	ldr	r2, [r7, #4]
700074b0:	4413      	add	r3, r2
700074b2:	3304      	adds	r3, #4
700074b4:	e00b      	b.n	700074ce <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
700074b6:	7bbb      	ldrb	r3, [r7, #14]
700074b8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
700074bc:	4613      	mov	r3, r2
700074be:	009b      	lsls	r3, r3, #2
700074c0:	4413      	add	r3, r2
700074c2:	009b      	lsls	r3, r3, #2
700074c4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
700074c8:	687a      	ldr	r2, [r7, #4]
700074ca:	4413      	add	r3, r2
700074cc:	3304      	adds	r3, #4
700074ce:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
700074d0:	7bbb      	ldrb	r3, [r7, #14]
700074d2:	2b00      	cmp	r3, #0
700074d4:	d002      	beq.n	700074dc <USBD_StdEPReq+0x2d8>
700074d6:	7bbb      	ldrb	r3, [r7, #14]
700074d8:	2b80      	cmp	r3, #128	@ 0x80
700074da:	d103      	bne.n	700074e4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
700074dc:	68bb      	ldr	r3, [r7, #8]
700074de:	2200      	movs	r2, #0
700074e0:	601a      	str	r2, [r3, #0]
700074e2:	e00e      	b.n	70007502 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
700074e4:	7bbb      	ldrb	r3, [r7, #14]
700074e6:	4619      	mov	r1, r3
700074e8:	6878      	ldr	r0, [r7, #4]
700074ea:	f000 ffd1 	bl	70008490 <USBD_LL_IsStallEP>
700074ee:	4603      	mov	r3, r0
700074f0:	2b00      	cmp	r3, #0
700074f2:	d003      	beq.n	700074fc <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
700074f4:	68bb      	ldr	r3, [r7, #8]
700074f6:	2201      	movs	r2, #1
700074f8:	601a      	str	r2, [r3, #0]
700074fa:	e002      	b.n	70007502 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
700074fc:	68bb      	ldr	r3, [r7, #8]
700074fe:	2200      	movs	r2, #0
70007500:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
70007502:	68bb      	ldr	r3, [r7, #8]
70007504:	2202      	movs	r2, #2
70007506:	4619      	mov	r1, r3
70007508:	6878      	ldr	r0, [r7, #4]
7000750a:	f000 fc07 	bl	70007d1c <USBD_CtlSendData>
              break;
7000750e:	e004      	b.n	7000751a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
70007510:	6839      	ldr	r1, [r7, #0]
70007512:	6878      	ldr	r0, [r7, #4]
70007514:	f000 fb85 	bl	70007c22 <USBD_CtlError>
              break;
70007518:	bf00      	nop
          }
          break;
7000751a:	e004      	b.n	70007526 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
7000751c:	6839      	ldr	r1, [r7, #0]
7000751e:	6878      	ldr	r0, [r7, #4]
70007520:	f000 fb7f 	bl	70007c22 <USBD_CtlError>
          break;
70007524:	bf00      	nop
      }
      break;
70007526:	e005      	b.n	70007534 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
70007528:	6839      	ldr	r1, [r7, #0]
7000752a:	6878      	ldr	r0, [r7, #4]
7000752c:	f000 fb79 	bl	70007c22 <USBD_CtlError>
      break;
70007530:	e000      	b.n	70007534 <USBD_StdEPReq+0x330>
      break;
70007532:	bf00      	nop
  }

  return ret;
70007534:	7bfb      	ldrb	r3, [r7, #15]
}
70007536:	4618      	mov	r0, r3
70007538:	3710      	adds	r7, #16
7000753a:	46bd      	mov	sp, r7
7000753c:	bd80      	pop	{r7, pc}
	...

70007540 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007540:	b580      	push	{r7, lr}
70007542:	b084      	sub	sp, #16
70007544:	af00      	add	r7, sp, #0
70007546:	6078      	str	r0, [r7, #4]
70007548:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
7000754a:	2300      	movs	r3, #0
7000754c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
7000754e:	2300      	movs	r3, #0
70007550:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
70007552:	2300      	movs	r3, #0
70007554:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
70007556:	683b      	ldr	r3, [r7, #0]
70007558:	885b      	ldrh	r3, [r3, #2]
7000755a:	0a1b      	lsrs	r3, r3, #8
7000755c:	b29b      	uxth	r3, r3
7000755e:	3b01      	subs	r3, #1
70007560:	2b0e      	cmp	r3, #14
70007562:	f200 8152 	bhi.w	7000780a <USBD_GetDescriptor+0x2ca>
70007566:	a201      	add	r2, pc, #4	@ (adr r2, 7000756c <USBD_GetDescriptor+0x2c>)
70007568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
7000756c:	700075dd 	.word	0x700075dd
70007570:	700075f5 	.word	0x700075f5
70007574:	70007635 	.word	0x70007635
70007578:	7000780b 	.word	0x7000780b
7000757c:	7000780b 	.word	0x7000780b
70007580:	700077ab 	.word	0x700077ab
70007584:	700077d7 	.word	0x700077d7
70007588:	7000780b 	.word	0x7000780b
7000758c:	7000780b 	.word	0x7000780b
70007590:	7000780b 	.word	0x7000780b
70007594:	7000780b 	.word	0x7000780b
70007598:	7000780b 	.word	0x7000780b
7000759c:	7000780b 	.word	0x7000780b
700075a0:	7000780b 	.word	0x7000780b
700075a4:	700075a9 	.word	0x700075a9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
700075a8:	687b      	ldr	r3, [r7, #4]
700075aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700075ae:	69db      	ldr	r3, [r3, #28]
700075b0:	2b00      	cmp	r3, #0
700075b2:	d00b      	beq.n	700075cc <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
700075b4:	687b      	ldr	r3, [r7, #4]
700075b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700075ba:	69db      	ldr	r3, [r3, #28]
700075bc:	687a      	ldr	r2, [r7, #4]
700075be:	7c12      	ldrb	r2, [r2, #16]
700075c0:	f107 0108 	add.w	r1, r7, #8
700075c4:	4610      	mov	r0, r2
700075c6:	4798      	blx	r3
700075c8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
700075ca:	e126      	b.n	7000781a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
700075cc:	6839      	ldr	r1, [r7, #0]
700075ce:	6878      	ldr	r0, [r7, #4]
700075d0:	f000 fb27 	bl	70007c22 <USBD_CtlError>
        err++;
700075d4:	7afb      	ldrb	r3, [r7, #11]
700075d6:	3301      	adds	r3, #1
700075d8:	72fb      	strb	r3, [r7, #11]
      break;
700075da:	e11e      	b.n	7000781a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
700075dc:	687b      	ldr	r3, [r7, #4]
700075de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700075e2:	681b      	ldr	r3, [r3, #0]
700075e4:	687a      	ldr	r2, [r7, #4]
700075e6:	7c12      	ldrb	r2, [r2, #16]
700075e8:	f107 0108 	add.w	r1, r7, #8
700075ec:	4610      	mov	r0, r2
700075ee:	4798      	blx	r3
700075f0:	60f8      	str	r0, [r7, #12]
      break;
700075f2:	e112      	b.n	7000781a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
700075f4:	687b      	ldr	r3, [r7, #4]
700075f6:	7c1b      	ldrb	r3, [r3, #16]
700075f8:	2b00      	cmp	r3, #0
700075fa:	d10d      	bne.n	70007618 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
700075fc:	687b      	ldr	r3, [r7, #4]
700075fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70007602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70007604:	f107 0208 	add.w	r2, r7, #8
70007608:	4610      	mov	r0, r2
7000760a:	4798      	blx	r3
7000760c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
7000760e:	68fb      	ldr	r3, [r7, #12]
70007610:	3301      	adds	r3, #1
70007612:	2202      	movs	r2, #2
70007614:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
70007616:	e100      	b.n	7000781a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
70007618:	687b      	ldr	r3, [r7, #4]
7000761a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
7000761e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70007620:	f107 0208 	add.w	r2, r7, #8
70007624:	4610      	mov	r0, r2
70007626:	4798      	blx	r3
70007628:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
7000762a:	68fb      	ldr	r3, [r7, #12]
7000762c:	3301      	adds	r3, #1
7000762e:	2202      	movs	r2, #2
70007630:	701a      	strb	r2, [r3, #0]
      break;
70007632:	e0f2      	b.n	7000781a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
70007634:	683b      	ldr	r3, [r7, #0]
70007636:	885b      	ldrh	r3, [r3, #2]
70007638:	b2db      	uxtb	r3, r3
7000763a:	2b05      	cmp	r3, #5
7000763c:	f200 80ac 	bhi.w	70007798 <USBD_GetDescriptor+0x258>
70007640:	a201      	add	r2, pc, #4	@ (adr r2, 70007648 <USBD_GetDescriptor+0x108>)
70007642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70007646:	bf00      	nop
70007648:	70007661 	.word	0x70007661
7000764c:	70007695 	.word	0x70007695
70007650:	700076c9 	.word	0x700076c9
70007654:	700076fd 	.word	0x700076fd
70007658:	70007731 	.word	0x70007731
7000765c:	70007765 	.word	0x70007765
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
70007660:	687b      	ldr	r3, [r7, #4]
70007662:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007666:	685b      	ldr	r3, [r3, #4]
70007668:	2b00      	cmp	r3, #0
7000766a:	d00b      	beq.n	70007684 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
7000766c:	687b      	ldr	r3, [r7, #4]
7000766e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007672:	685b      	ldr	r3, [r3, #4]
70007674:	687a      	ldr	r2, [r7, #4]
70007676:	7c12      	ldrb	r2, [r2, #16]
70007678:	f107 0108 	add.w	r1, r7, #8
7000767c:	4610      	mov	r0, r2
7000767e:	4798      	blx	r3
70007680:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
70007682:	e091      	b.n	700077a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007684:	6839      	ldr	r1, [r7, #0]
70007686:	6878      	ldr	r0, [r7, #4]
70007688:	f000 facb 	bl	70007c22 <USBD_CtlError>
            err++;
7000768c:	7afb      	ldrb	r3, [r7, #11]
7000768e:	3301      	adds	r3, #1
70007690:	72fb      	strb	r3, [r7, #11]
          break;
70007692:	e089      	b.n	700077a8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
70007694:	687b      	ldr	r3, [r7, #4]
70007696:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
7000769a:	689b      	ldr	r3, [r3, #8]
7000769c:	2b00      	cmp	r3, #0
7000769e:	d00b      	beq.n	700076b8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
700076a0:	687b      	ldr	r3, [r7, #4]
700076a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700076a6:	689b      	ldr	r3, [r3, #8]
700076a8:	687a      	ldr	r2, [r7, #4]
700076aa:	7c12      	ldrb	r2, [r2, #16]
700076ac:	f107 0108 	add.w	r1, r7, #8
700076b0:	4610      	mov	r0, r2
700076b2:	4798      	blx	r3
700076b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
700076b6:	e077      	b.n	700077a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
700076b8:	6839      	ldr	r1, [r7, #0]
700076ba:	6878      	ldr	r0, [r7, #4]
700076bc:	f000 fab1 	bl	70007c22 <USBD_CtlError>
            err++;
700076c0:	7afb      	ldrb	r3, [r7, #11]
700076c2:	3301      	adds	r3, #1
700076c4:	72fb      	strb	r3, [r7, #11]
          break;
700076c6:	e06f      	b.n	700077a8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
700076c8:	687b      	ldr	r3, [r7, #4]
700076ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700076ce:	68db      	ldr	r3, [r3, #12]
700076d0:	2b00      	cmp	r3, #0
700076d2:	d00b      	beq.n	700076ec <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
700076d4:	687b      	ldr	r3, [r7, #4]
700076d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700076da:	68db      	ldr	r3, [r3, #12]
700076dc:	687a      	ldr	r2, [r7, #4]
700076de:	7c12      	ldrb	r2, [r2, #16]
700076e0:	f107 0108 	add.w	r1, r7, #8
700076e4:	4610      	mov	r0, r2
700076e6:	4798      	blx	r3
700076e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
700076ea:	e05d      	b.n	700077a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
700076ec:	6839      	ldr	r1, [r7, #0]
700076ee:	6878      	ldr	r0, [r7, #4]
700076f0:	f000 fa97 	bl	70007c22 <USBD_CtlError>
            err++;
700076f4:	7afb      	ldrb	r3, [r7, #11]
700076f6:	3301      	adds	r3, #1
700076f8:	72fb      	strb	r3, [r7, #11]
          break;
700076fa:	e055      	b.n	700077a8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
700076fc:	687b      	ldr	r3, [r7, #4]
700076fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007702:	691b      	ldr	r3, [r3, #16]
70007704:	2b00      	cmp	r3, #0
70007706:	d00b      	beq.n	70007720 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
70007708:	687b      	ldr	r3, [r7, #4]
7000770a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
7000770e:	691b      	ldr	r3, [r3, #16]
70007710:	687a      	ldr	r2, [r7, #4]
70007712:	7c12      	ldrb	r2, [r2, #16]
70007714:	f107 0108 	add.w	r1, r7, #8
70007718:	4610      	mov	r0, r2
7000771a:	4798      	blx	r3
7000771c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
7000771e:	e043      	b.n	700077a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007720:	6839      	ldr	r1, [r7, #0]
70007722:	6878      	ldr	r0, [r7, #4]
70007724:	f000 fa7d 	bl	70007c22 <USBD_CtlError>
            err++;
70007728:	7afb      	ldrb	r3, [r7, #11]
7000772a:	3301      	adds	r3, #1
7000772c:	72fb      	strb	r3, [r7, #11]
          break;
7000772e:	e03b      	b.n	700077a8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
70007730:	687b      	ldr	r3, [r7, #4]
70007732:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007736:	695b      	ldr	r3, [r3, #20]
70007738:	2b00      	cmp	r3, #0
7000773a:	d00b      	beq.n	70007754 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
7000773c:	687b      	ldr	r3, [r7, #4]
7000773e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007742:	695b      	ldr	r3, [r3, #20]
70007744:	687a      	ldr	r2, [r7, #4]
70007746:	7c12      	ldrb	r2, [r2, #16]
70007748:	f107 0108 	add.w	r1, r7, #8
7000774c:	4610      	mov	r0, r2
7000774e:	4798      	blx	r3
70007750:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
70007752:	e029      	b.n	700077a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007754:	6839      	ldr	r1, [r7, #0]
70007756:	6878      	ldr	r0, [r7, #4]
70007758:	f000 fa63 	bl	70007c22 <USBD_CtlError>
            err++;
7000775c:	7afb      	ldrb	r3, [r7, #11]
7000775e:	3301      	adds	r3, #1
70007760:	72fb      	strb	r3, [r7, #11]
          break;
70007762:	e021      	b.n	700077a8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
70007764:	687b      	ldr	r3, [r7, #4]
70007766:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
7000776a:	699b      	ldr	r3, [r3, #24]
7000776c:	2b00      	cmp	r3, #0
7000776e:	d00b      	beq.n	70007788 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
70007770:	687b      	ldr	r3, [r7, #4]
70007772:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007776:	699b      	ldr	r3, [r3, #24]
70007778:	687a      	ldr	r2, [r7, #4]
7000777a:	7c12      	ldrb	r2, [r2, #16]
7000777c:	f107 0108 	add.w	r1, r7, #8
70007780:	4610      	mov	r0, r2
70007782:	4798      	blx	r3
70007784:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
70007786:	e00f      	b.n	700077a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007788:	6839      	ldr	r1, [r7, #0]
7000778a:	6878      	ldr	r0, [r7, #4]
7000778c:	f000 fa49 	bl	70007c22 <USBD_CtlError>
            err++;
70007790:	7afb      	ldrb	r3, [r7, #11]
70007792:	3301      	adds	r3, #1
70007794:	72fb      	strb	r3, [r7, #11]
          break;
70007796:	e007      	b.n	700077a8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
70007798:	6839      	ldr	r1, [r7, #0]
7000779a:	6878      	ldr	r0, [r7, #4]
7000779c:	f000 fa41 	bl	70007c22 <USBD_CtlError>
          err++;
700077a0:	7afb      	ldrb	r3, [r7, #11]
700077a2:	3301      	adds	r3, #1
700077a4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
700077a6:	bf00      	nop
      }
      break;
700077a8:	e037      	b.n	7000781a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
700077aa:	687b      	ldr	r3, [r7, #4]
700077ac:	7c1b      	ldrb	r3, [r3, #16]
700077ae:	2b00      	cmp	r3, #0
700077b0:	d109      	bne.n	700077c6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
700077b2:	687b      	ldr	r3, [r7, #4]
700077b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700077b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700077ba:	f107 0208 	add.w	r2, r7, #8
700077be:	4610      	mov	r0, r2
700077c0:	4798      	blx	r3
700077c2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
700077c4:	e029      	b.n	7000781a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
700077c6:	6839      	ldr	r1, [r7, #0]
700077c8:	6878      	ldr	r0, [r7, #4]
700077ca:	f000 fa2a 	bl	70007c22 <USBD_CtlError>
        err++;
700077ce:	7afb      	ldrb	r3, [r7, #11]
700077d0:	3301      	adds	r3, #1
700077d2:	72fb      	strb	r3, [r7, #11]
      break;
700077d4:	e021      	b.n	7000781a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
700077d6:	687b      	ldr	r3, [r7, #4]
700077d8:	7c1b      	ldrb	r3, [r3, #16]
700077da:	2b00      	cmp	r3, #0
700077dc:	d10d      	bne.n	700077fa <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
700077de:	687b      	ldr	r3, [r7, #4]
700077e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700077e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700077e6:	f107 0208 	add.w	r2, r7, #8
700077ea:	4610      	mov	r0, r2
700077ec:	4798      	blx	r3
700077ee:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
700077f0:	68fb      	ldr	r3, [r7, #12]
700077f2:	3301      	adds	r3, #1
700077f4:	2207      	movs	r2, #7
700077f6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
700077f8:	e00f      	b.n	7000781a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
700077fa:	6839      	ldr	r1, [r7, #0]
700077fc:	6878      	ldr	r0, [r7, #4]
700077fe:	f000 fa10 	bl	70007c22 <USBD_CtlError>
        err++;
70007802:	7afb      	ldrb	r3, [r7, #11]
70007804:	3301      	adds	r3, #1
70007806:	72fb      	strb	r3, [r7, #11]
      break;
70007808:	e007      	b.n	7000781a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
7000780a:	6839      	ldr	r1, [r7, #0]
7000780c:	6878      	ldr	r0, [r7, #4]
7000780e:	f000 fa08 	bl	70007c22 <USBD_CtlError>
      err++;
70007812:	7afb      	ldrb	r3, [r7, #11]
70007814:	3301      	adds	r3, #1
70007816:	72fb      	strb	r3, [r7, #11]
      break;
70007818:	bf00      	nop
  }

  if (err != 0U)
7000781a:	7afb      	ldrb	r3, [r7, #11]
7000781c:	2b00      	cmp	r3, #0
7000781e:	d11e      	bne.n	7000785e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
70007820:	683b      	ldr	r3, [r7, #0]
70007822:	88db      	ldrh	r3, [r3, #6]
70007824:	2b00      	cmp	r3, #0
70007826:	d016      	beq.n	70007856 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
70007828:	893b      	ldrh	r3, [r7, #8]
7000782a:	2b00      	cmp	r3, #0
7000782c:	d00e      	beq.n	7000784c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
7000782e:	683b      	ldr	r3, [r7, #0]
70007830:	88da      	ldrh	r2, [r3, #6]
70007832:	893b      	ldrh	r3, [r7, #8]
70007834:	4293      	cmp	r3, r2
70007836:	bf28      	it	cs
70007838:	4613      	movcs	r3, r2
7000783a:	b29b      	uxth	r3, r3
7000783c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
7000783e:	893b      	ldrh	r3, [r7, #8]
70007840:	461a      	mov	r2, r3
70007842:	68f9      	ldr	r1, [r7, #12]
70007844:	6878      	ldr	r0, [r7, #4]
70007846:	f000 fa69 	bl	70007d1c <USBD_CtlSendData>
7000784a:	e009      	b.n	70007860 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
7000784c:	6839      	ldr	r1, [r7, #0]
7000784e:	6878      	ldr	r0, [r7, #4]
70007850:	f000 f9e7 	bl	70007c22 <USBD_CtlError>
70007854:	e004      	b.n	70007860 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
70007856:	6878      	ldr	r0, [r7, #4]
70007858:	f000 faba 	bl	70007dd0 <USBD_CtlSendStatus>
7000785c:	e000      	b.n	70007860 <USBD_GetDescriptor+0x320>
    return;
7000785e:	bf00      	nop
  }
}
70007860:	3710      	adds	r7, #16
70007862:	46bd      	mov	sp, r7
70007864:	bd80      	pop	{r7, pc}
70007866:	bf00      	nop

70007868 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007868:	b580      	push	{r7, lr}
7000786a:	b084      	sub	sp, #16
7000786c:	af00      	add	r7, sp, #0
7000786e:	6078      	str	r0, [r7, #4]
70007870:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
70007872:	683b      	ldr	r3, [r7, #0]
70007874:	889b      	ldrh	r3, [r3, #4]
70007876:	2b00      	cmp	r3, #0
70007878:	d131      	bne.n	700078de <USBD_SetAddress+0x76>
7000787a:	683b      	ldr	r3, [r7, #0]
7000787c:	88db      	ldrh	r3, [r3, #6]
7000787e:	2b00      	cmp	r3, #0
70007880:	d12d      	bne.n	700078de <USBD_SetAddress+0x76>
70007882:	683b      	ldr	r3, [r7, #0]
70007884:	885b      	ldrh	r3, [r3, #2]
70007886:	2b7f      	cmp	r3, #127	@ 0x7f
70007888:	d829      	bhi.n	700078de <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
7000788a:	683b      	ldr	r3, [r7, #0]
7000788c:	885b      	ldrh	r3, [r3, #2]
7000788e:	b2db      	uxtb	r3, r3
70007890:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70007894:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
70007896:	687b      	ldr	r3, [r7, #4]
70007898:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
7000789c:	b2db      	uxtb	r3, r3
7000789e:	2b03      	cmp	r3, #3
700078a0:	d104      	bne.n	700078ac <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
700078a2:	6839      	ldr	r1, [r7, #0]
700078a4:	6878      	ldr	r0, [r7, #4]
700078a6:	f000 f9bc 	bl	70007c22 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
700078aa:	e01d      	b.n	700078e8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
700078ac:	687b      	ldr	r3, [r7, #4]
700078ae:	7bfa      	ldrb	r2, [r7, #15]
700078b0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
700078b4:	7bfb      	ldrb	r3, [r7, #15]
700078b6:	4619      	mov	r1, r3
700078b8:	6878      	ldr	r0, [r7, #4]
700078ba:	f000 fe15 	bl	700084e8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
700078be:	6878      	ldr	r0, [r7, #4]
700078c0:	f000 fa86 	bl	70007dd0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
700078c4:	7bfb      	ldrb	r3, [r7, #15]
700078c6:	2b00      	cmp	r3, #0
700078c8:	d004      	beq.n	700078d4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
700078ca:	687b      	ldr	r3, [r7, #4]
700078cc:	2202      	movs	r2, #2
700078ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
700078d2:	e009      	b.n	700078e8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
700078d4:	687b      	ldr	r3, [r7, #4]
700078d6:	2201      	movs	r2, #1
700078d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
700078dc:	e004      	b.n	700078e8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
700078de:	6839      	ldr	r1, [r7, #0]
700078e0:	6878      	ldr	r0, [r7, #4]
700078e2:	f000 f99e 	bl	70007c22 <USBD_CtlError>
  }
}
700078e6:	bf00      	nop
700078e8:	bf00      	nop
700078ea:	3710      	adds	r7, #16
700078ec:	46bd      	mov	sp, r7
700078ee:	bd80      	pop	{r7, pc}

700078f0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
700078f0:	b580      	push	{r7, lr}
700078f2:	b084      	sub	sp, #16
700078f4:	af00      	add	r7, sp, #0
700078f6:	6078      	str	r0, [r7, #4]
700078f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
700078fa:	2300      	movs	r3, #0
700078fc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
700078fe:	683b      	ldr	r3, [r7, #0]
70007900:	885b      	ldrh	r3, [r3, #2]
70007902:	b2da      	uxtb	r2, r3
70007904:	4b4e      	ldr	r3, [pc, #312]	@ (70007a40 <USBD_SetConfig+0x150>)
70007906:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
70007908:	4b4d      	ldr	r3, [pc, #308]	@ (70007a40 <USBD_SetConfig+0x150>)
7000790a:	781b      	ldrb	r3, [r3, #0]
7000790c:	2b01      	cmp	r3, #1
7000790e:	d905      	bls.n	7000791c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
70007910:	6839      	ldr	r1, [r7, #0]
70007912:	6878      	ldr	r0, [r7, #4]
70007914:	f000 f985 	bl	70007c22 <USBD_CtlError>
    return USBD_FAIL;
70007918:	2303      	movs	r3, #3
7000791a:	e08c      	b.n	70007a36 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
7000791c:	687b      	ldr	r3, [r7, #4]
7000791e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007922:	b2db      	uxtb	r3, r3
70007924:	2b02      	cmp	r3, #2
70007926:	d002      	beq.n	7000792e <USBD_SetConfig+0x3e>
70007928:	2b03      	cmp	r3, #3
7000792a:	d029      	beq.n	70007980 <USBD_SetConfig+0x90>
7000792c:	e075      	b.n	70007a1a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
7000792e:	4b44      	ldr	r3, [pc, #272]	@ (70007a40 <USBD_SetConfig+0x150>)
70007930:	781b      	ldrb	r3, [r3, #0]
70007932:	2b00      	cmp	r3, #0
70007934:	d020      	beq.n	70007978 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
70007936:	4b42      	ldr	r3, [pc, #264]	@ (70007a40 <USBD_SetConfig+0x150>)
70007938:	781b      	ldrb	r3, [r3, #0]
7000793a:	461a      	mov	r2, r3
7000793c:	687b      	ldr	r3, [r7, #4]
7000793e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
70007940:	4b3f      	ldr	r3, [pc, #252]	@ (70007a40 <USBD_SetConfig+0x150>)
70007942:	781b      	ldrb	r3, [r3, #0]
70007944:	4619      	mov	r1, r3
70007946:	6878      	ldr	r0, [r7, #4]
70007948:	f7ff f80c 	bl	70006964 <USBD_SetClassConfig>
7000794c:	4603      	mov	r3, r0
7000794e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
70007950:	7bfb      	ldrb	r3, [r7, #15]
70007952:	2b00      	cmp	r3, #0
70007954:	d008      	beq.n	70007968 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
70007956:	6839      	ldr	r1, [r7, #0]
70007958:	6878      	ldr	r0, [r7, #4]
7000795a:	f000 f962 	bl	70007c22 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
7000795e:	687b      	ldr	r3, [r7, #4]
70007960:	2202      	movs	r2, #2
70007962:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
70007966:	e065      	b.n	70007a34 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
70007968:	6878      	ldr	r0, [r7, #4]
7000796a:	f000 fa31 	bl	70007dd0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
7000796e:	687b      	ldr	r3, [r7, #4]
70007970:	2203      	movs	r2, #3
70007972:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
70007976:	e05d      	b.n	70007a34 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
70007978:	6878      	ldr	r0, [r7, #4]
7000797a:	f000 fa29 	bl	70007dd0 <USBD_CtlSendStatus>
      break;
7000797e:	e059      	b.n	70007a34 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
70007980:	4b2f      	ldr	r3, [pc, #188]	@ (70007a40 <USBD_SetConfig+0x150>)
70007982:	781b      	ldrb	r3, [r3, #0]
70007984:	2b00      	cmp	r3, #0
70007986:	d112      	bne.n	700079ae <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
70007988:	687b      	ldr	r3, [r7, #4]
7000798a:	2202      	movs	r2, #2
7000798c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
70007990:	4b2b      	ldr	r3, [pc, #172]	@ (70007a40 <USBD_SetConfig+0x150>)
70007992:	781b      	ldrb	r3, [r3, #0]
70007994:	461a      	mov	r2, r3
70007996:	687b      	ldr	r3, [r7, #4]
70007998:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
7000799a:	4b29      	ldr	r3, [pc, #164]	@ (70007a40 <USBD_SetConfig+0x150>)
7000799c:	781b      	ldrb	r3, [r3, #0]
7000799e:	4619      	mov	r1, r3
700079a0:	6878      	ldr	r0, [r7, #4]
700079a2:	f7fe fffb 	bl	7000699c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
700079a6:	6878      	ldr	r0, [r7, #4]
700079a8:	f000 fa12 	bl	70007dd0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
700079ac:	e042      	b.n	70007a34 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
700079ae:	4b24      	ldr	r3, [pc, #144]	@ (70007a40 <USBD_SetConfig+0x150>)
700079b0:	781b      	ldrb	r3, [r3, #0]
700079b2:	461a      	mov	r2, r3
700079b4:	687b      	ldr	r3, [r7, #4]
700079b6:	685b      	ldr	r3, [r3, #4]
700079b8:	429a      	cmp	r2, r3
700079ba:	d02a      	beq.n	70007a12 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
700079bc:	687b      	ldr	r3, [r7, #4]
700079be:	685b      	ldr	r3, [r3, #4]
700079c0:	b2db      	uxtb	r3, r3
700079c2:	4619      	mov	r1, r3
700079c4:	6878      	ldr	r0, [r7, #4]
700079c6:	f7fe ffe9 	bl	7000699c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
700079ca:	4b1d      	ldr	r3, [pc, #116]	@ (70007a40 <USBD_SetConfig+0x150>)
700079cc:	781b      	ldrb	r3, [r3, #0]
700079ce:	461a      	mov	r2, r3
700079d0:	687b      	ldr	r3, [r7, #4]
700079d2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
700079d4:	4b1a      	ldr	r3, [pc, #104]	@ (70007a40 <USBD_SetConfig+0x150>)
700079d6:	781b      	ldrb	r3, [r3, #0]
700079d8:	4619      	mov	r1, r3
700079da:	6878      	ldr	r0, [r7, #4]
700079dc:	f7fe ffc2 	bl	70006964 <USBD_SetClassConfig>
700079e0:	4603      	mov	r3, r0
700079e2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
700079e4:	7bfb      	ldrb	r3, [r7, #15]
700079e6:	2b00      	cmp	r3, #0
700079e8:	d00f      	beq.n	70007a0a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
700079ea:	6839      	ldr	r1, [r7, #0]
700079ec:	6878      	ldr	r0, [r7, #4]
700079ee:	f000 f918 	bl	70007c22 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
700079f2:	687b      	ldr	r3, [r7, #4]
700079f4:	685b      	ldr	r3, [r3, #4]
700079f6:	b2db      	uxtb	r3, r3
700079f8:	4619      	mov	r1, r3
700079fa:	6878      	ldr	r0, [r7, #4]
700079fc:	f7fe ffce 	bl	7000699c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
70007a00:	687b      	ldr	r3, [r7, #4]
70007a02:	2202      	movs	r2, #2
70007a04:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
70007a08:	e014      	b.n	70007a34 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
70007a0a:	6878      	ldr	r0, [r7, #4]
70007a0c:	f000 f9e0 	bl	70007dd0 <USBD_CtlSendStatus>
      break;
70007a10:	e010      	b.n	70007a34 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
70007a12:	6878      	ldr	r0, [r7, #4]
70007a14:	f000 f9dc 	bl	70007dd0 <USBD_CtlSendStatus>
      break;
70007a18:	e00c      	b.n	70007a34 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
70007a1a:	6839      	ldr	r1, [r7, #0]
70007a1c:	6878      	ldr	r0, [r7, #4]
70007a1e:	f000 f900 	bl	70007c22 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
70007a22:	4b07      	ldr	r3, [pc, #28]	@ (70007a40 <USBD_SetConfig+0x150>)
70007a24:	781b      	ldrb	r3, [r3, #0]
70007a26:	4619      	mov	r1, r3
70007a28:	6878      	ldr	r0, [r7, #4]
70007a2a:	f7fe ffb7 	bl	7000699c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
70007a2e:	2303      	movs	r3, #3
70007a30:	73fb      	strb	r3, [r7, #15]
      break;
70007a32:	bf00      	nop
  }

  return ret;
70007a34:	7bfb      	ldrb	r3, [r7, #15]
}
70007a36:	4618      	mov	r0, r3
70007a38:	3710      	adds	r7, #16
70007a3a:	46bd      	mov	sp, r7
70007a3c:	bd80      	pop	{r7, pc}
70007a3e:	bf00      	nop
70007a40:	2404b1f8 	.word	0x2404b1f8

70007a44 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007a44:	b580      	push	{r7, lr}
70007a46:	b082      	sub	sp, #8
70007a48:	af00      	add	r7, sp, #0
70007a4a:	6078      	str	r0, [r7, #4]
70007a4c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
70007a4e:	683b      	ldr	r3, [r7, #0]
70007a50:	88db      	ldrh	r3, [r3, #6]
70007a52:	2b01      	cmp	r3, #1
70007a54:	d004      	beq.n	70007a60 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
70007a56:	6839      	ldr	r1, [r7, #0]
70007a58:	6878      	ldr	r0, [r7, #4]
70007a5a:	f000 f8e2 	bl	70007c22 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
70007a5e:	e023      	b.n	70007aa8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
70007a60:	687b      	ldr	r3, [r7, #4]
70007a62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007a66:	b2db      	uxtb	r3, r3
70007a68:	2b02      	cmp	r3, #2
70007a6a:	dc02      	bgt.n	70007a72 <USBD_GetConfig+0x2e>
70007a6c:	2b00      	cmp	r3, #0
70007a6e:	dc03      	bgt.n	70007a78 <USBD_GetConfig+0x34>
70007a70:	e015      	b.n	70007a9e <USBD_GetConfig+0x5a>
70007a72:	2b03      	cmp	r3, #3
70007a74:	d00b      	beq.n	70007a8e <USBD_GetConfig+0x4a>
70007a76:	e012      	b.n	70007a9e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
70007a78:	687b      	ldr	r3, [r7, #4]
70007a7a:	2200      	movs	r2, #0
70007a7c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
70007a7e:	687b      	ldr	r3, [r7, #4]
70007a80:	3308      	adds	r3, #8
70007a82:	2201      	movs	r2, #1
70007a84:	4619      	mov	r1, r3
70007a86:	6878      	ldr	r0, [r7, #4]
70007a88:	f000 f948 	bl	70007d1c <USBD_CtlSendData>
        break;
70007a8c:	e00c      	b.n	70007aa8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
70007a8e:	687b      	ldr	r3, [r7, #4]
70007a90:	3304      	adds	r3, #4
70007a92:	2201      	movs	r2, #1
70007a94:	4619      	mov	r1, r3
70007a96:	6878      	ldr	r0, [r7, #4]
70007a98:	f000 f940 	bl	70007d1c <USBD_CtlSendData>
        break;
70007a9c:	e004      	b.n	70007aa8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
70007a9e:	6839      	ldr	r1, [r7, #0]
70007aa0:	6878      	ldr	r0, [r7, #4]
70007aa2:	f000 f8be 	bl	70007c22 <USBD_CtlError>
        break;
70007aa6:	bf00      	nop
}
70007aa8:	bf00      	nop
70007aaa:	3708      	adds	r7, #8
70007aac:	46bd      	mov	sp, r7
70007aae:	bd80      	pop	{r7, pc}

70007ab0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007ab0:	b580      	push	{r7, lr}
70007ab2:	b082      	sub	sp, #8
70007ab4:	af00      	add	r7, sp, #0
70007ab6:	6078      	str	r0, [r7, #4]
70007ab8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
70007aba:	687b      	ldr	r3, [r7, #4]
70007abc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007ac0:	b2db      	uxtb	r3, r3
70007ac2:	3b01      	subs	r3, #1
70007ac4:	2b02      	cmp	r3, #2
70007ac6:	d81e      	bhi.n	70007b06 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
70007ac8:	683b      	ldr	r3, [r7, #0]
70007aca:	88db      	ldrh	r3, [r3, #6]
70007acc:	2b02      	cmp	r3, #2
70007ace:	d004      	beq.n	70007ada <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
70007ad0:	6839      	ldr	r1, [r7, #0]
70007ad2:	6878      	ldr	r0, [r7, #4]
70007ad4:	f000 f8a5 	bl	70007c22 <USBD_CtlError>
        break;
70007ad8:	e01a      	b.n	70007b10 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
70007ada:	687b      	ldr	r3, [r7, #4]
70007adc:	2201      	movs	r2, #1
70007ade:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
70007ae0:	687b      	ldr	r3, [r7, #4]
70007ae2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
70007ae6:	2b00      	cmp	r3, #0
70007ae8:	d005      	beq.n	70007af6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
70007aea:	687b      	ldr	r3, [r7, #4]
70007aec:	68db      	ldr	r3, [r3, #12]
70007aee:	f043 0202 	orr.w	r2, r3, #2
70007af2:	687b      	ldr	r3, [r7, #4]
70007af4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
70007af6:	687b      	ldr	r3, [r7, #4]
70007af8:	330c      	adds	r3, #12
70007afa:	2202      	movs	r2, #2
70007afc:	4619      	mov	r1, r3
70007afe:	6878      	ldr	r0, [r7, #4]
70007b00:	f000 f90c 	bl	70007d1c <USBD_CtlSendData>
      break;
70007b04:	e004      	b.n	70007b10 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
70007b06:	6839      	ldr	r1, [r7, #0]
70007b08:	6878      	ldr	r0, [r7, #4]
70007b0a:	f000 f88a 	bl	70007c22 <USBD_CtlError>
      break;
70007b0e:	bf00      	nop
  }
}
70007b10:	bf00      	nop
70007b12:	3708      	adds	r7, #8
70007b14:	46bd      	mov	sp, r7
70007b16:	bd80      	pop	{r7, pc}

70007b18 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007b18:	b580      	push	{r7, lr}
70007b1a:	b082      	sub	sp, #8
70007b1c:	af00      	add	r7, sp, #0
70007b1e:	6078      	str	r0, [r7, #4]
70007b20:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
70007b22:	683b      	ldr	r3, [r7, #0]
70007b24:	885b      	ldrh	r3, [r3, #2]
70007b26:	2b01      	cmp	r3, #1
70007b28:	d107      	bne.n	70007b3a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
70007b2a:	687b      	ldr	r3, [r7, #4]
70007b2c:	2201      	movs	r2, #1
70007b2e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
70007b32:	6878      	ldr	r0, [r7, #4]
70007b34:	f000 f94c 	bl	70007dd0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
70007b38:	e013      	b.n	70007b62 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
70007b3a:	683b      	ldr	r3, [r7, #0]
70007b3c:	885b      	ldrh	r3, [r3, #2]
70007b3e:	2b02      	cmp	r3, #2
70007b40:	d10b      	bne.n	70007b5a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
70007b42:	683b      	ldr	r3, [r7, #0]
70007b44:	889b      	ldrh	r3, [r3, #4]
70007b46:	0a1b      	lsrs	r3, r3, #8
70007b48:	b29b      	uxth	r3, r3
70007b4a:	b2da      	uxtb	r2, r3
70007b4c:	687b      	ldr	r3, [r7, #4]
70007b4e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
70007b52:	6878      	ldr	r0, [r7, #4]
70007b54:	f000 f93c 	bl	70007dd0 <USBD_CtlSendStatus>
}
70007b58:	e003      	b.n	70007b62 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
70007b5a:	6839      	ldr	r1, [r7, #0]
70007b5c:	6878      	ldr	r0, [r7, #4]
70007b5e:	f000 f860 	bl	70007c22 <USBD_CtlError>
}
70007b62:	bf00      	nop
70007b64:	3708      	adds	r7, #8
70007b66:	46bd      	mov	sp, r7
70007b68:	bd80      	pop	{r7, pc}

70007b6a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007b6a:	b580      	push	{r7, lr}
70007b6c:	b082      	sub	sp, #8
70007b6e:	af00      	add	r7, sp, #0
70007b70:	6078      	str	r0, [r7, #4]
70007b72:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
70007b74:	687b      	ldr	r3, [r7, #4]
70007b76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007b7a:	b2db      	uxtb	r3, r3
70007b7c:	3b01      	subs	r3, #1
70007b7e:	2b02      	cmp	r3, #2
70007b80:	d80b      	bhi.n	70007b9a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
70007b82:	683b      	ldr	r3, [r7, #0]
70007b84:	885b      	ldrh	r3, [r3, #2]
70007b86:	2b01      	cmp	r3, #1
70007b88:	d10c      	bne.n	70007ba4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
70007b8a:	687b      	ldr	r3, [r7, #4]
70007b8c:	2200      	movs	r2, #0
70007b8e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
70007b92:	6878      	ldr	r0, [r7, #4]
70007b94:	f000 f91c 	bl	70007dd0 <USBD_CtlSendStatus>
      }
      break;
70007b98:	e004      	b.n	70007ba4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
70007b9a:	6839      	ldr	r1, [r7, #0]
70007b9c:	6878      	ldr	r0, [r7, #4]
70007b9e:	f000 f840 	bl	70007c22 <USBD_CtlError>
      break;
70007ba2:	e000      	b.n	70007ba6 <USBD_ClrFeature+0x3c>
      break;
70007ba4:	bf00      	nop
  }
}
70007ba6:	bf00      	nop
70007ba8:	3708      	adds	r7, #8
70007baa:	46bd      	mov	sp, r7
70007bac:	bd80      	pop	{r7, pc}

70007bae <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
70007bae:	b580      	push	{r7, lr}
70007bb0:	b084      	sub	sp, #16
70007bb2:	af00      	add	r7, sp, #0
70007bb4:	6078      	str	r0, [r7, #4]
70007bb6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
70007bb8:	683b      	ldr	r3, [r7, #0]
70007bba:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
70007bbc:	68fb      	ldr	r3, [r7, #12]
70007bbe:	781a      	ldrb	r2, [r3, #0]
70007bc0:	687b      	ldr	r3, [r7, #4]
70007bc2:	701a      	strb	r2, [r3, #0]

  pbuff++;
70007bc4:	68fb      	ldr	r3, [r7, #12]
70007bc6:	3301      	adds	r3, #1
70007bc8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
70007bca:	68fb      	ldr	r3, [r7, #12]
70007bcc:	781a      	ldrb	r2, [r3, #0]
70007bce:	687b      	ldr	r3, [r7, #4]
70007bd0:	705a      	strb	r2, [r3, #1]

  pbuff++;
70007bd2:	68fb      	ldr	r3, [r7, #12]
70007bd4:	3301      	adds	r3, #1
70007bd6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
70007bd8:	68f8      	ldr	r0, [r7, #12]
70007bda:	f7ff fa15 	bl	70007008 <SWAPBYTE>
70007bde:	4603      	mov	r3, r0
70007be0:	461a      	mov	r2, r3
70007be2:	687b      	ldr	r3, [r7, #4]
70007be4:	805a      	strh	r2, [r3, #2]

  pbuff++;
70007be6:	68fb      	ldr	r3, [r7, #12]
70007be8:	3301      	adds	r3, #1
70007bea:	60fb      	str	r3, [r7, #12]
  pbuff++;
70007bec:	68fb      	ldr	r3, [r7, #12]
70007bee:	3301      	adds	r3, #1
70007bf0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
70007bf2:	68f8      	ldr	r0, [r7, #12]
70007bf4:	f7ff fa08 	bl	70007008 <SWAPBYTE>
70007bf8:	4603      	mov	r3, r0
70007bfa:	461a      	mov	r2, r3
70007bfc:	687b      	ldr	r3, [r7, #4]
70007bfe:	809a      	strh	r2, [r3, #4]

  pbuff++;
70007c00:	68fb      	ldr	r3, [r7, #12]
70007c02:	3301      	adds	r3, #1
70007c04:	60fb      	str	r3, [r7, #12]
  pbuff++;
70007c06:	68fb      	ldr	r3, [r7, #12]
70007c08:	3301      	adds	r3, #1
70007c0a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
70007c0c:	68f8      	ldr	r0, [r7, #12]
70007c0e:	f7ff f9fb 	bl	70007008 <SWAPBYTE>
70007c12:	4603      	mov	r3, r0
70007c14:	461a      	mov	r2, r3
70007c16:	687b      	ldr	r3, [r7, #4]
70007c18:	80da      	strh	r2, [r3, #6]
}
70007c1a:	bf00      	nop
70007c1c:	3710      	adds	r7, #16
70007c1e:	46bd      	mov	sp, r7
70007c20:	bd80      	pop	{r7, pc}

70007c22 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007c22:	b580      	push	{r7, lr}
70007c24:	b082      	sub	sp, #8
70007c26:	af00      	add	r7, sp, #0
70007c28:	6078      	str	r0, [r7, #4]
70007c2a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
70007c2c:	2180      	movs	r1, #128	@ 0x80
70007c2e:	6878      	ldr	r0, [r7, #4]
70007c30:	f000 fbf0 	bl	70008414 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
70007c34:	2100      	movs	r1, #0
70007c36:	6878      	ldr	r0, [r7, #4]
70007c38:	f000 fbec 	bl	70008414 <USBD_LL_StallEP>
}
70007c3c:	bf00      	nop
70007c3e:	3708      	adds	r7, #8
70007c40:	46bd      	mov	sp, r7
70007c42:	bd80      	pop	{r7, pc}

70007c44 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
70007c44:	b580      	push	{r7, lr}
70007c46:	b086      	sub	sp, #24
70007c48:	af00      	add	r7, sp, #0
70007c4a:	60f8      	str	r0, [r7, #12]
70007c4c:	60b9      	str	r1, [r7, #8]
70007c4e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
70007c50:	2300      	movs	r3, #0
70007c52:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
70007c54:	68fb      	ldr	r3, [r7, #12]
70007c56:	2b00      	cmp	r3, #0
70007c58:	d042      	beq.n	70007ce0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
70007c5a:	68fb      	ldr	r3, [r7, #12]
70007c5c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
70007c5e:	6938      	ldr	r0, [r7, #16]
70007c60:	f000 f842 	bl	70007ce8 <USBD_GetLen>
70007c64:	4603      	mov	r3, r0
70007c66:	3301      	adds	r3, #1
70007c68:	005b      	lsls	r3, r3, #1
70007c6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70007c6e:	d808      	bhi.n	70007c82 <USBD_GetString+0x3e>
70007c70:	6938      	ldr	r0, [r7, #16]
70007c72:	f000 f839 	bl	70007ce8 <USBD_GetLen>
70007c76:	4603      	mov	r3, r0
70007c78:	3301      	adds	r3, #1
70007c7a:	b29b      	uxth	r3, r3
70007c7c:	005b      	lsls	r3, r3, #1
70007c7e:	b29a      	uxth	r2, r3
70007c80:	e001      	b.n	70007c86 <USBD_GetString+0x42>
70007c82:	f44f 7200 	mov.w	r2, #512	@ 0x200
70007c86:	687b      	ldr	r3, [r7, #4]
70007c88:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
70007c8a:	7dfb      	ldrb	r3, [r7, #23]
70007c8c:	68ba      	ldr	r2, [r7, #8]
70007c8e:	4413      	add	r3, r2
70007c90:	687a      	ldr	r2, [r7, #4]
70007c92:	7812      	ldrb	r2, [r2, #0]
70007c94:	701a      	strb	r2, [r3, #0]
  idx++;
70007c96:	7dfb      	ldrb	r3, [r7, #23]
70007c98:	3301      	adds	r3, #1
70007c9a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
70007c9c:	7dfb      	ldrb	r3, [r7, #23]
70007c9e:	68ba      	ldr	r2, [r7, #8]
70007ca0:	4413      	add	r3, r2
70007ca2:	2203      	movs	r2, #3
70007ca4:	701a      	strb	r2, [r3, #0]
  idx++;
70007ca6:	7dfb      	ldrb	r3, [r7, #23]
70007ca8:	3301      	adds	r3, #1
70007caa:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
70007cac:	e013      	b.n	70007cd6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
70007cae:	7dfb      	ldrb	r3, [r7, #23]
70007cb0:	68ba      	ldr	r2, [r7, #8]
70007cb2:	4413      	add	r3, r2
70007cb4:	693a      	ldr	r2, [r7, #16]
70007cb6:	7812      	ldrb	r2, [r2, #0]
70007cb8:	701a      	strb	r2, [r3, #0]
    pdesc++;
70007cba:	693b      	ldr	r3, [r7, #16]
70007cbc:	3301      	adds	r3, #1
70007cbe:	613b      	str	r3, [r7, #16]
    idx++;
70007cc0:	7dfb      	ldrb	r3, [r7, #23]
70007cc2:	3301      	adds	r3, #1
70007cc4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
70007cc6:	7dfb      	ldrb	r3, [r7, #23]
70007cc8:	68ba      	ldr	r2, [r7, #8]
70007cca:	4413      	add	r3, r2
70007ccc:	2200      	movs	r2, #0
70007cce:	701a      	strb	r2, [r3, #0]
    idx++;
70007cd0:	7dfb      	ldrb	r3, [r7, #23]
70007cd2:	3301      	adds	r3, #1
70007cd4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
70007cd6:	693b      	ldr	r3, [r7, #16]
70007cd8:	781b      	ldrb	r3, [r3, #0]
70007cda:	2b00      	cmp	r3, #0
70007cdc:	d1e7      	bne.n	70007cae <USBD_GetString+0x6a>
70007cde:	e000      	b.n	70007ce2 <USBD_GetString+0x9e>
    return;
70007ce0:	bf00      	nop
  }
}
70007ce2:	3718      	adds	r7, #24
70007ce4:	46bd      	mov	sp, r7
70007ce6:	bd80      	pop	{r7, pc}

70007ce8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
70007ce8:	b480      	push	{r7}
70007cea:	b085      	sub	sp, #20
70007cec:	af00      	add	r7, sp, #0
70007cee:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
70007cf0:	2300      	movs	r3, #0
70007cf2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
70007cf4:	687b      	ldr	r3, [r7, #4]
70007cf6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
70007cf8:	e005      	b.n	70007d06 <USBD_GetLen+0x1e>
  {
    len++;
70007cfa:	7bfb      	ldrb	r3, [r7, #15]
70007cfc:	3301      	adds	r3, #1
70007cfe:	73fb      	strb	r3, [r7, #15]
    pbuff++;
70007d00:	68bb      	ldr	r3, [r7, #8]
70007d02:	3301      	adds	r3, #1
70007d04:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
70007d06:	68bb      	ldr	r3, [r7, #8]
70007d08:	781b      	ldrb	r3, [r3, #0]
70007d0a:	2b00      	cmp	r3, #0
70007d0c:	d1f5      	bne.n	70007cfa <USBD_GetLen+0x12>
  }

  return len;
70007d0e:	7bfb      	ldrb	r3, [r7, #15]
}
70007d10:	4618      	mov	r0, r3
70007d12:	3714      	adds	r7, #20
70007d14:	46bd      	mov	sp, r7
70007d16:	f85d 7b04 	ldr.w	r7, [sp], #4
70007d1a:	4770      	bx	lr

70007d1c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
70007d1c:	b580      	push	{r7, lr}
70007d1e:	b084      	sub	sp, #16
70007d20:	af00      	add	r7, sp, #0
70007d22:	60f8      	str	r0, [r7, #12]
70007d24:	60b9      	str	r1, [r7, #8]
70007d26:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
70007d28:	68fb      	ldr	r3, [r7, #12]
70007d2a:	2202      	movs	r2, #2
70007d2c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
70007d30:	68fb      	ldr	r3, [r7, #12]
70007d32:	687a      	ldr	r2, [r7, #4]
70007d34:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
70007d36:	68fb      	ldr	r3, [r7, #12]
70007d38:	687a      	ldr	r2, [r7, #4]
70007d3a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
70007d3c:	687b      	ldr	r3, [r7, #4]
70007d3e:	68ba      	ldr	r2, [r7, #8]
70007d40:	2100      	movs	r1, #0
70007d42:	68f8      	ldr	r0, [r7, #12]
70007d44:	f000 fbef 	bl	70008526 <USBD_LL_Transmit>

  return USBD_OK;
70007d48:	2300      	movs	r3, #0
}
70007d4a:	4618      	mov	r0, r3
70007d4c:	3710      	adds	r7, #16
70007d4e:	46bd      	mov	sp, r7
70007d50:	bd80      	pop	{r7, pc}

70007d52 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
70007d52:	b580      	push	{r7, lr}
70007d54:	b084      	sub	sp, #16
70007d56:	af00      	add	r7, sp, #0
70007d58:	60f8      	str	r0, [r7, #12]
70007d5a:	60b9      	str	r1, [r7, #8]
70007d5c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
70007d5e:	687b      	ldr	r3, [r7, #4]
70007d60:	68ba      	ldr	r2, [r7, #8]
70007d62:	2100      	movs	r1, #0
70007d64:	68f8      	ldr	r0, [r7, #12]
70007d66:	f000 fbde 	bl	70008526 <USBD_LL_Transmit>

  return USBD_OK;
70007d6a:	2300      	movs	r3, #0
}
70007d6c:	4618      	mov	r0, r3
70007d6e:	3710      	adds	r7, #16
70007d70:	46bd      	mov	sp, r7
70007d72:	bd80      	pop	{r7, pc}

70007d74 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
70007d74:	b580      	push	{r7, lr}
70007d76:	b084      	sub	sp, #16
70007d78:	af00      	add	r7, sp, #0
70007d7a:	60f8      	str	r0, [r7, #12]
70007d7c:	60b9      	str	r1, [r7, #8]
70007d7e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
70007d80:	68fb      	ldr	r3, [r7, #12]
70007d82:	2203      	movs	r2, #3
70007d84:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
70007d88:	68fb      	ldr	r3, [r7, #12]
70007d8a:	687a      	ldr	r2, [r7, #4]
70007d8c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
70007d90:	68fb      	ldr	r3, [r7, #12]
70007d92:	687a      	ldr	r2, [r7, #4]
70007d94:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
70007d98:	687b      	ldr	r3, [r7, #4]
70007d9a:	68ba      	ldr	r2, [r7, #8]
70007d9c:	2100      	movs	r1, #0
70007d9e:	68f8      	ldr	r0, [r7, #12]
70007da0:	f000 fbe2 	bl	70008568 <USBD_LL_PrepareReceive>

  return USBD_OK;
70007da4:	2300      	movs	r3, #0
}
70007da6:	4618      	mov	r0, r3
70007da8:	3710      	adds	r7, #16
70007daa:	46bd      	mov	sp, r7
70007dac:	bd80      	pop	{r7, pc}

70007dae <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
70007dae:	b580      	push	{r7, lr}
70007db0:	b084      	sub	sp, #16
70007db2:	af00      	add	r7, sp, #0
70007db4:	60f8      	str	r0, [r7, #12]
70007db6:	60b9      	str	r1, [r7, #8]
70007db8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
70007dba:	687b      	ldr	r3, [r7, #4]
70007dbc:	68ba      	ldr	r2, [r7, #8]
70007dbe:	2100      	movs	r1, #0
70007dc0:	68f8      	ldr	r0, [r7, #12]
70007dc2:	f000 fbd1 	bl	70008568 <USBD_LL_PrepareReceive>

  return USBD_OK;
70007dc6:	2300      	movs	r3, #0
}
70007dc8:	4618      	mov	r0, r3
70007dca:	3710      	adds	r7, #16
70007dcc:	46bd      	mov	sp, r7
70007dce:	bd80      	pop	{r7, pc}

70007dd0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
70007dd0:	b580      	push	{r7, lr}
70007dd2:	b082      	sub	sp, #8
70007dd4:	af00      	add	r7, sp, #0
70007dd6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
70007dd8:	687b      	ldr	r3, [r7, #4]
70007dda:	2204      	movs	r2, #4
70007ddc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
70007de0:	2300      	movs	r3, #0
70007de2:	2200      	movs	r2, #0
70007de4:	2100      	movs	r1, #0
70007de6:	6878      	ldr	r0, [r7, #4]
70007de8:	f000 fb9d 	bl	70008526 <USBD_LL_Transmit>

  return USBD_OK;
70007dec:	2300      	movs	r3, #0
}
70007dee:	4618      	mov	r0, r3
70007df0:	3708      	adds	r7, #8
70007df2:	46bd      	mov	sp, r7
70007df4:	bd80      	pop	{r7, pc}

70007df6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
70007df6:	b580      	push	{r7, lr}
70007df8:	b082      	sub	sp, #8
70007dfa:	af00      	add	r7, sp, #0
70007dfc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
70007dfe:	687b      	ldr	r3, [r7, #4]
70007e00:	2205      	movs	r2, #5
70007e02:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
70007e06:	2300      	movs	r3, #0
70007e08:	2200      	movs	r2, #0
70007e0a:	2100      	movs	r1, #0
70007e0c:	6878      	ldr	r0, [r7, #4]
70007e0e:	f000 fbab 	bl	70008568 <USBD_LL_PrepareReceive>

  return USBD_OK;
70007e12:	2300      	movs	r3, #0
}
70007e14:	4618      	mov	r0, r3
70007e16:	3708      	adds	r7, #8
70007e18:	46bd      	mov	sp, r7
70007e1a:	bd80      	pop	{r7, pc}

70007e1c <USBD_VIDEO_DeviceDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VIDEO_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007e1c:	b480      	push	{r7}
70007e1e:	b083      	sub	sp, #12
70007e20:	af00      	add	r7, sp, #0
70007e22:	4603      	mov	r3, r0
70007e24:	6039      	str	r1, [r7, #0]
70007e26:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);

  *length = (uint16_t) sizeof(USBD_DeviceDesc);
70007e28:	683b      	ldr	r3, [r7, #0]
70007e2a:	2212      	movs	r2, #18
70007e2c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_DeviceDesc;
70007e2e:	4b03      	ldr	r3, [pc, #12]	@ (70007e3c <USBD_VIDEO_DeviceDescriptor+0x20>)
}
70007e30:	4618      	mov	r0, r3
70007e32:	370c      	adds	r7, #12
70007e34:	46bd      	mov	sp, r7
70007e36:	f85d 7b04 	ldr.w	r7, [sp], #4
70007e3a:	4770      	bx	lr
70007e3c:	24000154 	.word	0x24000154

70007e40 <USBD_VIDEO_LangIDStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VIDEO_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007e40:	b480      	push	{r7}
70007e42:	b083      	sub	sp, #12
70007e44:	af00      	add	r7, sp, #0
70007e46:	4603      	mov	r3, r0
70007e48:	6039      	str	r1, [r7, #0]
70007e4a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);

  *length =(uint16_t) sizeof(USBD_LangIDDesc);
70007e4c:	683b      	ldr	r3, [r7, #0]
70007e4e:	2204      	movs	r2, #4
70007e50:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_LangIDDesc;
70007e52:	4b03      	ldr	r3, [pc, #12]	@ (70007e60 <USBD_VIDEO_LangIDStrDescriptor+0x20>)
}
70007e54:	4618      	mov	r0, r3
70007e56:	370c      	adds	r7, #12
70007e58:	46bd      	mov	sp, r7
70007e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
70007e5e:	4770      	bx	lr
70007e60:	24000168 	.word	0x24000168

70007e64 <USBD_VIDEO_ProductStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VIDEO_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007e64:	b580      	push	{r7, lr}
70007e66:	b082      	sub	sp, #8
70007e68:	af00      	add	r7, sp, #0
70007e6a:	4603      	mov	r3, r0
70007e6c:	6039      	str	r1, [r7, #0]
70007e6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);

  USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
70007e70:	683a      	ldr	r2, [r7, #0]
70007e72:	4904      	ldr	r1, [pc, #16]	@ (70007e84 <USBD_VIDEO_ProductStrDescriptor+0x20>)
70007e74:	4804      	ldr	r0, [pc, #16]	@ (70007e88 <USBD_VIDEO_ProductStrDescriptor+0x24>)
70007e76:	f7ff fee5 	bl	70007c44 <USBD_GetString>
  return USBD_StrDesc;
70007e7a:	4b02      	ldr	r3, [pc, #8]	@ (70007e84 <USBD_VIDEO_ProductStrDescriptor+0x20>)
}
70007e7c:	4618      	mov	r0, r3
70007e7e:	3708      	adds	r7, #8
70007e80:	46bd      	mov	sp, r7
70007e82:	bd80      	pop	{r7, pc}
70007e84:	2404b4d8 	.word	0x2404b4d8
70007e88:	700086c8 	.word	0x700086c8

70007e8c <USBD_VIDEO_ManufacturerStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VIDEO_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007e8c:	b580      	push	{r7, lr}
70007e8e:	b082      	sub	sp, #8
70007e90:	af00      	add	r7, sp, #0
70007e92:	4603      	mov	r3, r0
70007e94:	6039      	str	r1, [r7, #0]
70007e96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
70007e98:	683a      	ldr	r2, [r7, #0]
70007e9a:	4904      	ldr	r1, [pc, #16]	@ (70007eac <USBD_VIDEO_ManufacturerStrDescriptor+0x20>)
70007e9c:	4804      	ldr	r0, [pc, #16]	@ (70007eb0 <USBD_VIDEO_ManufacturerStrDescriptor+0x24>)
70007e9e:	f7ff fed1 	bl	70007c44 <USBD_GetString>
  return USBD_StrDesc;
70007ea2:	4b02      	ldr	r3, [pc, #8]	@ (70007eac <USBD_VIDEO_ManufacturerStrDescriptor+0x20>)
}
70007ea4:	4618      	mov	r0, r3
70007ea6:	3708      	adds	r7, #8
70007ea8:	46bd      	mov	sp, r7
70007eaa:	bd80      	pop	{r7, pc}
70007eac:	2404b4d8 	.word	0x2404b4d8
70007eb0:	700086d8 	.word	0x700086d8

70007eb4 <USBD_VIDEO_SerialStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VIDEO_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007eb4:	b580      	push	{r7, lr}
70007eb6:	b082      	sub	sp, #8
70007eb8:	af00      	add	r7, sp, #0
70007eba:	4603      	mov	r3, r0
70007ebc:	6039      	str	r1, [r7, #0]
70007ebe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
 *length = USB_SIZ_STRING_SERIAL;
70007ec0:	683b      	ldr	r3, [r7, #0]
70007ec2:	221a      	movs	r2, #26
70007ec4:	801a      	strh	r2, [r3, #0]

  Get_SerialNum();
70007ec6:	f000 f82f 	bl	70007f28 <Get_SerialNum>

  return (uint8_t*)USBD_StringSerial;
70007eca:	4b02      	ldr	r3, [pc, #8]	@ (70007ed4 <USBD_VIDEO_SerialStrDescriptor+0x20>)
}
70007ecc:	4618      	mov	r0, r3
70007ece:	3708      	adds	r7, #8
70007ed0:	46bd      	mov	sp, r7
70007ed2:	bd80      	pop	{r7, pc}
70007ed4:	2400016c 	.word	0x2400016c

70007ed8 <USBD_VIDEO_ConfigStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VIDEO_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007ed8:	b580      	push	{r7, lr}
70007eda:	b082      	sub	sp, #8
70007edc:	af00      	add	r7, sp, #0
70007ede:	4603      	mov	r3, r0
70007ee0:	6039      	str	r1, [r7, #0]
70007ee2:	71fb      	strb	r3, [r7, #7]
  (void) speed;
  USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
70007ee4:	683a      	ldr	r2, [r7, #0]
70007ee6:	4904      	ldr	r1, [pc, #16]	@ (70007ef8 <USBD_VIDEO_ConfigStrDescriptor+0x20>)
70007ee8:	4804      	ldr	r0, [pc, #16]	@ (70007efc <USBD_VIDEO_ConfigStrDescriptor+0x24>)
70007eea:	f7ff feab 	bl	70007c44 <USBD_GetString>
  return USBD_StrDesc;
70007eee:	4b02      	ldr	r3, [pc, #8]	@ (70007ef8 <USBD_VIDEO_ConfigStrDescriptor+0x20>)
}
70007ef0:	4618      	mov	r0, r3
70007ef2:	3708      	adds	r7, #8
70007ef4:	46bd      	mov	sp, r7
70007ef6:	bd80      	pop	{r7, pc}
70007ef8:	2404b4d8 	.word	0x2404b4d8
70007efc:	700086ec 	.word	0x700086ec

70007f00 <USBD_VIDEO_InterfaceStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VIDEO_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007f00:	b580      	push	{r7, lr}
70007f02:	b082      	sub	sp, #8
70007f04:	af00      	add	r7, sp, #0
70007f06:	4603      	mov	r3, r0
70007f08:	6039      	str	r1, [r7, #0]
70007f0a:	71fb      	strb	r3, [r7, #7]
  (void) speed;
  USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
70007f0c:	683a      	ldr	r2, [r7, #0]
70007f0e:	4904      	ldr	r1, [pc, #16]	@ (70007f20 <USBD_VIDEO_InterfaceStrDescriptor+0x20>)
70007f10:	4804      	ldr	r0, [pc, #16]	@ (70007f24 <USBD_VIDEO_InterfaceStrDescriptor+0x24>)
70007f12:	f7ff fe97 	bl	70007c44 <USBD_GetString>
  return USBD_StrDesc;
70007f16:	4b02      	ldr	r3, [pc, #8]	@ (70007f20 <USBD_VIDEO_InterfaceStrDescriptor+0x20>)
}
70007f18:	4618      	mov	r0, r3
70007f1a:	3708      	adds	r7, #8
70007f1c:	46bd      	mov	sp, r7
70007f1e:	bd80      	pop	{r7, pc}
70007f20:	2404b4d8 	.word	0x2404b4d8
70007f24:	700086fc 	.word	0x700086fc

70007f28 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
70007f28:	b580      	push	{r7, lr}
70007f2a:	b084      	sub	sp, #16
70007f2c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t*)DEVICE_ID1;
70007f2e:	4b0f      	ldr	r3, [pc, #60]	@ (70007f6c <Get_SerialNum+0x44>)
70007f30:	681b      	ldr	r3, [r3, #0]
70007f32:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
70007f34:	4b0e      	ldr	r3, [pc, #56]	@ (70007f70 <Get_SerialNum+0x48>)
70007f36:	681b      	ldr	r3, [r3, #0]
70007f38:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t*)DEVICE_ID3;
70007f3a:	4b0e      	ldr	r3, [pc, #56]	@ (70007f74 <Get_SerialNum+0x4c>)
70007f3c:	681b      	ldr	r3, [r3, #0]
70007f3e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
70007f40:	68fa      	ldr	r2, [r7, #12]
70007f42:	687b      	ldr	r3, [r7, #4]
70007f44:	4413      	add	r3, r2
70007f46:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0U)
70007f48:	68fb      	ldr	r3, [r7, #12]
70007f4a:	2b00      	cmp	r3, #0
70007f4c:	d009      	beq.n	70007f62 <Get_SerialNum+0x3a>
  {
    IntToUnicode (deviceserial0, &USBD_StringSerial[2], 8U);
70007f4e:	2208      	movs	r2, #8
70007f50:	4909      	ldr	r1, [pc, #36]	@ (70007f78 <Get_SerialNum+0x50>)
70007f52:	68f8      	ldr	r0, [r7, #12]
70007f54:	f000 f814 	bl	70007f80 <IntToUnicode>
    IntToUnicode (deviceserial1, &USBD_StringSerial[18], 4U);
70007f58:	2204      	movs	r2, #4
70007f5a:	4908      	ldr	r1, [pc, #32]	@ (70007f7c <Get_SerialNum+0x54>)
70007f5c:	68b8      	ldr	r0, [r7, #8]
70007f5e:	f000 f80f 	bl	70007f80 <IntToUnicode>
  }
}
70007f62:	bf00      	nop
70007f64:	3710      	adds	r7, #16
70007f66:	46bd      	mov	sp, r7
70007f68:	bd80      	pop	{r7, pc}
70007f6a:	bf00      	nop
70007f6c:	08fff800 	.word	0x08fff800
70007f70:	08fff804 	.word	0x08fff804
70007f74:	08fff808 	.word	0x08fff808
70007f78:	2400016e 	.word	0x2400016e
70007f7c:	2400017e 	.word	0x2400017e

70007f80 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value , uint8_t *pbuf , uint8_t len)
{
70007f80:	b480      	push	{r7}
70007f82:	b087      	sub	sp, #28
70007f84:	af00      	add	r7, sp, #0
70007f86:	60f8      	str	r0, [r7, #12]
70007f88:	60b9      	str	r1, [r7, #8]
70007f8a:	4613      	mov	r3, r2
70007f8c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0U;
70007f8e:	2300      	movs	r3, #0
70007f90:	75fb      	strb	r3, [r7, #23]

  for( idx = 0U; idx < len; idx ++)
70007f92:	2300      	movs	r3, #0
70007f94:	75fb      	strb	r3, [r7, #23]
70007f96:	e025      	b.n	70007fe4 <IntToUnicode+0x64>
  {
    if( ((value >> 28)) < 0xAU)
70007f98:	68fb      	ldr	r3, [r7, #12]
70007f9a:	0f1b      	lsrs	r3, r3, #28
70007f9c:	2b09      	cmp	r3, #9
70007f9e:	d80a      	bhi.n	70007fb6 <IntToUnicode+0x36>
    {
      pbuf[2U * idx] = (value >> 28) + '0';
70007fa0:	68fb      	ldr	r3, [r7, #12]
70007fa2:	0f1b      	lsrs	r3, r3, #28
70007fa4:	b2da      	uxtb	r2, r3
70007fa6:	7dfb      	ldrb	r3, [r7, #23]
70007fa8:	005b      	lsls	r3, r3, #1
70007faa:	68b9      	ldr	r1, [r7, #8]
70007fac:	440b      	add	r3, r1
70007fae:	3230      	adds	r2, #48	@ 0x30
70007fb0:	b2d2      	uxtb	r2, r2
70007fb2:	701a      	strb	r2, [r3, #0]
70007fb4:	e009      	b.n	70007fca <IntToUnicode+0x4a>
    }
    else
    {
      pbuf[2U * idx] = (value >> 28) + 'A' - 10U;
70007fb6:	68fb      	ldr	r3, [r7, #12]
70007fb8:	0f1b      	lsrs	r3, r3, #28
70007fba:	b2da      	uxtb	r2, r3
70007fbc:	7dfb      	ldrb	r3, [r7, #23]
70007fbe:	005b      	lsls	r3, r3, #1
70007fc0:	68b9      	ldr	r1, [r7, #8]
70007fc2:	440b      	add	r3, r1
70007fc4:	3237      	adds	r2, #55	@ 0x37
70007fc6:	b2d2      	uxtb	r2, r2
70007fc8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
70007fca:	68fb      	ldr	r3, [r7, #12]
70007fcc:	011b      	lsls	r3, r3, #4
70007fce:	60fb      	str	r3, [r7, #12]

    pbuf[2U * idx + 1] = 0U;
70007fd0:	7dfb      	ldrb	r3, [r7, #23]
70007fd2:	005b      	lsls	r3, r3, #1
70007fd4:	3301      	adds	r3, #1
70007fd6:	68ba      	ldr	r2, [r7, #8]
70007fd8:	4413      	add	r3, r2
70007fda:	2200      	movs	r2, #0
70007fdc:	701a      	strb	r2, [r3, #0]
  for( idx = 0U; idx < len; idx ++)
70007fde:	7dfb      	ldrb	r3, [r7, #23]
70007fe0:	3301      	adds	r3, #1
70007fe2:	75fb      	strb	r3, [r7, #23]
70007fe4:	7dfa      	ldrb	r2, [r7, #23]
70007fe6:	79fb      	ldrb	r3, [r7, #7]
70007fe8:	429a      	cmp	r2, r3
70007fea:	d3d5      	bcc.n	70007f98 <IntToUnicode+0x18>
  }
}
70007fec:	bf00      	nop
70007fee:	bf00      	nop
70007ff0:	371c      	adds	r7, #28
70007ff2:	46bd      	mov	sp, r7
70007ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
70007ff8:	4770      	bx	lr
	...

70007ffc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
70007ffc:	b580      	push	{r7, lr}
70007ffe:	b0a6      	sub	sp, #152	@ 0x98
70008000:	af00      	add	r7, sp, #0
70008002:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
70008004:	f107 0314 	add.w	r3, r7, #20
70008008:	2284      	movs	r2, #132	@ 0x84
7000800a:	2100      	movs	r1, #0
7000800c:	4618      	mov	r0, r3
7000800e:	f000 fb11 	bl	70008634 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
70008012:	687b      	ldr	r3, [r7, #4]
70008014:	681b      	ldr	r3, [r3, #0]
70008016:	4a22      	ldr	r2, [pc, #136]	@ (700080a0 <HAL_PCD_MspInit+0xa4>)
70008018:	4293      	cmp	r3, r2
7000801a:	d13d      	bne.n	70008098 <HAL_PCD_MspInit+0x9c>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Enable USB power domain first
  */
    HAL_PWREx_EnableUSBReg();
7000801c:	f7fb f9c0 	bl	700033a0 <HAL_PWREx_EnableUSBReg>

    /* Wait for USB regulator to be ready */
    while (!__HAL_PWR_GET_FLAG(PWR_FLAG_USB33RDY)) {}
70008020:	bf00      	nop
70008022:	4b20      	ldr	r3, [pc, #128]	@ (700080a4 <HAL_PCD_MspInit+0xa8>)
70008024:	68db      	ldr	r3, [r3, #12]
70008026:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
7000802a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
7000802e:	d1f8      	bne.n	70008022 <HAL_PCD_MspInit+0x26>

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USBPHYC;
70008030:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
70008034:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbPhycClockSelection = RCC_USBPHYCCLKSOURCE_HSE;
70008036:	2300      	movs	r3, #0
70008038:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
7000803c:	f107 0314 	add.w	r3, r7, #20
70008040:	4618      	mov	r0, r3
70008042:	f7fc f997 	bl	70004374 <HAL_RCCEx_PeriphCLKConfig>
70008046:	4603      	mov	r3, r0
70008048:	2b00      	cmp	r3, #0
7000804a:	d001      	beq.n	70008050 <HAL_PCD_MspInit+0x54>
    {
      Error_Handler();
7000804c:	f7f8 fb94 	bl	70000778 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
70008050:	f7fb f9b6 	bl	700033c0 <HAL_PWREx_EnableUSBVoltageDetector>

    /* USB_OTG_FS uses internal PHY - D+/D- on PM11/PM12 configured automatically */
    /* No GPIO configuration needed for data lines */

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
70008054:	4b14      	ldr	r3, [pc, #80]	@ (700080a8 <HAL_PCD_MspInit+0xac>)
70008056:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
7000805a:	4a13      	ldr	r2, [pc, #76]	@ (700080a8 <HAL_PCD_MspInit+0xac>)
7000805c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70008060:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
70008064:	4b10      	ldr	r3, [pc, #64]	@ (700080a8 <HAL_PCD_MspInit+0xac>)
70008066:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
7000806a:	613b      	str	r3, [r7, #16]
7000806c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_USBPHYC_CLK_ENABLE();
7000806e:	4b0e      	ldr	r3, [pc, #56]	@ (700080a8 <HAL_PCD_MspInit+0xac>)
70008070:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
70008074:	4a0c      	ldr	r2, [pc, #48]	@ (700080a8 <HAL_PCD_MspInit+0xac>)
70008076:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
7000807a:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
7000807e:	4b0a      	ldr	r3, [pc, #40]	@ (700080a8 <HAL_PCD_MspInit+0xac>)
70008080:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
70008084:	60fb      	str	r3, [r7, #12]
70008086:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
70008088:	2200      	movs	r2, #0
7000808a:	2105      	movs	r1, #5
7000808c:	2070      	movs	r0, #112	@ 0x70
7000808e:	f7f9 fae2 	bl	70001656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
70008092:	2070      	movs	r0, #112	@ 0x70
70008094:	f7f9 faf9 	bl	7000168a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
70008098:	bf00      	nop
7000809a:	3798      	adds	r7, #152	@ 0x98
7000809c:	46bd      	mov	sp, r7
7000809e:	bd80      	pop	{r7, pc}
700080a0:	40080000 	.word	0x40080000
700080a4:	58024800 	.word	0x58024800
700080a8:	58024400 	.word	0x58024400

700080ac <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700080ac:	b580      	push	{r7, lr}
700080ae:	b082      	sub	sp, #8
700080b0:	af00      	add	r7, sp, #0
700080b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
700080b4:	687b      	ldr	r3, [r7, #4]
700080b6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
700080ba:	687b      	ldr	r3, [r7, #4]
700080bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
700080c0:	4619      	mov	r1, r3
700080c2:	4610      	mov	r0, r2
700080c4:	f7fe fc84 	bl	700069d0 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SetupStageCallback_PostTreatment */

}
700080c8:	bf00      	nop
700080ca:	3708      	adds	r7, #8
700080cc:	46bd      	mov	sp, r7
700080ce:	bd80      	pop	{r7, pc}

700080d0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700080d0:	b580      	push	{r7, lr}
700080d2:	b082      	sub	sp, #8
700080d4:	af00      	add	r7, sp, #0
700080d6:	6078      	str	r0, [r7, #4]
700080d8:	460b      	mov	r3, r1
700080da:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
700080dc:	687b      	ldr	r3, [r7, #4]
700080de:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
700080e2:	78fa      	ldrb	r2, [r7, #3]
700080e4:	6879      	ldr	r1, [r7, #4]
700080e6:	4613      	mov	r3, r2
700080e8:	00db      	lsls	r3, r3, #3
700080ea:	4413      	add	r3, r2
700080ec:	009b      	lsls	r3, r3, #2
700080ee:	440b      	add	r3, r1
700080f0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
700080f4:	681a      	ldr	r2, [r3, #0]
700080f6:	78fb      	ldrb	r3, [r7, #3]
700080f8:	4619      	mov	r1, r3
700080fa:	f7fe fcbe 	bl	70006a7a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
700080fe:	bf00      	nop
70008100:	3708      	adds	r7, #8
70008102:	46bd      	mov	sp, r7
70008104:	bd80      	pop	{r7, pc}

70008106 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70008106:	b580      	push	{r7, lr}
70008108:	b082      	sub	sp, #8
7000810a:	af00      	add	r7, sp, #0
7000810c:	6078      	str	r0, [r7, #4]
7000810e:	460b      	mov	r3, r1
70008110:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
70008112:	687b      	ldr	r3, [r7, #4]
70008114:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
70008118:	78fa      	ldrb	r2, [r7, #3]
7000811a:	6879      	ldr	r1, [r7, #4]
7000811c:	4613      	mov	r3, r2
7000811e:	00db      	lsls	r3, r3, #3
70008120:	4413      	add	r3, r2
70008122:	009b      	lsls	r3, r3, #2
70008124:	440b      	add	r3, r1
70008126:	3320      	adds	r3, #32
70008128:	681a      	ldr	r2, [r3, #0]
7000812a:	78fb      	ldrb	r3, [r7, #3]
7000812c:	4619      	mov	r1, r3
7000812e:	f7fe fd57 	bl	70006be0 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
70008132:	bf00      	nop
70008134:	3708      	adds	r7, #8
70008136:	46bd      	mov	sp, r7
70008138:	bd80      	pop	{r7, pc}

7000813a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
7000813a:	b580      	push	{r7, lr}
7000813c:	b082      	sub	sp, #8
7000813e:	af00      	add	r7, sp, #0
70008140:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SofCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SofCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
70008142:	687b      	ldr	r3, [r7, #4]
70008144:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70008148:	4618      	mov	r0, r3
7000814a:	f7fe fe91 	bl	70006e70 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SofCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SofCallback_PostTreatment */
}
7000814e:	bf00      	nop
70008150:	3708      	adds	r7, #8
70008152:	46bd      	mov	sp, r7
70008154:	bd80      	pop	{r7, pc}

70008156 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70008156:	b580      	push	{r7, lr}
70008158:	b084      	sub	sp, #16
7000815a:	af00      	add	r7, sp, #0
7000815c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
7000815e:	2301      	movs	r3, #1
70008160:	73fb      	strb	r3, [r7, #15]

  if (hpcd->Init.speed == PCD_SPEED_HIGH)
70008162:	687b      	ldr	r3, [r7, #4]
70008164:	79db      	ldrb	r3, [r3, #7]
70008166:	2b00      	cmp	r3, #0
70008168:	d102      	bne.n	70008170 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
7000816a:	2300      	movs	r3, #0
7000816c:	73fb      	strb	r3, [r7, #15]
7000816e:	e008      	b.n	70008182 <HAL_PCD_ResetCallback+0x2c>
  }
  else if (hpcd->Init.speed == PCD_SPEED_FULL)
70008170:	687b      	ldr	r3, [r7, #4]
70008172:	79db      	ldrb	r3, [r3, #7]
70008174:	2b02      	cmp	r3, #2
70008176:	d102      	bne.n	7000817e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
70008178:	2301      	movs	r3, #1
7000817a:	73fb      	strb	r3, [r7, #15]
7000817c:	e001      	b.n	70008182 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
7000817e:	f7f8 fafb 	bl	70000778 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
70008182:	687b      	ldr	r3, [r7, #4]
70008184:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70008188:	7bfa      	ldrb	r2, [r7, #15]
7000818a:	4611      	mov	r1, r2
7000818c:	4618      	mov	r0, r3
7000818e:	f7fe fe2b 	bl	70006de8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
70008192:	687b      	ldr	r3, [r7, #4]
70008194:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70008198:	4618      	mov	r0, r3
7000819a:	f7fe fdd3 	bl	70006d44 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
7000819e:	bf00      	nop
700081a0:	3710      	adds	r7, #16
700081a2:	46bd      	mov	sp, r7
700081a4:	bd80      	pop	{r7, pc}
	...

700081a8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700081a8:	b580      	push	{r7, lr}
700081aa:	b082      	sub	sp, #8
700081ac:	af00      	add	r7, sp, #0
700081ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */

  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
700081b0:	687b      	ldr	r3, [r7, #4]
700081b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
700081b6:	4618      	mov	r0, r3
700081b8:	f7fe fe26 	bl	70006e08 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
700081bc:	687b      	ldr	r3, [r7, #4]
700081be:	7adb      	ldrb	r3, [r3, #11]
700081c0:	2b00      	cmp	r3, #0
700081c2:	d007      	beq.n	700081d4 <HAL_PCD_SuspendCallback+0x2c>
  {
	HAL_SuspendTick();
700081c4:	f7f9 f94c 	bl	70001460 <HAL_SuspendTick>
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
700081c8:	4b04      	ldr	r3, [pc, #16]	@ (700081dc <HAL_PCD_SuspendCallback+0x34>)
700081ca:	691b      	ldr	r3, [r3, #16]
700081cc:	4a03      	ldr	r2, [pc, #12]	@ (700081dc <HAL_PCD_SuspendCallback+0x34>)
700081ce:	f043 0306 	orr.w	r3, r3, #6
700081d2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
700081d4:	bf00      	nop
700081d6:	3708      	adds	r7, #8
700081d8:	46bd      	mov	sp, r7
700081da:	bd80      	pop	{r7, pc}
700081dc:	e000ed00 	.word	0xe000ed00

700081e0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700081e0:	b580      	push	{r7, lr}
700081e2:	b082      	sub	sp, #8
700081e4:	af00      	add	r7, sp, #0
700081e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
700081e8:	687b      	ldr	r3, [r7, #4]
700081ea:	7adb      	ldrb	r3, [r3, #11]
700081ec:	2b00      	cmp	r3, #0
700081ee:	d007      	beq.n	70008200 <HAL_PCD_ResumeCallback+0x20>
  {
    HAL_ResumeTick();
700081f0:	f7f9 f946 	bl	70001480 <HAL_ResumeTick>
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
700081f4:	4b0d      	ldr	r3, [pc, #52]	@ (7000822c <HAL_PCD_ResumeCallback+0x4c>)
700081f6:	691b      	ldr	r3, [r3, #16]
700081f8:	4a0c      	ldr	r2, [pc, #48]	@ (7000822c <HAL_PCD_ResumeCallback+0x4c>)
700081fa:	f023 0306 	bic.w	r3, r3, #6
700081fe:	6113      	str	r3, [r2, #16]

  }
  /* USER CODE END 3 */
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
70008200:	687b      	ldr	r3, [r7, #4]
70008202:	681b      	ldr	r3, [r3, #0]
70008204:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
70008208:	681b      	ldr	r3, [r3, #0]
7000820a:	687a      	ldr	r2, [r7, #4]
7000820c:	6812      	ldr	r2, [r2, #0]
7000820e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
70008212:	f023 0301 	bic.w	r3, r3, #1
70008216:	6013      	str	r3, [r2, #0]
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
70008218:	687b      	ldr	r3, [r7, #4]
7000821a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
7000821e:	4618      	mov	r0, r3
70008220:	f7fe fe0e 	bl	70006e40 <USBD_LL_Resume>

  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
70008224:	bf00      	nop
70008226:	3708      	adds	r7, #8
70008228:	46bd      	mov	sp, r7
7000822a:	bd80      	pop	{r7, pc}
7000822c:	e000ed00 	.word	0xe000ed00

70008230 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70008230:	b580      	push	{r7, lr}
70008232:	b082      	sub	sp, #8
70008234:	af00      	add	r7, sp, #0
70008236:	6078      	str	r0, [r7, #4]
70008238:	460b      	mov	r3, r1
7000823a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_ISOOUTIncompleteCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ISOOUTIncompleteCallback_PreTreatment */
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
7000823c:	687b      	ldr	r3, [r7, #4]
7000823e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70008242:	78fa      	ldrb	r2, [r7, #3]
70008244:	4611      	mov	r1, r2
70008246:	4618      	mov	r0, r3
70008248:	f7fe fe64 	bl	70006f14 <USBD_LL_IsoOUTIncomplete>
  /* USER CODE BEGIN HAL_PCD_ISOOUTIncompleteCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ISOOUTIncompleteCallback_PostTreatment */

}
7000824c:	bf00      	nop
7000824e:	3708      	adds	r7, #8
70008250:	46bd      	mov	sp, r7
70008252:	bd80      	pop	{r7, pc}

70008254 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70008254:	b580      	push	{r7, lr}
70008256:	b082      	sub	sp, #8
70008258:	af00      	add	r7, sp, #0
7000825a:	6078      	str	r0, [r7, #4]
7000825c:	460b      	mov	r3, r1
7000825e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_ISOINIncompleteCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ISOINIncompleteCallback_PreTreatment */
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
70008260:	687b      	ldr	r3, [r7, #4]
70008262:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70008266:	78fa      	ldrb	r2, [r7, #3]
70008268:	4611      	mov	r1, r2
7000826a:	4618      	mov	r0, r3
7000826c:	f7fe fe20 	bl	70006eb0 <USBD_LL_IsoINIncomplete>

  /* USER CODE BEGIN HAL_PCD_ISOINIncompleteCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ISOINIncompleteCallback_PostTreatment */
}
70008270:	bf00      	nop
70008272:	3708      	adds	r7, #8
70008274:	46bd      	mov	sp, r7
70008276:	bd80      	pop	{r7, pc}

70008278 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70008278:	b580      	push	{r7, lr}
7000827a:	b082      	sub	sp, #8
7000827c:	af00      	add	r7, sp, #0
7000827e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ConnectCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ConnectCallback_PreTreatment */
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
70008280:	687b      	ldr	r3, [r7, #4]
70008282:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70008286:	4618      	mov	r0, r3
70008288:	f7fe fe76 	bl	70006f78 <USBD_LL_DevConnected>
  /* USER CODE BEGIN HAL_PCD_ConnectCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ConnectCallback_PostTreatment */
}
7000828c:	bf00      	nop
7000828e:	3708      	adds	r7, #8
70008290:	46bd      	mov	sp, r7
70008292:	bd80      	pop	{r7, pc}

70008294 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70008294:	b580      	push	{r7, lr}
70008296:	b082      	sub	sp, #8
70008298:	af00      	add	r7, sp, #0
7000829a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_DisconnectCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DisconnectCallback_PreTreatment */
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
7000829c:	687b      	ldr	r3, [r7, #4]
7000829e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
700082a2:	4618      	mov	r0, r3
700082a4:	f7fe fe73 	bl	70006f8e <USBD_LL_DevDisconnected>
  /* USER CODE BEGIN HAL_PCD_DisconnectCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DisconnectCallback_PostTreatment */
}
700082a8:	bf00      	nop
700082aa:	3708      	adds	r7, #8
700082ac:	46bd      	mov	sp, r7
700082ae:	bd80      	pop	{r7, pc}

700082b0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
700082b0:	b580      	push	{r7, lr}
700082b2:	b082      	sub	sp, #8
700082b4:	af00      	add	r7, sp, #0
700082b6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
700082b8:	687b      	ldr	r3, [r7, #4]
700082ba:	781b      	ldrb	r3, [r3, #0]
700082bc:	2b00      	cmp	r3, #0
700082be:	d13f      	bne.n	70008340 <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
700082c0:	4a22      	ldr	r2, [pc, #136]	@ (7000834c <USBD_LL_Init+0x9c>)
700082c2:	687b      	ldr	r3, [r7, #4]
700082c4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
700082c8:	687b      	ldr	r3, [r7, #4]
700082ca:	4a20      	ldr	r2, [pc, #128]	@ (7000834c <USBD_LL_Init+0x9c>)
700082cc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
700082d0:	4b1e      	ldr	r3, [pc, #120]	@ (7000834c <USBD_LL_Init+0x9c>)
700082d2:	4a1f      	ldr	r2, [pc, #124]	@ (70008350 <USBD_LL_Init+0xa0>)
700082d4:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
700082d6:	4b1d      	ldr	r3, [pc, #116]	@ (7000834c <USBD_LL_Init+0x9c>)
700082d8:	2209      	movs	r2, #9
700082da:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
700082dc:	4b1b      	ldr	r3, [pc, #108]	@ (7000834c <USBD_LL_Init+0x9c>)
700082de:	2202      	movs	r2, #2
700082e0:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
700082e2:	4b1a      	ldr	r3, [pc, #104]	@ (7000834c <USBD_LL_Init+0x9c>)
700082e4:	2200      	movs	r2, #0
700082e6:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
700082e8:	4b18      	ldr	r3, [pc, #96]	@ (7000834c <USBD_LL_Init+0x9c>)
700082ea:	2201      	movs	r2, #1
700082ec:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
700082ee:	4b17      	ldr	r3, [pc, #92]	@ (7000834c <USBD_LL_Init+0x9c>)
700082f0:	2200      	movs	r2, #0
700082f2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
700082f4:	4b15      	ldr	r3, [pc, #84]	@ (7000834c <USBD_LL_Init+0x9c>)
700082f6:	2200      	movs	r2, #0
700082f8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
700082fa:	4b14      	ldr	r3, [pc, #80]	@ (7000834c <USBD_LL_Init+0x9c>)
700082fc:	2200      	movs	r2, #0
700082fe:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
70008300:	4b12      	ldr	r3, [pc, #72]	@ (7000834c <USBD_LL_Init+0x9c>)
70008302:	2201      	movs	r2, #1
70008304:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
70008306:	4811      	ldr	r0, [pc, #68]	@ (7000834c <USBD_LL_Init+0x9c>)
70008308:	f7f9 fd2c 	bl	70001d64 <HAL_PCD_Init>
7000830c:	4603      	mov	r3, r0
7000830e:	2b00      	cmp	r3, #0
70008310:	d001      	beq.n	70008316 <USBD_LL_Init+0x66>
  {
    Error_Handler();
70008312:	f7f8 fa31 	bl	70000778 <Error_Handler>
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN USB_FS_FIFO_Configuration */
  /* Configure USB FS FIFO sizes for UVC */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x100);  /* RX FIFO */
70008316:	f44f 7180 	mov.w	r1, #256	@ 0x100
7000831a:	480c      	ldr	r0, [pc, #48]	@ (7000834c <USBD_LL_Init+0x9c>)
7000831c:	f7fa ff75 	bl	7000320a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40); /* EP0 TX */
70008320:	2240      	movs	r2, #64	@ 0x40
70008322:	2100      	movs	r1, #0
70008324:	4809      	ldr	r0, [pc, #36]	@ (7000834c <USBD_LL_Init+0x9c>)
70008326:	f7fa ff29 	bl	7000317c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x100); /* EP1 TX (Video streaming) */
7000832a:	f44f 7280 	mov.w	r2, #256	@ 0x100
7000832e:	2101      	movs	r1, #1
70008330:	4806      	ldr	r0, [pc, #24]	@ (7000834c <USBD_LL_Init+0x9c>)
70008332:	f7fa ff23 	bl	7000317c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 2, 0x40); /* EP2 TX (Control/Interrupt) */
70008336:	2240      	movs	r2, #64	@ 0x40
70008338:	2102      	movs	r1, #2
7000833a:	4804      	ldr	r0, [pc, #16]	@ (7000834c <USBD_LL_Init+0x9c>)
7000833c:	f7fa ff1e 	bl	7000317c <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END USB_FS_FIFO_Configuration */
  }
  return USBD_OK;
70008340:	2300      	movs	r3, #0
}
70008342:	4618      	mov	r0, r3
70008344:	3708      	adds	r7, #8
70008346:	46bd      	mov	sp, r7
70008348:	bd80      	pop	{r7, pc}
7000834a:	bf00      	nop
7000834c:	2404b6d8 	.word	0x2404b6d8
70008350:	40080000 	.word	0x40080000

70008354 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
70008354:	b580      	push	{r7, lr}
70008356:	b084      	sub	sp, #16
70008358:	af00      	add	r7, sp, #0
7000835a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
7000835c:	2300      	movs	r3, #0
7000835e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
70008360:	2300      	movs	r3, #0
70008362:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
70008364:	687b      	ldr	r3, [r7, #4]
70008366:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
7000836a:	4618      	mov	r0, r3
7000836c:	f7f9 fe12 	bl	70001f94 <HAL_PCD_Start>
70008370:	4603      	mov	r3, r0
70008372:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
70008374:	7bfb      	ldrb	r3, [r7, #15]
70008376:	4618      	mov	r0, r3
70008378:	f000 f930 	bl	700085dc <USBD_Get_USB_Status>
7000837c:	4603      	mov	r3, r0
7000837e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
70008380:	7bbb      	ldrb	r3, [r7, #14]
}
70008382:	4618      	mov	r0, r3
70008384:	3710      	adds	r7, #16
70008386:	46bd      	mov	sp, r7
70008388:	bd80      	pop	{r7, pc}

7000838a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
7000838a:	b580      	push	{r7, lr}
7000838c:	b084      	sub	sp, #16
7000838e:	af00      	add	r7, sp, #0
70008390:	6078      	str	r0, [r7, #4]
70008392:	4608      	mov	r0, r1
70008394:	4611      	mov	r1, r2
70008396:	461a      	mov	r2, r3
70008398:	4603      	mov	r3, r0
7000839a:	70fb      	strb	r3, [r7, #3]
7000839c:	460b      	mov	r3, r1
7000839e:	70bb      	strb	r3, [r7, #2]
700083a0:	4613      	mov	r3, r2
700083a2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
700083a4:	2300      	movs	r3, #0
700083a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
700083a8:	2300      	movs	r3, #0
700083aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
700083ac:	687b      	ldr	r3, [r7, #4]
700083ae:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
700083b2:	78bb      	ldrb	r3, [r7, #2]
700083b4:	883a      	ldrh	r2, [r7, #0]
700083b6:	78f9      	ldrb	r1, [r7, #3]
700083b8:	f7fa fb13 	bl	700029e2 <HAL_PCD_EP_Open>
700083bc:	4603      	mov	r3, r0
700083be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
700083c0:	7bfb      	ldrb	r3, [r7, #15]
700083c2:	4618      	mov	r0, r3
700083c4:	f000 f90a 	bl	700085dc <USBD_Get_USB_Status>
700083c8:	4603      	mov	r3, r0
700083ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
700083cc:	7bbb      	ldrb	r3, [r7, #14]
}
700083ce:	4618      	mov	r0, r3
700083d0:	3710      	adds	r7, #16
700083d2:	46bd      	mov	sp, r7
700083d4:	bd80      	pop	{r7, pc}

700083d6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
700083d6:	b580      	push	{r7, lr}
700083d8:	b084      	sub	sp, #16
700083da:	af00      	add	r7, sp, #0
700083dc:	6078      	str	r0, [r7, #4]
700083de:	460b      	mov	r3, r1
700083e0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
700083e2:	2300      	movs	r3, #0
700083e4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
700083e6:	2300      	movs	r3, #0
700083e8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
700083ea:	687b      	ldr	r3, [r7, #4]
700083ec:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
700083f0:	78fa      	ldrb	r2, [r7, #3]
700083f2:	4611      	mov	r1, r2
700083f4:	4618      	mov	r0, r3
700083f6:	f7fa fb5e 	bl	70002ab6 <HAL_PCD_EP_Close>
700083fa:	4603      	mov	r3, r0
700083fc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
700083fe:	7bfb      	ldrb	r3, [r7, #15]
70008400:	4618      	mov	r0, r3
70008402:	f000 f8eb 	bl	700085dc <USBD_Get_USB_Status>
70008406:	4603      	mov	r3, r0
70008408:	73bb      	strb	r3, [r7, #14]

  return usb_status;
7000840a:	7bbb      	ldrb	r3, [r7, #14]
}
7000840c:	4618      	mov	r0, r3
7000840e:	3710      	adds	r7, #16
70008410:	46bd      	mov	sp, r7
70008412:	bd80      	pop	{r7, pc}

70008414 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
70008414:	b580      	push	{r7, lr}
70008416:	b084      	sub	sp, #16
70008418:	af00      	add	r7, sp, #0
7000841a:	6078      	str	r0, [r7, #4]
7000841c:	460b      	mov	r3, r1
7000841e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
70008420:	2300      	movs	r3, #0
70008422:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
70008424:	2300      	movs	r3, #0
70008426:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
70008428:	687b      	ldr	r3, [r7, #4]
7000842a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
7000842e:	78fa      	ldrb	r2, [r7, #3]
70008430:	4611      	mov	r1, r2
70008432:	4618      	mov	r0, r3
70008434:	f7fa fbfe 	bl	70002c34 <HAL_PCD_EP_SetStall>
70008438:	4603      	mov	r3, r0
7000843a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
7000843c:	7bfb      	ldrb	r3, [r7, #15]
7000843e:	4618      	mov	r0, r3
70008440:	f000 f8cc 	bl	700085dc <USBD_Get_USB_Status>
70008444:	4603      	mov	r3, r0
70008446:	73bb      	strb	r3, [r7, #14]

  return usb_status;
70008448:	7bbb      	ldrb	r3, [r7, #14]
}
7000844a:	4618      	mov	r0, r3
7000844c:	3710      	adds	r7, #16
7000844e:	46bd      	mov	sp, r7
70008450:	bd80      	pop	{r7, pc}

70008452 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
70008452:	b580      	push	{r7, lr}
70008454:	b084      	sub	sp, #16
70008456:	af00      	add	r7, sp, #0
70008458:	6078      	str	r0, [r7, #4]
7000845a:	460b      	mov	r3, r1
7000845c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
7000845e:	2300      	movs	r3, #0
70008460:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
70008462:	2300      	movs	r3, #0
70008464:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
70008466:	687b      	ldr	r3, [r7, #4]
70008468:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
7000846c:	78fa      	ldrb	r2, [r7, #3]
7000846e:	4611      	mov	r1, r2
70008470:	4618      	mov	r0, r3
70008472:	f7fa fc42 	bl	70002cfa <HAL_PCD_EP_ClrStall>
70008476:	4603      	mov	r3, r0
70008478:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
7000847a:	7bfb      	ldrb	r3, [r7, #15]
7000847c:	4618      	mov	r0, r3
7000847e:	f000 f8ad 	bl	700085dc <USBD_Get_USB_Status>
70008482:	4603      	mov	r3, r0
70008484:	73bb      	strb	r3, [r7, #14]

  return usb_status;
70008486:	7bbb      	ldrb	r3, [r7, #14]
}
70008488:	4618      	mov	r0, r3
7000848a:	3710      	adds	r7, #16
7000848c:	46bd      	mov	sp, r7
7000848e:	bd80      	pop	{r7, pc}

70008490 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
70008490:	b480      	push	{r7}
70008492:	b085      	sub	sp, #20
70008494:	af00      	add	r7, sp, #0
70008496:	6078      	str	r0, [r7, #4]
70008498:	460b      	mov	r3, r1
7000849a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
7000849c:	687b      	ldr	r3, [r7, #4]
7000849e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
700084a2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
700084a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
700084a8:	2b00      	cmp	r3, #0
700084aa:	da0b      	bge.n	700084c4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
700084ac:	78fb      	ldrb	r3, [r7, #3]
700084ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
700084b2:	68f9      	ldr	r1, [r7, #12]
700084b4:	4613      	mov	r3, r2
700084b6:	00db      	lsls	r3, r3, #3
700084b8:	4413      	add	r3, r2
700084ba:	009b      	lsls	r3, r3, #2
700084bc:	440b      	add	r3, r1
700084be:	3316      	adds	r3, #22
700084c0:	781b      	ldrb	r3, [r3, #0]
700084c2:	e00b      	b.n	700084dc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
700084c4:	78fb      	ldrb	r3, [r7, #3]
700084c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
700084ca:	68f9      	ldr	r1, [r7, #12]
700084cc:	4613      	mov	r3, r2
700084ce:	00db      	lsls	r3, r3, #3
700084d0:	4413      	add	r3, r2
700084d2:	009b      	lsls	r3, r3, #2
700084d4:	440b      	add	r3, r1
700084d6:	f203 2356 	addw	r3, r3, #598	@ 0x256
700084da:	781b      	ldrb	r3, [r3, #0]
  }
}
700084dc:	4618      	mov	r0, r3
700084de:	3714      	adds	r7, #20
700084e0:	46bd      	mov	sp, r7
700084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
700084e6:	4770      	bx	lr

700084e8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
700084e8:	b580      	push	{r7, lr}
700084ea:	b084      	sub	sp, #16
700084ec:	af00      	add	r7, sp, #0
700084ee:	6078      	str	r0, [r7, #4]
700084f0:	460b      	mov	r3, r1
700084f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
700084f4:	2300      	movs	r3, #0
700084f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
700084f8:	2300      	movs	r3, #0
700084fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
700084fc:	687b      	ldr	r3, [r7, #4]
700084fe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
70008502:	78fa      	ldrb	r2, [r7, #3]
70008504:	4611      	mov	r1, r2
70008506:	4618      	mov	r0, r3
70008508:	f7fa fa47 	bl	7000299a <HAL_PCD_SetAddress>
7000850c:	4603      	mov	r3, r0
7000850e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
70008510:	7bfb      	ldrb	r3, [r7, #15]
70008512:	4618      	mov	r0, r3
70008514:	f000 f862 	bl	700085dc <USBD_Get_USB_Status>
70008518:	4603      	mov	r3, r0
7000851a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
7000851c:	7bbb      	ldrb	r3, [r7, #14]
}
7000851e:	4618      	mov	r0, r3
70008520:	3710      	adds	r7, #16
70008522:	46bd      	mov	sp, r7
70008524:	bd80      	pop	{r7, pc}

70008526 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
70008526:	b580      	push	{r7, lr}
70008528:	b086      	sub	sp, #24
7000852a:	af00      	add	r7, sp, #0
7000852c:	60f8      	str	r0, [r7, #12]
7000852e:	607a      	str	r2, [r7, #4]
70008530:	603b      	str	r3, [r7, #0]
70008532:	460b      	mov	r3, r1
70008534:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
70008536:	2300      	movs	r3, #0
70008538:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
7000853a:	2300      	movs	r3, #0
7000853c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
7000853e:	68fb      	ldr	r3, [r7, #12]
70008540:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
70008544:	7af9      	ldrb	r1, [r7, #11]
70008546:	683b      	ldr	r3, [r7, #0]
70008548:	687a      	ldr	r2, [r7, #4]
7000854a:	f7fa fb39 	bl	70002bc0 <HAL_PCD_EP_Transmit>
7000854e:	4603      	mov	r3, r0
70008550:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
70008552:	7dfb      	ldrb	r3, [r7, #23]
70008554:	4618      	mov	r0, r3
70008556:	f000 f841 	bl	700085dc <USBD_Get_USB_Status>
7000855a:	4603      	mov	r3, r0
7000855c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
7000855e:	7dbb      	ldrb	r3, [r7, #22]
}
70008560:	4618      	mov	r0, r3
70008562:	3718      	adds	r7, #24
70008564:	46bd      	mov	sp, r7
70008566:	bd80      	pop	{r7, pc}

70008568 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
70008568:	b580      	push	{r7, lr}
7000856a:	b086      	sub	sp, #24
7000856c:	af00      	add	r7, sp, #0
7000856e:	60f8      	str	r0, [r7, #12]
70008570:	607a      	str	r2, [r7, #4]
70008572:	603b      	str	r3, [r7, #0]
70008574:	460b      	mov	r3, r1
70008576:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
70008578:	2300      	movs	r3, #0
7000857a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
7000857c:	2300      	movs	r3, #0
7000857e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
70008580:	68fb      	ldr	r3, [r7, #12]
70008582:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
70008586:	7af9      	ldrb	r1, [r7, #11]
70008588:	683b      	ldr	r3, [r7, #0]
7000858a:	687a      	ldr	r2, [r7, #4]
7000858c:	f7fa fadd 	bl	70002b4a <HAL_PCD_EP_Receive>
70008590:	4603      	mov	r3, r0
70008592:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
70008594:	7dfb      	ldrb	r3, [r7, #23]
70008596:	4618      	mov	r0, r3
70008598:	f000 f820 	bl	700085dc <USBD_Get_USB_Status>
7000859c:	4603      	mov	r3, r0
7000859e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
700085a0:	7dbb      	ldrb	r3, [r7, #22]
}
700085a2:	4618      	mov	r0, r3
700085a4:	3718      	adds	r7, #24
700085a6:	46bd      	mov	sp, r7
700085a8:	bd80      	pop	{r7, pc}
	...

700085ac <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
700085ac:	b480      	push	{r7}
700085ae:	b083      	sub	sp, #12
700085b0:	af00      	add	r7, sp, #0
700085b2:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
700085b4:	4b03      	ldr	r3, [pc, #12]	@ (700085c4 <USBD_static_malloc+0x18>)
}
700085b6:	4618      	mov	r0, r3
700085b8:	370c      	adds	r7, #12
700085ba:	46bd      	mov	sp, r7
700085bc:	f85d 7b04 	ldr.w	r7, [sp], #4
700085c0:	4770      	bx	lr
700085c2:	bf00      	nop
700085c4:	2404bbbc 	.word	0x2404bbbc

700085c8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
700085c8:	b480      	push	{r7}
700085ca:	b083      	sub	sp, #12
700085cc:	af00      	add	r7, sp, #0
700085ce:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
700085d0:	bf00      	nop
700085d2:	370c      	adds	r7, #12
700085d4:	46bd      	mov	sp, r7
700085d6:	f85d 7b04 	ldr.w	r7, [sp], #4
700085da:	4770      	bx	lr

700085dc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
700085dc:	b480      	push	{r7}
700085de:	b085      	sub	sp, #20
700085e0:	af00      	add	r7, sp, #0
700085e2:	4603      	mov	r3, r0
700085e4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
700085e6:	2300      	movs	r3, #0
700085e8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
700085ea:	79fb      	ldrb	r3, [r7, #7]
700085ec:	2b03      	cmp	r3, #3
700085ee:	d817      	bhi.n	70008620 <USBD_Get_USB_Status+0x44>
700085f0:	a201      	add	r2, pc, #4	@ (adr r2, 700085f8 <USBD_Get_USB_Status+0x1c>)
700085f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700085f6:	bf00      	nop
700085f8:	70008609 	.word	0x70008609
700085fc:	7000860f 	.word	0x7000860f
70008600:	70008615 	.word	0x70008615
70008604:	7000861b 	.word	0x7000861b
  {
    case HAL_OK :
      usb_status = USBD_OK;
70008608:	2300      	movs	r3, #0
7000860a:	73fb      	strb	r3, [r7, #15]
    break;
7000860c:	e00b      	b.n	70008626 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
7000860e:	2303      	movs	r3, #3
70008610:	73fb      	strb	r3, [r7, #15]
    break;
70008612:	e008      	b.n	70008626 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
70008614:	2301      	movs	r3, #1
70008616:	73fb      	strb	r3, [r7, #15]
    break;
70008618:	e005      	b.n	70008626 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
7000861a:	2303      	movs	r3, #3
7000861c:	73fb      	strb	r3, [r7, #15]
    break;
7000861e:	e002      	b.n	70008626 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
70008620:	2303      	movs	r3, #3
70008622:	73fb      	strb	r3, [r7, #15]
    break;
70008624:	bf00      	nop
  }
  return usb_status;
70008626:	7bfb      	ldrb	r3, [r7, #15]
}
70008628:	4618      	mov	r0, r3
7000862a:	3714      	adds	r7, #20
7000862c:	46bd      	mov	sp, r7
7000862e:	f85d 7b04 	ldr.w	r7, [sp], #4
70008632:	4770      	bx	lr

70008634 <memset>:
70008634:	4402      	add	r2, r0
70008636:	4603      	mov	r3, r0
70008638:	4293      	cmp	r3, r2
7000863a:	d100      	bne.n	7000863e <memset+0xa>
7000863c:	4770      	bx	lr
7000863e:	f803 1b01 	strb.w	r1, [r3], #1
70008642:	e7f9      	b.n	70008638 <memset+0x4>

70008644 <__libc_init_array>:
70008644:	b570      	push	{r4, r5, r6, lr}
70008646:	4d0d      	ldr	r5, [pc, #52]	@ (7000867c <__libc_init_array+0x38>)
70008648:	4c0d      	ldr	r4, [pc, #52]	@ (70008680 <__libc_init_array+0x3c>)
7000864a:	1b64      	subs	r4, r4, r5
7000864c:	10a4      	asrs	r4, r4, #2
7000864e:	2600      	movs	r6, #0
70008650:	42a6      	cmp	r6, r4
70008652:	d109      	bne.n	70008668 <__libc_init_array+0x24>
70008654:	4d0b      	ldr	r5, [pc, #44]	@ (70008684 <__libc_init_array+0x40>)
70008656:	4c0c      	ldr	r4, [pc, #48]	@ (70008688 <__libc_init_array+0x44>)
70008658:	f000 f826 	bl	700086a8 <_init>
7000865c:	1b64      	subs	r4, r4, r5
7000865e:	10a4      	asrs	r4, r4, #2
70008660:	2600      	movs	r6, #0
70008662:	42a6      	cmp	r6, r4
70008664:	d105      	bne.n	70008672 <__libc_init_array+0x2e>
70008666:	bd70      	pop	{r4, r5, r6, pc}
70008668:	f855 3b04 	ldr.w	r3, [r5], #4
7000866c:	4798      	blx	r3
7000866e:	3601      	adds	r6, #1
70008670:	e7ee      	b.n	70008650 <__libc_init_array+0xc>
70008672:	f855 3b04 	ldr.w	r3, [r5], #4
70008676:	4798      	blx	r3
70008678:	3601      	adds	r6, #1
7000867a:	e7f2      	b.n	70008662 <__libc_init_array+0x1e>
7000867c:	7000870c 	.word	0x7000870c
70008680:	7000870c 	.word	0x7000870c
70008684:	7000870c 	.word	0x7000870c
70008688:	70008710 	.word	0x70008710

7000868c <memcpy>:
7000868c:	440a      	add	r2, r1
7000868e:	4291      	cmp	r1, r2
70008690:	f100 33ff 	add.w	r3, r0, #4294967295
70008694:	d100      	bne.n	70008698 <memcpy+0xc>
70008696:	4770      	bx	lr
70008698:	b510      	push	{r4, lr}
7000869a:	f811 4b01 	ldrb.w	r4, [r1], #1
7000869e:	f803 4f01 	strb.w	r4, [r3, #1]!
700086a2:	4291      	cmp	r1, r2
700086a4:	d1f9      	bne.n	7000869a <memcpy+0xe>
700086a6:	bd10      	pop	{r4, pc}

700086a8 <_init>:
700086a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
700086aa:	bf00      	nop
700086ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
700086ae:	bc08      	pop	{r3}
700086b0:	469e      	mov	lr, r3
700086b2:	4770      	bx	lr

700086b4 <_fini>:
700086b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
700086b6:	bf00      	nop
700086b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
700086ba:	bc08      	pop	{r3}
700086bc:	469e      	mov	lr, r3
700086be:	4770      	bx	lr
