{
  "nodes":
  [
    {
      "name":"kernelV4"
      , "id":603
      , "type":"kernel"
      , "children":
      [
        {
          "name":"On-chip Memory"
          , "id":604
          , "type":"memtype"
          , "children":
          [
            {
              "name":"hash_map"
              , "id":605
              , "brief":"Implemented size:4096 bytes = (2 banks) x (8 words per bank) x (256 bytes per word) | Memory Usage:256 RAMs | Number of banks:2 | Bank width (word size):256 bytes | Bank depth:8 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:True dual-port | Pump configuration:Single-pumped | User defined attributes:memory(BLOCK_RAM)"
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"154"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"3328 bytes"
                  , "Implemented size":"4096 bytes = (2 banks) x (8 words per bank) x (256 bytes per word)"
                  , "Memory Usage":"256 RAMs"
                  , "Additional information":
                  [
                    {
                      "type":"text"
                      , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                    }
                    , {
                      "type":"text"
                      , "text":"RAM usage is increased from 128 RAMs to 256 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                    }
                    , {
                      "type":"text"
                      , "text":"In each private copy:</br>  Variable 'hash_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                    }
                  ]
                  , "Number of banks":"2"
                  , "Bank width (word size)":"256 bytes"
                  , "Bank depth":"8 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"True dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td>b<sub>8</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory(BLOCK_RAM)"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":154
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":614
                  , "brief":"Memory Usage:128 RAMs | Bank width:256 bytes | Bank depth:8 words | Implemented bank size:2048 bytes = (8 words) x (256 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"128 RAMs"
                      , "Bank width":"256 bytes"
                      , "Bank depth":"8 words"
                      , "Implemented bank size":"2048 bytes = (8 words) x (256 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hash_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                        , "line":154
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":615
                      , "padding":"1"
                      , "depth":"8"
                      , "brief":"Implemented size:2048 bytes = (8 words) x (256 bytes per word) | Memory Usage:128 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes = (8 words) x (256 bytes per word)"
                          , "Memory Usage":"128 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hash_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                            , "line":154
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":616
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":618
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"256 bytes"
                            , "Depth per copy (including padding)":"8 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hash_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":620
                  , "brief":"Memory Usage:128 RAMs | Bank width:256 bytes | Bank depth:8 words | Implemented bank size:2048 bytes = (8 words) x (256 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"128 RAMs"
                      , "Bank width":"256 bytes"
                      , "Bank depth":"8 words"
                      , "Implemented bank size":"2048 bytes = (8 words) x (256 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hash_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                        , "line":154
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":621
                      , "padding":"1"
                      , "depth":"8"
                      , "brief":"Implemented size:2048 bytes = (8 words) x (256 bytes per word) | Memory Usage:128 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes = (8 words) x (256 bytes per word)"
                          , "Memory Usage":"128 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hash_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                            , "line":154
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":622
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":624
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"256 bytes"
                            , "Depth per copy (including padding)":"8 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hash_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"count_map"
              , "id":626
              , "brief":"Implemented size:4096 bytes = (2 banks) x (8 words per bank) x (256 bytes per word) | Memory Usage:256 RAMs | Number of banks:2 | Bank width (word size):256 bytes | Bank depth:8 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:True dual-port | Pump configuration:Single-pumped | User defined attributes:memory(BLOCK_RAM)"
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"155"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"3328 bytes"
                  , "Implemented size":"4096 bytes = (2 banks) x (8 words per bank) x (256 bytes per word)"
                  , "Memory Usage":"256 RAMs"
                  , "Additional information":
                  [
                    {
                      "type":"text"
                      , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                    }
                    , {
                      "type":"text"
                      , "text":"RAM usage is increased from 128 RAMs to 256 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                    }
                    , {
                      "type":"text"
                      , "text":"In each private copy:</br>  Variable 'count_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                    }
                  ]
                  , "Number of banks":"2"
                  , "Bank width (word size)":"256 bytes"
                  , "Bank depth":"8 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"True dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td>b<sub>8</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory(BLOCK_RAM)"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":155
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":635
                  , "brief":"Memory Usage:128 RAMs | Bank width:256 bytes | Bank depth:8 words | Implemented bank size:2048 bytes = (8 words) x (256 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"128 RAMs"
                      , "Bank width":"256 bytes"
                      , "Bank depth":"8 words"
                      , "Implemented bank size":"2048 bytes = (8 words) x (256 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'count_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                        , "line":155
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":636
                      , "padding":"1"
                      , "depth":"8"
                      , "brief":"Implemented size:2048 bytes = (8 words) x (256 bytes per word) | Memory Usage:128 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes = (8 words) x (256 bytes per word)"
                          , "Memory Usage":"128 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'count_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                            , "line":155
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":637
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":639
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"256 bytes"
                            , "Depth per copy (including padding)":"8 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'count_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":641
                  , "brief":"Memory Usage:128 RAMs | Bank width:256 bytes | Bank depth:8 words | Implemented bank size:2048 bytes = (8 words) x (256 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"128 RAMs"
                      , "Bank width":"256 bytes"
                      , "Bank depth":"8 words"
                      , "Implemented bank size":"2048 bytes = (8 words) x (256 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'count_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                        , "line":155
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":642
                      , "padding":"1"
                      , "depth":"8"
                      , "brief":"Implemented size:2048 bytes = (8 words) x (256 bytes per word) | Memory Usage:128 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes = (8 words) x (256 bytes per word)"
                          , "Memory Usage":"128 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'count_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                            , "line":155
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":643
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":645
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"256 bytes"
                            , "Depth per copy (including padding)":"8 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'count_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"masks._M_elems"
              , "id":647
              , "brief":"Implemented size:1024 bytes = (1 word per bank) x (1024 bytes per word) | Memory Usage:410 MLABs | Number of banks:1 | Bank width (word size):1024 bytes | Bank depth:1 word | Number of replicates:1 | Number of private copies:1 | RAM Mode:Simple dual-port | Pump configuration:Single-pumped"
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"210"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"1024 bytes"
                  , "Implemented size":"1024 bytes = (1 word per bank) x (1024 bytes per word)"
                  , "Memory Usage":"410 MLABs"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"1024 bytes"
                  , "Bank depth":"1 word"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Additional information":"In each private copy:</br>  Variable 'masks._M_elems' occupies memory words [0-0] and has 16 array elements per memory word."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":210
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":650
                  , "brief":"Memory Usage:410 MLABs | Bank width:1024 bytes | Bank depth:1 word | Implemented bank size:1024 bytes = (1 word) x (1024 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"410 MLABs"
                      , "Bank width":"1024 bytes"
                      , "Bank depth":"1 word"
                      , "Implemented bank size":"1024 bytes = (1 word) x (1024 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable 'masks._M_elems' occupies memory words [0-0] and has 16 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                        , "line":210
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":651
                      , "padding":"0"
                      , "depth":"1"
                      , "brief":"Implemented size:1024 bytes = (1 word) x (1024 bytes per word) | Memory Usage:410 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (1 word) x (1024 bytes per word)"
                          , "Memory Usage":"410 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable 'masks._M_elems' occupies memory words [0-0] and has 16 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                            , "line":210
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":652
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":653
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bytes"
                            , "Depth per copy (including padding)":"1 word"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'masks._M_elems' occupies memory words [0-0] and has 16 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"oneMask.elements._M_elems[1] (inline#0)"
              , "id":654
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"134"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":134
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[10] (inline#1)"
              , "id":655
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"134"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":134
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[2] (inline#2)"
              , "id":656
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"134"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":134
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[11] (inline#3)"
              , "id":657
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"134"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":134
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[8] (inline#4)"
              , "id":658
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"134"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":134
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[7] (inline#5)"
              , "id":659
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"134"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":134
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[0] (inline#6)"
              , "id":660
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"134"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":134
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[9] (inline#7)"
              , "id":661
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"134"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":134
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[14] (inline#8)"
              , "id":662
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"134"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":134
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[5] (inline#9)"
              , "id":663
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"134"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":134
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[15] (inline#10)"
              , "id":664
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"134"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":134
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[6] (inline#11)"
              , "id":665
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"134"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":134
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[12] (inline#12)"
              , "id":666
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"134"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":134
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[3] (inline#13)"
              , "id":667
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"134"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":134
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[13] (inline#14)"
              , "id":668
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"134"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":134
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[4] (inline#15)"
              , "id":669
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"134"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":134
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[5] (inline#0)"
              , "id":670
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"135"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":135
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[11] (inline#1)"
              , "id":671
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"135"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":135
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[9] (inline#2)"
              , "id":672
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"135"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":135
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[4] (inline#3)"
              , "id":673
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"135"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":135
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[12] (inline#4)"
              , "id":674
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"135"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":135
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[8] (inline#5)"
              , "id":675
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"135"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":135
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[7] (inline#6)"
              , "id":676
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"135"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":135
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[6] (inline#7)"
              , "id":677
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"135"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":135
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[10] (inline#8)"
              , "id":678
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"135"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":135
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[1] (inline#9)"
              , "id":679
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"135"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":135
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[15] (inline#10)"
              , "id":680
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"135"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":135
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[0] (inline#11)"
              , "id":681
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"135"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":135
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[13] (inline#12)"
              , "id":682
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"135"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":135
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[3] (inline#13)"
              , "id":683
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"135"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":135
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[2] (inline#14)"
              , "id":684
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"135"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":135
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[14] (inline#15)"
              , "id":685
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"135"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":135
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[7] (inline#0)"
              , "id":686
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"183"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":183
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[15] (inline#1)"
              , "id":687
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"183"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":183
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[5] (inline#2)"
              , "id":688
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"183"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":183
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[6] (inline#3)"
              , "id":689
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"183"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":183
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[14] (inline#4)"
              , "id":690
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"183"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":183
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[9] (inline#5)"
              , "id":691
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"183"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":183
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[0] (inline#6)"
              , "id":692
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"183"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":183
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[2] (inline#7)"
              , "id":693
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"183"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":183
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[8] (inline#8)"
              , "id":694
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"183"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":183
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[1] (inline#9)"
              , "id":695
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"183"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":183
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[11] (inline#10)"
              , "id":696
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"183"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":183
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[10] (inline#11)"
              , "id":697
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"183"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":183
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[4] (inline#12)"
              , "id":698
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"183"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":183
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[13] (inline#13)"
              , "id":699
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"183"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":183
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[3] (inline#14)"
              , "id":700
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"183"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":183
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[12] (inline#15)"
              , "id":701
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"183"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":183
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[12] (inline#0)"
              , "id":702
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"185"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":185
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[8] (inline#1)"
              , "id":703
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"185"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":185
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[0] (inline#2)"
              , "id":704
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"185"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":185
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[13] (inline#3)"
              , "id":705
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"185"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":185
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[10] (inline#4)"
              , "id":706
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"185"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":185
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[6] (inline#5)"
              , "id":707
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"185"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":185
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[11] (inline#6)"
              , "id":708
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"185"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":185
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[7] (inline#7)"
              , "id":709
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"185"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":185
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[4] (inline#8)"
              , "id":710
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"185"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":185
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[9] (inline#9)"
              , "id":711
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"185"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":185
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[5] (inline#10)"
              , "id":712
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"185"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":185
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[1] (inline#11)"
              , "id":713
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"185"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":185
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[14] (inline#12)"
              , "id":714
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"185"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":185
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[2] (inline#13)"
              , "id":715
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"185"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":185
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[3] (inline#14)"
              , "id":716
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"185"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":185
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[15] (inline#15)"
              , "id":717
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"185"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":185
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems"
              , "id":718
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"227"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":227
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[11] (inline#0)"
              , "id":719
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"242"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":242
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[7] (inline#1)"
              , "id":720
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"242"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":242
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[6] (inline#2)"
              , "id":721
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"242"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":242
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[10] (inline#3)"
              , "id":722
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"242"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":242
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[5] (inline#4)"
              , "id":723
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"242"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":242
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[13] (inline#5)"
              , "id":724
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"242"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":242
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[12] (inline#6)"
              , "id":725
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"242"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":242
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[8] (inline#7)"
              , "id":726
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"242"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":242
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[2] (inline#8)"
              , "id":727
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"242"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":242
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[15] (inline#9)"
              , "id":728
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"242"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":242
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[14] (inline#10)"
              , "id":729
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"242"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":242
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[4] (inline#11)"
              , "id":730
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"242"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":242
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[9] (inline#12)"
              , "id":731
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"242"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":242
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[0] (inline#13)"
              , "id":732
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"242"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":242
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[3] (inline#14)"
              , "id":733
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"242"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":242
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[1] (inline#15)"
              , "id":734
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"242"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":242
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[2] (inline#0)"
              , "id":735
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[9] (inline#1)"
              , "id":736
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[14] (inline#2)"
              , "id":737
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[0] (inline#3)"
              , "id":738
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[5] (inline#4)"
              , "id":739
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[11] (inline#5)"
              , "id":740
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[10] (inline#6)"
              , "id":741
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[8] (inline#7)"
              , "id":742
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[1] (inline#8)"
              , "id":743
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[15] (inline#9)"
              , "id":744
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[4] (inline#10)"
              , "id":745
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[13] (inline#11)"
              , "id":746
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[6] (inline#12)"
              , "id":747
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[3] (inline#13)"
              , "id":748
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[12] (inline#14)"
              , "id":749
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[7] (inline#15)"
              , "id":750
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[13] (inline#0)"
              , "id":751
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"255"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":255
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[11] (inline#1)"
              , "id":752
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"255"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":255
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[7] (inline#2)"
              , "id":753
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"255"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":255
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[0] (inline#3)"
              , "id":754
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"255"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":255
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[14] (inline#4)"
              , "id":755
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"255"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":255
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[5] (inline#5)"
              , "id":756
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"255"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":255
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[8] (inline#6)"
              , "id":757
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"255"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":255
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[12] (inline#7)"
              , "id":758
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"255"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":255
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[4] (inline#8)"
              , "id":759
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"255"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":255
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[9] (inline#9)"
              , "id":760
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"255"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":255
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[2] (inline#10)"
              , "id":761
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"255"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":255
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[3] (inline#11)"
              , "id":762
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"255"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":255
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[1] (inline#12)"
              , "id":763
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"255"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":255
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[10] (inline#13)"
              , "id":764
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"255"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":255
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[15] (inline#14)"
              , "id":765
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"255"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":255
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[6] (inline#15)"
              , "id":766
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                          , "line":"255"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":255
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
        , {
          "name":"Load"
          , "id":606
          , "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hash_map | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hash_map"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":"413"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":"247"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                , "line":413
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":607
          , "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hash_map | Start cycle:4 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hash_map"
              , "Start cycle":"4"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":"502"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":"282"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                , "line":502
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":608
          , "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hash_map | Start cycle:8 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hash_map"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":"166"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                , "line":166
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":609
          , "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hash_map | Start cycle:8 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hash_map"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":"166"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                , "line":166
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":610
          , "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hash_map | Start cycle:8 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hash_map"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":"166"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                , "line":166
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":611
          , "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hash_map | Start cycle:8 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hash_map"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":"166"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                , "line":166
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":612
          , "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hash_map | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hash_map"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":"260"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                , "line":260
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":613
          , "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hash_map | Start cycle:3 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hash_map"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":"194"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                , "line":194
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":617
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":619
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":623
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":625
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":627
          , "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:count_map | Start cycle:9 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"count_map"
              , "Start cycle":"9"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":"481"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":"262"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                , "line":481
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":628
          , "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:count_map | Start cycle:4 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"count_map"
              , "Start cycle":"4"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":"502"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":"283"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                , "line":502
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":629
          , "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:count_map | Start cycle:8 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"count_map"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":"167"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                , "line":167
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":630
          , "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:count_map | Start cycle:8 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"count_map"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":"167"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                , "line":167
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":631
          , "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:count_map | Start cycle:8 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"count_map"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":"167"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                , "line":167
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":632
          , "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:count_map | Start cycle:8 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"count_map"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":"167"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                , "line":167
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":633
          , "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:count_map | Start cycle:11 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"count_map"
              , "Start cycle":"11"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":"262"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                , "line":262
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634
          , "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:count_map | Start cycle:3 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"count_map"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":"195"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                , "line":195
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":638
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":640
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":644
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":646
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":648
          , "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:masks._M_elems | Start cycle:6 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"masks._M_elems"
              , "Start cycle":"6"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":"478"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":"260"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                , "line":478
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":649
          , "brief":"Width:8192 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:masks._M_elems | Start cycle:1 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"8192 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"masks._M_elems"
              , "Start cycle":"1"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":"211"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                , "line":211
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":616
      , "to":617
    }
    , {
      "from":617
      , "to":616
    }
    , {
      "from":617
      , "to":606
    }
    , {
      "from":617
      , "to":607
    }
    , {
      "from":610
      , "to":617
    }
    , {
      "from":619
      , "to":618
    }
    , {
      "from":608
      , "to":619
    }
    , {
      "from":612
      , "to":619
    }
    , {
      "from":613
      , "to":619
    }
    , {
      "from":622
      , "to":623
    }
    , {
      "from":623
      , "to":622
    }
    , {
      "from":623
      , "to":606
    }
    , {
      "from":623
      , "to":607
    }
    , {
      "from":611
      , "to":623
    }
    , {
      "from":625
      , "to":624
    }
    , {
      "from":609
      , "to":625
    }
    , {
      "from":612
      , "to":625
    }
    , {
      "from":637
      , "to":638
    }
    , {
      "from":638
      , "to":637
    }
    , {
      "from":638
      , "to":627
    }
    , {
      "from":638
      , "to":628
    }
    , {
      "from":631
      , "to":638
    }
    , {
      "from":640
      , "to":639
    }
    , {
      "from":629
      , "to":640
    }
    , {
      "from":633
      , "to":640
    }
    , {
      "from":634
      , "to":640
    }
    , {
      "from":643
      , "to":644
    }
    , {
      "from":644
      , "to":643
    }
    , {
      "from":644
      , "to":627
    }
    , {
      "from":644
      , "to":628
    }
    , {
      "from":632
      , "to":644
    }
    , {
      "from":646
      , "to":645
    }
    , {
      "from":630
      , "to":646
    }
    , {
      "from":633
      , "to":646
    }
    , {
      "from":652
      , "to":648
    }
    , {
      "from":649
      , "to":653
    }
  ]
}
