#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xbd8520 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xbd86b0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xbc92d0 .functor NOT 1, L_0xc37cd0, C4<0>, C4<0>, C4<0>;
L_0xc37ab0 .functor XOR 2, L_0xc37970, L_0xc37a10, C4<00>, C4<00>;
L_0xc37bc0 .functor XOR 2, L_0xc37ab0, L_0xc37b20, C4<00>, C4<00>;
v0xc2eac0_0 .net *"_ivl_10", 1 0, L_0xc37b20;  1 drivers
v0xc2ebc0_0 .net *"_ivl_12", 1 0, L_0xc37bc0;  1 drivers
v0xc2eca0_0 .net *"_ivl_2", 1 0, L_0xc31e80;  1 drivers
v0xc2ed60_0 .net *"_ivl_4", 1 0, L_0xc37970;  1 drivers
v0xc2ee40_0 .net *"_ivl_6", 1 0, L_0xc37a10;  1 drivers
v0xc2ef70_0 .net *"_ivl_8", 1 0, L_0xc37ab0;  1 drivers
v0xc2f050_0 .net "a", 0 0, v0xc29240_0;  1 drivers
v0xc2f0f0_0 .net "b", 0 0, v0xc292e0_0;  1 drivers
v0xc2f190_0 .net "c", 0 0, v0xc29380_0;  1 drivers
v0xc2f230_0 .var "clk", 0 0;
v0xc2f2d0_0 .net "d", 0 0, v0xc294c0_0;  1 drivers
v0xc2f370_0 .net "out_pos_dut", 0 0, L_0xc375b0;  1 drivers
v0xc2f410_0 .net "out_pos_ref", 0 0, L_0xc30940;  1 drivers
v0xc2f4b0_0 .net "out_sop_dut", 0 0, L_0xc318a0;  1 drivers
v0xc2f550_0 .net "out_sop_ref", 0 0, L_0xc039f0;  1 drivers
v0xc2f5f0_0 .var/2u "stats1", 223 0;
v0xc2f690_0 .var/2u "strobe", 0 0;
v0xc2f730_0 .net "tb_match", 0 0, L_0xc37cd0;  1 drivers
v0xc2f800_0 .net "tb_mismatch", 0 0, L_0xbc92d0;  1 drivers
v0xc2f8a0_0 .net "wavedrom_enable", 0 0, v0xc29790_0;  1 drivers
v0xc2f970_0 .net "wavedrom_title", 511 0, v0xc29830_0;  1 drivers
L_0xc31e80 .concat [ 1 1 0 0], L_0xc30940, L_0xc039f0;
L_0xc37970 .concat [ 1 1 0 0], L_0xc30940, L_0xc039f0;
L_0xc37a10 .concat [ 1 1 0 0], L_0xc375b0, L_0xc318a0;
L_0xc37b20 .concat [ 1 1 0 0], L_0xc30940, L_0xc039f0;
L_0xc37cd0 .cmp/eeq 2, L_0xc31e80, L_0xc37bc0;
S_0xbd8840 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xbd86b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xbc96b0 .functor AND 1, v0xc29380_0, v0xc294c0_0, C4<1>, C4<1>;
L_0xbc9a90 .functor NOT 1, v0xc29240_0, C4<0>, C4<0>, C4<0>;
L_0xbc9e70 .functor NOT 1, v0xc292e0_0, C4<0>, C4<0>, C4<0>;
L_0xbca0f0 .functor AND 1, L_0xbc9a90, L_0xbc9e70, C4<1>, C4<1>;
L_0xbe31c0 .functor AND 1, L_0xbca0f0, v0xc29380_0, C4<1>, C4<1>;
L_0xc039f0 .functor OR 1, L_0xbc96b0, L_0xbe31c0, C4<0>, C4<0>;
L_0xc2fdc0 .functor NOT 1, v0xc292e0_0, C4<0>, C4<0>, C4<0>;
L_0xc2fe30 .functor OR 1, L_0xc2fdc0, v0xc294c0_0, C4<0>, C4<0>;
L_0xc2ff40 .functor AND 1, v0xc29380_0, L_0xc2fe30, C4<1>, C4<1>;
L_0xc30000 .functor NOT 1, v0xc29240_0, C4<0>, C4<0>, C4<0>;
L_0xc300d0 .functor OR 1, L_0xc30000, v0xc292e0_0, C4<0>, C4<0>;
L_0xc30140 .functor AND 1, L_0xc2ff40, L_0xc300d0, C4<1>, C4<1>;
L_0xc302c0 .functor NOT 1, v0xc292e0_0, C4<0>, C4<0>, C4<0>;
L_0xc30330 .functor OR 1, L_0xc302c0, v0xc294c0_0, C4<0>, C4<0>;
L_0xc30250 .functor AND 1, v0xc29380_0, L_0xc30330, C4<1>, C4<1>;
L_0xc304c0 .functor NOT 1, v0xc29240_0, C4<0>, C4<0>, C4<0>;
L_0xc305c0 .functor OR 1, L_0xc304c0, v0xc294c0_0, C4<0>, C4<0>;
L_0xc30680 .functor AND 1, L_0xc30250, L_0xc305c0, C4<1>, C4<1>;
L_0xc30830 .functor XNOR 1, L_0xc30140, L_0xc30680, C4<0>, C4<0>;
v0xbc8c00_0 .net *"_ivl_0", 0 0, L_0xbc96b0;  1 drivers
v0xbc9000_0 .net *"_ivl_12", 0 0, L_0xc2fdc0;  1 drivers
v0xbc93e0_0 .net *"_ivl_14", 0 0, L_0xc2fe30;  1 drivers
v0xbc97c0_0 .net *"_ivl_16", 0 0, L_0xc2ff40;  1 drivers
v0xbc9ba0_0 .net *"_ivl_18", 0 0, L_0xc30000;  1 drivers
v0xbc9f80_0 .net *"_ivl_2", 0 0, L_0xbc9a90;  1 drivers
v0xbca200_0 .net *"_ivl_20", 0 0, L_0xc300d0;  1 drivers
v0xc277b0_0 .net *"_ivl_24", 0 0, L_0xc302c0;  1 drivers
v0xc27890_0 .net *"_ivl_26", 0 0, L_0xc30330;  1 drivers
v0xc27970_0 .net *"_ivl_28", 0 0, L_0xc30250;  1 drivers
v0xc27a50_0 .net *"_ivl_30", 0 0, L_0xc304c0;  1 drivers
v0xc27b30_0 .net *"_ivl_32", 0 0, L_0xc305c0;  1 drivers
v0xc27c10_0 .net *"_ivl_36", 0 0, L_0xc30830;  1 drivers
L_0x7fa205941018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xc27cd0_0 .net *"_ivl_38", 0 0, L_0x7fa205941018;  1 drivers
v0xc27db0_0 .net *"_ivl_4", 0 0, L_0xbc9e70;  1 drivers
v0xc27e90_0 .net *"_ivl_6", 0 0, L_0xbca0f0;  1 drivers
v0xc27f70_0 .net *"_ivl_8", 0 0, L_0xbe31c0;  1 drivers
v0xc28050_0 .net "a", 0 0, v0xc29240_0;  alias, 1 drivers
v0xc28110_0 .net "b", 0 0, v0xc292e0_0;  alias, 1 drivers
v0xc281d0_0 .net "c", 0 0, v0xc29380_0;  alias, 1 drivers
v0xc28290_0 .net "d", 0 0, v0xc294c0_0;  alias, 1 drivers
v0xc28350_0 .net "out_pos", 0 0, L_0xc30940;  alias, 1 drivers
v0xc28410_0 .net "out_sop", 0 0, L_0xc039f0;  alias, 1 drivers
v0xc284d0_0 .net "pos0", 0 0, L_0xc30140;  1 drivers
v0xc28590_0 .net "pos1", 0 0, L_0xc30680;  1 drivers
L_0xc30940 .functor MUXZ 1, L_0x7fa205941018, L_0xc30140, L_0xc30830, C4<>;
S_0xc28710 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xbd86b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xc29240_0 .var "a", 0 0;
v0xc292e0_0 .var "b", 0 0;
v0xc29380_0 .var "c", 0 0;
v0xc29420_0 .net "clk", 0 0, v0xc2f230_0;  1 drivers
v0xc294c0_0 .var "d", 0 0;
v0xc295b0_0 .var/2u "fail", 0 0;
v0xc29650_0 .var/2u "fail1", 0 0;
v0xc296f0_0 .net "tb_match", 0 0, L_0xc37cd0;  alias, 1 drivers
v0xc29790_0 .var "wavedrom_enable", 0 0;
v0xc29830_0 .var "wavedrom_title", 511 0;
E_0xbd6e90/0 .event negedge, v0xc29420_0;
E_0xbd6e90/1 .event posedge, v0xc29420_0;
E_0xbd6e90 .event/or E_0xbd6e90/0, E_0xbd6e90/1;
S_0xc28a40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xc28710;
 .timescale -12 -12;
v0xc28c80_0 .var/2s "i", 31 0;
E_0xbd6d30 .event posedge, v0xc29420_0;
S_0xc28d80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xc28710;
 .timescale -12 -12;
v0xc28f80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xc29060 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xc28710;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xc29a10 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xbd86b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xc30af0 .functor NOT 1, v0xc29240_0, C4<0>, C4<0>, C4<0>;
L_0xc30b80 .functor NOT 1, v0xc292e0_0, C4<0>, C4<0>, C4<0>;
L_0xc30d20 .functor AND 1, L_0xc30af0, L_0xc30b80, C4<1>, C4<1>;
L_0xc30e30 .functor AND 1, L_0xc30d20, v0xc29380_0, C4<1>, C4<1>;
L_0xc31030 .functor NOT 1, v0xc294c0_0, C4<0>, C4<0>, C4<0>;
L_0xc311b0 .functor AND 1, L_0xc30e30, L_0xc31030, C4<1>, C4<1>;
L_0xc31300 .functor NOT 1, v0xc29240_0, C4<0>, C4<0>, C4<0>;
L_0xc31480 .functor AND 1, L_0xc31300, v0xc292e0_0, C4<1>, C4<1>;
L_0xc31590 .functor AND 1, L_0xc31480, v0xc29380_0, C4<1>, C4<1>;
L_0xc31650 .functor AND 1, L_0xc31590, v0xc294c0_0, C4<1>, C4<1>;
L_0xc31770 .functor OR 1, L_0xc311b0, L_0xc31650, C4<0>, C4<0>;
L_0xc31830 .functor AND 1, v0xc29240_0, v0xc292e0_0, C4<1>, C4<1>;
L_0xc31910 .functor AND 1, L_0xc31830, v0xc29380_0, C4<1>, C4<1>;
L_0xc319d0 .functor AND 1, L_0xc31910, v0xc294c0_0, C4<1>, C4<1>;
L_0xc318a0 .functor OR 1, L_0xc31770, L_0xc319d0, C4<0>, C4<0>;
L_0xc31c00 .functor OR 1, v0xc29240_0, v0xc292e0_0, C4<0>, C4<0>;
L_0xc31d00 .functor NOT 1, v0xc29380_0, C4<0>, C4<0>, C4<0>;
L_0xc31d70 .functor OR 1, L_0xc31c00, L_0xc31d00, C4<0>, C4<0>;
L_0xc31f20 .functor NOT 1, v0xc294c0_0, C4<0>, C4<0>, C4<0>;
L_0xc31f90 .functor OR 1, L_0xc31d70, L_0xc31f20, C4<0>, C4<0>;
L_0xc32150 .functor NOT 1, v0xc292e0_0, C4<0>, C4<0>, C4<0>;
L_0xc321c0 .functor OR 1, v0xc29240_0, L_0xc32150, C4<0>, C4<0>;
L_0xc32340 .functor NOT 1, v0xc29380_0, C4<0>, C4<0>, C4<0>;
L_0xc323b0 .functor OR 1, L_0xc321c0, L_0xc32340, C4<0>, C4<0>;
L_0xc32590 .functor NOT 1, v0xc294c0_0, C4<0>, C4<0>, C4<0>;
L_0xc32600 .functor OR 1, L_0xc323b0, L_0xc32590, C4<0>, C4<0>;
L_0xc327f0 .functor AND 1, L_0xc31f90, L_0xc32600, C4<1>, C4<1>;
L_0xc32900 .functor NOT 1, v0xc292e0_0, C4<0>, C4<0>, C4<0>;
L_0xc32a60 .functor OR 1, v0xc29240_0, L_0xc32900, C4<0>, C4<0>;
L_0xc32b20 .functor OR 1, L_0xc32a60, v0xc29380_0, C4<0>, C4<0>;
L_0xc32ce0 .functor NOT 1, v0xc294c0_0, C4<0>, C4<0>, C4<0>;
L_0xc32d50 .functor OR 1, L_0xc32b20, L_0xc32ce0, C4<0>, C4<0>;
L_0xc32f70 .functor AND 1, L_0xc327f0, L_0xc32d50, C4<1>, C4<1>;
L_0xc33080 .functor NOT 1, v0xc292e0_0, C4<0>, C4<0>, C4<0>;
L_0xc33210 .functor OR 1, v0xc29240_0, L_0xc33080, C4<0>, C4<0>;
L_0xc332d0 .functor OR 1, L_0xc33210, v0xc29380_0, C4<0>, C4<0>;
L_0xc334c0 .functor NOT 1, v0xc294c0_0, C4<0>, C4<0>, C4<0>;
L_0xc33530 .functor OR 1, L_0xc332d0, L_0xc334c0, C4<0>, C4<0>;
L_0xc33390 .functor AND 1, L_0xc32f70, L_0xc33530, C4<1>, C4<1>;
L_0xc33780 .functor NOT 1, v0xc29240_0, C4<0>, C4<0>, C4<0>;
L_0xc33940 .functor OR 1, L_0xc33780, v0xc292e0_0, C4<0>, C4<0>;
L_0xc33a00 .functor NOT 1, v0xc29380_0, C4<0>, C4<0>, C4<0>;
L_0xc33bd0 .functor OR 1, L_0xc33940, L_0xc33a00, C4<0>, C4<0>;
L_0xc33ce0 .functor OR 1, L_0xc33bd0, v0xc294c0_0, C4<0>, C4<0>;
L_0xc33f10 .functor AND 1, L_0xc33390, L_0xc33ce0, C4<1>, C4<1>;
L_0xc34020 .functor NOT 1, v0xc29240_0, C4<0>, C4<0>, C4<0>;
L_0xc34210 .functor OR 1, L_0xc34020, v0xc292e0_0, C4<0>, C4<0>;
L_0xc342d0 .functor OR 1, L_0xc34210, v0xc29380_0, C4<0>, C4<0>;
L_0xc34730 .functor OR 1, L_0xc342d0, v0xc294c0_0, C4<0>, C4<0>;
L_0xc34a00 .functor AND 1, L_0xc33f10, L_0xc34730, C4<1>, C4<1>;
L_0xc34cb0 .functor OR 1, v0xc29240_0, v0xc292e0_0, C4<0>, C4<0>;
L_0xc34f30 .functor NOT 1, v0xc29380_0, C4<0>, C4<0>, C4<0>;
L_0xc35150 .functor OR 1, L_0xc34cb0, L_0xc34f30, C4<0>, C4<0>;
L_0xc35260 .functor OR 1, L_0xc35150, v0xc294c0_0, C4<0>, C4<0>;
L_0xc354e0 .functor AND 1, L_0xc34a00, L_0xc35260, C4<1>, C4<1>;
L_0xc355f0 .functor OR 1, v0xc29240_0, v0xc292e0_0, C4<0>, C4<0>;
L_0xc35830 .functor OR 1, L_0xc355f0, v0xc29380_0, C4<0>, C4<0>;
L_0xc358f0 .functor NOT 1, v0xc294c0_0, C4<0>, C4<0>, C4<0>;
L_0xc35b40 .functor OR 1, L_0xc35830, L_0xc358f0, C4<0>, C4<0>;
L_0xc35c50 .functor AND 1, L_0xc354e0, L_0xc35b40, C4<1>, C4<1>;
L_0xc35f50 .functor NOT 1, v0xc292e0_0, C4<0>, C4<0>, C4<0>;
L_0xc35fc0 .functor OR 1, v0xc29240_0, L_0xc35f50, C4<0>, C4<0>;
L_0xc36280 .functor NOT 1, v0xc29380_0, C4<0>, C4<0>, C4<0>;
L_0xc362f0 .functor OR 1, L_0xc35fc0, L_0xc36280, C4<0>, C4<0>;
L_0xc36610 .functor OR 1, L_0xc362f0, v0xc294c0_0, C4<0>, C4<0>;
L_0xc366d0 .functor AND 1, L_0xc35c50, L_0xc36610, C4<1>, C4<1>;
L_0xc36a00 .functor OR 1, v0xc29240_0, v0xc292e0_0, C4<0>, C4<0>;
L_0xc36a70 .functor NOT 1, v0xc29380_0, C4<0>, C4<0>, C4<0>;
L_0xc36d10 .functor OR 1, L_0xc36a00, L_0xc36a70, C4<0>, C4<0>;
L_0xc36e20 .functor OR 1, L_0xc36d10, v0xc294c0_0, C4<0>, C4<0>;
L_0xc37120 .functor AND 1, L_0xc366d0, L_0xc36e20, C4<1>, C4<1>;
L_0xc37230 .functor OR 1, v0xc29240_0, v0xc292e0_0, C4<0>, C4<0>;
L_0xc374f0 .functor OR 1, L_0xc37230, v0xc29380_0, C4<0>, C4<0>;
L_0xc375b0 .functor AND 1, L_0xc37120, L_0xc374f0, C4<1>, C4<1>;
v0xc29bd0_0 .net *"_ivl_0", 0 0, L_0xc30af0;  1 drivers
v0xc29cb0_0 .net *"_ivl_10", 0 0, L_0xc311b0;  1 drivers
v0xc29d90_0 .net *"_ivl_100", 0 0, L_0xc34cb0;  1 drivers
v0xc29e80_0 .net *"_ivl_102", 0 0, L_0xc34f30;  1 drivers
v0xc29f60_0 .net *"_ivl_104", 0 0, L_0xc35150;  1 drivers
v0xc2a090_0 .net *"_ivl_106", 0 0, L_0xc35260;  1 drivers
v0xc2a170_0 .net *"_ivl_108", 0 0, L_0xc354e0;  1 drivers
v0xc2a250_0 .net *"_ivl_110", 0 0, L_0xc355f0;  1 drivers
v0xc2a330_0 .net *"_ivl_112", 0 0, L_0xc35830;  1 drivers
v0xc2a4a0_0 .net *"_ivl_114", 0 0, L_0xc358f0;  1 drivers
v0xc2a580_0 .net *"_ivl_116", 0 0, L_0xc35b40;  1 drivers
v0xc2a660_0 .net *"_ivl_118", 0 0, L_0xc35c50;  1 drivers
v0xc2a740_0 .net *"_ivl_12", 0 0, L_0xc31300;  1 drivers
v0xc2a820_0 .net *"_ivl_120", 0 0, L_0xc35f50;  1 drivers
v0xc2a900_0 .net *"_ivl_122", 0 0, L_0xc35fc0;  1 drivers
v0xc2a9e0_0 .net *"_ivl_124", 0 0, L_0xc36280;  1 drivers
v0xc2aac0_0 .net *"_ivl_126", 0 0, L_0xc362f0;  1 drivers
v0xc2acb0_0 .net *"_ivl_128", 0 0, L_0xc36610;  1 drivers
v0xc2ad90_0 .net *"_ivl_130", 0 0, L_0xc366d0;  1 drivers
v0xc2ae70_0 .net *"_ivl_132", 0 0, L_0xc36a00;  1 drivers
v0xc2af50_0 .net *"_ivl_134", 0 0, L_0xc36a70;  1 drivers
v0xc2b030_0 .net *"_ivl_136", 0 0, L_0xc36d10;  1 drivers
v0xc2b110_0 .net *"_ivl_138", 0 0, L_0xc36e20;  1 drivers
v0xc2b1f0_0 .net *"_ivl_14", 0 0, L_0xc31480;  1 drivers
v0xc2b2d0_0 .net *"_ivl_140", 0 0, L_0xc37120;  1 drivers
v0xc2b3b0_0 .net *"_ivl_142", 0 0, L_0xc37230;  1 drivers
v0xc2b490_0 .net *"_ivl_144", 0 0, L_0xc374f0;  1 drivers
v0xc2b570_0 .net *"_ivl_16", 0 0, L_0xc31590;  1 drivers
v0xc2b650_0 .net *"_ivl_18", 0 0, L_0xc31650;  1 drivers
v0xc2b730_0 .net *"_ivl_2", 0 0, L_0xc30b80;  1 drivers
v0xc2b810_0 .net *"_ivl_20", 0 0, L_0xc31770;  1 drivers
v0xc2b8f0_0 .net *"_ivl_22", 0 0, L_0xc31830;  1 drivers
v0xc2b9d0_0 .net *"_ivl_24", 0 0, L_0xc31910;  1 drivers
v0xc2bcc0_0 .net *"_ivl_26", 0 0, L_0xc319d0;  1 drivers
v0xc2bda0_0 .net *"_ivl_30", 0 0, L_0xc31c00;  1 drivers
v0xc2be80_0 .net *"_ivl_32", 0 0, L_0xc31d00;  1 drivers
v0xc2bf60_0 .net *"_ivl_34", 0 0, L_0xc31d70;  1 drivers
v0xc2c040_0 .net *"_ivl_36", 0 0, L_0xc31f20;  1 drivers
v0xc2c120_0 .net *"_ivl_38", 0 0, L_0xc31f90;  1 drivers
v0xc2c200_0 .net *"_ivl_4", 0 0, L_0xc30d20;  1 drivers
v0xc2c2e0_0 .net *"_ivl_40", 0 0, L_0xc32150;  1 drivers
v0xc2c3c0_0 .net *"_ivl_42", 0 0, L_0xc321c0;  1 drivers
v0xc2c4a0_0 .net *"_ivl_44", 0 0, L_0xc32340;  1 drivers
v0xc2c580_0 .net *"_ivl_46", 0 0, L_0xc323b0;  1 drivers
v0xc2c660_0 .net *"_ivl_48", 0 0, L_0xc32590;  1 drivers
v0xc2c740_0 .net *"_ivl_50", 0 0, L_0xc32600;  1 drivers
v0xc2c820_0 .net *"_ivl_52", 0 0, L_0xc327f0;  1 drivers
v0xc2c900_0 .net *"_ivl_54", 0 0, L_0xc32900;  1 drivers
v0xc2c9e0_0 .net *"_ivl_56", 0 0, L_0xc32a60;  1 drivers
v0xc2cac0_0 .net *"_ivl_58", 0 0, L_0xc32b20;  1 drivers
v0xc2cba0_0 .net *"_ivl_6", 0 0, L_0xc30e30;  1 drivers
v0xc2cc80_0 .net *"_ivl_60", 0 0, L_0xc32ce0;  1 drivers
v0xc2cd60_0 .net *"_ivl_62", 0 0, L_0xc32d50;  1 drivers
v0xc2ce40_0 .net *"_ivl_64", 0 0, L_0xc32f70;  1 drivers
v0xc2cf20_0 .net *"_ivl_66", 0 0, L_0xc33080;  1 drivers
v0xc2d000_0 .net *"_ivl_68", 0 0, L_0xc33210;  1 drivers
v0xc2d0e0_0 .net *"_ivl_70", 0 0, L_0xc332d0;  1 drivers
v0xc2d1c0_0 .net *"_ivl_72", 0 0, L_0xc334c0;  1 drivers
v0xc2d2a0_0 .net *"_ivl_74", 0 0, L_0xc33530;  1 drivers
v0xc2d380_0 .net *"_ivl_76", 0 0, L_0xc33390;  1 drivers
v0xc2d460_0 .net *"_ivl_78", 0 0, L_0xc33780;  1 drivers
v0xc2d540_0 .net *"_ivl_8", 0 0, L_0xc31030;  1 drivers
v0xc2d620_0 .net *"_ivl_80", 0 0, L_0xc33940;  1 drivers
v0xc2d700_0 .net *"_ivl_82", 0 0, L_0xc33a00;  1 drivers
v0xc2d7e0_0 .net *"_ivl_84", 0 0, L_0xc33bd0;  1 drivers
v0xc2dcd0_0 .net *"_ivl_86", 0 0, L_0xc33ce0;  1 drivers
v0xc2ddb0_0 .net *"_ivl_88", 0 0, L_0xc33f10;  1 drivers
v0xc2de90_0 .net *"_ivl_90", 0 0, L_0xc34020;  1 drivers
v0xc2df70_0 .net *"_ivl_92", 0 0, L_0xc34210;  1 drivers
v0xc2e050_0 .net *"_ivl_94", 0 0, L_0xc342d0;  1 drivers
v0xc2e130_0 .net *"_ivl_96", 0 0, L_0xc34730;  1 drivers
v0xc2e210_0 .net *"_ivl_98", 0 0, L_0xc34a00;  1 drivers
v0xc2e2f0_0 .net "a", 0 0, v0xc29240_0;  alias, 1 drivers
v0xc2e390_0 .net "b", 0 0, v0xc292e0_0;  alias, 1 drivers
v0xc2e480_0 .net "c", 0 0, v0xc29380_0;  alias, 1 drivers
v0xc2e570_0 .net "d", 0 0, v0xc294c0_0;  alias, 1 drivers
v0xc2e660_0 .net "out_pos", 0 0, L_0xc375b0;  alias, 1 drivers
v0xc2e720_0 .net "out_sop", 0 0, L_0xc318a0;  alias, 1 drivers
S_0xc2e8a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xbd86b0;
 .timescale -12 -12;
E_0xbbe9f0 .event anyedge, v0xc2f690_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc2f690_0;
    %nor/r;
    %assign/vec4 v0xc2f690_0, 0;
    %wait E_0xbbe9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc28710;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc295b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc29650_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xc28710;
T_4 ;
    %wait E_0xbd6e90;
    %load/vec4 v0xc296f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc295b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xc28710;
T_5 ;
    %wait E_0xbd6d30;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc294c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc292e0_0, 0;
    %assign/vec4 v0xc29240_0, 0;
    %wait E_0xbd6d30;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc294c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc292e0_0, 0;
    %assign/vec4 v0xc29240_0, 0;
    %wait E_0xbd6d30;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc294c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc292e0_0, 0;
    %assign/vec4 v0xc29240_0, 0;
    %wait E_0xbd6d30;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc294c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc292e0_0, 0;
    %assign/vec4 v0xc29240_0, 0;
    %wait E_0xbd6d30;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc294c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc292e0_0, 0;
    %assign/vec4 v0xc29240_0, 0;
    %wait E_0xbd6d30;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc294c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc292e0_0, 0;
    %assign/vec4 v0xc29240_0, 0;
    %wait E_0xbd6d30;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc294c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc292e0_0, 0;
    %assign/vec4 v0xc29240_0, 0;
    %wait E_0xbd6d30;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc294c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc292e0_0, 0;
    %assign/vec4 v0xc29240_0, 0;
    %wait E_0xbd6d30;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc294c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc292e0_0, 0;
    %assign/vec4 v0xc29240_0, 0;
    %wait E_0xbd6d30;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc294c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc292e0_0, 0;
    %assign/vec4 v0xc29240_0, 0;
    %wait E_0xbd6d30;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc294c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc292e0_0, 0;
    %assign/vec4 v0xc29240_0, 0;
    %wait E_0xbd6d30;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc294c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc292e0_0, 0;
    %assign/vec4 v0xc29240_0, 0;
    %wait E_0xbd6d30;
    %load/vec4 v0xc295b0_0;
    %store/vec4 v0xc29650_0, 0, 1;
    %fork t_1, S_0xc28a40;
    %jmp t_0;
    .scope S_0xc28a40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc28c80_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xc28c80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xbd6d30;
    %load/vec4 v0xc28c80_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xc294c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc292e0_0, 0;
    %assign/vec4 v0xc29240_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc28c80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xc28c80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xc28710;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbd6e90;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xc294c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc29380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc292e0_0, 0;
    %assign/vec4 v0xc29240_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xc295b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xc29650_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xbd86b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2f230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2f690_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xbd86b0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xc2f230_0;
    %inv;
    %store/vec4 v0xc2f230_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xbd86b0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc29420_0, v0xc2f800_0, v0xc2f050_0, v0xc2f0f0_0, v0xc2f190_0, v0xc2f2d0_0, v0xc2f550_0, v0xc2f4b0_0, v0xc2f410_0, v0xc2f370_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xbd86b0;
T_9 ;
    %load/vec4 v0xc2f5f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xc2f5f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc2f5f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xc2f5f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xc2f5f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc2f5f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xc2f5f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc2f5f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc2f5f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc2f5f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xbd86b0;
T_10 ;
    %wait E_0xbd6e90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc2f5f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc2f5f0_0, 4, 32;
    %load/vec4 v0xc2f730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xc2f5f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc2f5f0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc2f5f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc2f5f0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xc2f550_0;
    %load/vec4 v0xc2f550_0;
    %load/vec4 v0xc2f4b0_0;
    %xor;
    %load/vec4 v0xc2f550_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xc2f5f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc2f5f0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xc2f5f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc2f5f0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xc2f410_0;
    %load/vec4 v0xc2f410_0;
    %load/vec4 v0xc2f370_0;
    %xor;
    %load/vec4 v0xc2f410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xc2f5f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc2f5f0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xc2f5f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc2f5f0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter4/response2/top_module.sv";
