/*
 * Copyright (c) 2025 STMicroelectronics
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <st/n6/stm32n657X0.dtsi>
#include <st/n6/stm32n657x0hxq-pinctrl.dtsi>
#include <zephyr/dt-bindings/flash_controller/xspi.h>
#include <zephyr/dt-bindings/input/input-event-codes.h>

/ {
	chosen {
		zephyr,console = &usart1;
		zephyr,shell-uart = &usart1;
		zephyr,sram = &axisram2;
		spi-flash0 = &mx25um51245g;
	};

	aliases {
	};
};

&clk_hse {
	hse-div2;
	clock-frequency = <DT_FREQ_M(48)>;
	status = "okay";
};

&clk_hsi {
	hsi-div = <1>;
	status = "okay";
};

&pll1 {
	clocks = <&clk_hse>;
	div-m = <3>;
	mul-n = <150>;
	div-p1 = <1>;
	div-p2 = <1>;
	status = "okay";
};

&pll3 {
	clocks = <&clk_hse>;
	div-m = <3>;
	mul-n = <125>;
	div-p1 = <1>;
	div-p2 = <1>;
	status = "okay";
};

&ic1 {
	pll-src = <1>;
	ic-div = <3>;
	status = "okay";
};

&ic2 {
	pll-src = <1>;
	ic-div = <6>;
	status = "okay";
};

&ic3 {
	pll-src = <1>;
	ic-div = <6>;
	status = "okay";
};

&ic6 {
	pll-src = <3>;
	ic-div = <2>;
	status = "okay";
};

&ic11 {
	pll-src = <1>;
	ic-div = <3>;
	status = "okay";
};

&perck {
	clocks = <&rcc STM32_SRC_HSI PER_SEL(0)>;
	status = "okay";
};

&cpusw {
	clocks = <&rcc STM32_SRC_IC1 CPU_SEL(3)>;
	clock-frequency = <DT_FREQ_M(800)>;
	status = "okay";
};

&rcc {
	/* ic2, ic6 & ic11 must all be enabled to set ic2 as SYSCLK */
	clocks = <&ic2>;
	clock-frequency = <DT_FREQ_M(400)>;
	ahb-prescaler = <2>;
	timg-prescaler = <2>;
};

&i2c1 {
	clocks = <&rcc STM32_CLOCK(APB1, 21)>,
		 <&rcc STM32_SRC_CKPER I2C1_SEL(1)>;
	pinctrl-0 = <&i2c1_scl_ph9 &i2c1_sda_pc1>;
	pinctrl-names = "default";
	clock-frequency = <I2C_BITRATE_STANDARD>;
	status = "okay";
};

&spi4 {
	clocks = <&rcc STM32_CLOCK(APB2, 20)>,
		 <&rcc STM32_SRC_CKPER SPI5_SEL(1)>;
	pinctrl-0 = <&spi4_sck_pe2 &spi4_mosi_pb7>;
	pinctrl-names = "default";
	status = "okay";
};

&usart1 {
	clocks = <&rcc STM32_CLOCK(APB2, 4)>,
		 <&rcc STM32_SRC_CKPER USART1_SEL(1)>;
	pinctrl-0 = <&usart1_tx_pf13 &usart1_rx_pg8>;
	pinctrl-names = "default";
	current-speed = <115200>;
	status = "okay";
};

&usart3 {
	clocks = <&rcc STM32_CLOCK(APB1, 18)>,
		 <&rcc STM32_SRC_CKPER USART3_SEL(1)>;
	pinctrl-0 = <&usart3_tx_pd8 &usart3_rx_pd9>;
	pinctrl-names = "default";
	current-speed = <115200>;
	status = "okay";
};

&xspi2 {
	pinctrl-0 = <&xspim_p2_ncs1_pn1 &xspim_p2_dqs0_pn0 &xspim_p2_clk_pn6
		     &xspim_p2_io0_pn2 &xspim_p2_io1_pn3 &xspim_p2_io2_pn4
		     &xspim_p2_io3_pn5 &xspim_p2_io4_pn8 &xspim_p2_io5_pn9
		     &xspim_p2_io6_pn10 &xspim_p2_io7_pn11>;
	pinctrl-names = "default";
	clocks = <&rcc STM32_CLOCK(AHB5, 12)>,
		 <&rcc STM32_SRC_IC3 XSPI1_SEL(2)>,
		 <&rcc STM32_CLOCK(AHB5, 13)>;
	status = "okay";

	mx25um51245g: ospi-nor-flash@0 {
		compatible = "st,stm32-xspi-nor";
		reg = <0>;
		size = <DT_SIZE_M(512)>; /* 512 Mbits */
		ospi-max-frequency = <DT_FREQ_M(200)>;
		spi-bus-width = <XSPI_OCTO_MODE>;
		data-rate = <XSPI_DTR_TRANSFER>;
		four-byte-opcodes;
		status = "okay";

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			storage_partition: partition@3ff0000 {
				label = "storage";
				reg = <0x3ff0000 DT_SIZE_K(64)>;
			};
		};
	};
};
