Time resolution is 1 ps
$stop called at time : 210 ns : File "E:/Verilog/Problema_3_CV_nr_generator/Problema_3_CV_nr_generator.srcs/sim_1/new/sim.v" Line 48
