AArch64 MP+dmb.ish+addr-tlbi-dsb.ish-isb
{
  z = y;
  0:X0=(oa:PA(x),valid:0);
  0:X1=pte_x; 0:X2=x; 0:X3=z;
  1:X3=z;
}
P0           | P1              ;
STR X0,[X1]  | LDR X2,[X3]     ;
DMB ISH      | LSR X9,X2,#12   ;
STR X2,[X3]  | TLBI VAAE1IS,X9 ;
             | DSB ISH         ;
             | ISB             ;
             | LDR X4,[X2]     ;
exists (1:X2=x /\ ~fault(P1,x))
