
---------- Begin Simulation Statistics ----------
final_tick                               1854251924500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 205368                       # Simulator instruction rate (inst/s)
host_mem_usage                                4498636                       # Number of bytes of host memory used
host_op_rate                                   337281                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9118.14                       # Real time elapsed on the host
host_tick_rate                              203358551                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1872575047                       # Number of instructions simulated
sim_ops                                    3075374298                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.854252                       # Number of seconds simulated
sim_ticks                                1854251924500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                  52                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               94                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             52                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              52                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     94                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                  254347142                       # Number of instructions committed
system.cpu0.committedOps                    411597397                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              3.250478                       # CPI: cycles per instruction
system.cpu0.discardedOps                    131880012                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                   31165497                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        16463                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                   14863586                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           57                       # TLB misses on write requests
system.cpu0.dtb2.rdAccesses                         0                       # TLB accesses on read requests
system.cpu0.dtb2.rdMisses                           0                       # TLB misses on read requests
system.cpu0.dtb2.wrAccesses                         0                       # TLB accesses on write requests
system.cpu0.dtb2.wrMisses                           0                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       22540258                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.307647                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                  121887356                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          176                       # TLB misses on write requests
system.cpu0.numCycles                       826749753                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             235895      0.06%      0.06% # Class of committed instruction
system.cpu0.op_class_0::IntAlu              364224133     88.49%     88.55% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 31139      0.01%     88.56% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   4341      0.00%     88.56% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              1164542      0.28%     88.84% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1194      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  2203      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1968      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               160562      0.04%     88.88% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     88.88% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     88.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 422      0.00%     88.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     88.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     88.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     88.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd           269468      0.07%     88.95% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     88.95% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     88.95% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt           328633      0.08%     89.03% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv            61984      0.02%     89.04% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     89.04% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult          364216      0.09%     89.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     89.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt           30925      0.01%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::MemRead              30119968      7.32%     96.45% # Class of committed instruction
system.cpu0.op_class_0::MemWrite             13573809      3.30%     99.75% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           624250      0.15%     99.90% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite          397563      0.10%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total               411597397                       # Class of committed instruction
system.cpu0.tickCycles                      804209495                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                  97                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               62                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              159                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             97                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              97                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    159                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                 1618227905                       # Number of instructions committed
system.cpu1.committedOps                   2663776901                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.291707                       # CPI: cycles per instruction
system.cpu1.discardedOps                    234432026                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                  715878712                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      1772369                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  231670497                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         3760                       # TLB misses on write requests
system.cpu1.dtb2.rdAccesses                         0                       # TLB accesses on read requests
system.cpu1.dtb2.rdMisses                           0                       # TLB misses on read requests
system.cpu1.dtb2.wrAccesses                         0                       # TLB accesses on write requests
system.cpu1.dtb2.wrMisses                           0                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      129605485                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.436356                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                  355871717                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          297                       # TLB misses on write requests
system.cpu1.numCycles                      3708503849                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass            5421876      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu             1696481949     63.69%     63.89% # Class of committed instruction
system.cpu1.op_class_0::IntMult              14105899      0.53%     64.42% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   2096      0.00%     64.42% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd              5438664      0.20%     64.62% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     64.62% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  576      0.00%     64.62% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     64.62% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     64.62% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     64.62% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     64.62% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     64.62% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1626      0.00%     64.62% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     64.62% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu              12363671      0.46%     65.09% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                   558      0.00%     65.09% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt              10564474      0.40%     65.49% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc             21242031      0.80%     66.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     66.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     66.28% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 693      0.00%     66.28% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     66.28% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     66.28% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     66.28% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd         18000622      0.68%     66.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     66.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp             5000      0.00%     66.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt         26874983      1.01%     67.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv          3533651      0.13%     68.10% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     68.10% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult         1869944      0.07%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::MemRead             589522139     22.13%     90.30% # Class of committed instruction
system.cpu1.op_class_0::MemWrite            229404867      8.61%     98.91% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead         28758771      1.08%     99.99% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite          182811      0.01%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total              2663776901                       # Class of committed instruction
system.cpu1.tickCycles                     3578898364                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   63                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1282                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         20396                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6883552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          242                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     13769141                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            242                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10030                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           32                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1250                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9084                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9084                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10030                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        39510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        39510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  39510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1225344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1225344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1225344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19114                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19114    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19114                       # Request fanout histogram
system.membus.reqLayer4.occupancy            23735000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          101543500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.pwrStateResidencyTicks::ON   1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    121884993                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       121884993                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    121884993                       # number of overall hits
system.cpu0.icache.overall_hits::total      121884993                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         2363                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2363                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         2363                       # number of overall misses
system.cpu0.icache.overall_misses::total         2363                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    165266500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    165266500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    165266500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    165266500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    121887356                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    121887356                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    121887356                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    121887356                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000019                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000019                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69939.272112                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69939.272112                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69939.272112                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69939.272112                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         1851                       # number of writebacks
system.cpu0.icache.writebacks::total             1851                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         2363                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2363                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         2363                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2363                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    162903500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    162903500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    162903500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    162903500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68939.272112                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68939.272112                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68939.272112                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68939.272112                       # average overall mshr miss latency
system.cpu0.icache.replacements                  1851                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    121884993                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      121884993                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         2363                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2363                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    165266500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    165266500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    121887356                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    121887356                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69939.272112                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69939.272112                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         2363                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2363                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    162903500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    162903500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68939.272112                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68939.272112                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.988917                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          121887356                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2363                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         51581.614896                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.988917                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        975101211                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       975101211                       # Number of data accesses
system.cpu0.dtb2.walker.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     43754506                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43754506                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     43755932                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43755932                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1323406                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1323406                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1323800                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1323800                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  17512591500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17512591500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  17512591500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17512591500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     45077912                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     45077912                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     45079732                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     45079732                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.029358                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.029358                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.029366                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.029366                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 13232.969701                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13232.969701                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 13229.031198                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13229.031198                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1258074                       # number of writebacks
system.cpu0.dcache.writebacks::total          1258074                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        62378                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        62378                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        62378                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        62378                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1261028                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1261028                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1261422                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1261422                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  15460284500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15460284500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  15465013500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15465013500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.027974                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.027974                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.027982                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027982                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 12260.064408                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12260.064408                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 12259.983970                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12259.983970                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1260910                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     29922928                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       29922928                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1183609                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1183609                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  15554234500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15554234500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     31106537                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     31106537                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.038050                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038050                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 13141.362139                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13141.362139                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1835                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1835                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1181774                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1181774                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  14340088000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14340088000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.037991                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.037991                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 12134.374254                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12134.374254                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     13831578                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13831578                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       139797                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       139797                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1958357000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1958357000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     13971375                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13971375                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.010006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.010006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 14008.576722                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 14008.576722                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        60543                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        60543                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        79254                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        79254                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1120196500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1120196500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.005673                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005673                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 14134.258208                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 14134.258208                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data         1426                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1426                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data          394                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          394                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         1820                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         1820                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.216484                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.216484                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data          394                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          394                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      4729000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      4729000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.216484                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.216484                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 12002.538071                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 12002.538071                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.985093                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           45017354                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1261422                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            35.687783                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           192500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   511.985093                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999971                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        361899278                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       361899278                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON   1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    355866444                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       355866444                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    355866444                       # number of overall hits
system.cpu1.icache.overall_hits::total      355866444                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5273                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5273                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5273                       # number of overall misses
system.cpu1.icache.overall_misses::total         5273                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    265615000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    265615000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    265615000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    265615000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    355871717                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    355871717                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    355871717                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    355871717                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000015                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000015                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 50372.653139                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50372.653139                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 50372.653139                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50372.653139                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4760                       # number of writebacks
system.cpu1.icache.writebacks::total             4760                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5273                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5273                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5273                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5273                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    260343000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    260343000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    260343000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    260343000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 49372.842784                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49372.842784                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 49372.842784                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49372.842784                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4760                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    355866444                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      355866444                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5273                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5273                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    265615000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    265615000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    355871717                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    355871717                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 50372.653139                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50372.653139                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5273                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5273                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    260343000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    260343000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 49372.842784                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49372.842784                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.988915                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          355871716                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5272                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         67502.222307                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.988915                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          245                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       2846979008                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      2846979008                       # Number of data accesses
system.cpu1.dtb2.walker.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    915570796                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       915570796                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    915580543                       # number of overall hits
system.cpu1.dcache.overall_hits::total      915580543                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8721963                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8721963                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8731404                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8731404                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 100323710500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 100323710500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 100323710500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 100323710500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    924292759                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    924292759                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    924311947                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    924311947                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.009436                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009436                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.009446                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009446                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11502.423308                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11502.423308                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11489.986089                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11489.986089                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          337                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          337                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5561998                       # number of writebacks
system.cpu1.dcache.writebacks::total          5561998                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3114808                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3114808                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3114808                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3114808                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5607155                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5607155                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5616537                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5616537                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  67913500000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  67913500000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  68033954500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  68033954500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.006066                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006066                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.006076                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006076                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 12111.935554                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12111.935554                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 12113.149882                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12113.149882                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5616025                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    693563439                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      693563439                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1141531                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1141531                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  15063514500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15063514500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    694704970                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    694704970                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.001643                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.001643                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 13195.887365                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 13195.887365                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          643                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          643                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1140888                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1140888                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  13889659000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  13889659000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.001642                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001642                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 12174.428165                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12174.428165                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    222007357                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     222007357                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7580432                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7580432                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  85260196000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  85260196000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    229587789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    229587789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.033018                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.033018                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 11247.405953                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11247.405953                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3114165                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3114165                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4466267                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4466267                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  54023841000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  54023841000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.019453                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.019453                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 12095.972095                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12095.972095                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data         9747                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         9747                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         9441                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         9441                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data        19188                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        19188                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.492026                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.492026                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         9382                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         9382                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    120454500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    120454500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.488951                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.488951                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 12838.893626                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 12838.893626                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.984957                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          921197080                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5616537                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           164.015136                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           246500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   511.984957                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999971                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       7400112113                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      7400112113                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                 356                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1256711                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2383                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             5607030                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6866480                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                356                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1256711                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2383                       # number of overall hits
system.l2.overall_hits::.cpu1.data            5607030                       # number of overall hits
system.l2.overall_hits::total                 6866480                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2007                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data              4711                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2890                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data              9507                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19115                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2007                       # number of overall misses
system.l2.overall_misses::.cpu0.data             4711                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2890                       # number of overall misses
system.l2.overall_misses::.cpu1.data             9507                       # number of overall misses
system.l2.overall_misses::total                 19115                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    155595000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    366087000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    227361500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data    731098500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1480142000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    155595000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    366087000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    227361500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data    731098500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1480142000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            2363                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1261422                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5273                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5616537                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6885595                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           2363                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1261422                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5273                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5616537                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6885595                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.849344                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.003735                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.548075                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.001693                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002776                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.849344                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.003735                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.548075                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.001693                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002776                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 77526.158445                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 77708.978985                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 78671.799308                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 76901.072894                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77433.533874                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 77526.158445                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 77708.978985                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 78671.799308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 76901.072894                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77433.533874                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  32                       # number of writebacks
system.l2.writebacks::total                        32                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2007                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data         4711                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2890                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data         9507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19115                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2007                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data         4711                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2890                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data         9507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19115                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    135525000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    318977000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    198471500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data    636028500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1289002000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    135525000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    318977000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    198471500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data    636028500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1289002000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.849344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.003735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.548075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.001693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002776                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.849344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.003735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.548075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.001693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.002776                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 67526.158445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 67708.978985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 68675.259516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 66901.072894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67434.057023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 67526.158445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 67708.978985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 68675.259516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 66901.072894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67434.057023                       # average overall mshr miss latency
system.l2.replacements                           1510                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6820072                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6820072                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6820072                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6820072                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6608                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6608                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6608                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6608                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            76723                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          4459714                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4536437                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           2531                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           6553                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9084                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    192082000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    494576500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     686658500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        79254                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4466267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4545521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.031935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.001467                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.001998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 75891.742394                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 75473.294674                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75589.883311                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         2531                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         6553                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    166772000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    429046500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    595818500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.031935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.001467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.001998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 65891.742394                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 65473.294674                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65589.883311                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst           356                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2383                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2739                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2007                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2890                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4897                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    155595000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    227361500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    382956500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         2363                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5273                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7636                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.849344                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.548075                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.641304                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 77526.158445                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 78671.799308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78202.266694                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2007                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2890                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4897                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    135525000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    198471500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    333996500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.849344                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.548075                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.641304                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 67526.158445                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 68675.259516                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68204.308760                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1179988                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1147316                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2327304                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2180                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2954                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    174005000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    236522000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    410527000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1182168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1150270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2332438                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.001844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.002568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002201                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 79818.807339                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 80068.381855                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79962.407480                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2180                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2954                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    152205000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    206982000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    359187000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.001844                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.002568                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002201                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 69818.807339                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 70068.381855                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69962.407480                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16781.827646                       # Cycle average of tags in use
system.l2.tags.total_refs                    13769101                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19303                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    713.314044                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     117.697282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     1508.504464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     3655.725356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     2520.920583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     8978.979961                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.046036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.111564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.076932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.274017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.512141                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         17793                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        17372                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.542999                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 110172231                       # Number of tag accesses
system.l2.tags.data_accesses                110172231                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        128448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        301504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        184896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        608448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1223296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       128448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       184896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        313344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         2048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2007                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data           4711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data           9507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           32                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 32                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            69272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data           162601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            99715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data           328137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                659725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        69272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        99715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           168987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks           1104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 1104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks           1104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           69272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data          162601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           99715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data          328137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               660829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      4707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples      9507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000633500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              514427                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19114                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         32                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19114                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       32                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    147042000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   95550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               505354500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7694.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26444.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    15353                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19114                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   32                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3753                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    325.644551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   192.188000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   335.917638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1351     36.00%     36.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          848     22.60%     58.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          337      8.98%     67.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          379     10.10%     77.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          124      3.30%     80.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           91      2.42%     83.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           55      1.47%     84.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           52      1.39%     86.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          516     13.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3753                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1223040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1223296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1854251844000                       # Total gap between requests
system.mem_ctrls.avgGap                   96848001.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       128448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       301248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       184896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       608448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu0.inst 69272.140588251554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 162463.361110563070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 99714.605958873304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 328136.642039116821                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2007                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data         4711                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2889                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data         9507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           32                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     53323250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    125179250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     80124000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    246728000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     26568.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     26571.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     27734.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     25952.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             14294280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              7586205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            68936700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     146372828160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      27799341750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     688622767200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       862885754295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.355189                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1790006443500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  61917440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2328041000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             12530700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6656430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            67508700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     146372828160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      27765397110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     688651352160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       862876273260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.350076                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1790081832500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  61917440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2252652000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1854251924500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2340073                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6820104                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6611                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           58341                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4545521                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4545521                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7636                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2332438                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3783754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16849099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20654735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       269696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    161247744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       642048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    715426240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              877585728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1510                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6887105                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000040                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006296                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6886832    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    273      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6887105                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13711253500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        8424819472                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           7909996                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1892135495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3544999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
