<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="47" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Interface Protocols/Serial,Library/Tri-State Components,Library/University Program/Audio &amp; Video/Video,Library,Library/Processors and Peripherals/Hard Processor Components,Library/Processors and Peripherals/Peripherals,Library/University Program/Audio &amp; Video,Library/Basic Functions/Bridges and Adaptors/Reset,Library/Basic Functions/Bridges and Adaptors,Library/Qsys Interconnect,Library/University Program/Bridges,Library/Interface Protocols/PCI Express,Library/University Program,Library/Basic Functions/Bridges and Adaptors/Clock,Project,Library/Processors and Peripherals,Library/Basic Functions/Bridges and Adaptors/Interrupt,Library/Basic Functions/Configuration and Programming,Library/Basic Functions,Library/Interface Protocols,Library/Qsys Interconnect/Tri-State Components,Library/Basic Functions/Bridges and Adaptors/Memory Mapped,Library/Interface Protocols/PCI Express/QSYS Example Designs" />
 <window width="1936" height="1056" x="-8" y="-8" />
 <generation synthesis="VERILOG" />
</preferences>
