5 13 141 32 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (exclude10.5.vcd) 2 -v (exclude10.5.v) 2 -A (ovl) 2 -D (OVL_COVER_DEFAULT=15) 1 +libext+.vlib+ 2 -y (./ovl) 2 -I (./ovl) 2 -I (./ovl/vlog95) 2 -o (exclude10.5.cdd)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 exclude10.5.v 8 37 1
2 1 19 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 32 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 clock 1 10 107000a 1 0 0 0 1 17 0 1 0 1 1 0
1 reset_n 2 10 1070011 1 0 0 0 1 17 0 1 0 1 0 0
1 a 3 11 107000a 1 0 3 0 4 17 0 f 0 0 0 0
1 width 4 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
4 1 1 0 0
4 2 1 0 0
3 0 assert_zero_one_hot "main.foo" 0 ./ovl/assert_zero_one_hot.vlib 6 35 1
2 3 8 180018 1 0 1004 0 0 32 48 0 0
2 4 8 a0014 0 1 1410 0 0 32 33 error_count
2 5 8 a0018 1 37 16 3 4
2 6 9 180018 1 0 1004 0 0 32 48 0 0
2 7 9 a0014 0 1 1410 0 0 32 33 cover_count
2 8 9 a0018 1 37 16 6 7
2 9 9 530056 1 0 21008 0 0 1 16 1 0
2 10 9 4c004f 1 0 21004 0 0 1 16 0 0
2 11 9 4a004a 1 0 1008 0 0 32 48 1 0
2 12 9 440048 1 32 1008 0 0 32 1 width
2 13 9 44004a 1 7 1208 11 12 32 18 0 ffffffff fffffffa 1 4 0
2 14 9 430051 1 25 1104 10 13 3 18 0 7 7 0 0 0
2 15 9 430056 1 31 1088 9 14 4 18 0 f e 1 0 0
2 16 9 420057 1 26 1008 15 0 4 18 0 f e 1 0 0
2 17 9 27002f 1 1 1004 0 0 4 1 test_expr
2 18 9 270057 2 7 1088 16 17 4 18 0 f e 1 0 0
2 19 9 150021 0 1 1410 0 0 4 1 dec_test_expr
2 20 9 150057 2 36 a 18 19
2 21 10 4c004f 1 0 21004 0 0 1 16 0 0
2 22 10 46004a 1 32 1008 0 0 32 1 width
2 23 10 450051 1 25 1104 21 22 4 18 0 f f 0 0 0
2 24 10 33003f 1 1 1008 0 0 4 1 dec_test_expr
2 25 10 27002f 1 1 1004 0 0 4 1 test_expr
2 26 10 27003f 1 8 201084 24 25 4 18 0 f f 0 0 0
2 27 10 260051 2 11 201048 23 26 1 18 0 1 0 1 0 0
2 28 10 150021 0 1 1410 0 0 1 1 zoh_test_expr
2 29 10 150052 2 36 a 27 28
2 30 11 4c004f 1 0 21004 0 0 1 16 0 0
2 31 11 46004a 1 32 1008 0 0 32 1 width
2 32 11 450051 1 25 1104 30 31 4 18 0 f f 0 0 0
2 33 11 37003f 1 1 1004 0 0 4 1 test_expr
2 34 11 27002f 1 1 1004 0 0 4 1 test_expr
2 35 11 27003f 1 2 201044 33 34 4 18 0 f f 0 0 0
2 36 11 260051 2 11 201048 32 35 1 18 0 1 0 1 0 0
2 37 11 130021 0 1 1410 0 0 1 1 valid_test_expr
2 38 11 130052 2 36 a 36 37
2 39 78 140016 1e 1 100c 0 0 1 1 clk
2 40 78 c0016 2e 27 100a 39 0 1 18 0 1 0 0 0 0
2 41 78 19001d f 3d 5002 0 0 1 18 0 1 0 0 0 0 $u23
2 42 93 140016 1e 1 100c 0 0 1 1 clk
2 43 93 c0016 2e 27 100a 42 0 1 18 0 1 0 0 0 0
2 44 93 19001d f 3d 5002 0 0 1 18 0 1 0 0 0 0 $u27
2 45 110 440051 1 1 1004 0 0 4 1 prev_test_expr
2 46 110 37003f 1 1 1004 0 0 4 1 test_expr
2 47 110 370051 2 15 201044 45 46 1 18 0 1 1 0 0 0
2 48 110 300030 1 0 1004 0 0 32 48 0 0
2 49 110 1a002c 1 32 1008 0 0 32 1 OVL_COVER_SANITY_ON
2 50 110 1a0030 1 e 201108 48 49 1 18 0 1 0 1 0 0
2 51 110 190052 3 18 201104 47 50 1 18 0 1 0 1 0 0
2 52 110 90014 0 1 1410 0 0 1 1 fire_cover_1
2 53 110 90053 2 35 6 51 52
2 54 111 720086 1 1 1004 0 0 4 1 prev_one_hots_checked
2 55 111 5e006d 1 1 1004 0 0 4 1 one_hots_checked
2 56 111 5e0086 1 15 201044 54 55 1 18 0 1 1 0 0 0
2 57 111 520055 1 0 21008 0 0 1 16 1 0
2 58 111 4c0050 1 32 1008 0 0 32 1 width
2 59 111 4b0057 1 25 1208 57 58 4 18 0 f 0 f 0 0
2 60 111 370046 1 1 1004 0 0 4 1 one_hots_checked
2 61 111 370057 2 11 201084 59 60 1 18 0 1 1 0 0 0
2 62 111 300030 1 0 1004 0 0 32 48 0 0
2 63 111 1a002c 1 32 1008 0 0 32 1 OVL_COVER_CORNER_ON
2 64 111 1a0030 1 e 201108 62 63 1 18 0 1 0 1 0 0
2 65 111 190058 2 18 1104 61 64 1 18 0 1 0 1 0 0
2 66 111 190087 2 18 201044 56 65 1 18 0 1 1 1 0 0
2 67 111 90014 0 1 1410 0 0 1 1 fire_cover_2
2 68 111 90088 2 35 6 66 67
2 69 112 700073 1 0 21004 0 0 1 16 0 0
2 70 112 6a006e 1 32 1008 0 0 32 1 width
2 71 112 690075 1 25 1104 69 70 4 18 0 f f 0 0 0
2 72 112 570064 1 1 1004 0 0 4 1 prev_test_expr
2 73 112 570075 2 15 201044 71 72 1 18 0 1 1 0 0 0
2 74 112 4b004e 1 0 21004 0 0 1 16 0 0
2 75 112 450049 1 32 1008 0 0 32 1 width
2 76 112 440050 1 25 1104 74 75 4 18 0 f f 0 0 0
2 77 112 37003f 1 1 1004 0 0 4 1 test_expr
2 78 112 370050 2 11 201048 76 77 1 18 0 1 0 1 0 0
2 79 112 300030 1 0 1004 0 0 32 48 0 0
2 80 112 1a002c 1 32 1008 0 0 32 1 OVL_COVER_CORNER_ON
2 81 112 1a0030 1 e 201108 79 80 1 18 0 1 0 1 0 0
2 82 112 190051 2 18 120c 78 81 1 18 0 1 0 0 1 0
2 83 112 190076 3 18 201104 73 82 1 18 0 1 1 1 0 0
2 84 112 90014 0 1 1410 0 0 1 1 fire_cover_3
2 85 112 90077 2 35 6 83 84
1 clk 5 14 14 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 6 14 19 1 0 0 0 1 17 1 1 0 1 0 0
1 test_expr 7 15 14 1 0 3 0 4 17 f f 0 0 0 0
1 error_count 8 6 7000a 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 cover_count 9 7 7000a 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 dec_test_expr 10 9 60015 1 0 3 0 4 17 f f 0 0 0 0
1 zoh_test_expr 11 10 60015 1 0 0 0 1 17 1 1 0 0 0 0
1 valid_test_expr 12 11 60013 1 0 0 0 1 17 1 1 0 0 0 0
1 one_hots_checked 13 75 70017 1 0 3 0 4 17 0 f 0 0 0 0
1 prev_one_hots_checked 14 76 70012 1 0 3 0 4 17 0 f 0 0 0 0
1 prev_test_expr 15 77 70012 1 0 3 0 4 17 0 f 0 0 0 0
1 fire_cover_1 16 92 60007 1 0 0 0 1 17 1 1 0 0 0 0
1 fire_cover_2 17 92 60015 1 0 0 0 1 17 1 1 0 0 0 0
1 fire_cover_3 18 92 60023 1 0 0 0 1 17 1 1 0 0 0 0
1 severity_level 19 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 width 20 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 property_type 21 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
1 msg 22 0 c0000 1 0 31 0 72 17 54494f4e 0 0 0 0 0 494f4c41 0 0 0 0 0 56 0 0 0 0 0
1 coverage_level 23 0 c0000 1 0 31 0 32 17 f 0 0 0 0 0
1 assert_name 24 0 c0000 1 0 31 0 152 17 5f484f54 0 0 0 0 0 5f4f4e45 0 0 0 0 0 5a45524f 0 0 0 0 0 4552545f 0 0 0 0 0 415353 0 0 0 0 0
1 OVL_COVER_SANITY_ON 25 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 OVL_COVER_BASIC_ON 26 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
1 OVL_COVER_CORNER_ON 27 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 OVL_COVER_STATISTIC_ON 28 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
4 5 1 0 0
4 8 1 0 0
4 20 f 20 20
4 29 f 29 29
4 38 f 38 38
4 41 6 40 0
4 40 1 41 0
4 44 6 43 0
4 43 1 44 0
4 53 f 53 53
4 68 f 68 68
4 85 f 85 85
13 A 227 1228017701 This assertion is not needed
3 3 assert_zero_one_hot.ovl_cover_t "main.foo.ovl_cover_t" 0 std_ovl_task.h 117 135 1
2 86 119 20006 0 3d 5002 0 0 1 18 0 1 0 0 0 0 $u19
1 cvr_msg 29 118 1000016 1 0 1023 0 1024 17 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0
4 86 11 0 0
3 1 assert_zero_one_hot.ovl_cover_t.$u19 "main.foo.ovl_cover_t.$u19" 0 std_ovl_task.h 0 134 1
2 87 122 210021 0 0 1010 0 0 32 48 1 0
2 88 122 13001d 0 1 1010 0 0 32 33 cover_count
2 89 122 130021 0 6 1030 87 88 32 50 0 ffffffff 0 0 0 0
2 90 122 5000f 0 1 1410 0 0 32 33 cover_count
2 91 122 50021 0 37 32 89 90
2 92 126 1d001e 0 0 1010 0 0 32 48 f 0
2 93 126 c0019 0 32 1010 0 0 32 1 coverage_level
2 94 126 c001e 0 e 1030 92 93 1 18 0 1 0 0 0 0
2 95 126 8001f 0 39 22 94 0
2 96 0 0 0 4e 1002 0 0 1 18 0 1 0 0 0 0
2 97 0 0 0 4e 1002 0 0 1 18 0 1 0 0 0 0
4 96 0 0 0
4 97 0 0 0
4 95 0 97 96
4 91 11 95 95
3 2 assert_zero_one_hot.ovl_fire_2state_f "main.foo.ovl_fire_2state_f" 0 std_ovl_task.h 157 170 1
2 98 160 20006 0 3d 5802 0 0 1 18 0 1 0 0 0 0 $u20
1 ovl_fire_2state_f 30 157 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 property_type 31 158 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 98 11 0 0
3 1 assert_zero_one_hot.ovl_fire_2state_f.$u20 "main.foo.ovl_fire_2state_f.$u20" 0 std_ovl_task.h 0 169 1
2 99 163 60006 0 0 1810 0 0 32 48 1 0
2 100 162 60006 0 0 1810 0 0 32 48 0 0
2 101 162 60006 0 31 1830 99 100 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 102 161 a0016 0 32 1812 0 0 32 1 property_type
2 103 162 0 0 2d 1822 101 102 1 18 0 1 0 0 0 0
2 104 165 60006 0 0 1810 0 0 32 48 4 0
2 105 164 60006 0 0 1810 0 0 32 48 3 0
2 106 164 60006 0 31 1830 104 105 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 107 164 0 0 2d 1822 106 102 1 18 0 1 0 0 0 0
2 108 166 60006 0 0 1810 0 0 32 48 2 0
2 109 166 0 0 2d 1822 108 102 1 18 0 1 0 0 0 0
2 110 167 0 0 30 1802 0 0 1 18 0 1 0 0 0 0
2 111 167 2f0032 0 0 21810 0 0 1 16 0 0
2 112 167 1b002b 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 113 167 1b0032 0 37 832 111 112
2 114 166 250028 0 0 21810 0 0 1 16 0 0
2 115 166 110021 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 116 166 110028 0 37 832 114 115
2 117 165 1e0021 0 0 21810 0 0 1 16 1 0
2 118 165 a001a 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 119 165 a0021 0 37 832 117 118
2 120 163 250028 0 0 21810 0 0 1 16 1 0
2 121 163 110021 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 122 163 110028 0 37 832 120 121
4 113 0 0 0
4 110 0 113 0
4 116 0 0 0
4 109 0 116 110
4 119 0 0 0
4 107 0 119 109
4 122 0 0 0
4 103 11 122 107
3 2 assert_zero_one_hot.ovl_fire_xcheck_f "main.foo.ovl_fire_xcheck_f" 0 std_ovl_task.h 173 191 1
2 123 176 20006 0 3d 5802 0 0 1 18 0 1 0 0 0 0 $u21
1 ovl_fire_xcheck_f 32 173 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 property_type 33 174 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 123 11 0 0
3 1 assert_zero_one_hot.ovl_fire_xcheck_f.$u21 "main.foo.ovl_fire_xcheck_f.$u21" 0 std_ovl_task.h 0 190 1
2 124 183 60006 0 0 1810 0 0 32 48 1 0
2 125 182 60006 0 0 1810 0 0 32 48 0 0
2 126 182 60006 0 31 1830 124 125 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 127 181 a0016 0 32 1812 0 0 32 1 property_type
2 128 182 0 0 2d 1822 126 127 1 18 0 1 0 0 0 0
2 129 185 60006 0 0 1810 0 0 32 48 4 0
2 130 184 60006 0 0 1810 0 0 32 48 3 0
2 131 184 60006 0 31 1830 129 130 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 132 184 0 0 2d 1822 131 127 1 18 0 1 0 0 0 0
2 133 186 60006 0 0 1810 0 0 32 48 2 0
2 134 186 0 0 2d 1822 133 127 1 18 0 1 0 0 0 0
2 135 187 0 0 30 1802 0 0 1 18 0 1 0 0 0 0
2 136 187 2f0032 0 0 21810 0 0 1 16 0 0
2 137 187 1b002b 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 138 187 1b0032 0 37 832 136 137
2 139 186 250028 0 0 21810 0 0 1 16 0 0
2 140 186 110021 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 141 186 110028 0 37 832 139 140
2 142 185 1e0021 0 0 21810 0 0 1 16 0 0
2 143 185 a001a 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 144 185 a0021 0 37 832 142 143
2 145 183 250028 0 0 21810 0 0 1 16 1 0
2 146 183 110021 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 147 183 110028 0 37 832 145 146
4 138 0 0 0
4 135 0 138 0
4 141 0 0 0
4 134 0 141 135
4 144 0 0 0
4 132 0 144 134
4 147 0 0 0
4 128 11 147 132
3 2 assert_zero_one_hot.ovl_fire_cover_f "main.foo.ovl_fire_cover_f" 0 std_ovl_task.h 193 208 1
2 148 196 20006 0 3d 5802 0 0 1 18 0 1 0 0 0 0 $u22
1 ovl_fire_cover_f 34 193 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 coverage_level 35 194 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 148 11 0 0
3 1 assert_zero_one_hot.ovl_fire_cover_f.$u22 "main.foo.ovl_fire_cover_f.$u22" 0 std_ovl_task.h 0 207 1
2 149 197 17001a 0 0 21810 0 0 1 16 0 0
2 150 197 40013 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 151 197 4001a 0 37 832 149 150
2 152 203 60007 0 0 1810 0 0 32 48 f 0
2 153 202 60006 0 0 1810 0 0 32 48 8 0
2 154 201 60006 0 0 1810 0 0 32 48 4 0
2 155 200 60006 0 0 1810 0 0 32 48 2 0
2 156 199 60006 0 0 1810 0 0 32 48 1 0
2 157 199 60006 0 31 1830 155 156 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 158 199 60006 0 31 1830 154 157 96 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 159 199 60006 0 31 1830 153 158 128 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 160 199 60007 0 31 1830 152 159 160 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 161 198 a0017 0 32 1812 0 0 32 1 coverage_level
2 162 199 0 0 2d 1822 160 161 1 18 0 1 0 0 0 0
2 163 204 60006 0 0 1810 0 0 32 48 0 0
2 164 204 0 0 2d 1822 163 161 1 18 0 1 0 0 0 0
2 165 205 0 0 30 1802 0 0 1 18 0 1 0 0 0 0
2 166 205 2e0031 0 0 21810 0 0 1 16 0 0
2 167 205 1b002a 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 168 205 1b0031 0 37 832 166 167
2 169 204 200023 0 0 21810 0 0 1 16 0 0
2 170 204 d001c 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 171 204 d0023 0 37 832 169 170
2 172 203 220025 0 0 21810 0 0 1 16 1 0
2 173 203 f001e 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 174 203 f0025 0 37 832 172 173
4 168 0 0 0
4 165 0 168 0
4 171 0 0 0
4 164 0 171 165
4 174 0 0 0
4 162 0 174 164
4 151 11 162 162
3 1 assert_zero_one_hot.$u23 "main.foo.$u23" 0 ./vlog95/assert_zero_one_hot_logic.v 0 90 1
2 175 79 16001e 1 1 1004 0 0 4 1 test_expr
2 176 79 40011 0 1 1410 0 0 4 1 prev_test_expr
2 177 79 4001e f 38 6 175 176
2 178 80 130016 1 0 21004 0 0 1 16 0 0
2 179 80 8000e 2 1 100c 0 0 1 1 reset_n
2 180 80 80016 2 11 114c 178 179 1 18 0 1 1 1 0 0
2 181 80 40017 f 39 e 180 0
2 182 84 9000d a 3d 5002 0 0 1 18 0 1 0 0 0 0 $u25
2 183 80 19001d 5 3d 5002 0 0 1 18 0 1 0 0 0 0 $u24
4 182 0 0 0
4 183 0 0 0
4 181 0 183 182
4 177 11 181 181
3 1 assert_zero_one_hot.$u23.$u24 "main.foo.$u23.$u24" 0 ./vlog95/assert_zero_one_hot_logic.v 0 83 1
2 184 81 260029 1 0 21004 0 0 1 16 0 0
2 185 81 200024 1 32 1008 0 0 32 1 width
2 186 81 1f002b 1 25 1104 184 185 4 18 0 f f 0 0 0
2 187 81 b001a 0 1 1410 0 0 4 1 one_hots_checked
2 188 81 b002b 5 38 6 186 187
2 189 82 260029 1 0 21004 0 0 1 16 0 0
2 190 82 200024 1 32 1008 0 0 32 1 width
2 191 82 1f002b 1 25 1104 189 190 4 18 0 f f 0 0 0
2 192 82 6001a 0 1 1410 0 0 4 1 prev_one_hots_checked
2 193 82 6002b 5 38 6 191 192
4 193 0 0 0
4 188 11 193 193
3 1 assert_zero_one_hot.$u23.$u25 "main.foo.$u23.$u25" 0 ./vlog95/assert_zero_one_hot_logic.v 0 89 1
2 194 85 1d0029 1 1 1008 0 0 1 1 zoh_test_expr
2 195 85 a0018 1 1 1008 0 0 1 1 valid_test_expr
2 196 85 a0029 1 18 1208 194 195 1 18 0 1 0 0 1 0
2 197 85 6002a a 39 a 196 0
2 198 88 1f002e 1 1 1004 0 0 4 1 one_hots_checked
2 199 88 6001a 0 1 1410 0 0 4 1 prev_one_hots_checked
2 200 88 6002e a 38 6 198 199
2 201 85 2c0030 a 3d 5002 0 0 1 18 0 1 0 0 0 0 $u26
4 200 0 0 0
4 201 6 200 0
4 197 11 201 200
3 1 assert_zero_one_hot.$u23.$u25.$u26 "main.foo.$u23.$u25.$u26" 0 ./vlog95/assert_zero_one_hot_logic.v 0 87 1
2 202 86 2f0037 1 1 1004 0 0 4 1 test_expr
2 203 86 1c002b 1 1 1004 0 0 4 1 one_hots_checked
2 204 86 1c0037 1 9 1044 202 203 4 18 0 f 0 0 f 0
2 205 86 80017 0 1 1410 0 0 4 1 one_hots_checked
2 206 86 80037 a 38 6 204 205
4 206 11 0 0
3 1 assert_zero_one_hot.$u27 "main.foo.$u27" 0 ./vlog95/assert_zero_one_hot_logic.v 0 108 1
2 207 94 130016 1 0 21004 0 0 1 16 0 0
2 208 94 8000e 2 1 100c 0 0 1 1 reset_n
2 209 94 80016 2 11 114c 207 208 1 18 0 1 1 1 0 0
2 210 94 40017 f 39 e 209 0
2 211 97 9000d a 3d 5002 0 0 1 18 0 1 0 0 0 0 $u29
2 212 94 19001d 5 4e 1002 0 0 1 18 0 1 0 0 0 0
4 211 0 0 0
4 212 0 0 0
4 210 11 212 211
3 1 assert_zero_one_hot.$u27.$u29 "main.foo.$u27.$u29" 0 ./vlog95/assert_zero_one_hot_logic.v 0 107 1
2 213 98 a0015 1 1 1004 0 0 1 1 fire_cover_1
2 214 98 60016 a 39 6 213 0
2 215 101 a0015 1 1 1004 0 0 1 1 fire_cover_2
2 216 101 60016 a 39 6 215 0
2 217 104 a0015 1 1 1004 0 0 1 1 fire_cover_3
2 218 104 60016 a 39 6 217 0
2 219 104 18001c 0 3d 5002 0 0 1 18 0 1 0 0 0 0 $u32
2 220 101 18001c 0 3d 5002 0 0 1 18 0 1 0 0 0 0 $u31
2 221 98 18001c 0 3d 5002 0 0 1 18 0 1 0 0 0 0 $u30
4 219 0 0 0
4 218 0 219 0
4 220 6 218 0
4 216 0 220 218
4 221 6 216 0
4 214 11 221 216
3 1 assert_zero_one_hot.$u27.$u29.$u30 "main.foo.$u27.$u29.$u30" 0 ./vlog95/assert_zero_one_hot_logic.v 0 100 1
2 222 99 14002d 0 0 81010 0 0 192 16 65726564 0 20636f76 0 616e6765 0 725f6368 0 5f657870 0 74657374 0
2 223 99 14002d 0 47 20 222 0 ovl_cover_t.cvr_msg
2 224 99 8002f 0 3b 5012 0 223 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 224 11 0 0
3 1 assert_zero_one_hot.$u27.$u29.$u31 "main.foo.$u27.$u29.$u31" 0 ./vlog95/assert_zero_one_hot_logic.v 0 103 1
2 225 102 140031 0 0 81010 0 0 224 16 65726564 0 20636f76 0 636b6564 0 5f636865 0 686f7473 0 6f6e655f 0 616c6c5f 0
2 226 102 140031 0 47 20 225 0 ovl_cover_t.cvr_msg
2 227 102 80033 0 3b 7012 0 226 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 227 11 0 0
3 1 assert_zero_one_hot.$u27.$u29.$u32 "main.foo.$u27.$u29.$u32" 0 ./vlog95/assert_zero_one_hot_logic.v 0 106 1
2 228 105 140030 0 0 81010 0 0 216 16 65726564 0 20636f76 0 65726f73 0 6c6c5f7a 0 70725f61 0 745f6578 0 746573 0
2 229 105 140030 0 47 20 228 0 ovl_cover_t.cvr_msg
2 230 105 80032 0 3b 5012 0 229 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 230 11 0 0
3 1 main.$u0 "main.$u0" 0 exclude10.5.v 0 30 1
2 231 24 120015 1 0 21004 0 0 1 16 0 0
2 232 24 8000e 0 1 1410 0 0 1 1 reset_n
2 233 24 80015 1 37 16 231 232
2 234 25 120015 1 0 61004 0 0 4 16 0 0
2 235 25 80008 0 1 1410 0 0 4 1 a
2 236 25 80015 1 37 16 234 235
2 237 26 9000a 1 0 1008 0 0 32 48 a 0
2 238 26 8000a 2 2c 900a 237 0 32 18 0 ffffffff 0 0 0 0
2 239 27 120015 1 0 21008 0 0 1 16 1 0
2 240 27 8000e 0 1 1410 0 0 1 1 reset_n
2 241 27 80015 1 37 1a 239 240
2 242 28 9000a 1 0 1008 0 0 32 48 14 0
2 243 28 8000a 2 2c 900a 242 0 32 18 0 ffffffff 0 0 0 0
2 244 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 244 0 0 0
4 243 0 244 0
4 241 0 243 243
4 238 0 241 0
4 236 0 238 238
4 233 11 236 236
3 1 main.$u1 "main.$u1" 0 exclude10.5.v 0 35 1
2 245 33 100013 1 0 21004 0 0 1 16 0 0
2 246 33 8000c 0 1 1410 0 0 1 1 clock
2 247 33 80013 1 37 16 245 246
2 248 34 8000e 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 249 34 110011 1 0 1008 0 0 32 48 1 0
2 250 34 100011 3b 2c 900a 249 0 32 18 0 ffffffff 0 0 0 0
2 251 34 1c0020 1d 1 101c 0 0 1 1 clock
2 252 34 1b001b 1d 1b 102c 251 0 1 18 0 1 1 1 0 0
2 253 34 130017 0 1 1410 0 0 1 1 clock
2 254 34 130020 1d 37 3e 252 253
4 254 6 250 250
4 250 0 254 0
4 248 0 0 250
4 247 11 248 248
