module LoopConvSt (
	clock,
	reset,
	io_req_ready,
	io_req_valid,
	io_req_bits_outer_bounds_batch_size,
	io_req_bits_outer_bounds_out_channels,
	io_req_bits_outer_bounds_out_col_dim,
	io_req_bits_outer_bounds_out_row_dim,
	io_req_bits_outer_bounds_out_stride,
	io_req_bits_outer_bounds_pool_out_row_dim,
	io_req_bits_outer_bounds_pool_out_col_dim,
	io_req_bits_outer_bounds_pool_size,
	io_req_bits_outer_bounds_pool_stride,
	io_req_bits_inner_bounds_batches,
	io_req_bits_inner_bounds_porows,
	io_req_bits_inner_bounds_pocols,
	io_req_bits_inner_bounds_plpad,
	io_req_bits_inner_bounds_pupad,
	io_req_bits_inner_bounds_orows,
	io_req_bits_inner_bounds_ocols,
	io_req_bits_derived_params_ochs,
	io_req_bits_addr_start,
	io_req_bits_dram_addr,
	io_req_bits_no_pool,
	io_req_bits_activation,
	io_req_bits_trans_output_1203,
	io_req_bits_loop_id,
	io_cmd_ready,
	io_cmd_valid,
	io_cmd_bits_inst_funct,
	io_cmd_bits_rs1,
	io_cmd_bits_rs2,
	io_ex_completed,
	io_idle,
	io_rob_overloaded,
	io_loop_id
);
	input clock;
	input reset;
	output wire io_req_ready;
	input io_req_valid;
	input [15:0] io_req_bits_outer_bounds_batch_size;
	input [15:0] io_req_bits_outer_bounds_out_channels;
	input [15:0] io_req_bits_outer_bounds_out_col_dim;
	input [15:0] io_req_bits_outer_bounds_out_row_dim;
	input [15:0] io_req_bits_outer_bounds_out_stride;
	input [15:0] io_req_bits_outer_bounds_pool_out_row_dim;
	input [15:0] io_req_bits_outer_bounds_pool_out_col_dim;
	input [15:0] io_req_bits_outer_bounds_pool_size;
	input [15:0] io_req_bits_outer_bounds_pool_stride;
	input [15:0] io_req_bits_inner_bounds_batches;
	input [15:0] io_req_bits_inner_bounds_porows;
	input [15:0] io_req_bits_inner_bounds_pocols;
	input [15:0] io_req_bits_inner_bounds_plpad;
	input [15:0] io_req_bits_inner_bounds_pupad;
	input [15:0] io_req_bits_inner_bounds_orows;
	input [15:0] io_req_bits_inner_bounds_ocols;
	input [15:0] io_req_bits_derived_params_ochs;
	input [9:0] io_req_bits_addr_start;
	input [39:0] io_req_bits_dram_addr;
	input io_req_bits_no_pool;
	input [1:0] io_req_bits_activation;
	input io_req_bits_trans_output_1203;
	input io_req_bits_loop_id;
	input io_cmd_ready;
	output wire io_cmd_valid;
	output wire [6:0] io_cmd_bits_inst_funct;
	output wire [63:0] io_cmd_bits_rs1;
	output wire [63:0] io_cmd_bits_rs2;
	input io_ex_completed;
	output wire io_idle;
	input io_rob_overloaded;
	output wire io_loop_id;
	wire _command_p_io_in_ready;
	wire _command_p_io_out_valid;
	wire [6:0] _command_p_io_out_bits_cmd_inst_funct;
	wire [63:0] _command_p_io_out_bits_cmd_rs1;
	wire [63:0] _command_p_io_out_bits_cmd_rs2;
	wire [67:0] _command_p_io_out_bits_dram_addr;
	wire [67:0] _command_p_io_out_bits_spad_addr;
	wire [64:0] _command_p_io_out_bits_pool_dram_addr;
	wire [65:0] _command_p_io_out_bits_pool_spad_addr;
	wire [15:0] _command_p_io_out_bits_channels;
	wire _command_p_io_out_bits_is_pool;
	wire [15:0] _command_p_io_out_bits_I;
	wire [15:0] _command_p_io_out_bits_J;
	wire _command_p_io_busy;
	reg [2:0] state;
	reg [15:0] req_outer_bounds_batch_size;
	reg [15:0] req_outer_bounds_out_channels;
	reg [15:0] req_outer_bounds_out_col_dim;
	reg [15:0] req_outer_bounds_out_row_dim;
	reg [15:0] req_outer_bounds_out_stride;
	reg [15:0] req_outer_bounds_pool_out_row_dim;
	reg [15:0] req_outer_bounds_pool_out_col_dim;
	reg [15:0] req_outer_bounds_pool_size;
	reg [15:0] req_outer_bounds_pool_stride;
	reg [15:0] req_inner_bounds_batches;
	reg [15:0] req_inner_bounds_porows;
	reg [15:0] req_inner_bounds_pocols;
	reg [15:0] req_inner_bounds_plpad;
	reg [15:0] req_inner_bounds_pupad;
	reg [15:0] req_inner_bounds_orows;
	reg [15:0] req_inner_bounds_ocols;
	reg [15:0] req_derived_params_ochs;
	reg [9:0] req_addr_start;
	reg [39:0] req_dram_addr;
	reg req_no_pool;
	reg [1:0] req_activation;
	reg req_trans_output_1203;
	reg req_loop_id;
	reg [15:0] b;
	reg [15:0] orow;
	reg [15:0] ocol;
	reg [15:0] och;
	wire [31:0] _GEN = {16'h0000, orow};
	wire [31:0] _GEN_0 = {16'h0000, req_outer_bounds_out_col_dim};
	wire [31:0] _dram_offset_T_10 = _GEN * _GEN_0;
	wire [31:0] _GEN_1 = {16'h0000, req_outer_bounds_batch_size};
	wire [31:0] _GEN_2 = {16'h0000, ocol};
	wire [31:0] _GEN_3 = {16'h0000, b};
	wire [31:0] _GEN_4 = {16'h0000, och};
	wire [31:0] _GEN_5 = {16'h0000, och / 16'h0010};
	wire [31:0] _GEN_6 = {16'h0000, req_inner_bounds_batches};
	wire [47:0] _GEN_7 = {32'h00000000, req_inner_bounds_orows};
	wire [63:0] _GEN_8 = {48'h000000000000, req_inner_bounds_ocols};
	wire [64:0] _GEN_9 = {55'h00000000000000, req_addr_start};
	wire [47:0] _GEN_10 = {16'h0000, _GEN_3 * {16'h0000, req_inner_bounds_orows}};
	wire [47:0] _GEN_11 = {32'h00000000, req_inner_bounds_ocols};
	wire [15:0] _I_T_3 = req_inner_bounds_ocols - ocol;
	wire [15:0] _J_T_3 = req_derived_params_ochs - och;
	wire [15:0] J = (_J_T_3 > 16'h0010 ? 16'h0010 : _J_T_3);
	wire _io_idle_T = state == 3'h0;
	wire io_req_ready_0 = _io_idle_T & ~_command_p_io_busy;
	wire _command_p_io_in_valid_T_3 = (|state & |req_dram_addr) & io_ex_completed;
	wire _GEN_12 = (state == 3'h3) | (state != 3'h2);
	wire _command_p_io_in_bits_cmd_T_8 = state == 3'h4;
	wire _GEN_13 = _command_p_io_out_bits_cmd_inst_funct == 7'h03;
	wire [16:0] _GEN_14 = {1'h0, och};
	wire _GEN_15 = _command_p_io_in_ready & _command_p_io_in_valid_T_3;
	wire [16:0] _next_och_T_3 = _GEN_14 + 17'h00010;
	wire _next_och_T_4 = _next_och_T_3 > {1'h0, req_derived_params_ochs - 16'h0001};
	wire [15:0] next_och = (_next_och_T_4 ? 16'h0000 : _next_och_T_3[15:0]);
	wire [16:0] _next_ocol_T_4 = {1'h0, ocol} + 17'h00010;
	wire _next_ocol_T_5 = _next_ocol_T_4 > {1'h0, req_inner_bounds_ocols - 16'h0001};
	wire _state_T_3 = (|next_och ? ocol : (_next_ocol_T_5 ? 16'h0000 : _next_ocol_T_4[15:0])) == 16'h0000;
	wire _next_orow_T_2 = _state_T_3 & ~(|next_och);
	wire [16:0] _next_orow_T_6 = {1'h0, orow} + 17'h00001;
	wire _next_orow_T_7 = _next_orow_T_6 > {1'h0, req_inner_bounds_orows - 16'h0001};
	wire _state_T_1 = (_next_orow_T_2 ? (_next_orow_T_7 ? 16'h0000 : _next_orow_T_6[15:0]) : orow) == 16'h0000;
	wire _next_b_T_4 = (_state_T_1 & _state_T_3) & ~(|next_och);
	wire [16:0] _GEN_16 = {1'h0, b};
	wire [16:0] _next_b_T_8 = _GEN_16 + 17'h00001;
	wire _next_b_T_9 = _next_b_T_8 > {1'h0, req_inner_bounds_batches - 16'h0001};
	wire _GEN_17 = state == 3'h2;
	wire _GEN_18 = state == 3'h4;
	wire [16:0] _next_och_T_9 = _GEN_14 + 17'h00010;
	wire _next_och_T_10 = _next_och_T_9 > {1'h0, req_derived_params_ochs - 16'h0001};
	wire [15:0] next_och_1 = (_next_och_T_10 ? 16'h0000 : _next_och_T_9[15:0]);
	wire [16:0] _next_b_T_15 = _GEN_16 + 17'h00001;
	wire _next_b_T_16 = _next_b_T_15 > {1'h0, req_inner_bounds_batches - 16'h0001};
	wire _GEN_19 = io_req_ready_0 & io_req_valid;
	wire _GEN_20 = _GEN_15 & req_no_pool;
	wire _GEN_21 = |req_dram_addr & _GEN_15;
	always @(posedge clock) begin
		if (reset)
			state <= 3'h0;
		else if (_GEN_19)
			state <= {1'h0, (io_req_bits_no_pool ? 2'h1 : 2'h2)};
		else if (|req_dram_addr) begin
			if (_GEN_15)
				if (req_no_pool)
					state <= {2'h0, ~(((((_next_b_T_4 ? (_next_b_T_9 ? 16'h0000 : _next_b_T_8[15:0]) : b) == 16'h0000) & _state_T_1) & _state_T_3) & ~(|next_och))};
				else if (_GEN_17)
					state <= 3'h3;
				else if (_GEN_18)
					state <= 3'h0;
				else
					state <= (((|next_och_1 ? b : (_next_b_T_16 ? 16'h0000 : _next_b_T_15[15:0])) == 16'h0000) & ~(|next_och_1) ? 3'h4 : 3'h3);
		end
		else
			state <= 3'h0;
		if (_GEN_19) begin
			req_outer_bounds_batch_size <= io_req_bits_outer_bounds_batch_size;
			req_outer_bounds_out_channels <= io_req_bits_outer_bounds_out_channels;
			req_outer_bounds_out_col_dim <= io_req_bits_outer_bounds_out_col_dim;
			req_outer_bounds_out_row_dim <= io_req_bits_outer_bounds_out_row_dim;
			req_outer_bounds_out_stride <= io_req_bits_outer_bounds_out_stride;
			req_outer_bounds_pool_out_row_dim <= io_req_bits_outer_bounds_pool_out_row_dim;
			req_outer_bounds_pool_out_col_dim <= io_req_bits_outer_bounds_pool_out_col_dim;
			req_outer_bounds_pool_size <= io_req_bits_outer_bounds_pool_size;
			req_outer_bounds_pool_stride <= io_req_bits_outer_bounds_pool_stride;
			req_inner_bounds_batches <= io_req_bits_inner_bounds_batches;
			req_inner_bounds_porows <= io_req_bits_inner_bounds_porows;
			req_inner_bounds_pocols <= io_req_bits_inner_bounds_pocols;
			req_inner_bounds_plpad <= io_req_bits_inner_bounds_plpad;
			req_inner_bounds_pupad <= io_req_bits_inner_bounds_pupad;
			req_inner_bounds_orows <= io_req_bits_inner_bounds_orows;
			req_inner_bounds_ocols <= io_req_bits_inner_bounds_ocols;
			req_derived_params_ochs <= io_req_bits_derived_params_ochs;
			req_addr_start <= io_req_bits_addr_start;
			req_dram_addr <= io_req_bits_dram_addr;
			req_no_pool <= io_req_bits_no_pool;
			req_activation <= io_req_bits_activation;
			req_trans_output_1203 <= io_req_bits_trans_output_1203;
			req_loop_id <= io_req_bits_loop_id;
			b <= 16'h0000;
			orow <= 16'h0000;
			ocol <= 16'h0000;
			och <= 16'h0000;
		end
		else begin
			if (_GEN_21)
				if (req_no_pool) begin
					if (_next_b_T_4)
						if (_next_b_T_9)
							b <= 16'h0000;
						else
							b <= _next_b_T_8[15:0];
				end
				else if (~((_GEN_17 | _GEN_18) | |next_och_1))
					if (_next_b_T_16)
						b <= 16'h0000;
					else
						b <= _next_b_T_15[15:0];
			if ((|req_dram_addr & _GEN_20) & _next_orow_T_2)
				if (_next_orow_T_7)
					orow <= 16'h0000;
				else
					orow <= _next_orow_T_6[15:0];
			if ((~(|req_dram_addr) | ~_GEN_20) | |next_och)
				;
			else if (_next_ocol_T_5)
				ocol <= 16'h0000;
			else
				ocol <= _next_ocol_T_4[15:0];
			if (_GEN_21)
				if (req_no_pool) begin
					if (_next_och_T_4)
						och <= 16'h0000;
					else
						och <= _next_och_T_3[15:0];
				end
				else if (~(_GEN_17 | _GEN_18))
					if (_next_och_T_10)
						och <= 16'h0000;
					else
						och <= _next_och_T_9[15:0];
		end
	end
	Pipeline_6 command_p(
		.clock(clock),
		.reset(reset),
		.io_in_ready(_command_p_io_in_ready),
		.io_in_valid(_command_p_io_in_valid_T_3),
		.io_in_bits_cmd_inst_funct((_command_p_io_in_bits_cmd_T_8 | ~_GEN_12 ? 7'h00 : 7'h03)),
		.io_in_bits_cmd_rs1((_command_p_io_in_bits_cmd_T_8 ? {60'h000000000000000, req_activation, 2'h2} : (_GEN_12 ? 64'h0000000000000000 : {req_inner_bounds_ocols[7:0], req_inner_bounds_orows[7:0], req_inner_bounds_pocols[7:0], req_inner_bounds_porows[7:0], req_outer_bounds_pool_out_col_dim[7:0], 12'h000, req_inner_bounds_plpad[1:0], req_inner_bounds_pupad[1:0], req_outer_bounds_pool_size[1:0], req_outer_bounds_pool_stride[1:0], req_activation, 2'h2}))),
		.io_in_bits_cmd_rs2((_command_p_io_in_bits_cmd_T_8 ? {48'hffffffff0000, req_outer_bounds_out_stride} : (_GEN_12 ? 64'h0000000000000000 : {48'hffffffff0000, req_outer_bounds_out_stride}))),
		.io_in_bits_dram_addr({27'h0000000, {9'h000, (req_trans_output_1203 ? ((((_dram_offset_T_10 * _GEN_1) + (_GEN_2 * _GEN_1)) + _GEN_3) * {16'h0000, req_outer_bounds_out_channels}) + _GEN_4 : (((((_GEN_3 * {16'h0000, req_outer_bounds_out_row_dim}) * _GEN_0) + _dram_offset_T_10) + _GEN_2) * {16'h0000, req_outer_bounds_out_stride}) + _GEN_4)} + {1'h0, req_dram_addr}}),
		.io_in_bits_spad_addr({1'h0, {1'h0, {1'h0, _GEN_9 + {1'h0, {16'h0000, {16'h0000, _GEN_5 * _GEN_6} * _GEN_7} * _GEN_8}} + {18'h00000, _GEN_10 * _GEN_11}} + {35'h000000000, _GEN * {16'h0000, req_inner_bounds_ocols}}} + {52'h0000000000000, ocol}),
		.io_in_bits_pool_dram_addr({25'h0000000, req_dram_addr} + {1'h0, ({16'h0000, {16'h0000, _GEN_3 * {16'h0000, req_outer_bounds_pool_out_col_dim}} * {32'h00000000, req_outer_bounds_pool_out_row_dim}} * {48'h000000000000, req_outer_bounds_out_stride}) + {48'h000000000000, och}}),
		.io_in_bits_pool_spad_addr({1'h0, _GEN_9 + {1'h0, {16'h0000, {16'h0000, _GEN_5 * _GEN_6} * _GEN_7} * _GEN_8}} + {18'h00000, _GEN_10 * _GEN_11}),
		.io_in_bits_channels(J),
		.io_in_bits_is_pool(state == 3'h3),
		.io_in_bits_I((_I_T_3 > 16'h0010 ? 16'h0010 : _I_T_3)),
		.io_in_bits_J(J),
		.io_out_ready(io_cmd_ready & ~io_rob_overloaded),
		.io_out_valid(_command_p_io_out_valid),
		.io_out_bits_cmd_inst_funct(_command_p_io_out_bits_cmd_inst_funct),
		.io_out_bits_cmd_rs1(_command_p_io_out_bits_cmd_rs1),
		.io_out_bits_cmd_rs2(_command_p_io_out_bits_cmd_rs2),
		.io_out_bits_dram_addr(_command_p_io_out_bits_dram_addr),
		.io_out_bits_spad_addr(_command_p_io_out_bits_spad_addr),
		.io_out_bits_pool_dram_addr(_command_p_io_out_bits_pool_dram_addr),
		.io_out_bits_pool_spad_addr(_command_p_io_out_bits_pool_spad_addr),
		.io_out_bits_channels(_command_p_io_out_bits_channels),
		.io_out_bits_is_pool(_command_p_io_out_bits_is_pool),
		.io_out_bits_I(_command_p_io_out_bits_I),
		.io_out_bits_J(_command_p_io_out_bits_J),
		.io_busy(_command_p_io_busy)
	);
	assign io_req_ready = io_req_ready_0;
	assign io_cmd_valid = _command_p_io_out_valid & ~io_rob_overloaded;
	assign io_cmd_bits_inst_funct = _command_p_io_out_bits_cmd_inst_funct;
	assign io_cmd_bits_rs1 = (_GEN_13 ? (_command_p_io_out_bits_is_pool ? _command_p_io_out_bits_pool_dram_addr[63:0] : _command_p_io_out_bits_dram_addr[63:0]) : _command_p_io_out_bits_cmd_rs1);
	assign io_cmd_bits_rs2 = (_GEN_13 ? (_command_p_io_out_bits_is_pool ? {25'h0000000, _command_p_io_out_bits_channels[6:0], 3'h4, _command_p_io_out_bits_pool_spad_addr[28:26], 11'h000, _command_p_io_out_bits_pool_spad_addr[14:0]} : {11'h000, _command_p_io_out_bits_I[4:0], 9'h000, _command_p_io_out_bits_J[6:0], 3'h4, _command_p_io_out_bits_spad_addr[28:26], 11'h000, _command_p_io_out_bits_spad_addr[14:0]}) : _command_p_io_out_bits_cmd_rs2);
	assign io_idle = _io_idle_T & ~_command_p_io_busy;
	assign io_loop_id = req_loop_id;
endmodule
