âœ¨ Reflex LED â€” FPGA Hardware Project (Cyclone 10 LP)
<p align="center"> <img src="./images/B8A14126.jpeg" width="420"> </p> <p align="center"> <b>A real FPGA hardware reflex system using pure Verilog and the Intel Cyclone 10 LP.</b> </p>
ğŸš€ Project Badges
<p align="center">










</p>
ğŸ¬ Demo (GIF Placeholder)

Upload your LED-blinking GIF here once recorded:

![Demo GIF](./images/reflex_led_demo.gif)

ğŸ”¥ Overview

This project demonstrates real digital logic implemented on an FPGAâ€”no CPU, no firmware, no operating system.
The design responds instantly, showing how hardware computes without latency.

ğŸ‘‰ When the input goes HIGH, the LED instantly lights up.

Thatâ€™s a hardware reflex.

The design is written in Verilog, compiled in Intel Quartus Prime, and deployed on the Cyclone 10 LP via USB programming.

ğŸ§  Hardware Architecture
ğŸ“¦ Block Diagram
         +-----------------------+
         |      Cyclone 10       |
         |         FPGA          |
 SENSOR --> [ Input Buffer ] ----+-------> LED_OUT --> External LED
         |                       |
         +-----------------------+

Logic Behavior

Voltage enters sensor pin

FPGA logic routes it directly

LED reflects sensor state in real time

ğŸ§© Verilog Logic (reflex_led.v)
module reflex_led(
    input wire sensor,
    output wire led_out
);

assign led_out = sensor;

endmodule


ğŸ’¬ Whatever the sensor sees â†’ the LED shows, instantly.

ğŸ”Œ Pin Assignments
Signal	FPGA Pin	Board Header	Voltage	Notes
led_out	PIN_142	J8-2	2.5V/3.3V	Drives LED
sensor	PIN_143	J8-3	2.5V/3.3V	Input line
GND	â€”	J8-1	Ground	LED return path
ğŸ›  Required Hardware

CycloneFlex Dev Kit (Cyclone 10 LP FPGA)

Breadboard

1Ã— LED

1Ã— 220â€“330Î© resistor

Jumper wires

USB-C cable

ğŸ—ï¸ Step-by-Step Replication Guide
1ï¸âƒ£ Create the Quartus Project

Open Quartus Prime Lite

New project â†’ name: reflex_led

Device: 10CL016YE144C8G

2ï¸âƒ£ Add the Verilog File

File â†’ New â†’ Verilog HDL File

Save as reflex_led.v

Paste the Verilog code

3ï¸âƒ£ Assign FPGA Pins

Open Pin Planner

Set:

led_out â†’ PIN_142

sensor â†’ PIN_143

4ï¸âƒ£ Compile the Project

Click Start Compilation
âœ” No errors
âœ” 1 warning (expected)

5ï¸âƒ£ Wire the LED
FPGA J8-2 (PIN_142) â†’ LED Anode (+)
LED Cathode (â€“) â†’ Resistor â†’ Breadboard GND rail
FPGA J8-1 â†’ Breadboard GND rail

6ï¸âƒ£ Program the FPGA

Tools â†’ Programmer

Select .sof file

Press Start

Your LED now responds instantly.

ğŸ“¸ Hardware Demo
<p align="center"> <img src="./images/B8A14126.jpeg" width="420"> </p>
ğŸ–¥ï¸ Quartus Synthesis
<p align="center"> <img src="./images/quartus_synthesis.png" width="650"> </p>

âœ” Build successful
âœ” Correct device
âœ” Pins assigned
âœ” Ready for hardware

ğŸ”§ Wiring Schematic
                +-------------------------------+
                |        Cyclone 10 LP          |
                |         FPGA Core             |
                |                               |
   SENSOR ----->|  PIN_143      Reflex Logic    |-----> LED_OUT (PIN_142)
                |                 |              |
                |      assign led_out = sensor; |
                +-------------------------------+
                            |             |
                            |             +-----> LED (Anode)
                            |
                        GND (J8-1)
                            |
                       Resistor 220Î©
                            |
                         LED (Cathode)

ğŸ“ Skills Demonstrated
ğŸ”¹ FPGA Development

Verilog HDL

Quartus Prime workflow

Pin planning

Synthesis & timing

Bitstream flashing

ğŸ”¹ Hardware Engineering

Breadboard prototyping

LED + resistor circuitry

IO voltage standards

Grounding & signal integrity

ğŸ”¹ Digital Logic

Combinational circuits

Zero-latency reflex behavior

Real-time I/O mapping

ğŸ”¹ Documentation & Git

Repo organization

Clean professional README

Hardware + software integration

ğŸ—‚ Repo Structure
/reflex_led
â”‚â”€â”€ reflex_led.v
â”‚â”€â”€ reflex_led.qsf
â”‚â”€â”€ reflex_led.sof
â”‚â”€â”€ LICENSE
â”‚â”€â”€ README.md
â””â”€â”€ /images
    â”œâ”€â”€ B8A14126.jpeg
    â”œâ”€â”€ quartus_synthesis.png
    â””â”€â”€ reflex_led_demo.gif

ğŸ“œ License (MIT)
MIT License

Copyright (c) 2025 Ayana Leonard

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction...


(Full MIT license included in your LICENSE file)

ğŸ‘©ğŸ½â€ğŸ’» Author

Ayana Leonard
Tech Founder â€¢ U.S. Army Veteran â€¢ Embedded Systems & FPGA Engineer in Progress
