#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr  4 20:58:56 2021
# Process ID: 2349
# Current directory: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/hls_prj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2401 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1491.906 ; gain = 87.879 ; free physical = 19315 ; free virtual = 25239
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/imports/vivado_prj/design_1_wrapper.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-2349-ylxiao-OptiPlex-7050/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (1#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-2349-ylxiao-OptiPlex-7050/realtime/design_1_axi_smc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_smc' of module 'design_1_axi_smc_0' requires 299 connections, but only 245 given [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:261]
INFO: [Synth 8-6157] synthesizing module 'design_1_circ_buff_read_128_0_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-2349-ylxiao-OptiPlex-7050/realtime/design_1_circ_buff_read_128_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_circ_buff_read_128_0_0' (2#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-2349-ylxiao-OptiPlex-7050/realtime/design_1_circ_buff_read_128_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'circ_buff_read_128_0' of module 'design_1_circ_buff_read_128_0_0' requires 58 connections, but only 55 given [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:507]
INFO: [Synth 8-6157] synthesizing module 'design_1_circ_buff_write_128_0_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-2349-ylxiao-OptiPlex-7050/realtime/design_1_circ_buff_write_128_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_circ_buff_write_128_0_0' (3#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-2349-ylxiao-OptiPlex-7050/realtime/design_1_circ_buff_write_128_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'circ_buff_write_128_0' of module 'design_1_circ_buff_write_128_0_0' requires 58 connections, but only 55 given [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:563]
INFO: [Synth 8-6157] synthesizing module 'design_1_mutex_0_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-2349-ylxiao-OptiPlex-7050/realtime/design_1_mutex_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mutex_0_0' (4#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-2349-ylxiao-OptiPlex-7050/realtime/design_1_mutex_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_1' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:1002]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:3318]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (5#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:3318]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:3450]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (6#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:3450]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_P3UMW5' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:3582]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_P3UMW5' (7#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:3582]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1E9R4HW' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:3714]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1E9R4HW' (8#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:3714]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_NB1YAO' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:3846]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_NB1YAO' (9#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:3846]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1FZ4A9T' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:3978]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1FZ4A9T' (10#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:3978]
WARNING: [Synth 8-350] instance 'm05_couplers' of module 'm05_couplers_imp_1FZ4A9T' requires 42 connections, but only 40 given [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_MPDFMR' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:4124]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_MPDFMR' (11#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:4124]
WARNING: [Synth 8-350] instance 'm06_couplers' of module 'm06_couplers_imp_MPDFMR' requires 42 connections, but only 40 given [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:2966]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1GV49DU' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:4270]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1GV49DU' (12#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:4270]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_K8X5UY' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:4416]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_K8X5UY' (13#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:4416]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_1AITGY3' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:4548]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_1AITGY3' (14#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:4548]
WARNING: [Synth 8-350] instance 'm09_couplers' of module 'm09_couplers_imp_1AITGY3' requires 42 connections, but only 40 given [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:3089]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_11TD8LA' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:4694]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_11TD8LA' (15#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:4694]
WARNING: [Synth 8-350] instance 'm10_couplers' of module 'm10_couplers_imp_11TD8LA' requires 42 connections, but only 40 given [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:3130]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_SLT6JJ' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:4840]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_SLT6JJ' (16#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:4840]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:4986]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-2349-ylxiao-OptiPlex-7050/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (17#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-2349-ylxiao-OptiPlex-7050/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-2349-ylxiao-OptiPlex-7050/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (18#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-2349-ylxiao-OptiPlex-7050/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (19#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:4986]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-2349-ylxiao-OptiPlex-7050/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (20#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-2349-ylxiao-OptiPlex-7050/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_1' (21#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:1002]
WARNING: [Synth 8-350] instance 'ps8_0_axi_periph' of module 'design_1_ps8_0_axi_periph_1' requires 273 connections, but only 215 given [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:696]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_300M_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-2349-ylxiao-OptiPlex-7050/realtime/design_1_rst_ps8_0_300M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_300M_0' (22#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-2349-ylxiao-OptiPlex-7050/realtime/design_1_rst_ps8_0_300M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_300M' of module 'design_1_rst_ps8_0_300M_0' requires 10 connections, but only 6 given [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:912]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-2349-ylxiao-OptiPlex-7050/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (23#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/.Xil/Vivado-2349-ylxiao-OptiPlex-7050/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' requires 84 connections, but only 80 given [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:919]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (24#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (25#1) [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/imports/vivado_prj/design_1_wrapper.v:11]
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_SLT6JJ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_SLT6JJ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_SLT6JJ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_SLT6JJ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_11TD8LA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_11TD8LA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_11TD8LA has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_11TD8LA has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_1AITGY3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_1AITGY3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_1AITGY3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_1AITGY3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_K8X5UY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_K8X5UY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_K8X5UY has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_K8X5UY has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1GV49DU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1GV49DU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1GV49DU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1GV49DU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_MPDFMR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_MPDFMR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_MPDFMR has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_MPDFMR has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1FZ4A9T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1FZ4A9T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1FZ4A9T has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1FZ4A9T has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_NB1YAO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_NB1YAO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_NB1YAO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_NB1YAO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1E9R4HW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1E9R4HW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1E9R4HW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1E9R4HW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_bresp[1]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[31]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[30]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[29]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[28]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[27]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[26]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[25]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[24]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[23]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[22]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[21]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[20]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[19]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[18]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[17]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[16]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[15]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[14]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[13]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[12]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[11]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[10]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[9]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[8]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[7]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[6]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[5]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[4]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[3]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[2]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rdata[1]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M05_AXI_rresp[1]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M06_AXI_bresp[1]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M06_AXI_rdata[31]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M06_AXI_rdata[30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1538.656 ; gain = 134.629 ; free physical = 19323 ; free virtual = 25247
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1538.656 ; gain = 134.629 ; free physical = 19325 ; free virtual = 25249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1538.656 ; gain = 134.629 ; free physical = 19325 ; free virtual = 25249
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_mutex_0_0/design_1_mutex_0_0/design_1_mutex_0_0_in_context.xdc] for cell 'design_1_i/mutex_0'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_mutex_0_0/design_1_mutex_0_0/design_1_mutex_0_0_in_context.xdc] for cell 'design_1_i/mutex_0'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_300M_0/design_1_rst_ps8_0_300M_0/design_1_rst_ps8_0_300M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_300M'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_300M_0/design_1_rst_ps8_0_300M_0/design_1_rst_ps8_0_300M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_300M'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_circ_buff_read_128_0_0/design_1_circ_buff_read_128_0_0/design_1_circ_buff_read_128_1_0_in_context.xdc] for cell 'design_1_i/circ_buff_read_128_0'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_circ_buff_read_128_0_0/design_1_circ_buff_read_128_0_0/design_1_circ_buff_read_128_1_0_in_context.xdc] for cell 'design_1_i/circ_buff_read_128_0'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_circ_buff_write_128_0_0/design_1_circ_buff_write_128_0_0/design_1_circ_buff_write_128_3_0_in_context.xdc] for cell 'design_1_i/circ_buff_write_128_0'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_circ_buff_write_128_0_0/design_1_circ_buff_write_128_0_0/design_1_circ_buff_write_128_3_0_in_context.xdc] for cell 'design_1_i/circ_buff_write_128_0'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2452.266 ; gain = 0.000 ; free physical = 18693 ; free virtual = 24618
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2452.266 ; gain = 0.000 ; free physical = 18693 ; free virtual = 24618
Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2452.266 ; gain = 0.000 ; free physical = 18693 ; free virtual = 24618
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2452.266 ; gain = 1048.238 ; free physical = 18762 ; free virtual = 24687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2452.266 ; gain = 1048.238 ; free physical = 18762 ; free virtual = 24687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mutex_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_300M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/circ_buff_read_128_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/circ_buff_write_128_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2452.266 ; gain = 1048.238 ; free physical = 18762 ; free virtual = 24687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2452.266 ; gain = 1048.238 ; free physical = 18763 ; free virtual = 24689
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2452.266 ; gain = 1048.238 ; free physical = 18752 ; free virtual = 24680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:50 . Memory (MB): peak = 2673.102 ; gain = 1269.074 ; free physical = 18179 ; free virtual = 24107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:50 . Memory (MB): peak = 2673.102 ; gain = 1269.074 ; free physical = 18179 ; free virtual = 24107
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:50 . Memory (MB): peak = 2684.117 ; gain = 1280.090 ; free physical = 18177 ; free virtual = 24105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 2684.117 ; gain = 1280.090 ; free physical = 18177 ; free virtual = 24105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 2684.117 ; gain = 1280.090 ; free physical = 18177 ; free virtual = 24105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 2684.117 ; gain = 1280.090 ; free physical = 18177 ; free virtual = 24105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 2684.117 ; gain = 1280.090 ; free physical = 18177 ; free virtual = 24105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 2684.117 ; gain = 1280.090 ; free physical = 18177 ; free virtual = 24105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 2684.117 ; gain = 1280.090 ; free physical = 18177 ; free virtual = 24105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_1                  |         1|
|2     |design_1_auto_ds_0               |         1|
|3     |design_1_auto_pc_0               |         1|
|4     |design_1_axi_smc_0               |         1|
|5     |design_1_circ_buff_read_128_0_0  |         1|
|6     |design_1_circ_buff_write_128_0_0 |         1|
|7     |design_1_mutex_0_0               |         1|
|8     |design_1_rst_ps8_0_300M_0        |         1|
|9     |design_1_zynq_ultra_ps_e_0_0     |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_auto_ds_0               |     1|
|2     |design_1_auto_pc_0               |     1|
|3     |design_1_axi_smc_0               |     1|
|4     |design_1_circ_buff_read_128_0_0  |     1|
|5     |design_1_circ_buff_write_128_0_0 |     1|
|6     |design_1_mutex_0_0               |     1|
|7     |design_1_rst_ps8_0_300M_0        |     1|
|8     |design_1_xbar_1                  |     1|
|9     |design_1_zynq_ultra_ps_e_0_0     |     1|
+------+---------------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  4829|
|2     |  design_1_i         |design_1                    |  4829|
|3     |    ps8_0_axi_periph |design_1_ps8_0_axi_periph_1 |  2084|
|4     |      s00_couplers   |s00_couplers_imp_1A7ZMW4    |   519|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 2684.117 ; gain = 1280.090 ; free physical = 18177 ; free virtual = 24105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 158 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 2684.117 ; gain = 366.480 ; free physical = 18216 ; free virtual = 24144
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 2684.125 ; gain = 1280.090 ; free physical = 18216 ; free virtual = 24144
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.750 ; gain = 0.000 ; free physical = 18155 ; free virtual = 24083
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 2718.750 ; gain = 1326.297 ; free physical = 18202 ; free virtual = 24131
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.750 ; gain = 0.000 ; free physical = 18202 ; free virtual = 24131
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr  4 21:00:01 2021...
