<stg><name>right</name>


<trans_list>

<trans id="136" from="1" to="2">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="2" to="3">
<condition id="42">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="2" to="21">
<condition id="43">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="3" to="4">
<condition id="46">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="3" to="17">
<condition id="45">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="4" to="5">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="5" to="6">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="6" to="7">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="7" to="8">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="8" to="9">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="9" to="10">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="10" to="11">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="11" to="12">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="12" to="13">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="13" to="14">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="14" to="15">
<condition id="58">
<or_exp><and_exp><literal name="tmp_i_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="14" to="17">
<condition id="59">
<or_exp><and_exp><literal name="tmp_i_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="15" to="16">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="16" to="17">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="17" to="18">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="18" to="19">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="19" to="20">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="20" to="21">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="21" to="21">
<condition id="70">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="8" op_0_bw="8">
<![CDATA[
:0  %cp_V_load = load i8* @cp_V, align 1

]]></node>
<StgValue><ssdm name="cp_V_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="64" op_0_bw="8">
<![CDATA[
:1  %tmp = sext i8 %cp_V_load to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %pp_rot_V_addr = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="pp_rot_V_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="2" op_0_bw="6">
<![CDATA[
:3  %pp_rot_V_load = load i2* %pp_rot_V_addr, align 1

]]></node>
<StgValue><ssdm name="pp_rot_V_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="2" op_0_bw="6">
<![CDATA[
:3  %pp_rot_V_load = load i2* %pp_rot_V_addr, align 1

]]></node>
<StgValue><ssdm name="pp_rot_V_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %tmp_s = icmp eq i2 %pp_rot_V_load, -1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_s, label %2, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp_2 = add i2 %pp_rot_V_load, 1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
:1  store i2 %tmp_2, i2* %pp_rot_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %pp_tile_V_addr = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="pp_tile_V_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="6">
<![CDATA[
:1  %pp_tile_V_load = load i8* %pp_tile_V_addr, align 2

]]></node>
<StgValue><ssdm name="pp_tile_V_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="6">
<![CDATA[
:1  %pp_tile_V_load = load i8* %pp_tile_V_addr, align 2

]]></node>
<StgValue><ssdm name="pp_tile_V_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="36" op_0_bw="8">
<![CDATA[
:2  %tmp_1 = zext i8 %pp_tile_V_load to i36

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:3  %r_V = shl i36 1, %tmp_1

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="36" op_0_bw="36">
<![CDATA[
:4  %avail_V_load = load i36* @avail_V, align 8

]]></node>
<StgValue><ssdm name="avail_V_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:5  %possible_V = or i36 %avail_V_load, %r_V

]]></node>
<StgValue><ssdm name="possible_V"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
:6  store i36 %possible_V, i36* @avail_V, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %left_V = add i8 %cp_V_load, -1

]]></node>
<StgValue><ssdm name="left_V"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_i = icmp eq i8 %cp_V_load, 0

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_i, label %left_possible_mask.exit_ifconv, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="8">
<![CDATA[
:0  %side_V_load = load i8* @side_V, align 1

]]></node>
<StgValue><ssdm name="side_V_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_tr_i = sext i8 %left_V to i9

]]></node>
<StgValue><ssdm name="tmp_tr_i"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_40_tr_i = zext i8 %side_V_load to i9

]]></node>
<StgValue><ssdm name="tmp_40_tr_i"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="12" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="9" op_0_bw="8">
<![CDATA[
:5  %tmp_42_tr_i = sext i8 %cp_V_load to i9

]]></node>
<StgValue><ssdm name="tmp_42_tr_i"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="12" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="11" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="11" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="10" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="10" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="9" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="9" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="8" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="8" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="57" st_id="8" stage="7" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="7" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="59" st_id="9" stage="6" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="6" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="61" st_id="10" stage="5" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="5" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="63" st_id="11" stage="4" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="4" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="65" st_id="12" stage="3" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="3" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="67" st_id="13" stage="2" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="2" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="69" st_id="14" stage="1" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="70" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="9">
<![CDATA[
:4  %r_V_5 = trunc i9 %tmp_1_i to i8

]]></node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="71" st_id="14" stage="1" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="72" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="9">
<![CDATA[
:7  %r_V_8 = trunc i9 %tmp_2_i to i8

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="73" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_i_24 = icmp eq i8 %r_V_5, %r_V_8

]]></node>
<StgValue><ssdm name="tmp_i_24"/></StgValue>
</operation>

<operation id="74" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_i_24, label %4, label %left_possible_mask.exit_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_i_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="8">
<![CDATA[
:0  %tmp_i_i = zext i8 %left_V to i64

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="76" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_i_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %pp_tile_V_addr_3 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i_i

]]></node>
<StgValue><ssdm name="pp_tile_V_addr_3"/></StgValue>
</operation>

<operation id="77" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_i_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="6">
<![CDATA[
:2  %tile_V = load i8* %pp_tile_V_addr_3, align 2

]]></node>
<StgValue><ssdm name="tile_V"/></StgValue>
</operation>

<operation id="78" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_i_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %pp_rot_V_addr_2 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i_i

]]></node>
<StgValue><ssdm name="pp_rot_V_addr_2"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_i_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="2" op_0_bw="6">
<![CDATA[
:4  %rot_V = load i2* %pp_rot_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="rot_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="80" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="6">
<![CDATA[
:2  %tile_V = load i8* %pp_tile_V_addr_3, align 2

]]></node>
<StgValue><ssdm name="tile_V"/></StgValue>
</operation>

<operation id="81" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="2" op_0_bw="6">
<![CDATA[
:4  %rot_V = load i2* %pp_rot_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="rot_V"/></StgValue>
</operation>

<operation id="82" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %r_V_6 = add i2 %rot_V, 1

]]></node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="83" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:6  %tmp_19 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V, i2 %r_V_6)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="84" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="10">
<![CDATA[
:7  %tmp_20 = zext i10 %tmp_19 to i64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="85" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %tiles_V_addr = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="tiles_V_addr"/></StgValue>
</operation>

<operation id="86" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="4" op_0_bw="8">
<![CDATA[
:9  %tiles_V_load = load i4* %tiles_V_addr, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="87" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="4" op_0_bw="8">
<![CDATA[
:9  %tiles_V_load = load i4* %tiles_V_addr, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load"/></StgValue>
</operation>

<operation id="88" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="4">
<![CDATA[
:10  %tmp_30_i = zext i4 %tiles_V_load to i64

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="89" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="4" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %colours_V_addr = getelementptr [10 x i36]* @colours_V, i64 0, i64 %tmp_30_i

]]></node>
<StgValue><ssdm name="colours_V_addr"/></StgValue>
</operation>

<operation id="90" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="36" op_0_bw="4">
<![CDATA[
:12  %colours_V_load = load i36* %colours_V_addr, align 8

]]></node>
<StgValue><ssdm name="colours_V_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="91" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="36" op_0_bw="4">
<![CDATA[
:12  %colours_V_load = load i36* %colours_V_addr, align 8

]]></node>
<StgValue><ssdm name="colours_V_load"/></StgValue>
</operation>

<operation id="92" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %left_possible_mask.exit_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="8">
<![CDATA[
left_possible_mask.exit_ifconv:1  %side_V_load_1 = load i8* @side_V, align 1

]]></node>
<StgValue><ssdm name="side_V_load_1"/></StgValue>
</operation>

<operation id="94" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
left_possible_mask.exit_ifconv:2  %up_V = sub i8 %cp_V_load, %side_V_load_1

]]></node>
<StgValue><ssdm name="up_V"/></StgValue>
</operation>

<operation id="95" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
left_possible_mask.exit_ifconv:3  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %up_V, i32 7)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="96" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="8">
<![CDATA[
left_possible_mask.exit_ifconv:4  %tmp_i_i2 = zext i8 %up_V to i64

]]></node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="97" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_possible_mask.exit_ifconv:5  %pp_tile_V_addr_4 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i_i2

]]></node>
<StgValue><ssdm name="pp_tile_V_addr_4"/></StgValue>
</operation>

<operation id="98" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="6">
<![CDATA[
left_possible_mask.exit_ifconv:6  %tile_V_4 = load i8* %pp_tile_V_addr_4, align 2

]]></node>
<StgValue><ssdm name="tile_V_4"/></StgValue>
</operation>

<operation id="99" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_possible_mask.exit_ifconv:7  %pp_rot_V_addr_3 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i_i2

]]></node>
<StgValue><ssdm name="pp_rot_V_addr_3"/></StgValue>
</operation>

<operation id="100" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="2" op_0_bw="6">
<![CDATA[
left_possible_mask.exit_ifconv:8  %rot_V_4 = load i2* %pp_rot_V_addr_3, align 1

]]></node>
<StgValue><ssdm name="rot_V_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="101" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="6">
<![CDATA[
left_possible_mask.exit_ifconv:6  %tile_V_4 = load i8* %pp_tile_V_addr_4, align 2

]]></node>
<StgValue><ssdm name="tile_V_4"/></StgValue>
</operation>

<operation id="102" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="2" op_0_bw="6">
<![CDATA[
left_possible_mask.exit_ifconv:8  %rot_V_4 = load i2* %pp_rot_V_addr_3, align 1

]]></node>
<StgValue><ssdm name="rot_V_4"/></StgValue>
</operation>

<operation id="103" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
left_possible_mask.exit_ifconv:9  %r_V_7 = xor i2 %rot_V_4, -2

]]></node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
left_possible_mask.exit_ifconv:10  %tmp_21 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V_4, i2 %r_V_7)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="105" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="10">
<![CDATA[
left_possible_mask.exit_ifconv:11  %tmp_22 = zext i10 %tmp_21 to i64

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="106" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_possible_mask.exit_ifconv:12  %tiles_V_addr_3 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_22

]]></node>
<StgValue><ssdm name="tiles_V_addr_3"/></StgValue>
</operation>

<operation id="107" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="4" op_0_bw="8">
<![CDATA[
left_possible_mask.exit_ifconv:13  %tiles_V_load_2 = load i4* %tiles_V_addr_3, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="108" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="4" op_0_bw="8">
<![CDATA[
left_possible_mask.exit_ifconv:13  %tiles_V_load_2 = load i4* %tiles_V_addr_3, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_2"/></StgValue>
</operation>

<operation id="109" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="4">
<![CDATA[
left_possible_mask.exit_ifconv:14  %tmp_i5 = zext i4 %tiles_V_load_2 to i64

]]></node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="110" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="4" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_possible_mask.exit_ifconv:15  %colours_V_addr_2 = getelementptr [10 x i36]* @colours_V, i64 0, i64 %tmp_i5

]]></node>
<StgValue><ssdm name="colours_V_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="36" op_0_bw="4">
<![CDATA[
left_possible_mask.exit_ifconv:16  %colours_V_load_1 = load i36* %colours_V_addr_2, align 8

]]></node>
<StgValue><ssdm name="colours_V_load_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="112" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="36" op_0_bw="36" op_1_bw="0" op_2_bw="36">
<![CDATA[
left_possible_mask.exit_ifconv:0  %agg_result_V_i = phi i36 [ %colours_V_load, %4 ], [ -1, %2 ], [ -1, %3 ]

]]></node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="113" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="36" op_0_bw="4">
<![CDATA[
left_possible_mask.exit_ifconv:16  %colours_V_load_1 = load i36* %colours_V_addr_2, align 8

]]></node>
<StgValue><ssdm name="colours_V_load_1"/></StgValue>
</operation>

<operation id="114" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
left_possible_mask.exit_ifconv:17  %agg_result_V_i1 = select i1 %tmp_26, i36 -1, i36 %colours_V_load_1

]]></node>
<StgValue><ssdm name="agg_result_V_i1"/></StgValue>
</operation>

<operation id="115" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="8" op_0_bw="8">
<![CDATA[
left_possible_mask.exit_ifconv:18  %ntiles_V_load = load i8* @ntiles_V, align 1

]]></node>
<StgValue><ssdm name="ntiles_V_load"/></StgValue>
</operation>

<operation id="116" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
left_possible_mask.exit_ifconv:19  %tmp1 = and i36 %agg_result_V_i, %possible_V

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="117" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0">
<![CDATA[
left_possible_mask.exit_ifconv:20  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="118" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge:0  %p_058_0_in = phi i8 [ %pp_tile_V_load, %left_possible_mask.exit_ifconv ], [ %t_V, %5 ]

]]></node>
<StgValue><ssdm name="p_058_0_in"/></StgValue>
</operation>

<operation id="119" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:1  %t_V = add i8 %p_058_0_in, 1

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="120" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:2  %tmp_3 = icmp ult i8 %t_V, %ntiles_V_load

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="121" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3  br i1 %tmp_3, label %5, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="36" op_0_bw="8">
<![CDATA[
:0  %tmp_4 = zext i8 %t_V to i36

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="123" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:1  %r_V_10 = shl i36 1, %tmp_4

]]></node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="124" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:2  %tmp2 = and i36 %agg_result_V_i1, %r_V_10

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="125" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:3  %r_V_2 = and i36 %tmp2, %tmp1

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="126" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
:4  %tmp_5 = icmp eq i36 %r_V_2, 0

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="127" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_5, label %._crit_edge, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:0  store i8 %t_V, i8* %pp_tile_V_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
:1  store i2 0, i2* %pp_rot_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:2  %p_s = xor i36 %r_V_10, -1

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="131" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:3  %tmp_6 = and i36 %possible_V, %p_s

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="132" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
:4  store i36 %tmp_6, i36* @avail_V, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
.loopexit:0  %p_0 = phi i1 [ true, %1 ], [ true, %6 ], [ false, %._crit_edge ]

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="135" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="1">
<![CDATA[
.loopexit:1  ret i1 %p_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="164" name="cp_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cp_V"/></StgValue>
</port>
<port id="165" name="pp_rot_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="pp_rot_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="166" name="pp_tile_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="pp_tile_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="167" name="avail_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="avail_V"/></StgValue>
</port>
<port id="168" name="side_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="side_V"/></StgValue>
</port>
<port id="169" name="tiles_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tiles_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="170" name="colours_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="colours_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="171" name="ntiles_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ntiles_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="172" from="cp_V" to="cp_V_load" fromId="164" toId="22">
</dataflow>
<dataflow id="173" from="cp_V_load" to="tmp" fromId="22" toId="23">
</dataflow>
<dataflow id="174" from="pp_rot_V" to="pp_rot_V_addr" fromId="165" toId="24">
</dataflow>
<dataflow id="176" from="stg_175" to="pp_rot_V_addr" fromId="175" toId="24">
</dataflow>
<dataflow id="177" from="tmp" to="pp_rot_V_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="178" from="pp_rot_V_addr" to="pp_rot_V_load" fromId="24" toId="25">
</dataflow>
<dataflow id="179" from="pp_rot_V_addr" to="pp_rot_V_load" fromId="24" toId="26">
</dataflow>
<dataflow id="180" from="pp_rot_V_load" to="tmp_s" fromId="26" toId="27">
</dataflow>
<dataflow id="182" from="stg_181" to="tmp_s" fromId="181" toId="27">
</dataflow>
<dataflow id="183" from="tmp_s" to="stg_28" fromId="27" toId="28">
</dataflow>
<dataflow id="184" from="pp_rot_V_load" to="tmp_2" fromId="26" toId="29">
</dataflow>
<dataflow id="186" from="stg_185" to="tmp_2" fromId="185" toId="29">
</dataflow>
<dataflow id="187" from="tmp_2" to="stg_30" fromId="29" toId="30">
</dataflow>
<dataflow id="188" from="pp_rot_V_addr" to="stg_30" fromId="24" toId="30">
</dataflow>
<dataflow id="189" from="pp_tile_V" to="pp_tile_V_addr" fromId="166" toId="32">
</dataflow>
<dataflow id="190" from="stg_175" to="pp_tile_V_addr" fromId="175" toId="32">
</dataflow>
<dataflow id="191" from="tmp" to="pp_tile_V_addr" fromId="23" toId="32">
</dataflow>
<dataflow id="192" from="pp_tile_V_addr" to="pp_tile_V_load" fromId="32" toId="33">
</dataflow>
<dataflow id="193" from="pp_tile_V_addr" to="pp_tile_V_load" fromId="32" toId="34">
</dataflow>
<dataflow id="194" from="pp_tile_V_load" to="tmp_1" fromId="34" toId="35">
</dataflow>
<dataflow id="196" from="stg_195" to="r_V" fromId="195" toId="36">
</dataflow>
<dataflow id="197" from="tmp_1" to="r_V" fromId="35" toId="36">
</dataflow>
<dataflow id="198" from="avail_V" to="avail_V_load" fromId="167" toId="37">
</dataflow>
<dataflow id="199" from="avail_V_load" to="possible_V" fromId="37" toId="38">
</dataflow>
<dataflow id="200" from="r_V" to="possible_V" fromId="36" toId="38">
</dataflow>
<dataflow id="201" from="possible_V" to="stg_39" fromId="38" toId="39">
</dataflow>
<dataflow id="202" from="avail_V" to="stg_39" fromId="167" toId="39">
</dataflow>
<dataflow id="203" from="cp_V_load" to="left_V" fromId="22" toId="40">
</dataflow>
<dataflow id="205" from="stg_204" to="left_V" fromId="204" toId="40">
</dataflow>
<dataflow id="206" from="cp_V_load" to="tmp_i" fromId="22" toId="41">
</dataflow>
<dataflow id="208" from="stg_207" to="tmp_i" fromId="207" toId="41">
</dataflow>
<dataflow id="209" from="tmp_i" to="stg_42" fromId="41" toId="42">
</dataflow>
<dataflow id="210" from="side_V" to="side_V_load" fromId="168" toId="43">
</dataflow>
<dataflow id="211" from="left_V" to="tmp_tr_i" fromId="40" toId="44">
</dataflow>
<dataflow id="212" from="side_V_load" to="tmp_40_tr_i" fromId="43" toId="45">
</dataflow>
<dataflow id="213" from="tmp_tr_i" to="tmp_1_i" fromId="44" toId="46">
</dataflow>
<dataflow id="214" from="tmp_40_tr_i" to="tmp_1_i" fromId="45" toId="46">
</dataflow>
<dataflow id="215" from="cp_V_load" to="tmp_42_tr_i" fromId="22" toId="47">
</dataflow>
<dataflow id="216" from="tmp_42_tr_i" to="tmp_2_i" fromId="47" toId="48">
</dataflow>
<dataflow id="217" from="tmp_40_tr_i" to="tmp_2_i" fromId="45" toId="48">
</dataflow>
<dataflow id="218" from="tmp_tr_i" to="tmp_1_i" fromId="44" toId="49">
</dataflow>
<dataflow id="219" from="tmp_40_tr_i" to="tmp_1_i" fromId="45" toId="49">
</dataflow>
<dataflow id="220" from="tmp_42_tr_i" to="tmp_2_i" fromId="47" toId="50">
</dataflow>
<dataflow id="221" from="tmp_40_tr_i" to="tmp_2_i" fromId="45" toId="50">
</dataflow>
<dataflow id="222" from="tmp_tr_i" to="tmp_1_i" fromId="44" toId="51">
</dataflow>
<dataflow id="223" from="tmp_40_tr_i" to="tmp_1_i" fromId="45" toId="51">
</dataflow>
<dataflow id="224" from="tmp_42_tr_i" to="tmp_2_i" fromId="47" toId="52">
</dataflow>
<dataflow id="225" from="tmp_40_tr_i" to="tmp_2_i" fromId="45" toId="52">
</dataflow>
<dataflow id="226" from="tmp_tr_i" to="tmp_1_i" fromId="44" toId="53">
</dataflow>
<dataflow id="227" from="tmp_40_tr_i" to="tmp_1_i" fromId="45" toId="53">
</dataflow>
<dataflow id="228" from="tmp_42_tr_i" to="tmp_2_i" fromId="47" toId="54">
</dataflow>
<dataflow id="229" from="tmp_40_tr_i" to="tmp_2_i" fromId="45" toId="54">
</dataflow>
<dataflow id="230" from="tmp_tr_i" to="tmp_1_i" fromId="44" toId="55">
</dataflow>
<dataflow id="231" from="tmp_40_tr_i" to="tmp_1_i" fromId="45" toId="55">
</dataflow>
<dataflow id="232" from="tmp_42_tr_i" to="tmp_2_i" fromId="47" toId="56">
</dataflow>
<dataflow id="233" from="tmp_40_tr_i" to="tmp_2_i" fromId="45" toId="56">
</dataflow>
<dataflow id="234" from="tmp_tr_i" to="tmp_1_i" fromId="44" toId="57">
</dataflow>
<dataflow id="235" from="tmp_40_tr_i" to="tmp_1_i" fromId="45" toId="57">
</dataflow>
<dataflow id="236" from="tmp_42_tr_i" to="tmp_2_i" fromId="47" toId="58">
</dataflow>
<dataflow id="237" from="tmp_40_tr_i" to="tmp_2_i" fromId="45" toId="58">
</dataflow>
<dataflow id="238" from="tmp_tr_i" to="tmp_1_i" fromId="44" toId="59">
</dataflow>
<dataflow id="239" from="tmp_40_tr_i" to="tmp_1_i" fromId="45" toId="59">
</dataflow>
<dataflow id="240" from="tmp_42_tr_i" to="tmp_2_i" fromId="47" toId="60">
</dataflow>
<dataflow id="241" from="tmp_40_tr_i" to="tmp_2_i" fromId="45" toId="60">
</dataflow>
<dataflow id="242" from="tmp_tr_i" to="tmp_1_i" fromId="44" toId="61">
</dataflow>
<dataflow id="243" from="tmp_40_tr_i" to="tmp_1_i" fromId="45" toId="61">
</dataflow>
<dataflow id="244" from="tmp_42_tr_i" to="tmp_2_i" fromId="47" toId="62">
</dataflow>
<dataflow id="245" from="tmp_40_tr_i" to="tmp_2_i" fromId="45" toId="62">
</dataflow>
<dataflow id="246" from="tmp_tr_i" to="tmp_1_i" fromId="44" toId="63">
</dataflow>
<dataflow id="247" from="tmp_40_tr_i" to="tmp_1_i" fromId="45" toId="63">
</dataflow>
<dataflow id="248" from="tmp_42_tr_i" to="tmp_2_i" fromId="47" toId="64">
</dataflow>
<dataflow id="249" from="tmp_40_tr_i" to="tmp_2_i" fromId="45" toId="64">
</dataflow>
<dataflow id="250" from="tmp_tr_i" to="tmp_1_i" fromId="44" toId="65">
</dataflow>
<dataflow id="251" from="tmp_40_tr_i" to="tmp_1_i" fromId="45" toId="65">
</dataflow>
<dataflow id="252" from="tmp_42_tr_i" to="tmp_2_i" fromId="47" toId="66">
</dataflow>
<dataflow id="253" from="tmp_40_tr_i" to="tmp_2_i" fromId="45" toId="66">
</dataflow>
<dataflow id="254" from="tmp_tr_i" to="tmp_1_i" fromId="44" toId="67">
</dataflow>
<dataflow id="255" from="tmp_40_tr_i" to="tmp_1_i" fromId="45" toId="67">
</dataflow>
<dataflow id="256" from="tmp_42_tr_i" to="tmp_2_i" fromId="47" toId="68">
</dataflow>
<dataflow id="257" from="tmp_40_tr_i" to="tmp_2_i" fromId="45" toId="68">
</dataflow>
<dataflow id="258" from="tmp_tr_i" to="tmp_1_i" fromId="44" toId="69">
</dataflow>
<dataflow id="259" from="tmp_40_tr_i" to="tmp_1_i" fromId="45" toId="69">
</dataflow>
<dataflow id="260" from="tmp_1_i" to="r_V_5" fromId="69" toId="70">
</dataflow>
<dataflow id="261" from="tmp_42_tr_i" to="tmp_2_i" fromId="47" toId="71">
</dataflow>
<dataflow id="262" from="tmp_40_tr_i" to="tmp_2_i" fromId="45" toId="71">
</dataflow>
<dataflow id="263" from="tmp_2_i" to="r_V_8" fromId="71" toId="72">
</dataflow>
<dataflow id="264" from="r_V_5" to="tmp_i_24" fromId="70" toId="73">
</dataflow>
<dataflow id="265" from="r_V_8" to="tmp_i_24" fromId="72" toId="73">
</dataflow>
<dataflow id="266" from="tmp_i_24" to="stg_74" fromId="73" toId="74">
</dataflow>
<dataflow id="267" from="left_V" to="tmp_i_i" fromId="40" toId="75">
</dataflow>
<dataflow id="268" from="pp_tile_V" to="pp_tile_V_addr_3" fromId="166" toId="76">
</dataflow>
<dataflow id="269" from="stg_175" to="pp_tile_V_addr_3" fromId="175" toId="76">
</dataflow>
<dataflow id="270" from="tmp_i_i" to="pp_tile_V_addr_3" fromId="75" toId="76">
</dataflow>
<dataflow id="271" from="pp_tile_V_addr_3" to="tile_V" fromId="76" toId="77">
</dataflow>
<dataflow id="272" from="pp_rot_V" to="pp_rot_V_addr_2" fromId="165" toId="78">
</dataflow>
<dataflow id="273" from="stg_175" to="pp_rot_V_addr_2" fromId="175" toId="78">
</dataflow>
<dataflow id="274" from="tmp_i_i" to="pp_rot_V_addr_2" fromId="75" toId="78">
</dataflow>
<dataflow id="275" from="pp_rot_V_addr_2" to="rot_V" fromId="78" toId="79">
</dataflow>
<dataflow id="276" from="pp_tile_V_addr_3" to="tile_V" fromId="76" toId="80">
</dataflow>
<dataflow id="277" from="pp_rot_V_addr_2" to="rot_V" fromId="78" toId="81">
</dataflow>
<dataflow id="278" from="rot_V" to="r_V_6" fromId="81" toId="82">
</dataflow>
<dataflow id="279" from="stg_185" to="r_V_6" fromId="185" toId="82">
</dataflow>
<dataflow id="281" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="tmp_19" fromId="280" toId="83">
</dataflow>
<dataflow id="282" from="tile_V" to="tmp_19" fromId="80" toId="83">
</dataflow>
<dataflow id="283" from="r_V_6" to="tmp_19" fromId="82" toId="83">
</dataflow>
<dataflow id="284" from="tmp_19" to="tmp_20" fromId="83" toId="84">
</dataflow>
<dataflow id="285" from="tiles_V" to="tiles_V_addr" fromId="169" toId="85">
</dataflow>
<dataflow id="286" from="stg_175" to="tiles_V_addr" fromId="175" toId="85">
</dataflow>
<dataflow id="287" from="tmp_20" to="tiles_V_addr" fromId="84" toId="85">
</dataflow>
<dataflow id="288" from="tiles_V_addr" to="tiles_V_load" fromId="85" toId="86">
</dataflow>
<dataflow id="289" from="tiles_V_addr" to="tiles_V_load" fromId="85" toId="87">
</dataflow>
<dataflow id="290" from="tiles_V_load" to="tmp_30_i" fromId="87" toId="88">
</dataflow>
<dataflow id="291" from="colours_V" to="colours_V_addr" fromId="170" toId="89">
</dataflow>
<dataflow id="292" from="stg_175" to="colours_V_addr" fromId="175" toId="89">
</dataflow>
<dataflow id="293" from="tmp_30_i" to="colours_V_addr" fromId="88" toId="89">
</dataflow>
<dataflow id="294" from="colours_V_addr" to="colours_V_load" fromId="89" toId="90">
</dataflow>
<dataflow id="295" from="colours_V_addr" to="colours_V_load" fromId="89" toId="91">
</dataflow>
<dataflow id="296" from="side_V" to="side_V_load_1" fromId="168" toId="93">
</dataflow>
<dataflow id="297" from="cp_V_load" to="up_V" fromId="22" toId="94">
</dataflow>
<dataflow id="298" from="side_V_load_1" to="up_V" fromId="93" toId="94">
</dataflow>
<dataflow id="300" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_26" fromId="299" toId="95">
</dataflow>
<dataflow id="301" from="up_V" to="tmp_26" fromId="94" toId="95">
</dataflow>
<dataflow id="303" from="stg_302" to="tmp_26" fromId="302" toId="95">
</dataflow>
<dataflow id="304" from="up_V" to="tmp_i_i2" fromId="94" toId="96">
</dataflow>
<dataflow id="305" from="pp_tile_V" to="pp_tile_V_addr_4" fromId="166" toId="97">
</dataflow>
<dataflow id="306" from="stg_175" to="pp_tile_V_addr_4" fromId="175" toId="97">
</dataflow>
<dataflow id="307" from="tmp_i_i2" to="pp_tile_V_addr_4" fromId="96" toId="97">
</dataflow>
<dataflow id="308" from="pp_tile_V_addr_4" to="tile_V_4" fromId="97" toId="98">
</dataflow>
<dataflow id="309" from="pp_rot_V" to="pp_rot_V_addr_3" fromId="165" toId="99">
</dataflow>
<dataflow id="310" from="stg_175" to="pp_rot_V_addr_3" fromId="175" toId="99">
</dataflow>
<dataflow id="311" from="tmp_i_i2" to="pp_rot_V_addr_3" fromId="96" toId="99">
</dataflow>
<dataflow id="312" from="pp_rot_V_addr_3" to="rot_V_4" fromId="99" toId="100">
</dataflow>
<dataflow id="313" from="pp_tile_V_addr_4" to="tile_V_4" fromId="97" toId="101">
</dataflow>
<dataflow id="314" from="pp_rot_V_addr_3" to="rot_V_4" fromId="99" toId="102">
</dataflow>
<dataflow id="315" from="rot_V_4" to="r_V_7" fromId="102" toId="103">
</dataflow>
<dataflow id="317" from="stg_316" to="r_V_7" fromId="316" toId="103">
</dataflow>
<dataflow id="318" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="tmp_21" fromId="280" toId="104">
</dataflow>
<dataflow id="319" from="tile_V_4" to="tmp_21" fromId="101" toId="104">
</dataflow>
<dataflow id="320" from="r_V_7" to="tmp_21" fromId="103" toId="104">
</dataflow>
<dataflow id="321" from="tmp_21" to="tmp_22" fromId="104" toId="105">
</dataflow>
<dataflow id="322" from="tiles_V" to="tiles_V_addr_3" fromId="169" toId="106">
</dataflow>
<dataflow id="323" from="stg_175" to="tiles_V_addr_3" fromId="175" toId="106">
</dataflow>
<dataflow id="324" from="tmp_22" to="tiles_V_addr_3" fromId="105" toId="106">
</dataflow>
<dataflow id="325" from="tiles_V_addr_3" to="tiles_V_load_2" fromId="106" toId="107">
</dataflow>
<dataflow id="326" from="tiles_V_addr_3" to="tiles_V_load_2" fromId="106" toId="108">
</dataflow>
<dataflow id="327" from="tiles_V_load_2" to="tmp_i5" fromId="108" toId="109">
</dataflow>
<dataflow id="328" from="colours_V" to="colours_V_addr_2" fromId="170" toId="110">
</dataflow>
<dataflow id="329" from="stg_175" to="colours_V_addr_2" fromId="175" toId="110">
</dataflow>
<dataflow id="330" from="tmp_i5" to="colours_V_addr_2" fromId="109" toId="110">
</dataflow>
<dataflow id="331" from="colours_V_addr_2" to="colours_V_load_1" fromId="110" toId="111">
</dataflow>
<dataflow id="332" from="colours_V_load" to="agg_result_V_i" fromId="91" toId="112">
<condition id="103">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_24" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="333" from="stg_92" to="agg_result_V_i" fromId="92" toId="112">
</dataflow>
<dataflow id="335" from="stg_334" to="agg_result_V_i" fromId="334" toId="112">
<condition id="104">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="336" from="stg_42" to="agg_result_V_i" fromId="42" toId="112">
</dataflow>
<dataflow id="337" from="stg_334" to="agg_result_V_i" fromId="334" toId="112">
<condition id="105">
<or_exp><and_exp><literal name="tmp_i_24" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="338" from="stg_74" to="agg_result_V_i" fromId="74" toId="112">
</dataflow>
<dataflow id="339" from="colours_V_addr_2" to="colours_V_load_1" fromId="110" toId="113">
</dataflow>
<dataflow id="340" from="tmp_26" to="agg_result_V_i1" fromId="95" toId="114">
</dataflow>
<dataflow id="341" from="stg_334" to="agg_result_V_i1" fromId="334" toId="114">
</dataflow>
<dataflow id="342" from="colours_V_load_1" to="agg_result_V_i1" fromId="113" toId="114">
</dataflow>
<dataflow id="343" from="ntiles_V" to="ntiles_V_load" fromId="171" toId="115">
</dataflow>
<dataflow id="344" from="agg_result_V_i" to="tmp1" fromId="112" toId="116">
</dataflow>
<dataflow id="345" from="possible_V" to="tmp1" fromId="38" toId="116">
</dataflow>
<dataflow id="346" from="pp_tile_V_load" to="p_058_0_in" fromId="34" toId="118">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="347" from="stg_117" to="p_058_0_in" fromId="117" toId="118">
</dataflow>
<dataflow id="348" from="t_V" to="p_058_0_in" fromId="119" toId="118">
<BackEdge/>
<condition id="107">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="349" from="stg_127" to="p_058_0_in" fromId="127" toId="118">
<BackEdge/>
</dataflow>
<dataflow id="350" from="p_058_0_in" to="t_V" fromId="118" toId="119">
</dataflow>
<dataflow id="352" from="stg_351" to="t_V" fromId="351" toId="119">
</dataflow>
<dataflow id="353" from="t_V" to="tmp_3" fromId="119" toId="120">
</dataflow>
<dataflow id="354" from="ntiles_V_load" to="tmp_3" fromId="115" toId="120">
</dataflow>
<dataflow id="355" from="tmp_3" to="stg_121" fromId="120" toId="121">
</dataflow>
<dataflow id="356" from="t_V" to="tmp_4" fromId="119" toId="122">
</dataflow>
<dataflow id="357" from="stg_195" to="r_V_10" fromId="195" toId="123">
</dataflow>
<dataflow id="358" from="tmp_4" to="r_V_10" fromId="122" toId="123">
</dataflow>
<dataflow id="359" from="agg_result_V_i1" to="tmp2" fromId="114" toId="124">
</dataflow>
<dataflow id="360" from="r_V_10" to="tmp2" fromId="123" toId="124">
</dataflow>
<dataflow id="361" from="tmp2" to="r_V_2" fromId="124" toId="125">
</dataflow>
<dataflow id="362" from="tmp1" to="r_V_2" fromId="116" toId="125">
</dataflow>
<dataflow id="363" from="r_V_2" to="tmp_5" fromId="125" toId="126">
</dataflow>
<dataflow id="365" from="stg_364" to="tmp_5" fromId="364" toId="126">
</dataflow>
<dataflow id="366" from="tmp_5" to="stg_127" fromId="126" toId="127">
</dataflow>
<dataflow id="367" from="t_V" to="stg_128" fromId="119" toId="128">
</dataflow>
<dataflow id="368" from="pp_tile_V_addr" to="stg_128" fromId="32" toId="128">
</dataflow>
<dataflow id="370" from="stg_369" to="stg_129" fromId="369" toId="129">
</dataflow>
<dataflow id="371" from="pp_rot_V_addr" to="stg_129" fromId="24" toId="129">
</dataflow>
<dataflow id="372" from="r_V_10" to="p_s" fromId="123" toId="130">
</dataflow>
<dataflow id="373" from="stg_334" to="p_s" fromId="334" toId="130">
</dataflow>
<dataflow id="374" from="possible_V" to="tmp_6" fromId="38" toId="131">
</dataflow>
<dataflow id="375" from="p_s" to="tmp_6" fromId="130" toId="131">
</dataflow>
<dataflow id="376" from="tmp_6" to="stg_132" fromId="131" toId="132">
</dataflow>
<dataflow id="377" from="avail_V" to="stg_132" fromId="167" toId="132">
</dataflow>
<dataflow id="379" from="stg_378" to="p_0" fromId="378" toId="134">
<condition id="108">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="380" from="stg_31" to="p_0" fromId="31" toId="134">
</dataflow>
<dataflow id="381" from="stg_378" to="p_0" fromId="378" toId="134">
<condition id="109">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="382" from="stg_133" to="p_0" fromId="133" toId="134">
</dataflow>
<dataflow id="384" from="stg_383" to="p_0" fromId="383" toId="134">
<condition id="110">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="385" from="stg_121" to="p_0" fromId="121" toId="134">
</dataflow>
<dataflow id="386" from="p_0" to="stg_135" fromId="134" toId="135">
</dataflow>
<dataflow id="387" from="tmp_s" to="stg_2" fromId="27" toId="2">
</dataflow>
<dataflow id="388" from="tmp_i" to="stg_3" fromId="41" toId="3">
</dataflow>
<dataflow id="389" from="tmp_i_24" to="stg_14" fromId="73" toId="14">
</dataflow>
<dataflow id="390" from="tmp_i" to="stg_17" fromId="41" toId="17">
</dataflow>
<dataflow id="391" from="tmp_i_24" to="stg_17" fromId="73" toId="17">
</dataflow>
<dataflow id="392" from="tmp_26" to="stg_18" fromId="95" toId="18">
</dataflow>
<dataflow id="393" from="tmp_26" to="stg_19" fromId="95" toId="19">
</dataflow>
<dataflow id="394" from="tmp_26" to="stg_20" fromId="95" toId="20">
</dataflow>
<dataflow id="395" from="tmp_s" to="stg_21" fromId="27" toId="21">
</dataflow>
<dataflow id="396" from="tmp_3" to="stg_21" fromId="120" toId="21">
</dataflow>
<dataflow id="397" from="tmp_5" to="stg_21" fromId="126" toId="21">
</dataflow>
</dataflows>


</stg>
