{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586996456214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586996456220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 15 21:20:55 2020 " "Processing started: Wed Apr 15 21:20:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586996456220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586996456220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586996456221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586996457386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586996457387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_line_counter/sprite_line_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_line_counter/sprite_line_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_line_counter " "Found entity 1: sprite_line_counter" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586996506636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586996506636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/printModule/printModule.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/printModule/printModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 printModule " "Found entity 1: printModule" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586996506643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586996506643 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sprite_line_counter sprite_line_counter.v(32) " "Verilog HDL Parameter Declaration warning at sprite_line_counter.v(32): Parameter Declaration in module \"sprite_line_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1586996506646 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "printModule printModule.v(40) " "Verilog HDL Parameter Declaration warning at printModule.v(40): Parameter Declaration in module \"printModule\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1586996506649 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "printModule printModule.v(41) " "Verilog HDL Parameter Declaration warning at printModule.v(41): Parameter Declaration in module \"printModule\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1586996506650 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "printModule printModule.v(46) " "Verilog HDL Parameter Declaration warning at printModule.v(46): Parameter Declaration in module \"printModule\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1586996506650 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "printModule printModule.v(47) " "Verilog HDL Parameter Declaration warning at printModule.v(47): Parameter Declaration in module \"printModule\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1586996506651 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "printModule printModule.v(48) " "Verilog HDL Parameter Declaration warning at printModule.v(48): Parameter Declaration in module \"printModule\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1586996506651 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "printModule printModule.v(49) " "Verilog HDL Parameter Declaration warning at printModule.v(49): Parameter Declaration in module \"printModule\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1586996506651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "printModule " "Elaborating entity \"printModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586996507009 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "active_area printModule.v(79) " "Verilog HDL Always Construct warning at printModule.v(79): variable \"active_area\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586996507088 "|printModule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 printModule.v(123) " "Verilog HDL assignment warning at printModule.v(123): truncated value with size 32 to match size of target (18)" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586996507088 "|printModule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 printModule.v(134) " "Verilog HDL assignment warning at printModule.v(134): truncated value with size 10 to match size of target (9)" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586996507088 "|printModule"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "printModule.v(128) " "Verilog HDL Case Statement information at printModule.v(128): all case item expressions in this case statement are onehot" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 128 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1586996507088 "|printModule"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[0\] GND " "Pin \"memory_address\[0\]\" is stuck at GND" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586996510029 "|printModule|memory_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[1\] GND " "Pin \"memory_address\[1\]\" is stuck at GND" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586996510029 "|printModule|memory_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[2\] GND " "Pin \"memory_address\[2\]\" is stuck at GND" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586996510029 "|printModule|memory_address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[3\] GND " "Pin \"memory_address\[3\]\" is stuck at GND" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586996510029 "|printModule|memory_address[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[4\] GND " "Pin \"memory_address\[4\]\" is stuck at GND" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586996510029 "|printModule|memory_address[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[5\] GND " "Pin \"memory_address\[5\]\" is stuck at GND" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586996510029 "|printModule|memory_address[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[6\] GND " "Pin \"memory_address\[6\]\" is stuck at GND" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586996510029 "|printModule|memory_address[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[7\] GND " "Pin \"memory_address\[7\]\" is stuck at GND" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586996510029 "|printModule|memory_address[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[8\] GND " "Pin \"memory_address\[8\]\" is stuck at GND" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586996510029 "|printModule|memory_address[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[9\] VCC " "Pin \"memory_address\[9\]\" is stuck at VCC" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586996510029 "|printModule|memory_address[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[10\] GND " "Pin \"memory_address\[10\]\" is stuck at GND" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586996510029 "|printModule|memory_address[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[11\] GND " "Pin \"memory_address\[11\]\" is stuck at GND" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586996510029 "|printModule|memory_address[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[12\] GND " "Pin \"memory_address\[12\]\" is stuck at GND" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586996510029 "|printModule|memory_address[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[13\] GND " "Pin \"memory_address\[13\]\" is stuck at GND" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586996510029 "|printModule|memory_address[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[14\] VCC " "Pin \"memory_address\[14\]\" is stuck at VCC" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586996510029 "|printModule|memory_address[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[15\] VCC " "Pin \"memory_address\[15\]\" is stuck at VCC" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586996510029 "|printModule|memory_address[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[16\] VCC " "Pin \"memory_address\[16\]\" is stuck at VCC" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586996510029 "|printModule|memory_address[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1586996510029 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586996510498 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586996512376 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586996513224 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586996513224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "56 " "Implemented 56 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586996514667 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586996514667 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586996514667 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586996514667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "957 " "Peak virtual memory: 957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586996514719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 15 21:21:54 2020 " "Processing ended: Wed Apr 15 21:21:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586996514719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586996514719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:14 " "Total CPU time (on all processors): 00:02:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586996514719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586996514719 ""}
