$date
	Sun Oct 23 09:42:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#585409
b100 !
1"
#585410
b100 &
b100 %
1$
#585411
0"
#585414
b10 &
b10 %
#585418
b1 &
b1 %
1#
#585422
b0 &
0#
b0 %
0$
#1558397
b10010 !
1"
#1558398
b10010 &
b10010 %
1$
#1558399
0"
#1558402
b1001 &
b1001 %
#1558406
b11100 &
b11100 %
#1558410
b1110 &
b1110 %
#1558414
b111 &
b111 %
#1558418
b10110 &
b10110 %
#1558422
b1011 &
b1011 %
#1558426
b100010 &
b100010 %
#1558430
b10001 &
b10001 %
#1558434
b110100 &
b110100 %
#1558438
b11010 &
b11010 %
#1558442
b1101 &
b1101 %
#1558446
b101000 &
b101000 %
#1558450
b10100 &
b10100 %
#1558454
b1010 &
b1010 %
#1558458
b101 &
b101 %
#1558462
b10000 &
b10000 %
#1558466
b1000 &
b1000 %
#1558470
b100 &
b100 %
#1558474
b10 &
b10 %
#1558478
b1 &
1#
b1 %
#1558482
b0 &
b0 %
0#
0$
#2591565
b110 !
1"
#2591566
b110 &
b110 %
1$
#2591567
0"
#2591570
b11 &
b11 %
#2591574
b1010 &
b1010 %
#2591578
b101 &
b101 %
#2591582
b10000 &
b10000 %
#2591586
b1000 &
b1000 %
#2591590
b100 &
b100 %
#2591594
b10 &
b10 %
#2591598
b1 &
1#
b1 %
#2591602
b0 &
b0 %
0#
0$
#4500012
