

================================================================
== Vitis HLS Report for 'single_heap_sort'
================================================================
* Date:           Wed Apr 26 16:22:05 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.000 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+----------+----------------+---------------+-----------+-----------+---------+----------+
        |                       |      Latency (cycles)     |   Iteration   |  Initiation Interval  |   Trip  |          |
        |       Loop Name       |    min   |       max      |    Latency    |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+----------+----------------+---------------+-----------+-----------+---------+----------+
        |- heap_sort_procedure  |  27500000|  62500015000000|  11 ~ 25000006|          -|          -|  2500000|        no|
        |- VITIS_LOOP_79_1      |         ?|               ?|              ?|          -|          -|  5000000|        no|
        +-----------------------+----------+----------------+---------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 9 
5 --> 6 
6 --> 7 8 
7 --> 8 
8 --> 4 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 10 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln69 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [sort_seperate_bucket/single_heap_sort.c:69]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln75 = store i23 2499999, i23 %i_1" [sort_seperate_bucket/single_heap_sort.c:75]   --->   Operation 16 'store' 'store_ln75' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.inc" [sort_seperate_bucket/single_heap_sort.c:75]   --->   Operation 17 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_2 = load i23 %i_1" [sort_seperate_bucket/single_heap_sort.c:70]   --->   Operation 18 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %i_2, i32 22" [sort_seperate_bucket/single_heap_sort.c:75]   --->   Operation 19 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2500000, i64 2500000, i64 2500000"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %tmp, void %for.inc.split, void %for.inc5.preheader" [sort_seperate_bucket/single_heap_sort.c:75]   --->   Operation 21 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i23 %i_2" [sort_seperate_bucket/single_heap_sort.c:70]   --->   Operation 22 'trunc' 'trunc_ln70' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.38ns)   --->   "%call_ln70 = call void @single_heap_sort_Pipeline_VITIS_LOOP_44_1, i22 %trunc_ln70, i32 %input_r" [sort_seperate_bucket/single_heap_sort.c:70]   --->   Operation 23 'call' 'call_ln70' <Predicate = (!tmp)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.82ns)   --->   "%i = add i23 %i_2, i23 8388607" [sort_seperate_bucket/single_heap_sort.c:75]   --->   Operation 24 'add' 'i' <Predicate = (!tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln75 = store i23 %i, i23 %i_1" [sort_seperate_bucket/single_heap_sort.c:75]   --->   Operation 25 'store' 'store_ln75' <Predicate = (!tmp)> <Delay = 0.38>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1"   --->   Operation 26 'alloca' 'j_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i32 %input_r, i64 0, i64 0" [sort_seperate_bucket/single_heap_sort.c:10]   --->   Operation 27 'getelementptr' 'input_r_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln79 = store i24 4999999, i24 %j_1" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 28 'store' 'store_ln79' <Predicate = (tmp)> <Delay = 0.38>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc5" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 29 'br' 'br_ln79' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [sort_seperate_bucket/single_heap_sort.c:70]   --->   Operation 30 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln70 = call void @single_heap_sort_Pipeline_VITIS_LOOP_44_1, i22 %trunc_ln70, i32 %input_r" [sort_seperate_bucket/single_heap_sort.c:70]   --->   Operation 31 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.inc" [sort_seperate_bucket/single_heap_sort.c:75]   --->   Operation 32 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.24>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%j = load i24 %j_1" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 33 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i24 %j" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 34 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %j, i32 23" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 35 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5000000, i64 5000000, i64 5000000"   --->   Operation 36 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %tmp_1, void %for.inc5.split, void %for.inc15.preheader" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 37 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i24 %j" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 38 'zext' 'zext_ln79' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (1.24ns)   --->   "%temp = load i23 %input_r_addr" [sort_seperate_bucket/single_heap_sort.c:10]   --->   Operation 39 'load' 'temp' <Predicate = (!tmp_1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%input_r_addr_1 = getelementptr i32 %input_r, i64 0, i64 %zext_ln79" [sort_seperate_bucket/single_heap_sort.c:11]   --->   Operation 40 'getelementptr' 'input_r_addr_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (1.24ns)   --->   "%input_r_load = load i23 %input_r_addr_1" [sort_seperate_bucket/single_heap_sort.c:11]   --->   Operation 41 'load' 'input_r_load' <Predicate = (!tmp_1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_4 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @single_heap_sort_Pipeline_output_data, i32 %input_r, i32 %output_r"   --->   Operation 42 'call' 'call_ln0' <Predicate = (tmp_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 2.49>
ST_5 : Operation 43 [1/2] (1.24ns)   --->   "%temp = load i23 %input_r_addr" [sort_seperate_bucket/single_heap_sort.c:10]   --->   Operation 43 'load' 'temp' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_5 : Operation 44 [1/2] (1.24ns)   --->   "%input_r_load = load i23 %input_r_addr_1" [sort_seperate_bucket/single_heap_sort.c:11]   --->   Operation 44 'load' 'input_r_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_5 : Operation 45 [1/1] (1.24ns)   --->   "%store_ln11 = store i32 %input_r_load, i23 %input_r_addr" [sort_seperate_bucket/single_heap_sort.c:11]   --->   Operation 45 'store' 'store_ln11' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>

State 6 <SV = 4> <Delay = 1.24>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [sort_seperate_bucket/single_heap_sort.c:71]   --->   Operation 46 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.24ns)   --->   "%store_ln12 = store i32 %temp, i23 %input_r_addr_1" [sort_seperate_bucket/single_heap_sort.c:12]   --->   Operation 47 'store' 'store_ln12' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_6 : Operation 48 [1/1] (0.76ns)   --->   "%icmp_ln44 = icmp_sgt  i24 %j, i24 0" [sort_seperate_bucket/single_heap_sort.c:44]   --->   Operation 48 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.cond.cleanup.i, void %for.body.i11.preheader" [sort_seperate_bucket/single_heap_sort.c:44]   --->   Operation 49 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 50 [2/2] (0.00ns)   --->   "%targetBlock2 = call i1 @single_heap_sort_Pipeline_VITIS_LOOP_44_11, i23 %trunc_ln79, i32 %input_r, i23 %trunc_ln79" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 50 'call' 'targetBlock2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 3.99>
ST_8 : Operation 51 [1/2] (3.99ns)   --->   "%targetBlock2 = call i1 @single_heap_sort_Pipeline_VITIS_LOOP_44_11, i23 %trunc_ln79, i32 %input_r, i23 %trunc_ln79" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 51 'call' 'targetBlock2' <Predicate = (icmp_ln44)> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %targetBlock2, void %single_maxHeapify.exit40, void %for.cond.cleanup.i" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 52 'br' 'br_ln79' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln44 = br void %single_maxHeapify.exit40" [sort_seperate_bucket/single_heap_sort.c:44]   --->   Operation 53 'br' 'br_ln44' <Predicate = (targetBlock2) | (!icmp_ln44)> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.83ns)   --->   "%add_ln79 = add i24 %j, i24 16777215" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 54 'add' 'add_ln79' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln79 = store i24 %add_ln79, i24 %j_1" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 55 'store' 'store_ln79' <Predicate = true> <Delay = 0.38>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc5" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 56 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @single_heap_sort_Pipeline_output_data, i32 %input_r, i32 %output_r"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln92 = ret" [sort_seperate_bucket/single_heap_sort.c:92]   --->   Operation 58 'ret' 'ret_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'store' operation ('store_ln75', sort_seperate_bucket/single_heap_sort.c:75) of constant 2499999 on local variable 'i' [9]  (0.387 ns)

 <State 2>: 1.21ns
The critical path consists of the following:
	'load' operation ('i', sort_seperate_bucket/single_heap_sort.c:70) on local variable 'i' [12]  (0 ns)
	'add' operation ('i', sort_seperate_bucket/single_heap_sort.c:75) [20]  (0.827 ns)
	'store' operation ('store_ln75', sort_seperate_bucket/single_heap_sort.c:75) of variable 'i', sort_seperate_bucket/single_heap_sort.c:75 on local variable 'i' [21]  (0.387 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.25ns
The critical path consists of the following:
	'load' operation ('temp', sort_seperate_bucket/single_heap_sort.c:10) on array 'input_r' [37]  (1.25 ns)

 <State 5>: 2.5ns
The critical path consists of the following:
	'load' operation ('input_r_load', sort_seperate_bucket/single_heap_sort.c:11) on array 'input_r' [39]  (1.25 ns)
	'store' operation ('store_ln11', sort_seperate_bucket/single_heap_sort.c:11) of variable 'input_r_load', sort_seperate_bucket/single_heap_sort.c:11 on array 'input_r' [40]  (1.25 ns)

 <State 6>: 1.25ns
The critical path consists of the following:
	'store' operation ('store_ln12', sort_seperate_bucket/single_heap_sort.c:12) of variable 'temp', sort_seperate_bucket/single_heap_sort.c:10 on array 'input_r' [41]  (1.25 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 4ns
The critical path consists of the following:
	'call' operation ('targetBlock2', sort_seperate_bucket/single_heap_sort.c:79) to 'single_heap_sort_Pipeline_VITIS_LOOP_44_11' [45]  (4 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
