{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584726151828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584726151830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 20 14:42:31 2020 " "Processing started: Fri Mar 20 14:42:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584726151830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584726151830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584726151830 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1584726152113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file Memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.v" "" { Text "/home/pedro/projetos_quartus/Processador/Memoria.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584726168153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584726168153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/pedro/projetos_quartus/Processador/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584726168154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584726168154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file Registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador.v" "" { Text "/home/pedro/projetos_quartus/Processador/Registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584726168155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584726168155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipFlopD.v 1 1 " "Found 1 design units, including 1 entities, in source file FlipFlopD.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.v" "" { Text "/home/pedro/projetos_quartus/Processador/FlipFlopD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584726168156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584726168156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodificadorInstrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file DecodificadorInstrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorInstrucoes " "Found entity 1: DecodificadorInstrucoes" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584726168157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584726168157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.v 1 1 " "Found 1 design units, including 1 entities, in source file ULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "/home/pedro/projetos_quartus/Processador/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584726168158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584726168158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX2.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.v" "" { Text "/home/pedro/projetos_quartus/Processador/MUX2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584726168158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584726168158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX4.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4 " "Found entity 1: MUX4" {  } { { "MUX4.v" "" { Text "/home/pedro/projetos_quartus/Processador/MUX4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584726168159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584726168159 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T0 t0 UnidadeControle.v(38) " "Verilog HDL Declaration information at UnidadeControle.v(38): object \"T0\" differs only in case from object \"t0\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos_quartus/Processador/UnidadeControle.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584726168160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T1 t1 UnidadeControle.v(39) " "Verilog HDL Declaration information at UnidadeControle.v(39): object \"T1\" differs only in case from object \"t1\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos_quartus/Processador/UnidadeControle.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584726168160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T2 t2 UnidadeControle.v(40) " "Verilog HDL Declaration information at UnidadeControle.v(40): object \"T2\" differs only in case from object \"t2\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos_quartus/Processador/UnidadeControle.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584726168160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T3 t3 UnidadeControle.v(41) " "Verilog HDL Declaration information at UnidadeControle.v(41): object \"T3\" differs only in case from object \"t3\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos_quartus/Processador/UnidadeControle.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584726168160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T4 t4 UnidadeControle.v(42) " "Verilog HDL Declaration information at UnidadeControle.v(42): object \"T4\" differs only in case from object \"t4\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos_quartus/Processador/UnidadeControle.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584726168161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T5 t5 UnidadeControle.v(43) " "Verilog HDL Declaration information at UnidadeControle.v(43): object \"T5\" differs only in case from object \"t5\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos_quartus/Processador/UnidadeControle.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584726168161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T6 t6 UnidadeControle.v(44) " "Verilog HDL Declaration information at UnidadeControle.v(44): object \"T6\" differs only in case from object \"t6\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos_quartus/Processador/UnidadeControle.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584726168161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T7 t7 UnidadeControle.v(45) " "Verilog HDL Declaration information at UnidadeControle.v(45): object \"T7\" differs only in case from object \"t7\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos_quartus/Processador/UnidadeControle.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584726168161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T8 t8 UnidadeControle.v(46) " "Verilog HDL Declaration information at UnidadeControle.v(46): object \"T8\" differs only in case from object \"t8\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos_quartus/Processador/UnidadeControle.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584726168161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T9 t9 UnidadeControle.v(47) " "Verilog HDL Declaration information at UnidadeControle.v(47): object \"T9\" differs only in case from object \"t9\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos_quartus/Processador/UnidadeControle.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584726168161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeControle.v 1 1 " "Found 1 design units, including 1 entities, in source file UnidadeControle.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos_quartus/Processador/UnidadeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584726168161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584726168161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "/home/pedro/projetos_quartus/Processador/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584726168163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584726168163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1584726168266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC\"" {  } { { "CPU.v" "PC" { Text "/home/pedro/projetos_quartus/Processador/CPU.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726168271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ProgramCounter.v(19) " "Verilog HDL assignment warning at ProgramCounter.v(19): truncated value with size 32 to match size of target (16)" {  } { { "ProgramCounter.v" "" { Text "/home/pedro/projetos_quartus/Processador/ProgramCounter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584726168272 "|CPU|ProgramCounter:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:muxREM " "Elaborating entity \"MUX2\" for hierarchy \"MUX2:muxREM\"" {  } { { "CPU.v" "muxREM" { Text "/home/pedro/projetos_quartus/Processador/CPU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726168273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:REM " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:REM\"" {  } { { "CPU.v" "REM" { Text "/home/pedro/projetos_quartus/Processador/CPU.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726168275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:MEM " "Elaborating entity \"Memoria\" for hierarchy \"Memoria:MEM\"" {  } { { "CPU.v" "MEM" { Text "/home/pedro/projetos_quartus/Processador/CPU.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726168276 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "11 0 65535 Memoria.v(21) " "Verilog HDL warning at Memoria.v(21): number of words (11) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "Memoria.v" "" { Text "/home/pedro/projetos_quartus/Processador/Memoria.v" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1584726168869 "|CPU|Memoria:MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 MUX4:muxRDM " "Elaborating entity \"MUX4\" for hierarchy \"MUX4:muxRDM\"" {  } { { "CPU.v" "muxRDM" { Text "/home/pedro/projetos_quartus/Processador/CPU.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726361306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorInstrucoes DecodificadorInstrucoes:DECOD " "Elaborating entity \"DecodificadorInstrucoes\" for hierarchy \"DecodificadorInstrucoes:DECOD\"" {  } { { "CPU.v" "DECOD" { Text "/home/pedro/projetos_quartus/Processador/CPU.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726361307 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DecodificadorInstrucoes.v(28) " "Verilog HDL Case Statement warning at DecodificadorInstrucoes.v(28): incomplete case statement has no default case item" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1584726361309 "|CPU|DecodificadorInstrucoes:DECOD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operacao DecodificadorInstrucoes.v(28) " "Verilog HDL Always Construct warning at DecodificadorInstrucoes.v(28): inferring latch(es) for variable \"operacao\", which holds its previous value in one or more paths through the always construct" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584726361309 "|CPU|DecodificadorInstrucoes:DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[0\] DecodificadorInstrucoes.v(28) " "Inferred latch for \"operacao\[0\]\" at DecodificadorInstrucoes.v(28)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584726361309 "|CPU|DecodificadorInstrucoes:DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[1\] DecodificadorInstrucoes.v(28) " "Inferred latch for \"operacao\[1\]\" at DecodificadorInstrucoes.v(28)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584726361309 "|CPU|DecodificadorInstrucoes:DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[2\] DecodificadorInstrucoes.v(28) " "Inferred latch for \"operacao\[2\]\" at DecodificadorInstrucoes.v(28)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584726361309 "|CPU|DecodificadorInstrucoes:DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[3\] DecodificadorInstrucoes.v(28) " "Inferred latch for \"operacao\[3\]\" at DecodificadorInstrucoes.v(28)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584726361309 "|CPU|DecodificadorInstrucoes:DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[4\] DecodificadorInstrucoes.v(28) " "Inferred latch for \"operacao\[4\]\" at DecodificadorInstrucoes.v(28)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584726361309 "|CPU|DecodificadorInstrucoes:DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[5\] DecodificadorInstrucoes.v(28) " "Inferred latch for \"operacao\[5\]\" at DecodificadorInstrucoes.v(28)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584726361309 "|CPU|DecodificadorInstrucoes:DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[6\] DecodificadorInstrucoes.v(28) " "Inferred latch for \"operacao\[6\]\" at DecodificadorInstrucoes.v(28)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584726361309 "|CPU|DecodificadorInstrucoes:DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[7\] DecodificadorInstrucoes.v(28) " "Inferred latch for \"operacao\[7\]\" at DecodificadorInstrucoes.v(28)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584726361309 "|CPU|DecodificadorInstrucoes:DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[8\] DecodificadorInstrucoes.v(28) " "Inferred latch for \"operacao\[8\]\" at DecodificadorInstrucoes.v(28)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584726361309 "|CPU|DecodificadorInstrucoes:DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[9\] DecodificadorInstrucoes.v(28) " "Inferred latch for \"operacao\[9\]\" at DecodificadorInstrucoes.v(28)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584726361309 "|CPU|DecodificadorInstrucoes:DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[10\] DecodificadorInstrucoes.v(28) " "Inferred latch for \"operacao\[10\]\" at DecodificadorInstrucoes.v(28)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584726361309 "|CPU|DecodificadorInstrucoes:DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[11\] DecodificadorInstrucoes.v(28) " "Inferred latch for \"operacao\[11\]\" at DecodificadorInstrucoes.v(28)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584726361309 "|CPU|DecodificadorInstrucoes:DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[12\] DecodificadorInstrucoes.v(28) " "Inferred latch for \"operacao\[12\]\" at DecodificadorInstrucoes.v(28)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584726361309 "|CPU|DecodificadorInstrucoes:DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[13\] DecodificadorInstrucoes.v(28) " "Inferred latch for \"operacao\[13\]\" at DecodificadorInstrucoes.v(28)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584726361309 "|CPU|DecodificadorInstrucoes:DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[14\] DecodificadorInstrucoes.v(28) " "Inferred latch for \"operacao\[14\]\" at DecodificadorInstrucoes.v(28)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584726361309 "|CPU|DecodificadorInstrucoes:DECOD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[15\] DecodificadorInstrucoes.v(28) " "Inferred latch for \"operacao\[15\]\" at DecodificadorInstrucoes.v(28)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584726361309 "|CPU|DecodificadorInstrucoes:DECOD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:UC " "Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:UC\"" {  } { { "CPU.v" "UC" { Text "/home/pedro/projetos_quartus/Processador/CPU.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726361310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "CPU.v" "ULA" { Text "/home/pedro/projetos_quartus/Processador/CPU.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726361312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopD FlipFlopD:ffN " "Elaborating entity \"FlipFlopD\" for hierarchy \"FlipFlopD:ffN\"" {  } { { "CPU.v" "ffN" { Text "/home/pedro/projetos_quartus/Processador/CPU.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726361313 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1584726363043 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Memoria:MEM\|ram_rtl_0 " "Inferred RAM node \"Memoria:MEM\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1584726363044 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Memoria:MEM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Memoria:MEM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1584726363191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1584726363191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1584726363191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1584726363191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1584726363191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1584726363191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1584726363191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1584726363191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1584726363191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1584726363191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1584726363191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1584726363191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1584726363191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1584726363191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Processador.ram0_Memoria_e03d9be0.hdl.mif " "Parameter INIT_FILE set to db/Processador.ram0_Memoria_e03d9be0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1584726363191 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1584726363191 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1584726363191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:MEM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"Memoria:MEM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584726363278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:MEM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"Memoria:MEM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726363279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726363279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726363279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726363279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726363279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726363279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726363279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726363279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726363279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726363279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726363279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726363279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726363279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726363279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Processador.ram0_Memoria_e03d9be0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Processador.ram0_Memoria_e03d9be0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584726363279 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584726363279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dcj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dcj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dcj1 " "Found entity 1: altsyncram_dcj1" {  } { { "db/altsyncram_dcj1.tdf" "" { Text "/home/pedro/projetos_quartus/Processador/db/altsyncram_dcj1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584726363378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584726363378 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/pedro/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1584726363412 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/pedro/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1584726363420 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/pedro/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1584726363526 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/pedro/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1584726363533 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/pedro/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1584726363639 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/pedro/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1584726363646 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/pedro/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1584726363752 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/pedro/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1584726363759 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/pedro/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1584726363878 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/pedro/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1584726363890 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/pedro/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1584726364006 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/pedro/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1584726364014 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/pedro/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1584726364121 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/pedro/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1584726364128 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/pedro/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1584726364235 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/pedro/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1584726364242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "/home/pedro/projetos_quartus/Processador/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584726364408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584726364408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "/home/pedro/projetos_quartus/Processador/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584726364458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584726364458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "/home/pedro/projetos_quartus/Processador/db/mux_qob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584726364515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584726364515 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1584726365413 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/pedro/projetos_quartus/Processador/output_files/Processador.map.smsg " "Generated suppressed messages file /home/pedro/projetos_quartus/Processador/output_files/Processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1584726367136 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1584726367429 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584726367429 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "837 " "Implemented 837 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1584726367584 ""} { "Info" "ICUT_CUT_TM_OPINS" "157 " "Implemented 157 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1584726367584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "535 " "Implemented 535 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1584726367584 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1584726367584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1584726367584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1149 " "Peak virtual memory: 1149 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584726367597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 20 14:46:07 2020 " "Processing ended: Fri Mar 20 14:46:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584726367597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:36 " "Elapsed time: 00:03:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584726367597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:01 " "Total CPU time (on all processors): 00:04:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584726367597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584726367597 ""}
