============================================================
   Tang Dynasty, V4.4.433
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.4.433/bin/td.exe
   Built at =   17:57:18 Feb 26 2019
   Run by =     Administrator
   Run Date =   Tue May  7 14:16:09 2019

   Run on =     JSB-C
============================================================
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file Source/TOP.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in Source/TOP.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-5013 WARNING: Undriven net: model "TOP" / net "LEDs[0]" in Source/TOP.v(13)
SYN-5014 WARNING: the net's pin: pin "LEDs[0]" in Source/TOP.v(13)
SYN-5013 WARNING: Undriven net: model "TOP" / net "LEDs[1]" in Source/TOP.v(13)
SYN-5014 WARNING: the net's pin: pin "LEDs[1]" in Source/TOP.v(13)
SYN-5013 WARNING: Undriven net: model "TOP" / net "LEDs[2]" in Source/TOP.v(13)
SYN-5014 WARNING: the net's pin: pin "LEDs[2]" in Source/TOP.v(13)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model TOP
SYN-1014 : Optimize round 1
SYN-1032 : 3/0 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |0      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "read_adc ../Tangio.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
USR-8052 ERROR: Cannot find pin LCDBK in the model TOP.
USR-8064 ERROR: Read ../Tangio.adc error-out.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1011 : Flatten model TOP
SYN-1014 : Optimize round 1
SYN-1032 : 3/1 useful/useless nets, 1/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |0      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "read_adc ../Tangio.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
USR-8052 ERROR: Cannot find pin LCDBK in the model TOP.
USR-8064 ERROR: Read ../Tangio.adc error-out.
HDL-1007 : analyze verilog file Source/TOP.v
HDL-8007 ERROR: 'LCDBK' is not declared in Source/TOP.v(7)
HDL-8007 ERROR: 'LCD_CLK' is not declared in Source/TOP.v(8)
HDL-8007 ERROR: 'LCD_HSYNC' is not declared in Source/TOP.v(9)
HDL-8007 ERROR: 'LCD_VSYNC' is not declared in Source/TOP.v(10)
HDL-8007 ERROR: 'LCD_DEN' is not declared in Source/TOP.v(12)
HDL-8007 ERROR: 'LCD_R' is not declared in Source/TOP.v(14)
HDL-8007 ERROR: 'LCD_G' is not declared in Source/TOP.v(15)
HDL-8007 ERROR: 'LCD_B' is not declared in Source/TOP.v(16)
HDL-8007 ERROR: ignore module module due to previous errors in Source/TOP.v(25)
HDL-1007 : Verilog file 'Source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-8007 ERROR: 'LCDBK' is not declared in Source/TOP.v(7)
HDL-8007 ERROR: 'LCD_CLK' is not declared in Source/TOP.v(8)
HDL-8007 ERROR: 'LCD_HSYNC' is not declared in Source/TOP.v(9)
HDL-8007 ERROR: 'LCD_VSYNC' is not declared in Source/TOP.v(10)
HDL-8007 ERROR: 'LCD_DEN' is not declared in Source/TOP.v(12)
HDL-8007 ERROR: 'LCD_R' is not declared in Source/TOP.v(14)
HDL-8007 ERROR: 'LCD_G' is not declared in Source/TOP.v(15)
HDL-8007 ERROR: 'LCD_B' is not declared in Source/TOP.v(16)
HDL-8007 ERROR: ignore module module due to previous errors in Source/TOP.v(25)
HDL-1007 : Verilog file 'Source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in Source/TOP.v(6)
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in Source/TOP.v(6)
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in Source/TOP.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-5013 WARNING: Undriven net: model "TOP" / net "LEDs[0]" in Source/TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "LEDs[0]" in Source/TOP.v(12)
SYN-5013 WARNING: Undriven net: model "TOP" / net "LEDs[1]" in Source/TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "LEDs[1]" in Source/TOP.v(12)
SYN-5013 WARNING: Undriven net: model "TOP" / net "LEDs[2]" in Source/TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "LEDs[2]" in Source/TOP.v(12)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model TOP
SYN-1014 : Optimize round 1
SYN-1032 : 3/0 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |0      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6/3 useful/useless nets, 7/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6/1 useful/useless nets, 7/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 6/1 useful/useless nets, 7/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 7/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 0/7 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%
#clknet                 0   out of     16    0.00%
  #gclk                 0

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |0     |0     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
RUN-1001 : There are total 7 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 6 nets
RUN-1001 : 5 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6 instances, 0 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 10, tnet num: 5, tinst num: 6, tnode num: 10, tedge num: 5.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 2 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001151s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 0
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 1.000000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 0, overlap = 0
PHY-3002 : Step(2): len = 0, overlap = 0
PHY-3002 : Step(3): len = 0, overlap = 0
PHY-3002 : Step(4): len = 0, overlap = 0
PHY-3002 : Step(5): len = 0, overlap = 0
PHY-3002 : Step(6): len = 0, overlap = 0
PHY-3002 : Step(7): len = 0, overlap = 0
PHY-3002 : Step(8): len = 0, overlap = 0
PHY-3002 : Step(9): len = 0, overlap = 0
PHY-3002 : Step(10): len = 0, overlap = 0
PHY-3002 : Step(11): len = 0, overlap = 0
PHY-3002 : Step(12): len = 0, overlap = 0
PHY-3002 : Step(13): len = 0, overlap = 0
PHY-3002 : Step(14): len = 0, overlap = 0
PHY-3002 : Step(15): len = 0, overlap = 0
PHY-3002 : Step(16): len = 0, overlap = 0
PHY-3002 : Step(17): len = 0, overlap = 0
PHY-3002 : Step(18): len = 0, overlap = 0
PHY-3002 : Step(19): len = 0, overlap = 0
PHY-3002 : Step(20): len = 0, overlap = 0
PHY-3002 : Step(21): len = 0, overlap = 0
PHY-3002 : Step(22): len = 0, overlap = 0
PHY-3002 : Step(23): len = 0, overlap = 0
PHY-3002 : Step(24): len = 0, overlap = 0
PHY-3002 : Step(25): len = 0, overlap = 0
PHY-3002 : Step(26): len = 0, overlap = 0
PHY-3002 : Step(27): len = 0, overlap = 0
PHY-3002 : Step(28): len = 0, overlap = 0
PHY-3002 : Step(29): len = 0, overlap = 0
PHY-3002 : Step(30): len = 0, overlap = 0
PHY-3002 : Step(31): len = 0, overlap = 0
PHY-3002 : Step(32): len = 0, overlap = 0
PHY-3002 : Step(33): len = 0, overlap = 0
PHY-3002 : Step(34): len = 0, overlap = 0
PHY-3002 : Step(35): len = 0, overlap = 0
PHY-3002 : Step(36): len = 0, overlap = 0
PHY-3002 : Step(37): len = 0, overlap = 0
PHY-3002 : Step(38): len = 0, overlap = 0
PHY-3002 : Step(39): len = 0, overlap = 0
PHY-3002 : Step(40): len = 0, overlap = 0
PHY-3002 : Step(41): len = 0, overlap = 0
PHY-3002 : Step(42): len = 0, overlap = 0
PHY-3002 : Step(43): len = 0, overlap = 0
PHY-3002 : Step(44): len = 0, overlap = 0
PHY-3002 : Step(45): len = 0, overlap = 0
PHY-3002 : Step(46): len = 0, overlap = 0
PHY-3002 : Step(47): len = 0, overlap = 0
PHY-3002 : Step(48): len = 0, overlap = 0
PHY-3002 : Step(49): len = 0, overlap = 0
PHY-3002 : Step(50): len = 0, overlap = 0
PHY-3002 : Step(51): len = 0, overlap = 0
PHY-3002 : Step(52): len = 0, overlap = 0
PHY-3002 : Step(53): len = 0, overlap = 0
PHY-3002 : Step(54): len = 0, overlap = 0
PHY-3002 : Step(55): len = 0, overlap = 0
PHY-3002 : Step(56): len = 0, overlap = 0
PHY-3002 : Step(57): len = 0, overlap = 0
PHY-3002 : Step(58): len = 0, overlap = 0
PHY-3002 : Step(59): len = 0, overlap = 0
PHY-3002 : Step(60): len = 0, overlap = 0
PHY-3002 : Step(61): len = 0, overlap = 0
PHY-3002 : Step(62): len = 0, overlap = 0
PHY-3002 : Step(63): len = 0, overlap = 0
PHY-3002 : Step(64): len = 0, overlap = 0
PHY-3002 : Step(65): len = 0, overlap = 0
PHY-3002 : Step(66): len = 0, overlap = 0
PHY-3002 : Step(67): len = 0, overlap = 0
PHY-3002 : Step(68): len = 0, overlap = 0
PHY-3002 : Step(69): len = 0, overlap = 0
PHY-3002 : Step(70): len = 0, overlap = 0
PHY-3002 : Step(71): len = 0, overlap = 0
PHY-3002 : Step(72): len = 0, overlap = 0
PHY-3002 : Step(73): len = 0, overlap = 0
PHY-3002 : Step(74): len = 0, overlap = 0
PHY-3002 : Step(75): len = 0, overlap = 0
PHY-3002 : Step(76): len = 0, overlap = 0
PHY-3002 : Step(77): len = 0, overlap = 0
PHY-3002 : Step(78): len = 0, overlap = 0
PHY-3002 : Step(79): len = 0, overlap = 0
PHY-3002 : Step(80): len = 0, overlap = 0
PHY-3002 : Step(81): len = 0, overlap = 0
PHY-3002 : Step(82): len = 0, overlap = 0
PHY-3002 : Step(83): len = 0, overlap = 0
PHY-3002 : Step(84): len = 0, overlap = 0
PHY-3002 : Step(85): len = 0, overlap = 0
PHY-3002 : Step(86): len = 0, overlap = 0
PHY-3002 : Step(87): len = 0, overlap = 0
PHY-3002 : Step(88): len = 0, overlap = 0
PHY-3002 : Step(89): len = 0, overlap = 0
PHY-3002 : Step(90): len = 0, overlap = 0
PHY-3002 : Step(91): len = 0, overlap = 0
PHY-3002 : Step(92): len = 0, overlap = 0
PHY-3002 : Step(93): len = 0, overlap = 0
PHY-3002 : Step(94): len = 0, overlap = 0
PHY-3002 : Step(95): len = 0, overlap = 0
PHY-3002 : Step(96): len = 0, overlap = 0
PHY-3002 : Step(97): len = 0, overlap = 0
PHY-3002 : Step(98): len = 0, overlap = 0
PHY-3002 : Step(99): len = 0, overlap = 0
PHY-3002 : Step(100): len = 0, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004097s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 1.000000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(101): len = 0, overlap = 0
PHY-3002 : Step(102): len = 0, overlap = 0
PHY-3002 : Step(103): len = 0, overlap = 0
PHY-3002 : Step(104): len = 0, overlap = 0
PHY-3002 : Step(105): len = 0, overlap = 0
PHY-3002 : Step(106): len = 0, overlap = 0
PHY-3002 : Step(107): len = 0, overlap = 0
PHY-3002 : Step(108): len = 0, overlap = 0
PHY-3002 : Step(109): len = 0, overlap = 0
PHY-3002 : Step(110): len = 0, overlap = 0
PHY-3002 : Step(111): len = 0, overlap = 0
PHY-3002 : Step(112): len = 0, overlap = 0
PHY-3002 : Step(113): len = 0, overlap = 0
PHY-3002 : Step(114): len = 0, overlap = 0
PHY-3002 : Step(115): len = 0, overlap = 0
PHY-3002 : Step(116): len = 0, overlap = 0
PHY-3002 : Step(117): len = 0, overlap = 0
PHY-3002 : Step(118): len = 0, overlap = 0
PHY-3002 : Step(119): len = 0, overlap = 0
PHY-3002 : Step(120): len = 0, overlap = 0
PHY-3002 : Step(121): len = 0, overlap = 0
PHY-3002 : Step(122): len = 0, overlap = 0
PHY-3002 : Step(123): len = 0, overlap = 0
PHY-3002 : Step(124): len = 0, overlap = 0
PHY-3002 : Step(125): len = 0, overlap = 0
PHY-3002 : Step(126): len = 0, overlap = 0
PHY-3002 : Step(127): len = 0, overlap = 0
PHY-3002 : Step(128): len = 0, overlap = 0
PHY-3002 : Step(129): len = 0, overlap = 0
PHY-3002 : Step(130): len = 0, overlap = 0
PHY-3002 : Step(131): len = 0, overlap = 0
PHY-3002 : Step(132): len = 0, overlap = 0
PHY-3002 : Step(133): len = 0, overlap = 0
PHY-3002 : Step(134): len = 0, overlap = 0
PHY-3002 : Step(135): len = 0, overlap = 0
PHY-3002 : Step(136): len = 0, overlap = 0
PHY-3002 : Step(137): len = 0, overlap = 0
PHY-3002 : Step(138): len = 0, overlap = 0
PHY-3002 : Step(139): len = 0, overlap = 0
PHY-3002 : Step(140): len = 0, overlap = 0
PHY-3002 : Step(141): len = 0, overlap = 0
PHY-3002 : Step(142): len = 0, overlap = 0
PHY-3002 : Step(143): len = 0, overlap = 0
PHY-3002 : Step(144): len = 0, overlap = 0
PHY-3002 : Step(145): len = 0, overlap = 0
PHY-3002 : Step(146): len = 0, overlap = 0
PHY-3002 : Step(147): len = 0, overlap = 0
PHY-3002 : Step(148): len = 0, overlap = 0
PHY-3002 : Step(149): len = 0, overlap = 0
PHY-3002 : Step(150): len = 0, overlap = 0
PHY-3002 : Step(151): len = 0, overlap = 0
PHY-3002 : Step(152): len = 0, overlap = 0
PHY-3002 : Step(153): len = 0, overlap = 0
PHY-3002 : Step(154): len = 0, overlap = 0
PHY-3002 : Step(155): len = 0, overlap = 0
PHY-3002 : Step(156): len = 0, overlap = 0
PHY-3002 : Step(157): len = 0, overlap = 0
PHY-3002 : Step(158): len = 0, overlap = 0
PHY-3002 : Step(159): len = 0, overlap = 0
PHY-3002 : Step(160): len = 0, overlap = 0
PHY-3002 : Step(161): len = 0, overlap = 0
PHY-3002 : Step(162): len = 0, overlap = 0
PHY-3002 : Step(163): len = 0, overlap = 0
PHY-3002 : Step(164): len = 0, overlap = 0
PHY-3002 : Step(165): len = 0, overlap = 0
PHY-3002 : Step(166): len = 0, overlap = 0
PHY-3002 : Step(167): len = 0, overlap = 0
PHY-3002 : Step(168): len = 0, overlap = 0
PHY-3002 : Step(169): len = 0, overlap = 0
PHY-3002 : Step(170): len = 0, overlap = 0
PHY-3002 : Step(171): len = 0, overlap = 0
PHY-3002 : Step(172): len = 0, overlap = 0
PHY-3002 : Step(173): len = 0, overlap = 0
PHY-3002 : Step(174): len = 0, overlap = 0
PHY-3002 : Step(175): len = 0, overlap = 0
PHY-3002 : Step(176): len = 0, overlap = 0
PHY-3002 : Step(177): len = 0, overlap = 0
PHY-3002 : Step(178): len = 0, overlap = 0
PHY-3002 : Step(179): len = 0, overlap = 0
PHY-3002 : Step(180): len = 0, overlap = 0
PHY-3002 : Step(181): len = 0, overlap = 0
PHY-3002 : Step(182): len = 0, overlap = 0
PHY-3002 : Step(183): len = 0, overlap = 0
PHY-3002 : Step(184): len = 0, overlap = 0
PHY-3002 : Step(185): len = 0, overlap = 0
PHY-3002 : Step(186): len = 0, overlap = 0
PHY-3002 : Step(187): len = 0, overlap = 0
PHY-3002 : Step(188): len = 0, overlap = 0
PHY-3002 : Step(189): len = 0, overlap = 0
PHY-3002 : Step(190): len = 0, overlap = 0
PHY-3002 : Step(191): len = 0, overlap = 0
PHY-3002 : Step(192): len = 0, overlap = 0
PHY-3002 : Step(193): len = 0, overlap = 0
PHY-3002 : Step(194): len = 0, overlap = 0
PHY-3002 : Step(195): len = 0, overlap = 0
PHY-3002 : Step(196): len = 0, overlap = 0
PHY-3002 : Step(197): len = 0, overlap = 0
PHY-3002 : Step(198): len = 0, overlap = 0
PHY-3002 : Step(199): len = 0, overlap = 0
PHY-3002 : Step(200): len = 0, overlap = 0
PHY-3002 : Step(201): len = 0, overlap = 0
PHY-3002 : Step(202): len = 0, overlap = 0
PHY-3002 : Step(203): len = 0, overlap = 0
PHY-3002 : Step(204): len = 0, overlap = 0
PHY-3002 : Step(205): len = 0, overlap = 0
PHY-3002 : Step(206): len = 0, overlap = 0
PHY-3002 : Step(207): len = 0, overlap = 0
PHY-3002 : Step(208): len = 0, overlap = 0
PHY-3002 : Step(209): len = 0, overlap = 0
PHY-3002 : Step(210): len = 0, overlap = 0
PHY-3002 : Step(211): len = 0, overlap = 0
PHY-3002 : Step(212): len = 0, overlap = 0
PHY-3002 : Step(213): len = 0, overlap = 0
PHY-3002 : Step(214): len = 0, overlap = 0
PHY-3002 : Step(215): len = 0, overlap = 0
PHY-3002 : Step(216): len = 0, overlap = 0
PHY-3002 : Step(217): len = 0, overlap = 0
PHY-3002 : Step(218): len = 0, overlap = 0
PHY-3002 : Step(219): len = 0, overlap = 0
PHY-3002 : Step(220): len = 0, overlap = 0
PHY-3002 : Step(221): len = 0, overlap = 0
PHY-3002 : Step(222): len = 0, overlap = 0
PHY-3002 : Step(223): len = 0, overlap = 0
PHY-3002 : Step(224): len = 0, overlap = 0
PHY-3002 : Step(225): len = 0, overlap = 0
PHY-3002 : Step(226): len = 0, overlap = 0
PHY-3002 : Step(227): len = 0, overlap = 0
PHY-3002 : Step(228): len = 0, overlap = 0
PHY-3002 : Step(229): len = 0, overlap = 0
PHY-3002 : Step(230): len = 0, overlap = 0
PHY-3002 : Step(231): len = 0, overlap = 0
PHY-3002 : Step(232): len = 0, overlap = 0
PHY-3002 : Step(233): len = 0, overlap = 0
PHY-3002 : Step(234): len = 0, overlap = 0
PHY-3002 : Step(235): len = 0, overlap = 0
PHY-3002 : Step(236): len = 0, overlap = 0
PHY-3002 : Step(237): len = 0, overlap = 0
PHY-3002 : Step(238): len = 0, overlap = 0
PHY-3002 : Step(239): len = 0, overlap = 0
PHY-3002 : Step(240): len = 0, overlap = 0
PHY-3002 : Step(241): len = 0, overlap = 0
PHY-3002 : Step(242): len = 0, overlap = 0
PHY-3002 : Step(243): len = 0, overlap = 0
PHY-3002 : Step(244): len = 0, overlap = 0
PHY-3002 : Step(245): len = 0, overlap = 0
PHY-3002 : Step(246): len = 0, overlap = 0
PHY-3002 : Step(247): len = 0, overlap = 0
PHY-3002 : Step(248): len = 0, overlap = 0
PHY-3002 : Step(249): len = 0, overlap = 0
PHY-3002 : Step(250): len = 0, overlap = 0
PHY-3002 : Step(251): len = 0, overlap = 0
PHY-3002 : Step(252): len = 0, overlap = 0
PHY-3002 : Step(253): len = 0, overlap = 0
PHY-3002 : Step(254): len = 0, overlap = 0
PHY-3002 : Step(255): len = 0, overlap = 0
PHY-3002 : Step(256): len = 0, overlap = 0
PHY-3002 : Step(257): len = 0, overlap = 0
PHY-3002 : Step(258): len = 0, overlap = 0
PHY-3002 : Step(259): len = 0, overlap = 0
PHY-3002 : Step(260): len = 0, overlap = 0
PHY-3002 : Step(261): len = 0, overlap = 0
PHY-3002 : Step(262): len = 0, overlap = 0
PHY-3002 : Step(263): len = 0, overlap = 0
PHY-3002 : Step(264): len = 0, overlap = 0
PHY-3002 : Step(265): len = 0, overlap = 0
PHY-3002 : Step(266): len = 0, overlap = 0
PHY-3002 : Step(267): len = 0, overlap = 0
PHY-3002 : Step(268): len = 0, overlap = 0
PHY-3002 : Step(269): len = 0, overlap = 0
PHY-3002 : Step(270): len = 0, overlap = 0
PHY-3002 : Step(271): len = 0, overlap = 0
PHY-3002 : Step(272): len = 0, overlap = 0
PHY-3002 : Step(273): len = 0, overlap = 0
PHY-3002 : Step(274): len = 0, overlap = 0
PHY-3002 : Step(275): len = 0, overlap = 0
PHY-3002 : Step(276): len = 0, overlap = 0
PHY-3002 : Step(277): len = 0, overlap = 0
PHY-3002 : Step(278): len = 0, overlap = 0
PHY-3002 : Step(279): len = 0, overlap = 0
PHY-3002 : Step(280): len = 0, overlap = 0
PHY-3002 : Step(281): len = 0, overlap = 0
PHY-3002 : Step(282): len = 0, overlap = 0
PHY-3002 : Step(283): len = 0, overlap = 0
PHY-3002 : Step(284): len = 0, overlap = 0
PHY-3002 : Step(285): len = 0, overlap = 0
PHY-3002 : Step(286): len = 0, overlap = 0
PHY-3002 : Step(287): len = 0, overlap = 0
PHY-3002 : Step(288): len = 0, overlap = 0
PHY-3002 : Step(289): len = 0, overlap = 0
PHY-3002 : Step(290): len = 0, overlap = 0
PHY-3002 : Step(291): len = 0, overlap = 0
PHY-3002 : Step(292): len = 0, overlap = 0
PHY-3002 : Step(293): len = 0, overlap = 0
PHY-3002 : Step(294): len = 0, overlap = 0
PHY-3002 : Step(295): len = 0, overlap = 0
PHY-3002 : Step(296): len = 0, overlap = 0
PHY-3002 : Step(297): len = 0, overlap = 0
PHY-3002 : Step(298): len = 0, overlap = 0
PHY-3002 : Step(299): len = 0, overlap = 0
PHY-3002 : Step(300): len = 0, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 1.000000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(301): len = 0, overlap = 0
PHY-3002 : Step(302): len = 0, overlap = 0
PHY-3002 : Step(303): len = 0, overlap = 0
PHY-3002 : Step(304): len = 0, overlap = 0
PHY-3002 : Step(305): len = 0, overlap = 0
PHY-3002 : Step(306): len = 0, overlap = 0
PHY-3002 : Step(307): len = 0, overlap = 0
PHY-3002 : Step(308): len = 0, overlap = 0
PHY-3002 : Step(309): len = 0, overlap = 0
PHY-3002 : Step(310): len = 0, overlap = 0
PHY-3002 : Step(311): len = 0, overlap = 0
PHY-3002 : Step(312): len = 0, overlap = 0
PHY-3002 : Step(313): len = 0, overlap = 0
PHY-3002 : Step(314): len = 0, overlap = 0
PHY-3002 : Step(315): len = 0, overlap = 0
PHY-3002 : Step(316): len = 0, overlap = 0
PHY-3002 : Step(317): len = 0, overlap = 0
PHY-3002 : Step(318): len = 0, overlap = 0
PHY-3002 : Step(319): len = 0, overlap = 0
PHY-3002 : Step(320): len = 0, overlap = 0
PHY-3002 : Step(321): len = 0, overlap = 0
PHY-3002 : Step(322): len = 0, overlap = 0
PHY-3002 : Step(323): len = 0, overlap = 0
PHY-3002 : Step(324): len = 0, overlap = 0
PHY-3002 : Step(325): len = 0, overlap = 0
PHY-3002 : Step(326): len = 0, overlap = 0
PHY-3002 : Step(327): len = 0, overlap = 0
PHY-3002 : Step(328): len = 0, overlap = 0
PHY-3002 : Step(329): len = 0, overlap = 0
PHY-3002 : Step(330): len = 0, overlap = 0
PHY-3002 : Step(331): len = 0, overlap = 0
PHY-3002 : Step(332): len = 0, overlap = 0
PHY-3002 : Step(333): len = 0, overlap = 0
PHY-3002 : Step(334): len = 0, overlap = 0
PHY-3002 : Step(335): len = 0, overlap = 0
PHY-3002 : Step(336): len = 0, overlap = 0
PHY-3002 : Step(337): len = 0, overlap = 0
PHY-3002 : Step(338): len = 0, overlap = 0
PHY-3002 : Step(339): len = 0, overlap = 0
PHY-3002 : Step(340): len = 0, overlap = 0
PHY-3002 : Step(341): len = 0, overlap = 0
PHY-3002 : Step(342): len = 0, overlap = 0
PHY-3002 : Step(343): len = 0, overlap = 0
PHY-3002 : Step(344): len = 0, overlap = 0
PHY-3002 : Step(345): len = 0, overlap = 0
PHY-3002 : Step(346): len = 0, overlap = 0
PHY-3002 : Step(347): len = 0, overlap = 0
PHY-3002 : Step(348): len = 0, overlap = 0
PHY-3002 : Step(349): len = 0, overlap = 0
PHY-3002 : Step(350): len = 0, overlap = 0
PHY-3002 : Step(351): len = 0, overlap = 0
PHY-3002 : Step(352): len = 0, overlap = 0
PHY-3002 : Step(353): len = 0, overlap = 0
PHY-3002 : Step(354): len = 0, overlap = 0
PHY-3002 : Step(355): len = 0, overlap = 0
PHY-3002 : Step(356): len = 0, overlap = 0
PHY-3002 : Step(357): len = 0, overlap = 0
PHY-3002 : Step(358): len = 0, overlap = 0
PHY-3002 : Step(359): len = 0, overlap = 0
PHY-3002 : Step(360): len = 0, overlap = 0
PHY-3002 : Step(361): len = 0, overlap = 0
PHY-3002 : Step(362): len = 0, overlap = 0
PHY-3002 : Step(363): len = 0, overlap = 0
PHY-3002 : Step(364): len = 0, overlap = 0
PHY-3002 : Step(365): len = 0, overlap = 0
PHY-3002 : Step(366): len = 0, overlap = 0
PHY-3002 : Step(367): len = 0, overlap = 0
PHY-3002 : Step(368): len = 0, overlap = 0
PHY-3002 : Step(369): len = 0, overlap = 0
PHY-3002 : Step(370): len = 0, overlap = 0
PHY-3002 : Step(371): len = 0, overlap = 0
PHY-3002 : Step(372): len = 0, overlap = 0
PHY-3002 : Step(373): len = 0, overlap = 0
PHY-3002 : Step(374): len = 0, overlap = 0
PHY-3002 : Step(375): len = 0, overlap = 0
PHY-3002 : Step(376): len = 0, overlap = 0
PHY-3002 : Step(377): len = 0, overlap = 0
PHY-3002 : Step(378): len = 0, overlap = 0
PHY-3002 : Step(379): len = 0, overlap = 0
PHY-3002 : Step(380): len = 0, overlap = 0
PHY-3002 : Step(381): len = 0, overlap = 0
PHY-3002 : Step(382): len = 0, overlap = 0
PHY-3002 : Step(383): len = 0, overlap = 0
PHY-3002 : Step(384): len = 0, overlap = 0
PHY-3002 : Step(385): len = 0, overlap = 0
PHY-3002 : Step(386): len = 0, overlap = 0
PHY-3002 : Step(387): len = 0, overlap = 0
PHY-3002 : Step(388): len = 0, overlap = 0
PHY-3002 : Step(389): len = 0, overlap = 0
PHY-3002 : Step(390): len = 0, overlap = 0
PHY-3002 : Step(391): len = 0, overlap = 0
PHY-3002 : Step(392): len = 0, overlap = 0
PHY-3002 : Step(393): len = 0, overlap = 0
PHY-3002 : Step(394): len = 0, overlap = 0
PHY-3002 : Step(395): len = 0, overlap = 0
PHY-3002 : Step(396): len = 0, overlap = 0
PHY-3002 : Step(397): len = 0, overlap = 0
PHY-3002 : Step(398): len = 0, overlap = 0
PHY-3002 : Step(399): len = 0, overlap = 0
PHY-3002 : Step(400): len = 0, overlap = 0
PHY-3002 : Step(401): len = 0, overlap = 0
PHY-3002 : Step(402): len = 0, overlap = 0
PHY-3002 : Step(403): len = 0, overlap = 0
PHY-3002 : Step(404): len = 0, overlap = 0
PHY-3002 : Step(405): len = 0, overlap = 0
PHY-3002 : Step(406): len = 0, overlap = 0
PHY-3002 : Step(407): len = 0, overlap = 0
PHY-3002 : Step(408): len = 0, overlap = 0
PHY-3002 : Step(409): len = 0, overlap = 0
PHY-3002 : Step(410): len = 0, overlap = 0
PHY-3002 : Step(411): len = 0, overlap = 0
PHY-3002 : Step(412): len = 0, overlap = 0
PHY-3002 : Step(413): len = 0, overlap = 0
PHY-3002 : Step(414): len = 0, overlap = 0
PHY-3002 : Step(415): len = 0, overlap = 0
PHY-3002 : Step(416): len = 0, overlap = 0
PHY-3002 : Step(417): len = 0, overlap = 0
PHY-3002 : Step(418): len = 0, overlap = 0
PHY-3002 : Step(419): len = 0, overlap = 0
PHY-3002 : Step(420): len = 0, overlap = 0
PHY-3002 : Step(421): len = 0, overlap = 0
PHY-3002 : Step(422): len = 0, overlap = 0
PHY-3002 : Step(423): len = 0, overlap = 0
PHY-3002 : Step(424): len = 0, overlap = 0
PHY-3002 : Step(425): len = 0, overlap = 0
PHY-3002 : Step(426): len = 0, overlap = 0
PHY-3002 : Step(427): len = 0, overlap = 0
PHY-3002 : Step(428): len = 0, overlap = 0
PHY-3002 : Step(429): len = 0, overlap = 0
PHY-3002 : Step(430): len = 0, overlap = 0
PHY-3002 : Step(431): len = 0, overlap = 0
PHY-3002 : Step(432): len = 0, overlap = 0
PHY-3002 : Step(433): len = 0, overlap = 0
PHY-3002 : Step(434): len = 0, overlap = 0
PHY-3002 : Step(435): len = 0, overlap = 0
PHY-3002 : Step(436): len = 0, overlap = 0
PHY-3002 : Step(437): len = 0, overlap = 0
PHY-3002 : Step(438): len = 0, overlap = 0
PHY-3002 : Step(439): len = 0, overlap = 0
PHY-3002 : Step(440): len = 0, overlap = 0
PHY-3002 : Step(441): len = 0, overlap = 0
PHY-3002 : Step(442): len = 0, overlap = 0
PHY-3002 : Step(443): len = 0, overlap = 0
PHY-3002 : Step(444): len = 0, overlap = 0
PHY-3002 : Step(445): len = 0, overlap = 0
PHY-3002 : Step(446): len = 0, overlap = 0
PHY-3002 : Step(447): len = 0, overlap = 0
PHY-3002 : Step(448): len = 0, overlap = 0
PHY-3002 : Step(449): len = 0, overlap = 0
PHY-3002 : Step(450): len = 0, overlap = 0
PHY-3002 : Step(451): len = 0, overlap = 0
PHY-3002 : Step(452): len = 0, overlap = 0
PHY-3002 : Step(453): len = 0, overlap = 0
PHY-3002 : Step(454): len = 0, overlap = 0
PHY-3002 : Step(455): len = 0, overlap = 0
PHY-3002 : Step(456): len = 0, overlap = 0
PHY-3002 : Step(457): len = 0, overlap = 0
PHY-3002 : Step(458): len = 0, overlap = 0
PHY-3002 : Step(459): len = 0, overlap = 0
PHY-3002 : Step(460): len = 0, overlap = 0
PHY-3002 : Step(461): len = 0, overlap = 0
PHY-3002 : Step(462): len = 0, overlap = 0
PHY-3002 : Step(463): len = 0, overlap = 0
PHY-3002 : Step(464): len = 0, overlap = 0
PHY-3002 : Step(465): len = 0, overlap = 0
PHY-3002 : Step(466): len = 0, overlap = 0
PHY-3002 : Step(467): len = 0, overlap = 0
PHY-3002 : Step(468): len = 0, overlap = 0
PHY-3002 : Step(469): len = 0, overlap = 0
PHY-3002 : Step(470): len = 0, overlap = 0
PHY-3002 : Step(471): len = 0, overlap = 0
PHY-3002 : Step(472): len = 0, overlap = 0
PHY-3002 : Step(473): len = 0, overlap = 0
PHY-3002 : Step(474): len = 0, overlap = 0
PHY-3002 : Step(475): len = 0, overlap = 0
PHY-3002 : Step(476): len = 0, overlap = 0
PHY-3002 : Step(477): len = 0, overlap = 0
PHY-3002 : Step(478): len = 0, overlap = 0
PHY-3002 : Step(479): len = 0, overlap = 0
PHY-3002 : Step(480): len = 0, overlap = 0
PHY-3002 : Step(481): len = 0, overlap = 0
PHY-3002 : Step(482): len = 0, overlap = 0
PHY-3002 : Step(483): len = 0, overlap = 0
PHY-3002 : Step(484): len = 0, overlap = 0
PHY-3002 : Step(485): len = 0, overlap = 0
PHY-3002 : Step(486): len = 0, overlap = 0
PHY-3002 : Step(487): len = 0, overlap = 0
PHY-3002 : Step(488): len = 0, overlap = 0
PHY-3002 : Step(489): len = 0, overlap = 0
PHY-3002 : Step(490): len = 0, overlap = 0
PHY-3002 : Step(491): len = 0, overlap = 0
PHY-3002 : Step(492): len = 0, overlap = 0
PHY-3002 : Step(493): len = 0, overlap = 0
PHY-3002 : Step(494): len = 0, overlap = 0
PHY-3002 : Step(495): len = 0, overlap = 0
PHY-3002 : Step(496): len = 0, overlap = 0
PHY-3002 : Step(497): len = 0, overlap = 0
PHY-3002 : Step(498): len = 0, overlap = 0
PHY-3002 : Step(499): len = 0, overlap = 0
PHY-3002 : Step(500): len = 0, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006222s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (501.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 1.000000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(501): len = 0, overlap = 0
PHY-3002 : Step(502): len = 0, overlap = 0
PHY-3002 : Step(503): len = 0, overlap = 0
PHY-3002 : Step(504): len = 0, overlap = 0
PHY-3002 : Step(505): len = 0, overlap = 0
PHY-3002 : Step(506): len = 0, overlap = 0
PHY-3002 : Step(507): len = 0, overlap = 0
PHY-3002 : Step(508): len = 0, overlap = 0
PHY-3002 : Step(509): len = 0, overlap = 0
PHY-3002 : Step(510): len = 0, overlap = 0
PHY-3002 : Step(511): len = 0, overlap = 0
PHY-3002 : Step(512): len = 0, overlap = 0
PHY-3002 : Step(513): len = 0, overlap = 0
PHY-3002 : Step(514): len = 0, overlap = 0
PHY-3002 : Step(515): len = 0, overlap = 0
PHY-3002 : Step(516): len = 0, overlap = 0
PHY-3002 : Step(517): len = 0, overlap = 0
PHY-3002 : Step(518): len = 0, overlap = 0
PHY-3002 : Step(519): len = 0, overlap = 0
PHY-3002 : Step(520): len = 0, overlap = 0
PHY-3002 : Step(521): len = 0, overlap = 0
PHY-3002 : Step(522): len = 0, overlap = 0
PHY-3002 : Step(523): len = 0, overlap = 0
PHY-3002 : Step(524): len = 0, overlap = 0
PHY-3002 : Step(525): len = 0, overlap = 0
PHY-3002 : Step(526): len = 0, overlap = 0
PHY-3002 : Step(527): len = 0, overlap = 0
PHY-3002 : Step(528): len = 0, overlap = 0
PHY-3002 : Step(529): len = 0, overlap = 0
PHY-3002 : Step(530): len = 0, overlap = 0
PHY-3002 : Step(531): len = 0, overlap = 0
PHY-3002 : Step(532): len = 0, overlap = 0
PHY-3002 : Step(533): len = 0, overlap = 0
PHY-3002 : Step(534): len = 0, overlap = 0
PHY-3002 : Step(535): len = 0, overlap = 0
PHY-3002 : Step(536): len = 0, overlap = 0
PHY-3002 : Step(537): len = 0, overlap = 0
PHY-3002 : Step(538): len = 0, overlap = 0
PHY-3002 : Step(539): len = 0, overlap = 0
PHY-3002 : Step(540): len = 0, overlap = 0
PHY-3002 : Step(541): len = 0, overlap = 0
PHY-3002 : Step(542): len = 0, overlap = 0
PHY-3002 : Step(543): len = 0, overlap = 0
PHY-3002 : Step(544): len = 0, overlap = 0
PHY-3002 : Step(545): len = 0, overlap = 0
PHY-3002 : Step(546): len = 0, overlap = 0
PHY-3002 : Step(547): len = 0, overlap = 0
PHY-3002 : Step(548): len = 0, overlap = 0
PHY-3002 : Step(549): len = 0, overlap = 0
PHY-3002 : Step(550): len = 0, overlap = 0
PHY-3002 : Step(551): len = 0, overlap = 0
PHY-3002 : Step(552): len = 0, overlap = 0
PHY-3002 : Step(553): len = 0, overlap = 0
PHY-3002 : Step(554): len = 0, overlap = 0
PHY-3002 : Step(555): len = 0, overlap = 0
PHY-3002 : Step(556): len = 0, overlap = 0
PHY-3002 : Step(557): len = 0, overlap = 0
PHY-3002 : Step(558): len = 0, overlap = 0
PHY-3002 : Step(559): len = 0, overlap = 0
PHY-3002 : Step(560): len = 0, overlap = 0
PHY-3002 : Step(561): len = 0, overlap = 0
PHY-3002 : Step(562): len = 0, overlap = 0
PHY-3002 : Step(563): len = 0, overlap = 0
PHY-3002 : Step(564): len = 0, overlap = 0
PHY-3002 : Step(565): len = 0, overlap = 0
PHY-3002 : Step(566): len = 0, overlap = 0
PHY-3002 : Step(567): len = 0, overlap = 0
PHY-3002 : Step(568): len = 0, overlap = 0
PHY-3002 : Step(569): len = 0, overlap = 0
PHY-3002 : Step(570): len = 0, overlap = 0
PHY-3002 : Step(571): len = 0, overlap = 0
PHY-3002 : Step(572): len = 0, overlap = 0
PHY-3002 : Step(573): len = 0, overlap = 0
PHY-3002 : Step(574): len = 0, overlap = 0
PHY-3002 : Step(575): len = 0, overlap = 0
PHY-3002 : Step(576): len = 0, overlap = 0
PHY-3002 : Step(577): len = 0, overlap = 0
PHY-3002 : Step(578): len = 0, overlap = 0
PHY-3002 : Step(579): len = 0, overlap = 0
PHY-3002 : Step(580): len = 0, overlap = 0
PHY-3002 : Step(581): len = 0, overlap = 0
PHY-3002 : Step(582): len = 0, overlap = 0
PHY-3002 : Step(583): len = 0, overlap = 0
PHY-3002 : Step(584): len = 0, overlap = 0
PHY-3002 : Step(585): len = 0, overlap = 0
PHY-3002 : Step(586): len = 0, overlap = 0
PHY-3002 : Step(587): len = 0, overlap = 0
PHY-3002 : Step(588): len = 0, overlap = 0
PHY-3002 : Step(589): len = 0, overlap = 0
PHY-3002 : Step(590): len = 0, overlap = 0
PHY-3002 : Step(591): len = 0, overlap = 0
PHY-3002 : Step(592): len = 0, overlap = 0
PHY-3002 : Step(593): len = 0, overlap = 0
PHY-3002 : Step(594): len = 0, overlap = 0
PHY-3002 : Step(595): len = 0, overlap = 0
PHY-3002 : Step(596): len = 0, overlap = 0
PHY-3002 : Step(597): len = 0, overlap = 0
PHY-3002 : Step(598): len = 0, overlap = 0
PHY-3002 : Step(599): len = 0, overlap = 0
PHY-3002 : Step(600): len = 0, overlap = 0
PHY-3002 : Step(601): len = 0, overlap = 0
PHY-3002 : Step(602): len = 0, overlap = 0
PHY-3002 : Step(603): len = 0, overlap = 0
PHY-3002 : Step(604): len = 0, overlap = 0
PHY-3002 : Step(605): len = 0, overlap = 0
PHY-3002 : Step(606): len = 0, overlap = 0
PHY-3002 : Step(607): len = 0, overlap = 0
PHY-3002 : Step(608): len = 0, overlap = 0
PHY-3002 : Step(609): len = 0, overlap = 0
PHY-3002 : Step(610): len = 0, overlap = 0
PHY-3002 : Step(611): len = 0, overlap = 0
PHY-3002 : Step(612): len = 0, overlap = 0
PHY-3002 : Step(613): len = 0, overlap = 0
PHY-3002 : Step(614): len = 0, overlap = 0
PHY-3002 : Step(615): len = 0, overlap = 0
PHY-3002 : Step(616): len = 0, overlap = 0
PHY-3002 : Step(617): len = 0, overlap = 0
PHY-3002 : Step(618): len = 0, overlap = 0
PHY-3002 : Step(619): len = 0, overlap = 0
PHY-3002 : Step(620): len = 0, overlap = 0
PHY-3002 : Step(621): len = 0, overlap = 0
PHY-3002 : Step(622): len = 0, overlap = 0
PHY-3002 : Step(623): len = 0, overlap = 0
PHY-3002 : Step(624): len = 0, overlap = 0
PHY-3002 : Step(625): len = 0, overlap = 0
PHY-3002 : Step(626): len = 0, overlap = 0
PHY-3002 : Step(627): len = 0, overlap = 0
PHY-3002 : Step(628): len = 0, overlap = 0
PHY-3002 : Step(629): len = 0, overlap = 0
PHY-3002 : Step(630): len = 0, overlap = 0
PHY-3002 : Step(631): len = 0, overlap = 0
PHY-3002 : Step(632): len = 0, overlap = 0
PHY-3002 : Step(633): len = 0, overlap = 0
PHY-3002 : Step(634): len = 0, overlap = 0
PHY-3002 : Step(635): len = 0, overlap = 0
PHY-3002 : Step(636): len = 0, overlap = 0
PHY-3002 : Step(637): len = 0, overlap = 0
PHY-3002 : Step(638): len = 0, overlap = 0
PHY-3002 : Step(639): len = 0, overlap = 0
PHY-3002 : Step(640): len = 0, overlap = 0
PHY-3002 : Step(641): len = 0, overlap = 0
PHY-3002 : Step(642): len = 0, overlap = 0
PHY-3002 : Step(643): len = 0, overlap = 0
PHY-3002 : Step(644): len = 0, overlap = 0
PHY-3002 : Step(645): len = 0, overlap = 0
PHY-3002 : Step(646): len = 0, overlap = 0
PHY-3002 : Step(647): len = 0, overlap = 0
PHY-3002 : Step(648): len = 0, overlap = 0
PHY-3002 : Step(649): len = 0, overlap = 0
PHY-3002 : Step(650): len = 0, overlap = 0
PHY-3002 : Step(651): len = 0, overlap = 0
PHY-3002 : Step(652): len = 0, overlap = 0
PHY-3002 : Step(653): len = 0, overlap = 0
PHY-3002 : Step(654): len = 0, overlap = 0
PHY-3002 : Step(655): len = 0, overlap = 0
PHY-3002 : Step(656): len = 0, overlap = 0
PHY-3002 : Step(657): len = 0, overlap = 0
PHY-3002 : Step(658): len = 0, overlap = 0
PHY-3002 : Step(659): len = 0, overlap = 0
PHY-3002 : Step(660): len = 0, overlap = 0
PHY-3002 : Step(661): len = 0, overlap = 0
PHY-3002 : Step(662): len = 0, overlap = 0
PHY-3002 : Step(663): len = 0, overlap = 0
PHY-3002 : Step(664): len = 0, overlap = 0
PHY-3002 : Step(665): len = 0, overlap = 0
PHY-3002 : Step(666): len = 0, overlap = 0
PHY-3002 : Step(667): len = 0, overlap = 0
PHY-3002 : Step(668): len = 0, overlap = 0
PHY-3002 : Step(669): len = 0, overlap = 0
PHY-3002 : Step(670): len = 0, overlap = 0
PHY-3002 : Step(671): len = 0, overlap = 0
PHY-3002 : Step(672): len = 0, overlap = 0
PHY-3002 : Step(673): len = 0, overlap = 0
PHY-3002 : Step(674): len = 0, overlap = 0
PHY-3002 : Step(675): len = 0, overlap = 0
PHY-3002 : Step(676): len = 0, overlap = 0
PHY-3002 : Step(677): len = 0, overlap = 0
PHY-3002 : Step(678): len = 0, overlap = 0
PHY-3002 : Step(679): len = 0, overlap = 0
PHY-3002 : Step(680): len = 0, overlap = 0
PHY-3002 : Step(681): len = 0, overlap = 0
PHY-3002 : Step(682): len = 0, overlap = 0
PHY-3002 : Step(683): len = 0, overlap = 0
PHY-3002 : Step(684): len = 0, overlap = 0
PHY-3002 : Step(685): len = 0, overlap = 0
PHY-3002 : Step(686): len = 0, overlap = 0
PHY-3002 : Step(687): len = 0, overlap = 0
PHY-3002 : Step(688): len = 0, overlap = 0
PHY-3002 : Step(689): len = 0, overlap = 0
PHY-3002 : Step(690): len = 0, overlap = 0
PHY-3002 : Step(691): len = 0, overlap = 0
PHY-3002 : Step(692): len = 0, overlap = 0
PHY-3002 : Step(693): len = 0, overlap = 0
PHY-3002 : Step(694): len = 0, overlap = 0
PHY-3002 : Step(695): len = 0, overlap = 0
PHY-3002 : Step(696): len = 0, overlap = 0
PHY-3002 : Step(697): len = 0, overlap = 0
PHY-3002 : Step(698): len = 0, overlap = 0
PHY-3002 : Step(699): len = 0, overlap = 0
PHY-3002 : Step(700): len = 0, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005490s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 0, Over = 0
PHY-3001 : Final: Len = 0, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  2.575313s wall, 4.633230s user + 1.388409s system = 6.021639s CPU (233.8%)

RUN-1004 : used memory is 145 MB, reserved memory is 107 MB, peak memory is 145 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.000079s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 7 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 6 nets
RUN-1001 : 5 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 10, tnet num: 5, tinst num: 6, tnode num: 10, tedge num: 5.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 2 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.038517s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (81.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.000005s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.000033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 :  0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 0
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.797839s wall, 6.271240s user + 0.468003s system = 6.739243s CPU (99.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.913891s wall, 6.411641s user + 0.468003s system = 6.879644s CPU (99.5%)

RUN-1004 : used memory is 267 MB, reserved memory is 238 MB, peak memory is 596 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%
#clknet                 0   out of     16    0.00%
  #gclk                 0

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances completely, inst num: 7
BIT-1002 : Init pips completely, net num: 6, pip num: 6
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 26 valid insts, and 44 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED_Examples.bit.
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v
HDL-8007 ERROR: syntax error near '#' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(35)
HDL-8007 ERROR: syntax error near ')' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(37)
HDL-8007 ERROR: syntax error near '.' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(40)
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(49)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-8007 ERROR: syntax error near '#' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(35)
HDL-8007 ERROR: syntax error near ')' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(37)
HDL-8007 ERROR: syntax error near '.' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(40)
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(49)
HDL-1007 : Verilog file 'Source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-8007 ERROR: syntax error near ';' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(36)
HDL-8007 ERROR: port connections cannot be mixed ordered and named in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(47)
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(50)
HDL-1007 : Verilog file 'Source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-5007 WARNING: instantiate unknown module PWM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(47)
HDL-8007 ERROR: PWM(PWMWidth=16) is a black box
HDL-1007 : analyze verilog file Source/TOP.v
HDL-8007 ERROR: syntax error near ')' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(37)
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-8007 ERROR: empty parameter assignment not allowed in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(36)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(50)
HDL-1007 : Verilog file 'Source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-5007 WARNING: instantiate unknown module PWM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(47)
HDL-8007 ERROR: PWM(PWMWidth=16) is a black box
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-5007 WARNING: instantiate unknown module PWM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(47)
HDL-8007 ERROR: PWM(PWMWidth=16) is a black box
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-8007 ERROR: syntax error near ';' in Source/PWM.v(3)
HDL-1007 : Verilog file 'Source/PWM.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-8007 ERROR: syntax error near ';' in Source/PWM.v(3)
HDL-1007 : Verilog file 'Source/PWM.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-8007 ERROR: syntax error near ')' in Source/PWM.v(13)
HDL-1007 : Verilog file 'Source/PWM.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-8007 ERROR: syntax error near ')' in Source/PWM.v(13)
HDL-1007 : Verilog file 'Source/PWM.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-8007 ERROR: syntax error near ')' in Source/PWM.v(13)
HDL-1007 : Verilog file 'Source/PWM.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 58/3 useful/useless nets, 41/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 58/0 useful/useless nets, 41/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates           18
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 16
  #LATCH                0
#MACRO_ADD              3
#MACRO_MUX             16

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |2      |16     |4      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 63/1 useful/useless nets, 47/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 63/0 useful/useless nets, 47/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 114/0 useful/useless nets, 98/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 18 instances into 18 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 113/0 useful/useless nets, 97/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 16 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 36 adder to BLE ...
SYN-4008 : Packed 36 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 18 LUT to BLE ...
SYN-4008 : Packed 18 LUT and 16 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 18/51 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   64   out of  19600    0.33%
#reg                   16   out of  19600    0.08%
#le                    64
  #lut only            48   out of     64   75.00%
  #reg only             0   out of     64    0.00%
  #lut&reg             16   out of     64   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |64    |64    |16    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 42 instances
RUN-1001 : 18 mslices, 14 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 67 nets
RUN-1001 : 46 nets have 2 pins
RUN-1001 : 16 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 40 instances, 32 slices, 3 macros(23 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 193, tnet num: 65, tinst num: 40, tnode num: 225, tedge num: 313.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 65 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 16 clock pins, and constraint 32 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.005859s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 20136.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(701): len = 10507.8, overlap = 0
PHY-3002 : Step(702): len = 6439.4, overlap = 0
PHY-3002 : Step(703): len = 3194.2, overlap = 0
PHY-3002 : Step(704): len = 2374, overlap = 0
PHY-3002 : Step(705): len = 2089, overlap = 0
PHY-3002 : Step(706): len = 2083.9, overlap = 0
PHY-3002 : Step(707): len = 1816.5, overlap = 0
PHY-3002 : Step(708): len = 1355.4, overlap = 0
PHY-3002 : Step(709): len = 1012.4, overlap = 0
PHY-3002 : Step(710): len = 895.5, overlap = 0
PHY-3002 : Step(711): len = 896.6, overlap = 0
PHY-3002 : Step(712): len = 892.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003506s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(713): len = 875.8, overlap = 0
PHY-3002 : Step(714): len = 875.8, overlap = 0
PHY-3002 : Step(715): len = 873.6, overlap = 0
PHY-3002 : Step(716): len = 873.6, overlap = 0
PHY-3002 : Step(717): len = 875, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(718): len = 876.1, overlap = 0.75
PHY-3002 : Step(719): len = 876.1, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006937s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(720): len = 1263.1, overlap = 0.5
PHY-3002 : Step(721): len = 1178.2, overlap = 1.75
PHY-3002 : Step(722): len = 1168.3, overlap = 1.75
PHY-3002 : Step(723): len = 1166.2, overlap = 1.75
PHY-3002 : Step(724): len = 1166.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005616s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (277.8%)

PHY-3001 : Legalized: Len = 1388.6, Over = 0
PHY-3001 : Final: Len = 1388.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 38 to 38
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 38 to 38
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.007352s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 42 instances
RUN-1001 : 18 mslices, 14 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 67 nets
RUN-1001 : 46 nets have 2 pins
RUN-1001 : 16 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 1440, over cnt = 6(0%), over = 10, worst = 3
PHY-1002 : len = 1488, over cnt = 1(0%), over = 3, worst = 3
PHY-1002 : len = 1504, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 1520, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 193, tnet num: 65, tinst num: 40, tnode num: 225, tedge num: 313.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 65 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 16 clock pins, and constraint 32 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.062967s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (198.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 2% nets.
PHY-1001 :  0.005152s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 1848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 16% nets.
PHY-1001 :  0.020822s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (74.9%)

PHY-1002 : len = 2440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.011991s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (260.2%)

PHY-1002 : len = 2440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 :  0.058031s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (188.2%)

PHY-1002 : len = 4624, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 4624
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.227281s wall, 2.043613s user + 0.296402s system = 2.340015s CPU (105.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.374937s wall, 2.230814s user + 0.343202s system = 2.574016s CPU (108.4%)

RUN-1004 : used memory is 332 MB, reserved memory is 286 MB, peak memory is 654 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   64   out of  19600    0.33%
#reg                   16   out of  19600    0.08%
#le                    64
  #lut only            48   out of     64   75.00%
  #reg only             0   out of     64    0.00%
  #lut&reg             16   out of     64   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 42
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 67, pip num: 397
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 105 valid insts, and 1529 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.882433s wall, 1.840812s user + 0.031200s system = 1.872012s CPU (99.4%)

RUN-1004 : used memory is 443 MB, reserved memory is 389 MB, peak memory is 654 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.694066s wall, 0.561604s user + 0.078001s system = 0.639604s CPU (9.6%)

RUN-1004 : used memory is 471 MB, reserved memory is 416 MB, peak memory is 654 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.315894s wall, 2.511616s user + 0.140401s system = 2.652017s CPU (28.5%)

RUN-1004 : used memory is 362 MB, reserved memory is 309 MB, peak memory is 654 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 58/3 useful/useless nets, 41/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 58/0 useful/useless nets, 41/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates           18
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 16
  #LATCH                0
#MACRO_ADD              3
#MACRO_MUX             16

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |2      |16     |4      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 63/1 useful/useless nets, 47/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 63/0 useful/useless nets, 47/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 114/0 useful/useless nets, 98/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 18 instances into 18 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 113/0 useful/useless nets, 97/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 16 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 36 adder to BLE ...
SYN-4008 : Packed 36 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 18 LUT to BLE ...
SYN-4008 : Packed 18 LUT and 16 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 18/51 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   64   out of  19600    0.33%
#reg                   16   out of  19600    0.08%
#le                    64
  #lut only            48   out of     64   75.00%
  #reg only             0   out of     64    0.00%
  #lut&reg             16   out of     64   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |64    |64    |16    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 42 instances
RUN-1001 : 18 mslices, 14 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 67 nets
RUN-1001 : 46 nets have 2 pins
RUN-1001 : 16 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 40 instances, 32 slices, 3 macros(23 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 193, tnet num: 65, tinst num: 40, tnode num: 225, tedge num: 313.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 65 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 16 clock pins, and constraint 32 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.005892s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (529.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 20136.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(725): len = 10507.8, overlap = 0
PHY-3002 : Step(726): len = 6439.4, overlap = 0
PHY-3002 : Step(727): len = 3194.2, overlap = 0
PHY-3002 : Step(728): len = 2374, overlap = 0
PHY-3002 : Step(729): len = 2089, overlap = 0
PHY-3002 : Step(730): len = 2083.9, overlap = 0
PHY-3002 : Step(731): len = 1816.5, overlap = 0
PHY-3002 : Step(732): len = 1355.4, overlap = 0
PHY-3002 : Step(733): len = 1012.4, overlap = 0
PHY-3002 : Step(734): len = 895.5, overlap = 0
PHY-3002 : Step(735): len = 896.6, overlap = 0
PHY-3002 : Step(736): len = 892.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004538s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(737): len = 875.8, overlap = 0
PHY-3002 : Step(738): len = 875.8, overlap = 0
PHY-3002 : Step(739): len = 873.6, overlap = 0
PHY-3002 : Step(740): len = 873.6, overlap = 0
PHY-3002 : Step(741): len = 875, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(742): len = 876.1, overlap = 0.75
PHY-3002 : Step(743): len = 876.1, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008112s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(744): len = 1263.1, overlap = 0.5
PHY-3002 : Step(745): len = 1178.2, overlap = 1.75
PHY-3002 : Step(746): len = 1168.3, overlap = 1.75
PHY-3002 : Step(747): len = 1166.2, overlap = 1.75
PHY-3002 : Step(748): len = 1166.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005504s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 1388.6, Over = 0
PHY-3001 : Final: Len = 1388.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 38 to 38
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 38 to 38
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.006815s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 42 instances
RUN-1001 : 18 mslices, 14 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 67 nets
RUN-1001 : 46 nets have 2 pins
RUN-1001 : 16 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 1440, over cnt = 6(0%), over = 10, worst = 3
PHY-1002 : len = 1488, over cnt = 1(0%), over = 3, worst = 3
PHY-1002 : len = 1504, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 1520, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 193, tnet num: 65, tinst num: 40, tnode num: 225, tedge num: 313.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 65 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 16 clock pins, and constraint 32 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.063039s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (148.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 2% nets.
PHY-1001 :  0.004443s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (702.2%)

PHY-1002 : len = 1848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 16% nets.
PHY-1001 :  0.017470s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (89.3%)

PHY-1002 : len = 2440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.011335s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (137.6%)

PHY-1002 : len = 2440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 :  0.054002s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (115.6%)

PHY-1002 : len = 4624, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 4624
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.306121s wall, 2.043613s user + 0.421203s system = 2.464816s CPU (106.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.454259s wall, 2.199614s user + 0.452403s system = 2.652017s CPU (108.1%)

RUN-1004 : used memory is 359 MB, reserved memory is 312 MB, peak memory is 683 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   64   out of  19600    0.33%
#reg                   16   out of  19600    0.08%
#le                    64
  #lut only            48   out of     64   75.00%
  #reg only             0   out of     64    0.00%
  #lut&reg             16   out of     64   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 42
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 67, pip num: 400
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 105 valid insts, and 1535 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.834711s wall, 1.794012s user + 0.046800s system = 1.840812s CPU (100.3%)

RUN-1004 : used memory is 458 MB, reserved memory is 407 MB, peak memory is 683 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.668760s wall, 0.358802s user + 0.046800s system = 0.405603s CPU (6.1%)

RUN-1004 : used memory is 485 MB, reserved memory is 431 MB, peak memory is 683 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.244769s wall, 2.246414s user + 0.140401s system = 2.386815s CPU (25.8%)

RUN-1004 : used memory is 370 MB, reserved memory is 317 MB, peak memory is 683 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 58/3 useful/useless nets, 41/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 58/0 useful/useless nets, 41/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates           18
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 16
  #LATCH                0
#MACRO_ADD              3
#MACRO_MUX             16

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |2      |16     |4      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 63/1 useful/useless nets, 47/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 63/0 useful/useless nets, 47/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 114/0 useful/useless nets, 98/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 18 instances into 18 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 113/0 useful/useless nets, 97/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 16 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 36 adder to BLE ...
SYN-4008 : Packed 36 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 18 LUT to BLE ...
SYN-4008 : Packed 18 LUT and 16 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 18/51 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   64   out of  19600    0.33%
#reg                   16   out of  19600    0.08%
#le                    64
  #lut only            48   out of     64   75.00%
  #reg only             0   out of     64    0.00%
  #lut&reg             16   out of     64   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |64    |64    |16    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 42 instances
RUN-1001 : 18 mslices, 14 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 67 nets
RUN-1001 : 46 nets have 2 pins
RUN-1001 : 16 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 40 instances, 32 slices, 3 macros(23 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 193, tnet num: 65, tinst num: 40, tnode num: 225, tedge num: 313.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 65 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 16 clock pins, and constraint 32 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.005598s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (557.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 20136.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(749): len = 10507.8, overlap = 0
PHY-3002 : Step(750): len = 6439.4, overlap = 0
PHY-3002 : Step(751): len = 3194.2, overlap = 0
PHY-3002 : Step(752): len = 2374, overlap = 0
PHY-3002 : Step(753): len = 2089, overlap = 0
PHY-3002 : Step(754): len = 2083.9, overlap = 0
PHY-3002 : Step(755): len = 1816.5, overlap = 0
PHY-3002 : Step(756): len = 1355.4, overlap = 0
PHY-3002 : Step(757): len = 1012.4, overlap = 0
PHY-3002 : Step(758): len = 895.5, overlap = 0
PHY-3002 : Step(759): len = 896.6, overlap = 0
PHY-3002 : Step(760): len = 892.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003994s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(761): len = 875.8, overlap = 0
PHY-3002 : Step(762): len = 875.8, overlap = 0
PHY-3002 : Step(763): len = 873.6, overlap = 0
PHY-3002 : Step(764): len = 873.6, overlap = 0
PHY-3002 : Step(765): len = 875, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(766): len = 876.1, overlap = 0.75
PHY-3002 : Step(767): len = 876.1, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008075s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (193.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(768): len = 1263.1, overlap = 0.5
PHY-3002 : Step(769): len = 1178.2, overlap = 1.75
PHY-3002 : Step(770): len = 1168.3, overlap = 1.75
PHY-3002 : Step(771): len = 1166.2, overlap = 1.75
PHY-3002 : Step(772): len = 1166.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007055s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (221.1%)

PHY-3001 : Legalized: Len = 1388.6, Over = 0
PHY-3001 : Final: Len = 1388.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 38 to 38
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 38 to 38
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.006783s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (230.0%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 42 instances
RUN-1001 : 18 mslices, 14 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 67 nets
RUN-1001 : 46 nets have 2 pins
RUN-1001 : 16 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 1440, over cnt = 6(0%), over = 10, worst = 3
PHY-1002 : len = 1488, over cnt = 1(0%), over = 3, worst = 3
PHY-1002 : len = 1504, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 1520, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 193, tnet num: 65, tinst num: 40, tnode num: 225, tedge num: 313.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 65 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 16 clock pins, and constraint 32 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.057014s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (82.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 2% nets.
PHY-1001 :  0.005889s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (529.8%)

PHY-1002 : len = 1848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 16% nets.
PHY-1001 :  0.023668s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (65.9%)

PHY-1002 : len = 2440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.010506s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (148.5%)

PHY-1002 : len = 2440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 :  0.051513s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (121.1%)

PHY-1002 : len = 4624, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 4624
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.395266s wall, 2.215214s user + 0.327602s system = 2.542816s CPU (106.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.538789s wall, 2.355615s user + 0.343202s system = 2.698817s CPU (106.3%)

RUN-1004 : used memory is 358 MB, reserved memory is 311 MB, peak memory is 686 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   64   out of  19600    0.33%
#reg                   16   out of  19600    0.08%
#le                    64
  #lut only            48   out of     64   75.00%
  #reg only             0   out of     64    0.00%
  #lut&reg             16   out of     64   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 42
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 67, pip num: 399
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 105 valid insts, and 1533 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.819279s wall, 1.731611s user + 0.046800s system = 1.778411s CPU (97.8%)

RUN-1004 : used memory is 459 MB, reserved memory is 408 MB, peak memory is 686 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.699150s wall, 0.530403s user + 0.031200s system = 0.561604s CPU (8.4%)

RUN-1004 : used memory is 487 MB, reserved memory is 434 MB, peak memory is 686 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.245065s wall, 2.355615s user + 0.124801s system = 2.480416s CPU (26.8%)

RUN-1004 : used memory is 371 MB, reserved memory is 317 MB, peak memory is 686 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 58/3 useful/useless nets, 41/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 58/0 useful/useless nets, 41/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates           18
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 16
  #LATCH                0
#MACRO_ADD              3
#MACRO_MUX             16

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |2      |16     |4      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 63/1 useful/useless nets, 47/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 63/0 useful/useless nets, 47/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 114/0 useful/useless nets, 98/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 18 instances into 18 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 113/0 useful/useless nets, 97/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 16 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 36 adder to BLE ...
SYN-4008 : Packed 36 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 18 LUT to BLE ...
SYN-4008 : Packed 18 LUT and 16 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 18/51 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   64   out of  19600    0.33%
#reg                   16   out of  19600    0.08%
#le                    64
  #lut only            48   out of     64   75.00%
  #reg only             0   out of     64    0.00%
  #lut&reg             16   out of     64   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |64    |64    |16    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 42 instances
RUN-1001 : 18 mslices, 14 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 67 nets
RUN-1001 : 46 nets have 2 pins
RUN-1001 : 16 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 40 instances, 32 slices, 3 macros(23 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 193, tnet num: 65, tinst num: 40, tnode num: 225, tedge num: 313.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 65 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 16 clock pins, and constraint 32 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.005048s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (618.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 20136.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(773): len = 10507.8, overlap = 0
PHY-3002 : Step(774): len = 6439.4, overlap = 0
PHY-3002 : Step(775): len = 3194.2, overlap = 0
PHY-3002 : Step(776): len = 2374, overlap = 0
PHY-3002 : Step(777): len = 2089, overlap = 0
PHY-3002 : Step(778): len = 2083.9, overlap = 0
PHY-3002 : Step(779): len = 1816.5, overlap = 0
PHY-3002 : Step(780): len = 1355.4, overlap = 0
PHY-3002 : Step(781): len = 1012.4, overlap = 0
PHY-3002 : Step(782): len = 895.5, overlap = 0
PHY-3002 : Step(783): len = 896.6, overlap = 0
PHY-3002 : Step(784): len = 892.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004768s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(785): len = 875.8, overlap = 0
PHY-3002 : Step(786): len = 875.8, overlap = 0
PHY-3002 : Step(787): len = 873.6, overlap = 0
PHY-3002 : Step(788): len = 873.6, overlap = 0
PHY-3002 : Step(789): len = 875, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(790): len = 876.1, overlap = 0.75
PHY-3002 : Step(791): len = 876.1, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009195s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (169.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(792): len = 1263.1, overlap = 0.5
PHY-3002 : Step(793): len = 1178.2, overlap = 1.75
PHY-3002 : Step(794): len = 1168.3, overlap = 1.75
PHY-3002 : Step(795): len = 1166.2, overlap = 1.75
PHY-3002 : Step(796): len = 1166.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007790s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 1388.6, Over = 0
PHY-3001 : Final: Len = 1388.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 38 to 38
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 38 to 38
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.006667s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 42 instances
RUN-1001 : 18 mslices, 14 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 67 nets
RUN-1001 : 46 nets have 2 pins
RUN-1001 : 16 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 1440, over cnt = 6(0%), over = 10, worst = 3
PHY-1002 : len = 1488, over cnt = 1(0%), over = 3, worst = 3
PHY-1002 : len = 1504, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 1520, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 193, tnet num: 65, tinst num: 40, tnode num: 225, tedge num: 313.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 65 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 16 clock pins, and constraint 32 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.063732s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (122.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 2% nets.
PHY-1001 :  0.003887s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 1848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 16% nets.
PHY-1001 :  0.018475s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (84.4%)

PHY-1002 : len = 2440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.009913s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (314.7%)

PHY-1002 : len = 2440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 :  0.052425s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (119.0%)

PHY-1002 : len = 4624, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 4624
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.180754s wall, 1.887612s user + 0.358802s system = 2.246414s CPU (103.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.328636s wall, 2.090413s user + 0.390002s system = 2.480416s CPU (106.5%)

RUN-1004 : used memory is 357 MB, reserved memory is 308 MB, peak memory is 686 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   64   out of  19600    0.33%
#reg                   16   out of  19600    0.08%
#le                    64
  #lut only            48   out of     64   75.00%
  #reg only             0   out of     64    0.00%
  #lut&reg             16   out of     64   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 42
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 67, pip num: 400
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 105 valid insts, and 1535 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.799994s wall, 1.747211s user + 0.046800s system = 1.794012s CPU (99.7%)

RUN-1004 : used memory is 460 MB, reserved memory is 409 MB, peak memory is 686 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.714387s wall, 0.639604s user + 0.046800s system = 0.686404s CPU (10.2%)

RUN-1004 : used memory is 488 MB, reserved memory is 435 MB, peak memory is 686 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.263859s wall, 2.496016s user + 0.124801s system = 2.620817s CPU (28.3%)

RUN-1004 : used memory is 371 MB, reserved memory is 317 MB, peak memory is 686 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 58/3 useful/useless nets, 41/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 58/0 useful/useless nets, 41/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates           18
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 16
  #LATCH                0
#MACRO_ADD              3
#MACRO_MUX             16

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |2      |16     |4      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 63/1 useful/useless nets, 47/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 63/0 useful/useless nets, 47/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 114/0 useful/useless nets, 98/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 18 instances into 18 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 113/0 useful/useless nets, 97/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 16 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 36 adder to BLE ...
SYN-4008 : Packed 36 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 18 LUT to BLE ...
SYN-4008 : Packed 18 LUT and 16 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 18/51 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   64   out of  19600    0.33%
#reg                   16   out of  19600    0.08%
#le                    64
  #lut only            48   out of     64   75.00%
  #reg only             0   out of     64    0.00%
  #lut&reg             16   out of     64   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |64    |64    |16    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 42 instances
RUN-1001 : 18 mslices, 14 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 67 nets
RUN-1001 : 46 nets have 2 pins
RUN-1001 : 16 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 40 instances, 32 slices, 3 macros(23 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 193, tnet num: 65, tinst num: 40, tnode num: 225, tedge num: 313.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 65 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 16 clock pins, and constraint 32 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.005067s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 20136.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(797): len = 10507.8, overlap = 0
PHY-3002 : Step(798): len = 6439.4, overlap = 0
PHY-3002 : Step(799): len = 3194.2, overlap = 0
PHY-3002 : Step(800): len = 2374, overlap = 0
PHY-3002 : Step(801): len = 2089, overlap = 0
PHY-3002 : Step(802): len = 2083.9, overlap = 0
PHY-3002 : Step(803): len = 1816.5, overlap = 0
PHY-3002 : Step(804): len = 1355.4, overlap = 0
PHY-3002 : Step(805): len = 1012.4, overlap = 0
PHY-3002 : Step(806): len = 895.5, overlap = 0
PHY-3002 : Step(807): len = 896.6, overlap = 0
PHY-3002 : Step(808): len = 892.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004507s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(809): len = 875.8, overlap = 0
PHY-3002 : Step(810): len = 875.8, overlap = 0
PHY-3002 : Step(811): len = 873.6, overlap = 0
PHY-3002 : Step(812): len = 873.6, overlap = 0
PHY-3002 : Step(813): len = 875, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(814): len = 876.1, overlap = 0.75
PHY-3002 : Step(815): len = 876.1, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013859s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (112.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(816): len = 1263.1, overlap = 0.5
PHY-3002 : Step(817): len = 1178.2, overlap = 1.75
PHY-3002 : Step(818): len = 1168.3, overlap = 1.75
PHY-3002 : Step(819): len = 1166.2, overlap = 1.75
PHY-3002 : Step(820): len = 1166.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007795s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (200.1%)

PHY-3001 : Legalized: Len = 1388.6, Over = 0
PHY-3001 : Final: Len = 1388.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 38 to 38
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 38 to 38
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.007836s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 42 instances
RUN-1001 : 18 mslices, 14 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 67 nets
RUN-1001 : 46 nets have 2 pins
RUN-1001 : 16 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 1440, over cnt = 6(0%), over = 10, worst = 3
PHY-1002 : len = 1488, over cnt = 1(0%), over = 3, worst = 3
PHY-1002 : len = 1504, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 1520, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 193, tnet num: 65, tinst num: 40, tnode num: 225, tedge num: 313.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 65 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 16 clock pins, and constraint 32 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.067474s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (92.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 2% nets.
PHY-1001 :  0.004183s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 1848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 16% nets.
PHY-1001 :  0.017533s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (89.0%)

PHY-1002 : len = 2440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.012046s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (129.5%)

PHY-1002 : len = 2440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 :  0.054797s wall, 0.062400s user + 0.046800s system = 0.109201s CPU (199.3%)

PHY-1002 : len = 4624, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 4624
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.209007s wall, 1.981213s user + 0.343202s system = 2.324415s CPU (105.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.384710s wall, 2.168414s user + 0.358802s system = 2.527216s CPU (106.0%)

RUN-1004 : used memory is 360 MB, reserved memory is 312 MB, peak memory is 686 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   64   out of  19600    0.33%
#reg                   16   out of  19600    0.08%
#le                    64
  #lut only            48   out of     64   75.00%
  #reg only             0   out of     64    0.00%
  #lut&reg             16   out of     64   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 42
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 67, pip num: 401
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 105 valid insts, and 1537 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.798867s wall, 1.747211s user + 0.062400s system = 1.809612s CPU (100.6%)

RUN-1004 : used memory is 464 MB, reserved memory is 414 MB, peak memory is 686 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.660940s wall, 0.405603s user + 0.046800s system = 0.452403s CPU (6.8%)

RUN-1004 : used memory is 489 MB, reserved memory is 437 MB, peak memory is 686 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.201517s wall, 2.293215s user + 0.124801s system = 2.418016s CPU (26.3%)

RUN-1004 : used memory is 372 MB, reserved memory is 318 MB, peak memory is 686 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-5007 WARNING: instantiate unknown module G_PWM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(58)
HDL-5007 WARNING: instantiate unknown module B_PWM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(69)
HDL-8007 ERROR: G_PWM is a black box
HDL-8007 ERROR: B_PWM is a black box
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-8007 ERROR: net 'LEDs[2]' is constantly driven from multiple places in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(31)
HDL-8007 ERROR: another driver from here in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(66)
HDL-1007 : module 'TOP' remains a black box, due to errors in its contents in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-8007 ERROR: TOP is a black box in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model PWM
SYN-1011 : Flatten model SysPll
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 58/3 useful/useless nets, 41/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 58/0 useful/useless nets, 41/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates           18
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 16
  #LATCH                0
#MACRO_ADD              3
#MACRO_MUX             16

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |2      |16     |4      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 63/2 useful/useless nets, 47/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 63/0 useful/useless nets, 47/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 114/0 useful/useless nets, 98/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 18 instances into 18 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 113/0 useful/useless nets, 97/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 16 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 36 adder to BLE ...
SYN-4008 : Packed 36 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 18 LUT to BLE ...
SYN-4008 : Packed 18 LUT and 16 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 18/51 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   64   out of  19600    0.33%
#reg                   16   out of  19600    0.08%
#le                    64
  #lut only            48   out of     64   75.00%
  #reg only             0   out of     64    0.00%
  #lut&reg             16   out of     64   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |64    |64    |16    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 42 instances
RUN-1001 : 18 mslices, 14 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 67 nets
RUN-1001 : 45 nets have 2 pins
RUN-1001 : 17 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 40 instances, 32 slices, 3 macros(23 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 195, tnet num: 65, tinst num: 40, tnode num: 227, tedge num: 317.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 65 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 16 clock pins, and constraint 32 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006589s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (473.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 20050.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(821): len = 10884.6, overlap = 0
PHY-3002 : Step(822): len = 6763, overlap = 0
PHY-3002 : Step(823): len = 3639.3, overlap = 0
PHY-3002 : Step(824): len = 2694.2, overlap = 0
PHY-3002 : Step(825): len = 2383.7, overlap = 0
PHY-3002 : Step(826): len = 2349.7, overlap = 0
PHY-3002 : Step(827): len = 2369.6, overlap = 0
PHY-3002 : Step(828): len = 2032.2, overlap = 0
PHY-3002 : Step(829): len = 1956.4, overlap = 0
PHY-3002 : Step(830): len = 1600.7, overlap = 0
PHY-3002 : Step(831): len = 1503.3, overlap = 0
PHY-3002 : Step(832): len = 1503.6, overlap = 0
PHY-3002 : Step(833): len = 1503.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004862s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(834): len = 1461.4, overlap = 0
PHY-3002 : Step(835): len = 1460.6, overlap = 0
PHY-3002 : Step(836): len = 1465.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(837): len = 1449.7, overlap = 1.25
PHY-3002 : Step(838): len = 1449.7, overlap = 1.25
PHY-3002 : Step(839): len = 1446.7, overlap = 1.25
PHY-3002 : Step(840): len = 1454.6, overlap = 1.25
PHY-3002 : Step(841): len = 1454.6, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008471s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(842): len = 1882.8, overlap = 1.75
PHY-3002 : Step(843): len = 1764.4, overlap = 2
PHY-3002 : Step(844): len = 1775.8, overlap = 2
PHY-3002 : Step(845): len = 1762.9, overlap = 2
PHY-3002 : Step(846): len = 1761.6, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007157s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (218.0%)

PHY-3001 : Legalized: Len = 1994.6, Over = 0
PHY-3001 : Final: Len = 1994.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 38 to 38
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 38 to 38
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.007052s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 42 instances
RUN-1001 : 18 mslices, 14 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 67 nets
RUN-1001 : 45 nets have 2 pins
RUN-1001 : 17 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 2176, over cnt = 6(0%), over = 11, worst = 3
PHY-1002 : len = 2184, over cnt = 6(0%), over = 10, worst = 2
PHY-1002 : len = 2208, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 2312, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 195, tnet num: 65, tinst num: 40, tnode num: 227, tedge num: 317.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 65 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 16 clock pins, and constraint 32 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.077013s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (121.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 2% nets.
PHY-1001 :  0.004784s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 1880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 17% nets.
PHY-1001 :  0.017481s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (178.5%)

PHY-1002 : len = 2464, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.014088s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (110.7%)

PHY-1002 : len = 2464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 :  0.243540s wall, 0.249602s user + 0.031200s system = 0.280802s CPU (115.3%)

PHY-1002 : len = 5432, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5432
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.664245s wall, 2.324415s user + 0.312002s system = 2.636417s CPU (99.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.826804s wall, 2.511616s user + 0.312002s system = 2.823618s CPU (99.9%)

RUN-1004 : used memory is 363 MB, reserved memory is 317 MB, peak memory is 688 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   64   out of  19600    0.33%
#reg                   16   out of  19600    0.08%
#le                    64
  #lut only            48   out of     64   75.00%
  #reg only             0   out of     64    0.00%
  #lut&reg             16   out of     64   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 42
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 67, pip num: 418
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 128 valid insts, and 1567 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-8007 ERROR: 'Count' is not declared in Source/LEDRGBCtrl.v(14)
HDL-8007 ERROR: ignore module module due to previous errors in Source/LEDRGBCtrl.v(44)
HDL-1007 : Verilog file 'Source/LEDRGBCtrl.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file Source/TOP.v
HDL-5007 WARNING: empty port in module declaration in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(6)
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-5007 WARNING: net 'CLK_24M' does not have a driver in Source/LEDRGBCtrl.v(32)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "LEDRGBCtrl" / net "CLK_24M" in Source/LEDRGBCtrl.v(32)
SYN-5014 WARNING: the net's pin: pin "CLK" in Source/LEDRGBCtrl.v(30)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 188/3 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 188/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates           50
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 48
  #LATCH                0
#MACRO_ADD              7
#MACRO_MUX             64

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |2      |48     |8      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 193/2 useful/useless nets, 131/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 193/0 useful/useless nets, 131/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 360/0 useful/useless nets, 298/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 66 instances into 66 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 357/0 useful/useless nets, 295/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 48 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 66 LUT to BLE ...
SYN-4008 : Packed 66 LUT and 48 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 66/147 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   48   out of  19600    0.24%
#le                   208
  #lut only           160   out of    208   76.92%
  #reg only             0   out of    208    0.00%
  #lut&reg             48   out of    208   23.08%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |208   |208   |48    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 114 instances
RUN-1001 : 52 mslices, 52 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 209 nets
RUN-1001 : 154 nets have 2 pins
RUN-1001 : 32 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 112 instances, 104 slices, 7 macros(71 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b0|U1/R_PWM/reg0_b9.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b10|U1/R_PWM/reg0_b8.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b11|U1/R_PWM/reg0_b7.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b12|U1/R_PWM/reg0_b6.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b13|U1/R_PWM/reg0_b5.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b14|U1/R_PWM/reg0_b4.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b15|U1/R_PWM/reg0_b3.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b1|U1/R_PWM/reg0_b2.sr.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 659, tnet num: 207, tinst num: 112, tnode num: 739, tedge num: 1095.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 207 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 48 clock pins, and constraint 80 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.033688s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (277.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 47743
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(847): len = 29759.9, overlap = 0
PHY-3002 : Step(848): len = 19337.9, overlap = 0
PHY-3002 : Step(849): len = 12995.2, overlap = 0
PHY-3002 : Step(850): len = 11069.7, overlap = 0
PHY-3002 : Step(851): len = 10066.4, overlap = 0
PHY-3002 : Step(852): len = 9584, overlap = 0
PHY-3002 : Step(853): len = 8993.3, overlap = 0
PHY-3002 : Step(854): len = 8555.9, overlap = 0
PHY-3002 : Step(855): len = 7921, overlap = 0
PHY-3002 : Step(856): len = 7706.1, overlap = 0
PHY-3002 : Step(857): len = 7549.3, overlap = 0
PHY-3002 : Step(858): len = 7281.7, overlap = 0
PHY-3002 : Step(859): len = 6564.8, overlap = 0
PHY-3002 : Step(860): len = 6186.6, overlap = 0
PHY-3002 : Step(861): len = 5880.5, overlap = 0
PHY-3002 : Step(862): len = 5601, overlap = 0
PHY-3002 : Step(863): len = 5380.2, overlap = 0
PHY-3002 : Step(864): len = 4838, overlap = 0
PHY-3002 : Step(865): len = 4439.3, overlap = 0
PHY-3002 : Step(866): len = 4494.5, overlap = 0
PHY-3002 : Step(867): len = 4373.2, overlap = 0
PHY-3002 : Step(868): len = 4373.2, overlap = 0
PHY-3002 : Step(869): len = 4148.7, overlap = 0
PHY-3002 : Step(870): len = 4148.7, overlap = 0
PHY-3002 : Step(871): len = 4052.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004980s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(872): len = 4021, overlap = 0.5
PHY-3002 : Step(873): len = 4060.9, overlap = 1
PHY-3002 : Step(874): len = 4285.9, overlap = 2
PHY-3002 : Step(875): len = 4566.1, overlap = 1.75
PHY-3002 : Step(876): len = 4008.8, overlap = 1.25
PHY-3002 : Step(877): len = 3213, overlap = 0.25
PHY-3002 : Step(878): len = 3282.9, overlap = 0.25
PHY-3002 : Step(879): len = 3092.1, overlap = 0
PHY-3002 : Step(880): len = 2702, overlap = 2
PHY-3002 : Step(881): len = 2582.6, overlap = 2.5
PHY-3002 : Step(882): len = 2229.8, overlap = 3.5
PHY-3002 : Step(883): len = 2230.5, overlap = 4.25
PHY-3002 : Step(884): len = 2241, overlap = 4.25
PHY-3002 : Step(885): len = 2080.1, overlap = 4
PHY-3002 : Step(886): len = 1989.6, overlap = 4
PHY-3002 : Step(887): len = 1984.1, overlap = 3.75
PHY-3002 : Step(888): len = 1999.6, overlap = 4
PHY-3002 : Step(889): len = 1999.6, overlap = 4
PHY-3002 : Step(890): len = 1947.2, overlap = 4
PHY-3002 : Step(891): len = 1947.2, overlap = 4
PHY-3002 : Step(892): len = 1926.3, overlap = 4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.43418e-06
PHY-3002 : Step(893): len = 1954.9, overlap = 5.25
PHY-3002 : Step(894): len = 1954.9, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00449903
PHY-3002 : Step(895): len = 6396.5, overlap = 1.25
PHY-3002 : Step(896): len = 6430.2, overlap = 1
PHY-3002 : Step(897): len = 6269.1, overlap = 1.25
PHY-3002 : Step(898): len = 6212.6, overlap = 1.25
PHY-3002 : Step(899): len = 6183.5, overlap = 1.25
PHY-3002 : Step(900): len = 6023.5, overlap = 1.5
PHY-3002 : Step(901): len = 5932.7, overlap = 1.25
PHY-3002 : Step(902): len = 5867.5, overlap = 1.5
PHY-3002 : Step(903): len = 5824.7, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007795s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5809, Over = 0
PHY-3001 : Final: Len = 5809, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 79 to 71
PHY-1001 : Pin misalignment score is improved from 71 to 71
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 71 to 71
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.025948s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (120.2%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 114 instances
RUN-1001 : 52 mslices, 52 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 209 nets
RUN-1001 : 154 nets have 2 pins
RUN-1001 : 32 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 6424, over cnt = 12(0%), over = 23, worst = 3
PHY-1002 : len = 6456, over cnt = 10(0%), over = 17, worst = 3
PHY-1002 : len = 6512, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 6696, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6712, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6712, over cnt = 1(0%), over = 1, worst = 1
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b0|U1/R_PWM/reg0_b9.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b10|U1/R_PWM/reg0_b8.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b11|U1/R_PWM/reg0_b7.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b12|U1/R_PWM/reg0_b6.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b13|U1/R_PWM/reg0_b5.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b14|U1/R_PWM/reg0_b4.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b15|U1/R_PWM/reg0_b3.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b1|U1/R_PWM/reg0_b2.sr.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 659, tnet num: 207, tinst num: 112, tnode num: 739, tedge num: 1095.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 207 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 48 clock pins, and constraint 80 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.115066s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (122.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.006988s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 3344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.101816s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (122.6%)

PHY-1002 : len = 6576, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.032086s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (97.2%)

PHY-1002 : len = 6544, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.013729s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (113.6%)

PHY-1002 : len = 6536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 :  0.195282s wall, 0.234002s user + 0.015600s system = 0.249602s CPU (127.8%)

PHY-1002 : len = 19496, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 19496
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.556431s wall, 2.433616s user + 0.234002s system = 2.667617s CPU (104.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.772966s wall, 2.667617s user + 0.249602s system = 2.917219s CPU (105.2%)

RUN-1004 : used memory is 336 MB, reserved memory is 323 MB, peak memory is 697 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   48   out of  19600    0.24%
#le                   208
  #lut only           160   out of    208   76.92%
  #reg only             0   out of    208    0.00%
  #lut&reg             48   out of    208   23.08%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 114
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 209, pip num: 1469
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 252 valid insts, and 5446 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1003 : finish command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.164644s wall, 2.371215s user + 0.062400s system = 2.433616s CPU (209.0%)

RUN-1004 : used memory is 346 MB, reserved memory is 329 MB, peak memory is 697 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.775945s wall, 1.700411s user + 0.062400s system = 1.762811s CPU (99.3%)

RUN-1004 : used memory is 447 MB, reserved memory is 428 MB, peak memory is 697 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.702125s wall, 0.358802s user + 0.156001s system = 0.514803s CPU (7.7%)

RUN-1004 : used memory is 469 MB, reserved memory is 450 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.215051s wall, 2.168414s user + 0.265202s system = 2.433616s CPU (26.4%)

RUN-1004 : used memory is 350 MB, reserved memory is 326 MB, peak memory is 697 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-5007 WARNING: net 'CLK_24M' does not have a driver in Source/LEDRGBCtrl.v(32)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "LEDRGBCtrl" / net "CLK_24M" in Source/LEDRGBCtrl.v(32)
SYN-5014 WARNING: the net's pin: pin "CLK" in Source/LEDRGBCtrl.v(30)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 188/3 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 188/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates           50
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 48
  #LATCH                0
#MACRO_ADD              7
#MACRO_MUX             64

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |2      |48     |8      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 194/0 useful/useless nets, 132/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 194/0 useful/useless nets, 132/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 361/0 useful/useless nets, 299/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 66 instances into 66 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 358/0 useful/useless nets, 296/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 48 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 66 LUT to BLE ...
SYN-4008 : Packed 66 LUT and 48 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 66/148 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   48   out of  19600    0.24%
#le                   208
  #lut only           160   out of    208   76.92%
  #reg only             0   out of    208    0.00%
  #lut&reg             48   out of    208   23.08%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |208   |208   |48    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 115 instances
RUN-1001 : 52 mslices, 52 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 210 nets
RUN-1001 : 154 nets have 2 pins
RUN-1001 : 33 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 113 instances, 104 slices, 7 macros(71 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b0|U1/R_PWM/reg0_b9.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b10|U1/R_PWM/reg0_b8.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b11|U1/R_PWM/reg0_b7.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b12|U1/R_PWM/reg0_b6.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b13|U1/R_PWM/reg0_b5.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b14|U1/R_PWM/reg0_b4.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b15|U1/R_PWM/reg0_b3.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b1|U1/R_PWM/reg0_b2.sr.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 662, tnet num: 208, tinst num: 113, tnode num: 742, tedge num: 1098.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 48 clock pins, and constraint 80 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.019184s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (162.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 48162
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(904): len = 30439.2, overlap = 0
PHY-3002 : Step(905): len = 21850.9, overlap = 0
PHY-3002 : Step(906): len = 14745, overlap = 0
PHY-3002 : Step(907): len = 11730.3, overlap = 0
PHY-3002 : Step(908): len = 10760.9, overlap = 0
PHY-3002 : Step(909): len = 10136.2, overlap = 0
PHY-3002 : Step(910): len = 9678.6, overlap = 0
PHY-3002 : Step(911): len = 9086.7, overlap = 0
PHY-3002 : Step(912): len = 8536.3, overlap = 0
PHY-3002 : Step(913): len = 8203.8, overlap = 0
PHY-3002 : Step(914): len = 8157.1, overlap = 0
PHY-3002 : Step(915): len = 7938.9, overlap = 0
PHY-3002 : Step(916): len = 7802.4, overlap = 0
PHY-3002 : Step(917): len = 7141.1, overlap = 0
PHY-3002 : Step(918): len = 6970.4, overlap = 0
PHY-3002 : Step(919): len = 6571.7, overlap = 0
PHY-3002 : Step(920): len = 5854.3, overlap = 0
PHY-3002 : Step(921): len = 5608.6, overlap = 0
PHY-3002 : Step(922): len = 5466.9, overlap = 0
PHY-3002 : Step(923): len = 5410.5, overlap = 0
PHY-3002 : Step(924): len = 5283.1, overlap = 0
PHY-3002 : Step(925): len = 5021, overlap = 0
PHY-3002 : Step(926): len = 4837.7, overlap = 0
PHY-3002 : Step(927): len = 4812.3, overlap = 0
PHY-3002 : Step(928): len = 4372, overlap = 0
PHY-3002 : Step(929): len = 4034.4, overlap = 0
PHY-3002 : Step(930): len = 4024.2, overlap = 0
PHY-3002 : Step(931): len = 3832.5, overlap = 0
PHY-3002 : Step(932): len = 3739.1, overlap = 0
PHY-3002 : Step(933): len = 3678.2, overlap = 0
PHY-3002 : Step(934): len = 3496.9, overlap = 0
PHY-3002 : Step(935): len = 3422.8, overlap = 0
PHY-3002 : Step(936): len = 3346, overlap = 0
PHY-3002 : Step(937): len = 3117.9, overlap = 0
PHY-3002 : Step(938): len = 3071.5, overlap = 0
PHY-3002 : Step(939): len = 2943, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004273s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(940): len = 2712.1, overlap = 2.25
PHY-3002 : Step(941): len = 2682.6, overlap = 2.75
PHY-3002 : Step(942): len = 2682.6, overlap = 2.75
PHY-3002 : Step(943): len = 2633.5, overlap = 3
PHY-3002 : Step(944): len = 2633.5, overlap = 3
PHY-3002 : Step(945): len = 2654.5, overlap = 3.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.80511e-06
PHY-3002 : Step(946): len = 2624.6, overlap = 4.25
PHY-3002 : Step(947): len = 2624.6, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.09707e-05
PHY-3002 : Step(948): len = 2718.8, overlap = 4.25
PHY-3002 : Step(949): len = 2718.8, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.19414e-05
PHY-3002 : Step(950): len = 2834.5, overlap = 4
PHY-3002 : Step(951): len = 2879, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009273s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00324003
PHY-3002 : Step(952): len = 6005.5, overlap = 1.25
PHY-3002 : Step(953): len = 6196, overlap = 1
PHY-3002 : Step(954): len = 5964.5, overlap = 1.25
PHY-3002 : Step(955): len = 5918.7, overlap = 2.75
PHY-3002 : Step(956): len = 5856.5, overlap = 2.75
PHY-3002 : Step(957): len = 5805.3, overlap = 2.75
PHY-3002 : Step(958): len = 5820.7, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00648005
PHY-3002 : Step(959): len = 5873.5, overlap = 2.75
PHY-3002 : Step(960): len = 5869.4, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0129601
PHY-3002 : Step(961): len = 5898.5, overlap = 3
PHY-3002 : Step(962): len = 5894, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007529s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (207.2%)

PHY-3001 : Legalized: Len = 6298, Over = 0
PHY-3001 : Final: Len = 6298, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 80 to 71
PHY-1001 : Pin misalignment score is improved from 71 to 71
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 71 to 71
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.029209s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (160.2%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 115 instances
RUN-1001 : 52 mslices, 52 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 210 nets
RUN-1001 : 154 nets have 2 pins
RUN-1001 : 33 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 7112, over cnt = 16(0%), over = 20, worst = 3
PHY-1002 : len = 7192, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 7216, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 7312, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b0|U1/R_PWM/reg0_b9.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b10|U1/R_PWM/reg0_b8.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b11|U1/R_PWM/reg0_b7.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b12|U1/R_PWM/reg0_b6.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b13|U1/R_PWM/reg0_b5.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b14|U1/R_PWM/reg0_b4.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b15|U1/R_PWM/reg0_b3.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b1|U1/R_PWM/reg0_b2.sr.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 662, tnet num: 208, tinst num: 113, tnode num: 742, tedge num: 1098.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 48 clock pins, and constraint 80 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.100629s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (155.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.010321s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (151.1%)

PHY-1002 : len = 3584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.108874s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (100.3%)

PHY-1002 : len = 6912, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.020039s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (233.5%)

PHY-1002 : len = 6896, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.017087s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (91.3%)

PHY-1002 : len = 6872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.013653s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 6872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.016264s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (95.9%)

PHY-1002 : len = 6872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.019575s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (79.7%)

PHY-1002 : len = 6872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.020967s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (74.4%)

PHY-1002 : len = 6872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.019378s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (80.5%)

PHY-1002 : len = 6872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 :  0.263217s wall, 0.327602s user + 0.015600s system = 0.343202s CPU (130.4%)

PHY-1002 : len = 19016, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 19016
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.715273s wall, 2.496016s user + 0.358802s system = 2.854818s CPU (105.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.924655s wall, 2.776818s user + 0.358802s system = 3.135620s CPU (107.2%)

RUN-1004 : used memory is 344 MB, reserved memory is 327 MB, peak memory is 697 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   48   out of  19600    0.24%
#le                   208
  #lut only           160   out of    208   76.92%
  #reg only             0   out of    208    0.00%
  #lut&reg             48   out of    208   23.08%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 115
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 210, pip num: 1468
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 244 valid insts, and 5454 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1003 : finish command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.130544s wall, 2.277615s user + 0.015600s system = 2.293215s CPU (202.8%)

RUN-1004 : used memory is 353 MB, reserved memory is 334 MB, peak memory is 697 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  2.059581s wall, 1.981213s user + 0.078001s system = 2.059213s CPU (100.0%)

RUN-1004 : used memory is 454 MB, reserved memory is 435 MB, peak memory is 697 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.650743s wall, 0.546003s user + 0.062400s system = 0.608404s CPU (9.1%)

RUN-1004 : used memory is 475 MB, reserved memory is 455 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.447026s wall, 2.652017s user + 0.156001s system = 2.808018s CPU (29.7%)

RUN-1004 : used memory is 354 MB, reserved memory is 332 MB, peak memory is 697 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-5007 WARNING: net 'CLK_24M' does not have a driver in Source/LEDRGBCtrl.v(32)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "LEDRGBCtrl" / net "CLK_24M" in Source/LEDRGBCtrl.v(32)
SYN-5014 WARNING: the net's pin: pin "CLK" in Source/LEDRGBCtrl.v(30)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 58/3 useful/useless nets, 41/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 58/0 useful/useless nets, 41/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates           18
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 16
  #LATCH                0
#MACRO_ADD              3
#MACRO_MUX             16

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |2      |16     |4      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 64/0 useful/useless nets, 48/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 64/0 useful/useless nets, 48/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 115/0 useful/useless nets, 99/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 18 instances into 18 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 114/0 useful/useless nets, 98/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 16 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 36 adder to BLE ...
SYN-4008 : Packed 36 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 18 LUT to BLE ...
SYN-4008 : Packed 18 LUT and 16 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 18/52 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                   64   out of  19600    0.33%
#reg                   16   out of  19600    0.08%
#le                    64
  #lut only            48   out of     64   75.00%
  #reg only             0   out of     64    0.00%
  #lut&reg             16   out of     64   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |64    |64    |16    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 43 instances
RUN-1001 : 18 mslices, 14 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 68 nets
RUN-1001 : 47 nets have 2 pins
RUN-1001 : 17 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 41 instances, 32 slices, 3 macros(23 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b0|U1/R_PWM/reg0_b9.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b10|U1/R_PWM/reg0_b8.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b11|U1/R_PWM/reg0_b7.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b12|U1/R_PWM/reg0_b6.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b13|U1/R_PWM/reg0_b5.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b14|U1/R_PWM/reg0_b4.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b15|U1/R_PWM/reg0_b3.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b1|U1/R_PWM/reg0_b2.sr.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 188, tnet num: 66, tinst num: 41, tnode num: 188, tedge num: 252.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 24 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 66 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006514s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (239.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 20387.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(963): len = 11848.5, overlap = 0
PHY-3002 : Step(964): len = 7740.3, overlap = 0
PHY-3002 : Step(965): len = 6937.7, overlap = 0
PHY-3002 : Step(966): len = 6527.4, overlap = 0
PHY-3002 : Step(967): len = 2862.8, overlap = 0
PHY-3002 : Step(968): len = 2319.4, overlap = 0
PHY-3002 : Step(969): len = 1706.2, overlap = 0
PHY-3002 : Step(970): len = 1455.5, overlap = 0
PHY-3002 : Step(971): len = 1444.2, overlap = 0
PHY-3002 : Step(972): len = 1444.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005206s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (299.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(973): len = 1353.3, overlap = 0
PHY-3002 : Step(974): len = 1351, overlap = 0
PHY-3002 : Step(975): len = 1338.6, overlap = 0
PHY-3002 : Step(976): len = 1342.4, overlap = 0
PHY-3002 : Step(977): len = 1350.2, overlap = 0
PHY-3002 : Step(978): len = 1354.6, overlap = 0
PHY-3002 : Step(979): len = 1347.9, overlap = 0
PHY-3002 : Step(980): len = 1329, overlap = 0
PHY-3002 : Step(981): len = 1345.5, overlap = 0
PHY-3002 : Step(982): len = 1354.7, overlap = 0
PHY-3002 : Step(983): len = 1392.3, overlap = 0
PHY-3002 : Step(984): len = 1424.8, overlap = 0
PHY-3002 : Step(985): len = 1318.3, overlap = 0
PHY-3002 : Step(986): len = 1339.7, overlap = 0
PHY-3002 : Step(987): len = 1355, overlap = 0
PHY-3002 : Step(988): len = 1332.3, overlap = 0
PHY-3002 : Step(989): len = 1297.5, overlap = 0
PHY-3002 : Step(990): len = 1200, overlap = 0
PHY-3002 : Step(991): len = 1209.7, overlap = 0
PHY-3002 : Step(992): len = 1211.7, overlap = 0
PHY-3002 : Step(993): len = 1280.8, overlap = 0
PHY-3002 : Step(994): len = 1172.5, overlap = 0
PHY-3002 : Step(995): len = 1186.3, overlap = 0
PHY-3002 : Step(996): len = 1214.9, overlap = 0
PHY-3002 : Step(997): len = 1049, overlap = 0
PHY-3002 : Step(998): len = 941.2, overlap = 0
PHY-3002 : Step(999): len = 924.6, overlap = 0
PHY-3002 : Step(1000): len = 872.8, overlap = 0
PHY-3002 : Step(1001): len = 860.6, overlap = 0
PHY-3002 : Step(1002): len = 862.3, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.38432e-05
PHY-3002 : Step(1003): len = 870, overlap = 0.5
PHY-3002 : Step(1004): len = 870, overlap = 0.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.76863e-05
PHY-3002 : Step(1005): len = 863.1, overlap = 0.5
PHY-3002 : Step(1006): len = 863.1, overlap = 0.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000135373
PHY-3002 : Step(1007): len = 859.8, overlap = 0.5
PHY-3002 : Step(1008): len = 859.8, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007573s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1009): len = 1221.3, overlap = 1.25
PHY-3002 : Step(1010): len = 1176.6, overlap = 1.5
PHY-3002 : Step(1011): len = 1176.6, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.43362e-05
PHY-3002 : Step(1012): len = 1209.4, overlap = 1.5
PHY-3002 : Step(1013): len = 1209.4, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000148672
PHY-3002 : Step(1014): len = 1215.9, overlap = 1.5
PHY-3002 : Step(1015): len = 1215.9, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 1391.6, Over = 0
PHY-3001 : Final: Len = 1391.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 38 to 38
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 38 to 38
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.007181s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 43 instances
RUN-1001 : 18 mslices, 14 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 68 nets
RUN-1001 : 47 nets have 2 pins
RUN-1001 : 17 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 1496, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 1496, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 1504, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 1600, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1632, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b0|U1/R_PWM/reg0_b9.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b10|U1/R_PWM/reg0_b8.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b11|U1/R_PWM/reg0_b7.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b12|U1/R_PWM/reg0_b6.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b13|U1/R_PWM/reg0_b5.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b14|U1/R_PWM/reg0_b4.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b15|U1/R_PWM/reg0_b3.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b1|U1/R_PWM/reg0_b2.sr.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 188, tnet num: 66, tinst num: 41, tnode num: 188, tedge num: 252.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 24 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 66 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.075064s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (145.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 2% nets.
PHY-1001 :  0.005613s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 1160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1001 :  0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 1160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 :  0.065296s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (143.3%)

PHY-1002 : len = 3112, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 3112
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.330604s wall, 1.965613s user + 0.499203s system = 2.464816s CPU (105.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.491899s wall, 2.152814s user + 0.530403s system = 2.683217s CPU (107.7%)

RUN-1004 : used memory is 343 MB, reserved memory is 326 MB, peak memory is 697 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                   64   out of  19600    0.33%
#reg                   16   out of  19600    0.08%
#le                    64
  #lut only            48   out of     64   75.00%
  #reg only             0   out of     64    0.00%
  #lut&reg             16   out of     64   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 43
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 68, pip num: 361
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 94 valid insts, and 1478 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.855289s wall, 1.825212s user + 0.031200s system = 1.856412s CPU (100.1%)

RUN-1004 : used memory is 452 MB, reserved memory is 434 MB, peak memory is 697 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.703272s wall, 0.374402s user + 0.062400s system = 0.436803s CPU (6.5%)

RUN-1004 : used memory is 474 MB, reserved memory is 455 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.292523s wall, 2.324415s user + 0.171601s system = 2.496016s CPU (26.9%)

RUN-1004 : used memory is 353 MB, reserved memory is 331 MB, peak memory is 697 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-5007 WARNING: net 'CLK_24M' does not have a driver in Source/LEDRGBCtrl.v(32)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "LEDRGBCtrl" / net "CLK_24M" in Source/LEDRGBCtrl.v(32)
SYN-5014 WARNING: the net's pin: pin "CLK" in Source/LEDRGBCtrl.v(30)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 58/3 useful/useless nets, 41/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 58/0 useful/useless nets, 41/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates           18
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 16
  #LATCH                0
#MACRO_ADD              3
#MACRO_MUX             16

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |2      |16     |4      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 64/0 useful/useless nets, 48/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 64/0 useful/useless nets, 48/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 115/0 useful/useless nets, 99/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 18 instances into 18 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 114/0 useful/useless nets, 98/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 16 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 36 adder to BLE ...
SYN-4008 : Packed 36 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 18 LUT to BLE ...
SYN-4008 : Packed 18 LUT and 16 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 18/52 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                   64   out of  19600    0.33%
#reg                   16   out of  19600    0.08%
#le                    64
  #lut only            48   out of     64   75.00%
  #reg only             0   out of     64    0.00%
  #lut&reg             16   out of     64   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |64    |64    |16    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 43 instances
RUN-1001 : 18 mslices, 14 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 68 nets
RUN-1001 : 47 nets have 2 pins
RUN-1001 : 17 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 41 instances, 32 slices, 3 macros(23 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b0|U1/R_PWM/reg0_b9.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b10|U1/R_PWM/reg0_b8.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b11|U1/R_PWM/reg0_b7.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b12|U1/R_PWM/reg0_b6.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b13|U1/R_PWM/reg0_b5.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b14|U1/R_PWM/reg0_b4.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b15|U1/R_PWM/reg0_b3.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b1|U1/R_PWM/reg0_b2.sr.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 188, tnet num: 66, tinst num: 41, tnode num: 188, tedge num: 252.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 24 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 66 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.005805s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 20387.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1016): len = 11848.5, overlap = 0
PHY-3002 : Step(1017): len = 7740.3, overlap = 0
PHY-3002 : Step(1018): len = 6937.7, overlap = 0
PHY-3002 : Step(1019): len = 6527.4, overlap = 0
PHY-3002 : Step(1020): len = 2862.8, overlap = 0
PHY-3002 : Step(1021): len = 2319.4, overlap = 0
PHY-3002 : Step(1022): len = 1706.2, overlap = 0
PHY-3002 : Step(1023): len = 1455.5, overlap = 0
PHY-3002 : Step(1024): len = 1444.2, overlap = 0
PHY-3002 : Step(1025): len = 1444.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004481s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (348.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1026): len = 1353.3, overlap = 0
PHY-3002 : Step(1027): len = 1351, overlap = 0
PHY-3002 : Step(1028): len = 1338.6, overlap = 0
PHY-3002 : Step(1029): len = 1342.4, overlap = 0
PHY-3002 : Step(1030): len = 1350.2, overlap = 0
PHY-3002 : Step(1031): len = 1354.6, overlap = 0
PHY-3002 : Step(1032): len = 1347.9, overlap = 0
PHY-3002 : Step(1033): len = 1329, overlap = 0
PHY-3002 : Step(1034): len = 1345.5, overlap = 0
PHY-3002 : Step(1035): len = 1354.7, overlap = 0
PHY-3002 : Step(1036): len = 1392.3, overlap = 0
PHY-3002 : Step(1037): len = 1424.8, overlap = 0
PHY-3002 : Step(1038): len = 1318.3, overlap = 0
PHY-3002 : Step(1039): len = 1339.7, overlap = 0
PHY-3002 : Step(1040): len = 1355, overlap = 0
PHY-3002 : Step(1041): len = 1332.3, overlap = 0
PHY-3002 : Step(1042): len = 1297.5, overlap = 0
PHY-3002 : Step(1043): len = 1200, overlap = 0
PHY-3002 : Step(1044): len = 1209.7, overlap = 0
PHY-3002 : Step(1045): len = 1211.7, overlap = 0
PHY-3002 : Step(1046): len = 1280.8, overlap = 0
PHY-3002 : Step(1047): len = 1172.5, overlap = 0
PHY-3002 : Step(1048): len = 1186.3, overlap = 0
PHY-3002 : Step(1049): len = 1214.9, overlap = 0
PHY-3002 : Step(1050): len = 1049, overlap = 0
PHY-3002 : Step(1051): len = 941.2, overlap = 0
PHY-3002 : Step(1052): len = 924.6, overlap = 0
PHY-3002 : Step(1053): len = 872.8, overlap = 0
PHY-3002 : Step(1054): len = 860.6, overlap = 0
PHY-3002 : Step(1055): len = 862.3, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.38432e-05
PHY-3002 : Step(1056): len = 870, overlap = 0.5
PHY-3002 : Step(1057): len = 870, overlap = 0.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.76863e-05
PHY-3002 : Step(1058): len = 863.1, overlap = 0.5
PHY-3002 : Step(1059): len = 863.1, overlap = 0.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000135373
PHY-3002 : Step(1060): len = 859.8, overlap = 0.5
PHY-3002 : Step(1061): len = 859.8, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008743s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1062): len = 1221.3, overlap = 1.25
PHY-3002 : Step(1063): len = 1176.6, overlap = 1.5
PHY-3002 : Step(1064): len = 1176.6, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.43362e-05
PHY-3002 : Step(1065): len = 1209.4, overlap = 1.5
PHY-3002 : Step(1066): len = 1209.4, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000148672
PHY-3002 : Step(1067): len = 1215.9, overlap = 1.5
PHY-3002 : Step(1068): len = 1215.9, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007151s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (218.1%)

PHY-3001 : Legalized: Len = 1391.6, Over = 0
PHY-3001 : Final: Len = 1391.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 38 to 38
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 38 to 38
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.008086s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (385.9%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 43 instances
RUN-1001 : 18 mslices, 14 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 68 nets
RUN-1001 : 47 nets have 2 pins
RUN-1001 : 17 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 1496, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 1496, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 1504, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 1600, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1632, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b0|U1/R_PWM/reg0_b9.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b10|U1/R_PWM/reg0_b8.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b11|U1/R_PWM/reg0_b7.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b12|U1/R_PWM/reg0_b6.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b13|U1/R_PWM/reg0_b5.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b14|U1/R_PWM/reg0_b4.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b15|U1/R_PWM/reg0_b3.sr.
TMR-6013 WARNING: Cannot find clk pin clk for sr node U1/R_PWM/reg0_b1|U1/R_PWM/reg0_b2.sr.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 188, tnet num: 66, tinst num: 41, tnode num: 188, tedge num: 252.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 24 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 66 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.062054s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (125.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 2% nets.
PHY-1001 :  0.004189s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (744.8%)

PHY-1002 : len = 1160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1001 :  0.000047s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 1160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 :  0.066258s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (94.2%)

PHY-1002 : len = 3112, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 3112
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.237893s wall, 2.012413s user + 0.312002s system = 2.324415s CPU (103.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.386049s wall, 2.184014s user + 0.343202s system = 2.527216s CPU (105.9%)

RUN-1004 : used memory is 345 MB, reserved memory is 328 MB, peak memory is 697 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                   64   out of  19600    0.33%
#reg                   16   out of  19600    0.08%
#le                    64
  #lut only            48   out of     64   75.00%
  #reg only             0   out of     64    0.00%
  #lut&reg             16   out of     64   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 43
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 68, pip num: 365
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 94 valid insts, and 1486 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.845505s wall, 1.747211s user + 0.046800s system = 1.794012s CPU (97.2%)

RUN-1004 : used memory is 453 MB, reserved memory is 435 MB, peak memory is 697 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.673382s wall, 0.390002s user + 0.078001s system = 0.468003s CPU (7.0%)

RUN-1004 : used memory is 475 MB, reserved memory is 456 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.239956s wall, 2.277615s user + 0.140401s system = 2.418016s CPU (26.2%)

RUN-1004 : used memory is 354 MB, reserved memory is 331 MB, peak memory is 697 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "LEDs[1]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(14)
SYN-5014 WARNING: the net's pin: pin "LEDs[1]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(14)
SYN-5013 WARNING: Undriven net: model "TOP" / net "LEDs[2]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(14)
SYN-5014 WARNING: the net's pin: pin "LEDs[2]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(14)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 58/3 useful/useless nets, 41/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 58/0 useful/useless nets, 41/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates           18
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 16
  #LATCH                0
#MACRO_ADD              3
#MACRO_MUX             16

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |2      |16     |4      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 64/0 useful/useless nets, 48/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 64/0 useful/useless nets, 48/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 115/0 useful/useless nets, 99/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 18 instances into 18 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 114/0 useful/useless nets, 98/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 16 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 36 adder to BLE ...
SYN-4008 : Packed 36 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 18 LUT to BLE ...
SYN-4008 : Packed 18 LUT and 16 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 18/52 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                   64   out of  19600    0.33%
#reg                   16   out of  19600    0.08%
#le                    64
  #lut only            48   out of     64   75.00%
  #reg only             0   out of     64    0.00%
  #lut&reg             16   out of     64   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |64    |64    |16    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 43 instances
RUN-1001 : 18 mslices, 14 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 68 nets
RUN-1001 : 46 nets have 2 pins
RUN-1001 : 17 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 41 instances, 32 slices, 3 macros(23 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 196, tnet num: 66, tinst num: 41, tnode num: 228, tedge num: 316.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 66 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 16 clock pins, and constraint 32 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.005942s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 20387.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1069): len = 10759, overlap = 0
PHY-3002 : Step(1070): len = 6688.6, overlap = 0
PHY-3002 : Step(1071): len = 3450.9, overlap = 0
PHY-3002 : Step(1072): len = 2636.5, overlap = 0
PHY-3002 : Step(1073): len = 2347.5, overlap = 0
PHY-3002 : Step(1074): len = 2337, overlap = 0
PHY-3002 : Step(1075): len = 2123.7, overlap = 0
PHY-3002 : Step(1076): len = 1639.2, overlap = 0
PHY-3002 : Step(1077): len = 1353.7, overlap = 0
PHY-3002 : Step(1078): len = 1268.9, overlap = 0
PHY-3002 : Step(1079): len = 1268.8, overlap = 0
PHY-3002 : Step(1080): len = 1253.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004466s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (349.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1081): len = 1230.9, overlap = 0
PHY-3002 : Step(1082): len = 1234.4, overlap = 0
PHY-3002 : Step(1083): len = 1234.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1084): len = 1232.7, overlap = 0.5
PHY-3002 : Step(1085): len = 1233.9, overlap = 0.5
PHY-3002 : Step(1086): len = 1233.9, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008738s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (357.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1087): len = 1587, overlap = 0.75
PHY-3002 : Step(1088): len = 1521.2, overlap = 1.5
PHY-3002 : Step(1089): len = 1511.2, overlap = 1.75
PHY-3002 : Step(1090): len = 1512.8, overlap = 1.75
PHY-3002 : Step(1091): len = 1512.8, overlap = 1.75
PHY-3002 : Step(1092): len = 1512.3, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008464s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 1735.6, Over = 0
PHY-3001 : Final: Len = 1735.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 38 to 38
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 38 to 38
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.008510s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 43 instances
RUN-1001 : 18 mslices, 14 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 68 nets
RUN-1001 : 46 nets have 2 pins
RUN-1001 : 17 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 1784, over cnt = 5(0%), over = 8, worst = 3
PHY-1002 : len = 1800, over cnt = 3(0%), over = 5, worst = 3
PHY-1002 : len = 1824, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 1872, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 196, tnet num: 66, tinst num: 41, tnode num: 228, tedge num: 316.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 66 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 16 clock pins, and constraint 32 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.076596s wall, 0.093601s user + 0.031200s system = 0.124801s CPU (162.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 2% nets.
PHY-1001 :  0.006775s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 1848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 17% nets.
PHY-1001 :  0.016519s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (94.4%)

PHY-1002 : len = 2472, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.014857s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (105.0%)

PHY-1002 : len = 2472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 :  0.136161s wall, 0.171601s user + 0.031200s system = 0.202801s CPU (148.9%)

PHY-1002 : len = 4944, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 4944
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.442009s wall, 2.199614s user + 0.390002s system = 2.589617s CPU (106.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.605598s wall, 2.371215s user + 0.436803s system = 2.808018s CPU (107.8%)

RUN-1004 : used memory is 345 MB, reserved memory is 329 MB, peak memory is 697 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                   64   out of  19600    0.33%
#reg                   16   out of  19600    0.08%
#le                    64
  #lut only            48   out of     64   75.00%
  #reg only             0   out of     64    0.00%
  #lut&reg             16   out of     64   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 43
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 68, pip num: 421
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 123 valid insts, and 1581 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.887811s wall, 1.856412s user + 0.062400s system = 1.918812s CPU (101.6%)

RUN-1004 : used memory is 453 MB, reserved memory is 435 MB, peak memory is 697 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.705077s wall, 0.546003s user + 0.124801s system = 0.670804s CPU (10.0%)

RUN-1004 : used memory is 473 MB, reserved memory is 454 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.329690s wall, 2.589617s user + 0.202801s system = 2.792418s CPU (29.9%)

RUN-1004 : used memory is 353 MB, reserved memory is 331 MB, peak memory is 697 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 58/3 useful/useless nets, 41/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 58/0 useful/useless nets, 41/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates           18
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 16
  #LATCH                0
#MACRO_ADD              3
#MACRO_MUX             16

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |2      |16     |4      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 64/0 useful/useless nets, 48/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 64/0 useful/useless nets, 48/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 115/0 useful/useless nets, 99/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-2581 : Mapping with K=2, #lut = 16 (2.00), #lev = 1 (0.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 18 instances into 18 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 114/0 useful/useless nets, 98/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 16 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 36 adder to BLE ...
SYN-4008 : Packed 36 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 18 LUT to BLE ...
SYN-4008 : Packed 18 LUT and 16 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 18/52 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                   64   out of  19600    0.33%
#reg                   16   out of  19600    0.08%
#le                    64
  #lut only            48   out of     64   75.00%
  #reg only             0   out of     64    0.00%
  #lut&reg             16   out of     64   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |64    |64    |16    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 43 instances
RUN-1001 : 18 mslices, 14 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 68 nets
RUN-1001 : 46 nets have 2 pins
RUN-1001 : 17 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 41 instances, 32 slices, 3 macros(23 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 196, tnet num: 66, tinst num: 41, tnode num: 228, tedge num: 316.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 66 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 16 clock pins, and constraint 32 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007674s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (406.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 20387.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1093): len = 10759, overlap = 0
PHY-3002 : Step(1094): len = 6688.6, overlap = 0
PHY-3002 : Step(1095): len = 3450.9, overlap = 0
PHY-3002 : Step(1096): len = 2636.5, overlap = 0
PHY-3002 : Step(1097): len = 2347.5, overlap = 0
PHY-3002 : Step(1098): len = 2337, overlap = 0
PHY-3002 : Step(1099): len = 2123.7, overlap = 0
PHY-3002 : Step(1100): len = 1639.2, overlap = 0
PHY-3002 : Step(1101): len = 1353.7, overlap = 0
PHY-3002 : Step(1102): len = 1268.9, overlap = 0
PHY-3002 : Step(1103): len = 1268.8, overlap = 0
PHY-3002 : Step(1104): len = 1253.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004627s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1105): len = 1230.9, overlap = 0
PHY-3002 : Step(1106): len = 1234.4, overlap = 0
PHY-3002 : Step(1107): len = 1234.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1108): len = 1232.7, overlap = 0.5
PHY-3002 : Step(1109): len = 1233.9, overlap = 0.5
PHY-3002 : Step(1110): len = 1233.9, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008658s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1111): len = 1587, overlap = 0.75
PHY-3002 : Step(1112): len = 1521.2, overlap = 1.5
PHY-3002 : Step(1113): len = 1511.2, overlap = 1.75
PHY-3002 : Step(1114): len = 1512.8, overlap = 1.75
PHY-3002 : Step(1115): len = 1512.8, overlap = 1.75
PHY-3002 : Step(1116): len = 1512.3, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006716s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 1735.6, Over = 0
PHY-3001 : Final: Len = 1735.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 38 to 38
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 38 to 38
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.007582s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (205.8%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 43 instances
RUN-1001 : 18 mslices, 14 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 68 nets
RUN-1001 : 46 nets have 2 pins
RUN-1001 : 17 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 1784, over cnt = 5(0%), over = 8, worst = 3
PHY-1002 : len = 1800, over cnt = 3(0%), over = 5, worst = 3
PHY-1002 : len = 1824, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 1872, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 196, tnet num: 66, tinst num: 41, tnode num: 228, tedge num: 316.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 66 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 16 clock pins, and constraint 32 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.062955s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (123.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 2% nets.
PHY-1001 :  0.006399s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 1848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 17% nets.
PHY-1001 :  0.017621s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (88.5%)

PHY-1002 : len = 2472, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.014641s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (106.6%)

PHY-1002 : len = 2472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 :  0.124653s wall, 0.140401s user + 0.015600s system = 0.156001s CPU (125.1%)

PHY-1002 : len = 4944, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 4944
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.309306s wall, 2.028013s user + 0.327602s system = 2.355615s CPU (102.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.459117s wall, 2.199614s user + 0.358802s system = 2.558416s CPU (104.0%)

RUN-1004 : used memory is 345 MB, reserved memory is 328 MB, peak memory is 697 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                   64   out of  19600    0.33%
#reg                   16   out of  19600    0.08%
#le                    64
  #lut only            48   out of     64   75.00%
  #reg only             0   out of     64    0.00%
  #lut&reg             16   out of     64   25.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 43
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 68, pip num: 417
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 122 valid insts, and 1577 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.827464s wall, 1.778411s user + 0.062400s system = 1.840812s CPU (100.7%)

RUN-1004 : used memory is 454 MB, reserved memory is 436 MB, peak memory is 697 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.625988s wall, 0.421203s user + 0.093601s system = 0.514803s CPU (7.8%)

RUN-1004 : used memory is 475 MB, reserved memory is 456 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.186100s wall, 2.308815s user + 0.171601s system = 2.480416s CPU (27.0%)

RUN-1004 : used memory is 353 MB, reserved memory is 330 MB, peak memory is 697 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 188/3 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 188/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates           50
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 48
  #LATCH                0
#MACRO_ADD              7
#MACRO_MUX             64

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |2      |48     |8      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 194/0 useful/useless nets, 132/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 194/0 useful/useless nets, 132/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 361/0 useful/useless nets, 299/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 66 instances into 66 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 358/0 useful/useless nets, 296/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 48 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 66 LUT to BLE ...
SYN-4008 : Packed 66 LUT and 48 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 66/148 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   48   out of  19600    0.24%
#le                   208
  #lut only           160   out of    208   76.92%
  #reg only             0   out of    208    0.00%
  #lut&reg             48   out of    208   23.08%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |208   |208   |48    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 115 instances
RUN-1001 : 52 mslices, 52 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 210 nets
RUN-1001 : 154 nets have 2 pins
RUN-1001 : 33 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 113 instances, 104 slices, 7 macros(71 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 670, tnet num: 208, tinst num: 113, tnode num: 782, tedge num: 1162.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 64 clock pins, and constraint 112 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025107s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (186.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 48162
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1117): len = 29237, overlap = 0
PHY-3002 : Step(1118): len = 19298.3, overlap = 0
PHY-3002 : Step(1119): len = 12827.4, overlap = 0
PHY-3002 : Step(1120): len = 9766.9, overlap = 0
PHY-3002 : Step(1121): len = 8877.1, overlap = 0
PHY-3002 : Step(1122): len = 8261.7, overlap = 0
PHY-3002 : Step(1123): len = 8247.5, overlap = 0
PHY-3002 : Step(1124): len = 7985.1, overlap = 0
PHY-3002 : Step(1125): len = 7957, overlap = 0
PHY-3002 : Step(1126): len = 7813.9, overlap = 0
PHY-3002 : Step(1127): len = 7311.6, overlap = 0
PHY-3002 : Step(1128): len = 6653.6, overlap = 0
PHY-3002 : Step(1129): len = 6622.4, overlap = 0
PHY-3002 : Step(1130): len = 6155.4, overlap = 0
PHY-3002 : Step(1131): len = 5997.7, overlap = 0
PHY-3002 : Step(1132): len = 5990.2, overlap = 0
PHY-3002 : Step(1133): len = 5990.2, overlap = 0
PHY-3002 : Step(1134): len = 5773.5, overlap = 0
PHY-3002 : Step(1135): len = 5773.5, overlap = 0
PHY-3002 : Step(1136): len = 5667.6, overlap = 0
PHY-3002 : Step(1137): len = 5743.6, overlap = 0
PHY-3002 : Step(1138): len = 5801.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004629s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1139): len = 5458.2, overlap = 0
PHY-3002 : Step(1140): len = 5468.8, overlap = 0
PHY-3002 : Step(1141): len = 5489.8, overlap = 0
PHY-3002 : Step(1142): len = 5448.4, overlap = 0.75
PHY-3002 : Step(1143): len = 5430.9, overlap = 0.75
PHY-3002 : Step(1144): len = 5103.4, overlap = 0.5
PHY-3002 : Step(1145): len = 4939.4, overlap = 0.5
PHY-3002 : Step(1146): len = 4960.9, overlap = 0.5
PHY-3002 : Step(1147): len = 4703.4, overlap = 0.5
PHY-3002 : Step(1148): len = 4699.8, overlap = 1
PHY-3002 : Step(1149): len = 4270.9, overlap = 2
PHY-3002 : Step(1150): len = 4165.7, overlap = 2
PHY-3002 : Step(1151): len = 4082.7, overlap = 0
PHY-3002 : Step(1152): len = 3654.5, overlap = 0
PHY-3002 : Step(1153): len = 3251.8, overlap = 0
PHY-3002 : Step(1154): len = 3183.1, overlap = 0.75
PHY-3002 : Step(1155): len = 3123.7, overlap = 1.5
PHY-3002 : Step(1156): len = 3077.8, overlap = 2.75
PHY-3002 : Step(1157): len = 2750.6, overlap = 4.25
PHY-3002 : Step(1158): len = 2664.2, overlap = 3.5
PHY-3002 : Step(1159): len = 2618.6, overlap = 3.5
PHY-3002 : Step(1160): len = 2494.9, overlap = 3.5
PHY-3002 : Step(1161): len = 2494.9, overlap = 3.5
PHY-3002 : Step(1162): len = 2471.2, overlap = 4
PHY-3002 : Step(1163): len = 2471.2, overlap = 4
PHY-3002 : Step(1164): len = 2438.7, overlap = 4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.25714e-06
PHY-3002 : Step(1165): len = 2449.9, overlap = 4.25
PHY-3002 : Step(1166): len = 2449.9, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011076s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00330667
PHY-3002 : Step(1167): len = 5415.7, overlap = 1.25
PHY-3002 : Step(1168): len = 5503, overlap = 2.5
PHY-3002 : Step(1169): len = 5251.2, overlap = 2.5
PHY-3002 : Step(1170): len = 5262, overlap = 1.75
PHY-3002 : Step(1171): len = 5135.9, overlap = 2.25
PHY-3002 : Step(1172): len = 5129.9, overlap = 2
PHY-3002 : Step(1173): len = 5066.7, overlap = 1.75
PHY-3002 : Step(1174): len = 4990.3, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007775s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5464, Over = 0
PHY-3001 : Final: Len = 5464, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 82 to 71
PHY-1001 : Pin misalignment score is improved from 71 to 71
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 71 to 71
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.029833s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (104.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 115 instances
RUN-1001 : 52 mslices, 52 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 210 nets
RUN-1001 : 154 nets have 2 pins
RUN-1001 : 33 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 5960, over cnt = 19(0%), over = 30, worst = 4
PHY-1002 : len = 6016, over cnt = 13(0%), over = 16, worst = 2
PHY-1002 : len = 6032, over cnt = 10(0%), over = 13, worst = 2
PHY-1002 : len = 6232, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6272, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 670, tnet num: 208, tinst num: 113, tnode num: 782, tedge num: 1162.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 64 clock pins, and constraint 112 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.134072s wall, 0.156001s user + 0.031200s system = 0.187201s CPU (139.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.016202s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (96.3%)

PHY-1002 : len = 3984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.123321s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (113.8%)

PHY-1002 : len = 7560, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.020435s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (76.3%)

PHY-1002 : len = 7520, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.016291s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (191.5%)

PHY-1002 : len = 7512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.022714s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (68.7%)

PHY-1002 : len = 7432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 :  0.277041s wall, 0.265202s user + 0.015600s system = 0.280802s CPU (101.4%)

PHY-1002 : len = 19312, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 19312
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.789559s wall, 2.449216s user + 0.374402s system = 2.823618s CPU (101.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.038715s wall, 2.730018s user + 0.405603s system = 3.135620s CPU (103.2%)

RUN-1004 : used memory is 349 MB, reserved memory is 332 MB, peak memory is 697 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   48   out of  19600    0.24%
#le                   208
  #lut only           160   out of    208   76.92%
  #reg only             0   out of    208    0.00%
  #lut&reg             48   out of    208   23.08%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 115
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 210, pip num: 1453
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 284 valid insts, and 5413 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1003 : finish command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.182788s wall, 2.527216s user + 0.000000s system = 2.527216s CPU (213.7%)

RUN-1004 : used memory is 356 MB, reserved memory is 337 MB, peak memory is 697 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.977837s wall, 1.840812s user + 0.062400s system = 1.903212s CPU (96.2%)

RUN-1004 : used memory is 455 MB, reserved memory is 436 MB, peak memory is 697 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.696704s wall, 0.530403s user + 0.078001s system = 0.608404s CPU (9.1%)

RUN-1004 : used memory is 477 MB, reserved memory is 457 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.438840s wall, 2.464816s user + 0.187201s system = 2.652017s CPU (28.1%)

RUN-1004 : used memory is 356 MB, reserved memory is 333 MB, peak memory is 697 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 172/3 useful/useless nets, 124/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 172/0 useful/useless nets, 124/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates           50
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 48
  #LATCH                0
#MACRO_ADD              6
#MACRO_MUX             64

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |2      |48     |7      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 178/0 useful/useless nets, 131/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 178/0 useful/useless nets, 131/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 6 macro adder
SYN-1032 : 328/0 useful/useless nets, 281/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 64 (2.00), #lev = 1 (0.94)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 64 (2.00), #lev = 1 (0.94)
SYN-2581 : Mapping with K=2, #lut = 64 (2.00), #lev = 1 (0.94)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 66 instances into 66 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 326/0 useful/useless nets, 279/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 48 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 66 LUT to BLE ...
SYN-4008 : Packed 66 LUT and 48 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 66/143 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  198   out of  19600    1.01%
#reg                   48   out of  19600    0.24%
#le                   198
  #lut only           150   out of    198   75.76%
  #reg only             0   out of    198    0.00%
  #lut&reg             48   out of    198   24.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |198   |198   |48    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 110 instances
RUN-1001 : 52 mslices, 47 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 190 nets
RUN-1001 : 134 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 108 instances, 99 slices, 6 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 614, tnet num: 188, tinst num: 108, tnode num: 726, tedge num: 1035.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 188 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 64 clock pins, and constraint 112 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.019155s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (162.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 42354
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1175): len = 30345.8, overlap = 0
PHY-3002 : Step(1176): len = 22348.6, overlap = 0
PHY-3002 : Step(1177): len = 13431.5, overlap = 0
PHY-3002 : Step(1178): len = 11719.1, overlap = 0
PHY-3002 : Step(1179): len = 10229.3, overlap = 0
PHY-3002 : Step(1180): len = 9235.4, overlap = 0
PHY-3002 : Step(1181): len = 8755.1, overlap = 0
PHY-3002 : Step(1182): len = 8387.5, overlap = 0
PHY-3002 : Step(1183): len = 8389.9, overlap = 0
PHY-3002 : Step(1184): len = 8108.7, overlap = 0
PHY-3002 : Step(1185): len = 7995.2, overlap = 0
PHY-3002 : Step(1186): len = 7031.3, overlap = 0
PHY-3002 : Step(1187): len = 5731.7, overlap = 0
PHY-3002 : Step(1188): len = 5364.2, overlap = 0
PHY-3002 : Step(1189): len = 5209.7, overlap = 0
PHY-3002 : Step(1190): len = 4975.7, overlap = 0
PHY-3002 : Step(1191): len = 4761, overlap = 0
PHY-3002 : Step(1192): len = 4772.8, overlap = 0
PHY-3002 : Step(1193): len = 4651.5, overlap = 0
PHY-3002 : Step(1194): len = 4470.9, overlap = 0
PHY-3002 : Step(1195): len = 4531.6, overlap = 0
PHY-3002 : Step(1196): len = 4111.1, overlap = 0
PHY-3002 : Step(1197): len = 4028.1, overlap = 0
PHY-3002 : Step(1198): len = 4028.1, overlap = 0
PHY-3002 : Step(1199): len = 3862, overlap = 0
PHY-3002 : Step(1200): len = 3867.6, overlap = 0
PHY-3002 : Step(1201): len = 3871, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005126s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1202): len = 3757, overlap = 1.75
PHY-3002 : Step(1203): len = 3768, overlap = 2
PHY-3002 : Step(1204): len = 3777.2, overlap = 2
PHY-3002 : Step(1205): len = 3718.1, overlap = 0.25
PHY-3002 : Step(1206): len = 3705.6, overlap = 0.25
PHY-3002 : Step(1207): len = 2968, overlap = 0.25
PHY-3002 : Step(1208): len = 2925.7, overlap = 0.25
PHY-3002 : Step(1209): len = 2969.5, overlap = 0.25
PHY-3002 : Step(1210): len = 3038.1, overlap = 0.75
PHY-3002 : Step(1211): len = 3039.7, overlap = 1.75
PHY-3002 : Step(1212): len = 2771.4, overlap = 2
PHY-3002 : Step(1213): len = 2689.5, overlap = 2.25
PHY-3002 : Step(1214): len = 2711.2, overlap = 2.25
PHY-3002 : Step(1215): len = 2696, overlap = 2.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.18441e-05
PHY-3002 : Step(1216): len = 2626.7, overlap = 4.5
PHY-3002 : Step(1217): len = 2651.5, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.3541e-05
PHY-3002 : Step(1218): len = 2793.4, overlap = 4.25
PHY-3002 : Step(1219): len = 2942.8, overlap = 3
PHY-3002 : Step(1220): len = 2942.8, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.7082e-05
PHY-3002 : Step(1221): len = 3095.6, overlap = 3.5
PHY-3002 : Step(1222): len = 3112.9, overlap = 3.5
PHY-3002 : Step(1223): len = 3094.8, overlap = 3.5
PHY-3002 : Step(1224): len = 3314.6, overlap = 3.5
PHY-3002 : Step(1225): len = 3471.3, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010145s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.011231
PHY-3002 : Step(1226): len = 5179.3, overlap = 0.25
PHY-3002 : Step(1227): len = 5123.9, overlap = 1.25
PHY-3002 : Step(1228): len = 5173.6, overlap = 1
PHY-3002 : Step(1229): len = 5079.2, overlap = 1.25
PHY-3002 : Step(1230): len = 4881, overlap = 2.25
PHY-3002 : Step(1231): len = 4886.1, overlap = 2.5
PHY-3002 : Step(1232): len = 4812.3, overlap = 2.75
PHY-3002 : Step(1233): len = 4689.7, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007073s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5030, Over = 0
PHY-3001 : Final: Len = 5030, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 80 to 71
PHY-1001 : Pin misalignment score is improved from 71 to 71
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 71 to 71
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.030381s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (154.0%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 110 instances
RUN-1001 : 52 mslices, 47 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 190 nets
RUN-1001 : 134 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 5672, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 5720, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 5720, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 5768, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 614, tnet num: 188, tinst num: 108, tnode num: 726, tedge num: 1035.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 188 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 64 clock pins, and constraint 112 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.094224s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (132.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1001 :  0.008378s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 4112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.069581s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (89.7%)

PHY-1002 : len = 6552, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.013542s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (115.2%)

PHY-1002 : len = 6544, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.014653s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (106.5%)

PHY-1002 : len = 6544, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.019982s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (234.2%)

PHY-1002 : len = 6544, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.015678s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (99.5%)

PHY-1002 : len = 6544, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.012559s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (248.4%)

PHY-1002 : len = 6544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 :  0.234283s wall, 0.234002s user + 0.031200s system = 0.265202s CPU (113.2%)

PHY-1002 : len = 17592, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 17592
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.757215s wall, 2.418016s user + 0.421203s system = 2.839218s CPU (103.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.961940s wall, 2.636417s user + 0.499203s system = 3.135620s CPU (105.9%)

RUN-1004 : used memory is 349 MB, reserved memory is 331 MB, peak memory is 697 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  198   out of  19600    1.01%
#reg                   48   out of  19600    0.24%
#le                   198
  #lut only           150   out of    198   75.76%
  #reg only             0   out of    198    0.00%
  #lut&reg             48   out of    198   24.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 110
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 190, pip num: 1308
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 229 valid insts, and 4831 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.891898s wall, 1.762811s user + 0.046800s system = 1.809612s CPU (95.7%)

RUN-1004 : used memory is 457 MB, reserved memory is 437 MB, peak memory is 697 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.711656s wall, 0.436803s user + 0.078001s system = 0.514803s CPU (7.7%)

RUN-1004 : used memory is 477 MB, reserved memory is 457 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.330201s wall, 2.308815s user + 0.140401s system = 2.449216s CPU (26.3%)

RUN-1004 : used memory is 357 MB, reserved memory is 333 MB, peak memory is 697 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 172/3 useful/useless nets, 124/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 172/0 useful/useless nets, 124/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates           50
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 48
  #LATCH                0
#MACRO_ADD              6
#MACRO_MUX             64

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |2      |48     |7      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 178/0 useful/useless nets, 131/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 178/0 useful/useless nets, 131/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 6 macro adder
SYN-1032 : 328/0 useful/useless nets, 281/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 64 (2.00), #lev = 1 (0.94)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 64 (2.00), #lev = 1 (0.94)
SYN-2581 : Mapping with K=2, #lut = 64 (2.00), #lev = 1 (0.94)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 66 instances into 66 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 326/0 useful/useless nets, 279/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 48 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 66 LUT to BLE ...
SYN-4008 : Packed 66 LUT and 48 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 66/143 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  198   out of  19600    1.01%
#reg                   48   out of  19600    0.24%
#le                   198
  #lut only           150   out of    198   75.76%
  #reg only             0   out of    198    0.00%
  #lut&reg             48   out of    198   24.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |198   |198   |48    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 110 instances
RUN-1001 : 52 mslices, 47 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 190 nets
RUN-1001 : 134 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 108 instances, 99 slices, 6 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 614, tnet num: 188, tinst num: 108, tnode num: 726, tedge num: 1035.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 188 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 64 clock pins, and constraint 112 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.020682s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (150.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 42354
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1234): len = 30345.8, overlap = 0
PHY-3002 : Step(1235): len = 22348.6, overlap = 0
PHY-3002 : Step(1236): len = 13431.5, overlap = 0
PHY-3002 : Step(1237): len = 11719.1, overlap = 0
PHY-3002 : Step(1238): len = 10229.3, overlap = 0
PHY-3002 : Step(1239): len = 9235.4, overlap = 0
PHY-3002 : Step(1240): len = 8755.1, overlap = 0
PHY-3002 : Step(1241): len = 8387.5, overlap = 0
PHY-3002 : Step(1242): len = 8389.9, overlap = 0
PHY-3002 : Step(1243): len = 8108.7, overlap = 0
PHY-3002 : Step(1244): len = 7995.2, overlap = 0
PHY-3002 : Step(1245): len = 7031.3, overlap = 0
PHY-3002 : Step(1246): len = 5731.7, overlap = 0
PHY-3002 : Step(1247): len = 5364.2, overlap = 0
PHY-3002 : Step(1248): len = 5209.7, overlap = 0
PHY-3002 : Step(1249): len = 4975.7, overlap = 0
PHY-3002 : Step(1250): len = 4761, overlap = 0
PHY-3002 : Step(1251): len = 4772.8, overlap = 0
PHY-3002 : Step(1252): len = 4651.5, overlap = 0
PHY-3002 : Step(1253): len = 4470.9, overlap = 0
PHY-3002 : Step(1254): len = 4531.6, overlap = 0
PHY-3002 : Step(1255): len = 4111.1, overlap = 0
PHY-3002 : Step(1256): len = 4028.1, overlap = 0
PHY-3002 : Step(1257): len = 4028.1, overlap = 0
PHY-3002 : Step(1258): len = 3862, overlap = 0
PHY-3002 : Step(1259): len = 3867.6, overlap = 0
PHY-3002 : Step(1260): len = 3871, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006084s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (256.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1261): len = 3757, overlap = 1.75
PHY-3002 : Step(1262): len = 3768, overlap = 2
PHY-3002 : Step(1263): len = 3777.2, overlap = 2
PHY-3002 : Step(1264): len = 3718.1, overlap = 0.25
PHY-3002 : Step(1265): len = 3705.6, overlap = 0.25
PHY-3002 : Step(1266): len = 2968, overlap = 0.25
PHY-3002 : Step(1267): len = 2925.7, overlap = 0.25
PHY-3002 : Step(1268): len = 2969.5, overlap = 0.25
PHY-3002 : Step(1269): len = 3038.1, overlap = 0.75
PHY-3002 : Step(1270): len = 3039.7, overlap = 1.75
PHY-3002 : Step(1271): len = 2771.4, overlap = 2
PHY-3002 : Step(1272): len = 2689.5, overlap = 2.25
PHY-3002 : Step(1273): len = 2711.2, overlap = 2.25
PHY-3002 : Step(1274): len = 2696, overlap = 2.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.18441e-05
PHY-3002 : Step(1275): len = 2626.7, overlap = 4.5
PHY-3002 : Step(1276): len = 2651.5, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.3541e-05
PHY-3002 : Step(1277): len = 2793.4, overlap = 4.25
PHY-3002 : Step(1278): len = 2942.8, overlap = 3
PHY-3002 : Step(1279): len = 2942.8, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.7082e-05
PHY-3002 : Step(1280): len = 3095.6, overlap = 3.5
PHY-3002 : Step(1281): len = 3112.9, overlap = 3.5
PHY-3002 : Step(1282): len = 3094.8, overlap = 3.5
PHY-3002 : Step(1283): len = 3314.6, overlap = 3.5
PHY-3002 : Step(1284): len = 3471.3, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010738s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (145.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.011231
PHY-3002 : Step(1285): len = 5179.3, overlap = 0.25
PHY-3002 : Step(1286): len = 5123.9, overlap = 1.25
PHY-3002 : Step(1287): len = 5173.6, overlap = 1
PHY-3002 : Step(1288): len = 5079.2, overlap = 1.25
PHY-3002 : Step(1289): len = 4881, overlap = 2.25
PHY-3002 : Step(1290): len = 4886.1, overlap = 2.5
PHY-3002 : Step(1291): len = 4812.3, overlap = 2.75
PHY-3002 : Step(1292): len = 4689.7, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007671s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5030, Over = 0
PHY-3001 : Final: Len = 5030, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 104 to 103
PHY-1001 : Pin misalignment score is improved from 103 to 103
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 103 to 103
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.037297s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (83.7%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 110 instances
RUN-1001 : 52 mslices, 47 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 190 nets
RUN-1001 : 134 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 5672, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 5720, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 5720, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 5768, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 614, tnet num: 188, tinst num: 108, tnode num: 726, tedge num: 1035.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 188 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 64 clock pins, and constraint 112 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.102469s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (152.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1001 :  0.008376s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 4112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.073713s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (105.8%)

PHY-1002 : len = 6584, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.018335s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (85.1%)

PHY-1002 : len = 6576, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.009773s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 6568, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.011201s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (139.3%)

PHY-1002 : len = 6568, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.016188s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (96.4%)

PHY-1002 : len = 6568, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.017136s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (91.0%)

PHY-1002 : len = 6568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 :  0.272349s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (103.1%)

PHY-1002 : len = 17832, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 17832
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.799188s wall, 2.574016s user + 0.280802s system = 2.854818s CPU (102.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.018193s wall, 2.839218s user + 0.296402s system = 3.135620s CPU (103.9%)

RUN-1004 : used memory is 350 MB, reserved memory is 334 MB, peak memory is 697 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  198   out of  19600    1.01%
#reg                   48   out of  19600    0.24%
#le                   198
  #lut only           150   out of    198   75.76%
  #reg only             0   out of    198    0.00%
  #lut&reg             48   out of    198   24.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 110
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 190, pip num: 1325
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 235 valid insts, and 4865 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1003 : finish command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.040276s wall, 2.106013s user + 0.046800s system = 2.152814s CPU (206.9%)

RUN-1004 : used memory is 358 MB, reserved memory is 341 MB, peak memory is 697 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.803247s wall, 1.778411s user + 0.015600s system = 1.794012s CPU (99.5%)

RUN-1004 : used memory is 459 MB, reserved memory is 441 MB, peak memory is 697 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.688842s wall, 0.452403s user + 0.046800s system = 0.499203s CPU (7.5%)

RUN-1004 : used memory is 479 MB, reserved memory is 461 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.240550s wall, 2.308815s user + 0.109201s system = 2.418016s CPU (26.2%)

RUN-1004 : used memory is 358 MB, reserved memory is 335 MB, peak memory is 697 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 188/3 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 188/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates           50
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 48
  #LATCH                0
#MACRO_ADD              7
#MACRO_MUX             64

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |2      |48     |8      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 194/0 useful/useless nets, 132/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 194/0 useful/useless nets, 132/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 361/0 useful/useless nets, 299/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 66 instances into 66 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 358/0 useful/useless nets, 296/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 48 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 66 LUT to BLE ...
SYN-4008 : Packed 66 LUT and 48 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 66/148 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   48   out of  19600    0.24%
#le                   208
  #lut only           160   out of    208   76.92%
  #reg only             0   out of    208    0.00%
  #lut&reg             48   out of    208   23.08%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |208   |208   |48    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 115 instances
RUN-1001 : 52 mslices, 52 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 210 nets
RUN-1001 : 154 nets have 2 pins
RUN-1001 : 33 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 113 instances, 104 slices, 7 macros(71 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 670, tnet num: 208, tinst num: 113, tnode num: 782, tedge num: 1162.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 64 clock pins, and constraint 112 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.020253s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (77.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 48162
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1293): len = 29237, overlap = 0
PHY-3002 : Step(1294): len = 19298.3, overlap = 0
PHY-3002 : Step(1295): len = 12827.4, overlap = 0
PHY-3002 : Step(1296): len = 9766.9, overlap = 0
PHY-3002 : Step(1297): len = 8877.1, overlap = 0
PHY-3002 : Step(1298): len = 8261.7, overlap = 0
PHY-3002 : Step(1299): len = 8247.5, overlap = 0
PHY-3002 : Step(1300): len = 7985.1, overlap = 0
PHY-3002 : Step(1301): len = 7957, overlap = 0
PHY-3002 : Step(1302): len = 7813.9, overlap = 0
PHY-3002 : Step(1303): len = 7311.6, overlap = 0
PHY-3002 : Step(1304): len = 6653.6, overlap = 0
PHY-3002 : Step(1305): len = 6622.4, overlap = 0
PHY-3002 : Step(1306): len = 6155.4, overlap = 0
PHY-3002 : Step(1307): len = 5997.7, overlap = 0
PHY-3002 : Step(1308): len = 5990.2, overlap = 0
PHY-3002 : Step(1309): len = 5990.2, overlap = 0
PHY-3002 : Step(1310): len = 5773.5, overlap = 0
PHY-3002 : Step(1311): len = 5773.5, overlap = 0
PHY-3002 : Step(1312): len = 5667.6, overlap = 0
PHY-3002 : Step(1313): len = 5743.6, overlap = 0
PHY-3002 : Step(1314): len = 5801.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007516s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1315): len = 5458.2, overlap = 0
PHY-3002 : Step(1316): len = 5468.8, overlap = 0
PHY-3002 : Step(1317): len = 5489.8, overlap = 0
PHY-3002 : Step(1318): len = 5448.4, overlap = 0.75
PHY-3002 : Step(1319): len = 5430.9, overlap = 0.75
PHY-3002 : Step(1320): len = 5103.4, overlap = 0.5
PHY-3002 : Step(1321): len = 4939.4, overlap = 0.5
PHY-3002 : Step(1322): len = 4960.9, overlap = 0.5
PHY-3002 : Step(1323): len = 4703.4, overlap = 0.5
PHY-3002 : Step(1324): len = 4699.8, overlap = 1
PHY-3002 : Step(1325): len = 4270.9, overlap = 2
PHY-3002 : Step(1326): len = 4165.7, overlap = 2
PHY-3002 : Step(1327): len = 4082.7, overlap = 0
PHY-3002 : Step(1328): len = 3654.5, overlap = 0
PHY-3002 : Step(1329): len = 3251.8, overlap = 0
PHY-3002 : Step(1330): len = 3183.1, overlap = 0.75
PHY-3002 : Step(1331): len = 3123.7, overlap = 1.5
PHY-3002 : Step(1332): len = 3077.8, overlap = 2.75
PHY-3002 : Step(1333): len = 2750.6, overlap = 4.25
PHY-3002 : Step(1334): len = 2664.2, overlap = 3.5
PHY-3002 : Step(1335): len = 2618.6, overlap = 3.5
PHY-3002 : Step(1336): len = 2494.9, overlap = 3.5
PHY-3002 : Step(1337): len = 2494.9, overlap = 3.5
PHY-3002 : Step(1338): len = 2471.2, overlap = 4
PHY-3002 : Step(1339): len = 2471.2, overlap = 4
PHY-3002 : Step(1340): len = 2438.7, overlap = 4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.25714e-06
PHY-3002 : Step(1341): len = 2449.9, overlap = 4.25
PHY-3002 : Step(1342): len = 2449.9, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010272s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (303.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00330667
PHY-3002 : Step(1343): len = 5415.7, overlap = 1.25
PHY-3002 : Step(1344): len = 5503, overlap = 2.5
PHY-3002 : Step(1345): len = 5251.2, overlap = 2.5
PHY-3002 : Step(1346): len = 5262, overlap = 1.75
PHY-3002 : Step(1347): len = 5135.9, overlap = 2.25
PHY-3002 : Step(1348): len = 5129.9, overlap = 2
PHY-3002 : Step(1349): len = 5066.7, overlap = 1.75
PHY-3002 : Step(1350): len = 4990.3, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007130s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5464, Over = 0
PHY-3001 : Final: Len = 5464, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 114 to 103
PHY-1001 : Pin misalignment score is improved from 103 to 103
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 103 to 103
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.041280s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (75.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 115 instances
RUN-1001 : 52 mslices, 52 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 210 nets
RUN-1001 : 154 nets have 2 pins
RUN-1001 : 33 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 5960, over cnt = 19(0%), over = 30, worst = 4
PHY-1002 : len = 6016, over cnt = 13(0%), over = 16, worst = 2
PHY-1002 : len = 6032, over cnt = 10(0%), over = 13, worst = 2
PHY-1002 : len = 6232, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6272, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 670, tnet num: 208, tinst num: 113, tnode num: 782, tedge num: 1162.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 64 clock pins, and constraint 112 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.116596s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (133.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.009818s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 3984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.123509s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (113.7%)

PHY-1002 : len = 7608, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.041172s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (113.7%)

PHY-1002 : len = 7512, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.014954s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (104.3%)

PHY-1002 : len = 7496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 :  0.287363s wall, 0.343202s user + 0.015600s system = 0.358802s CPU (124.9%)

PHY-1002 : len = 18960, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.011333s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (137.7%)

PHY-1002 : len = 18960, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 18960
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.788534s wall, 2.667617s user + 0.265202s system = 2.932819s CPU (105.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.028105s wall, 2.948419s user + 0.265202s system = 3.213621s CPU (106.1%)

RUN-1004 : used memory is 351 MB, reserved memory is 333 MB, peak memory is 697 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   48   out of  19600    0.24%
#le                   208
  #lut only           160   out of    208   76.92%
  #reg only             0   out of    208    0.00%
  #lut&reg             48   out of    208   23.08%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 115
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 210, pip num: 1457
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 276 valid insts, and 5421 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1003 : finish command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.167547s wall, 2.418016s user + 0.046800s system = 2.464816s CPU (211.1%)

RUN-1004 : used memory is 360 MB, reserved memory is 341 MB, peak memory is 697 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.817131s wall, 1.762811s user + 0.046800s system = 1.809612s CPU (99.6%)

RUN-1004 : used memory is 461 MB, reserved memory is 442 MB, peak memory is 697 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.704547s wall, 0.405603s user + 0.015600s system = 0.421203s CPU (6.3%)

RUN-1004 : used memory is 482 MB, reserved memory is 462 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.258747s wall, 2.293215s user + 0.062400s system = 2.355615s CPU (25.4%)

RUN-1004 : used memory is 359 MB, reserved memory is 336 MB, peak memory is 697 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 188/3 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 188/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates           50
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 48
  #LATCH                0
#MACRO_ADD              7
#MACRO_MUX             64

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |2      |48     |8      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 194/0 useful/useless nets, 132/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 194/0 useful/useless nets, 132/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 361/0 useful/useless nets, 299/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 66 instances into 66 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 358/0 useful/useless nets, 296/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 48 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 66 LUT to BLE ...
SYN-4008 : Packed 66 LUT and 48 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 66/148 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   48   out of  19600    0.24%
#le                   208
  #lut only           160   out of    208   76.92%
  #reg only             0   out of    208    0.00%
  #lut&reg             48   out of    208   23.08%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |208   |208   |48    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 115 instances
RUN-1001 : 52 mslices, 52 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 210 nets
RUN-1001 : 154 nets have 2 pins
RUN-1001 : 33 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 113 instances, 104 slices, 7 macros(71 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 670, tnet num: 208, tinst num: 113, tnode num: 782, tedge num: 1151.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 64 clock pins, and constraint 112 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023302s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (133.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 48162
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1351): len = 29237, overlap = 0
PHY-3002 : Step(1352): len = 19298.3, overlap = 0
PHY-3002 : Step(1353): len = 12827.4, overlap = 0
PHY-3002 : Step(1354): len = 9766.9, overlap = 0
PHY-3002 : Step(1355): len = 8877.1, overlap = 0
PHY-3002 : Step(1356): len = 8261.7, overlap = 0
PHY-3002 : Step(1357): len = 8247.5, overlap = 0
PHY-3002 : Step(1358): len = 7985.1, overlap = 0
PHY-3002 : Step(1359): len = 7957, overlap = 0
PHY-3002 : Step(1360): len = 7813.9, overlap = 0
PHY-3002 : Step(1361): len = 7311.6, overlap = 0
PHY-3002 : Step(1362): len = 6653.6, overlap = 0
PHY-3002 : Step(1363): len = 6622.4, overlap = 0
PHY-3002 : Step(1364): len = 6155.4, overlap = 0
PHY-3002 : Step(1365): len = 5997.7, overlap = 0
PHY-3002 : Step(1366): len = 5990.2, overlap = 0
PHY-3002 : Step(1367): len = 5990.2, overlap = 0
PHY-3002 : Step(1368): len = 5773.5, overlap = 0
PHY-3002 : Step(1369): len = 5773.5, overlap = 0
PHY-3002 : Step(1370): len = 5667.6, overlap = 0
PHY-3002 : Step(1371): len = 5743.6, overlap = 0
PHY-3002 : Step(1372): len = 5801.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004476s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1373): len = 5458.2, overlap = 0
PHY-3002 : Step(1374): len = 5468.8, overlap = 0
PHY-3002 : Step(1375): len = 5489.8, overlap = 0
PHY-3002 : Step(1376): len = 5448.4, overlap = 0.75
PHY-3002 : Step(1377): len = 5430.9, overlap = 0.75
PHY-3002 : Step(1378): len = 5103.4, overlap = 0.5
PHY-3002 : Step(1379): len = 4939.4, overlap = 0.5
PHY-3002 : Step(1380): len = 4960.9, overlap = 0.5
PHY-3002 : Step(1381): len = 4703.4, overlap = 0.5
PHY-3002 : Step(1382): len = 4699.8, overlap = 1
PHY-3002 : Step(1383): len = 4270.9, overlap = 2
PHY-3002 : Step(1384): len = 4165.7, overlap = 2
PHY-3002 : Step(1385): len = 4082.7, overlap = 0
PHY-3002 : Step(1386): len = 3654.5, overlap = 0
PHY-3002 : Step(1387): len = 3251.8, overlap = 0
PHY-3002 : Step(1388): len = 3183.1, overlap = 0.75
PHY-3002 : Step(1389): len = 3123.7, overlap = 1.5
PHY-3002 : Step(1390): len = 3077.8, overlap = 2.75
PHY-3002 : Step(1391): len = 2750.6, overlap = 4.25
PHY-3002 : Step(1392): len = 2664.2, overlap = 3.5
PHY-3002 : Step(1393): len = 2618.6, overlap = 3.5
PHY-3002 : Step(1394): len = 2494.9, overlap = 3.5
PHY-3002 : Step(1395): len = 2494.9, overlap = 3.5
PHY-3002 : Step(1396): len = 2471.2, overlap = 4
PHY-3002 : Step(1397): len = 2471.2, overlap = 4
PHY-3002 : Step(1398): len = 2438.7, overlap = 4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.25714e-06
PHY-3002 : Step(1399): len = 2449.9, overlap = 4.25
PHY-3002 : Step(1400): len = 2449.9, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010269s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (151.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00330667
PHY-3002 : Step(1401): len = 5415.7, overlap = 1.25
PHY-3002 : Step(1402): len = 5503, overlap = 2.5
PHY-3002 : Step(1403): len = 5251.2, overlap = 2.5
PHY-3002 : Step(1404): len = 5262, overlap = 1.75
PHY-3002 : Step(1405): len = 5135.9, overlap = 2.25
PHY-3002 : Step(1406): len = 5129.9, overlap = 2
PHY-3002 : Step(1407): len = 5066.7, overlap = 1.75
PHY-3002 : Step(1408): len = 4990.3, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007229s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (215.8%)

PHY-3001 : Legalized: Len = 5464, Over = 0
PHY-3001 : Final: Len = 5464, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 125 to 114
PHY-1001 : Pin misalignment score is improved from 114 to 114
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 114 to 114
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.033836s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (92.2%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 115 instances
RUN-1001 : 52 mslices, 52 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 210 nets
RUN-1001 : 154 nets have 2 pins
RUN-1001 : 33 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 5960, over cnt = 19(0%), over = 30, worst = 4
PHY-1002 : len = 6016, over cnt = 13(0%), over = 16, worst = 2
PHY-1002 : len = 6032, over cnt = 10(0%), over = 13, worst = 2
PHY-1002 : len = 6232, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6272, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 670, tnet num: 208, tinst num: 113, tnode num: 782, tedge num: 1151.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 64 clock pins, and constraint 112 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.114573s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (136.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.007107s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (439.0%)

PHY-1002 : len = 3984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.109686s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (99.6%)

PHY-1002 : len = 7600, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.030818s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (101.2%)

PHY-1002 : len = 7520, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.012370s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (126.1%)

PHY-1002 : len = 7520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 :  0.257230s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (103.1%)

PHY-1002 : len = 19120, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.011815s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (132.0%)

PHY-1002 : len = 19112, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 19112
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.660948s wall, 2.433616s user + 0.265202s system = 2.698817s CPU (101.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.890087s wall, 2.698817s user + 0.280802s system = 2.979619s CPU (103.1%)

RUN-1004 : used memory is 353 MB, reserved memory is 335 MB, peak memory is 697 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   48   out of  19600    0.24%
#le                   208
  #lut only           160   out of    208   76.92%
  #reg only             0   out of    208    0.00%
  #lut&reg             48   out of    208   23.08%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 115
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 210, pip num: 1454
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 280 valid insts, and 5415 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1003 : finish command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.200614s wall, 2.527216s user + 0.015600s system = 2.542816s CPU (211.8%)

RUN-1004 : used memory is 360 MB, reserved memory is 341 MB, peak memory is 697 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.811364s wall, 1.747211s user + 0.062400s system = 1.809612s CPU (99.9%)

RUN-1004 : used memory is 458 MB, reserved memory is 440 MB, peak memory is 697 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.625091s wall, 0.390002s user + 0.031200s system = 0.421203s CPU (6.4%)

RUN-1004 : used memory is 482 MB, reserved memory is 463 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.200958s wall, 2.262014s user + 0.124801s system = 2.386815s CPU (25.9%)

RUN-1004 : used memory is 360 MB, reserved memory is 336 MB, peak memory is 697 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 188/3 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 188/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates           50
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 48
  #LATCH                0
#MACRO_ADD              7
#MACRO_MUX             64

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |2      |48     |8      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 194/0 useful/useless nets, 132/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 194/0 useful/useless nets, 132/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 361/0 useful/useless nets, 299/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 66 instances into 66 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 358/0 useful/useless nets, 296/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 48 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 66 LUT to BLE ...
SYN-4008 : Packed 66 LUT and 48 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 66/148 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   48   out of  19600    0.24%
#le                   208
  #lut only           160   out of    208   76.92%
  #reg only             0   out of    208    0.00%
  #lut&reg             48   out of    208   23.08%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |208   |208   |48    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 115 instances
RUN-1001 : 52 mslices, 52 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 210 nets
RUN-1001 : 154 nets have 2 pins
RUN-1001 : 33 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 113 instances, 104 slices, 7 macros(71 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 670, tnet num: 208, tinst num: 113, tnode num: 782, tedge num: 1162.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 64 clock pins, and constraint 112 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023647s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (66.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 48162
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1409): len = 29237, overlap = 0
PHY-3002 : Step(1410): len = 19298.3, overlap = 0
PHY-3002 : Step(1411): len = 12827.4, overlap = 0
PHY-3002 : Step(1412): len = 9766.9, overlap = 0
PHY-3002 : Step(1413): len = 8877.1, overlap = 0
PHY-3002 : Step(1414): len = 8261.7, overlap = 0
PHY-3002 : Step(1415): len = 8247.5, overlap = 0
PHY-3002 : Step(1416): len = 7985.1, overlap = 0
PHY-3002 : Step(1417): len = 7957, overlap = 0
PHY-3002 : Step(1418): len = 7813.9, overlap = 0
PHY-3002 : Step(1419): len = 7311.6, overlap = 0
PHY-3002 : Step(1420): len = 6653.6, overlap = 0
PHY-3002 : Step(1421): len = 6622.4, overlap = 0
PHY-3002 : Step(1422): len = 6155.4, overlap = 0
PHY-3002 : Step(1423): len = 5997.7, overlap = 0
PHY-3002 : Step(1424): len = 5990.2, overlap = 0
PHY-3002 : Step(1425): len = 5990.2, overlap = 0
PHY-3002 : Step(1426): len = 5773.5, overlap = 0
PHY-3002 : Step(1427): len = 5773.5, overlap = 0
PHY-3002 : Step(1428): len = 5667.6, overlap = 0
PHY-3002 : Step(1429): len = 5743.6, overlap = 0
PHY-3002 : Step(1430): len = 5801.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004428s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (352.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1431): len = 5458.2, overlap = 0
PHY-3002 : Step(1432): len = 5468.8, overlap = 0
PHY-3002 : Step(1433): len = 5489.8, overlap = 0
PHY-3002 : Step(1434): len = 5448.4, overlap = 0.75
PHY-3002 : Step(1435): len = 5430.9, overlap = 0.75
PHY-3002 : Step(1436): len = 5103.4, overlap = 0.5
PHY-3002 : Step(1437): len = 4939.4, overlap = 0.5
PHY-3002 : Step(1438): len = 4960.9, overlap = 0.5
PHY-3002 : Step(1439): len = 4703.4, overlap = 0.5
PHY-3002 : Step(1440): len = 4699.8, overlap = 1
PHY-3002 : Step(1441): len = 4270.9, overlap = 2
PHY-3002 : Step(1442): len = 4165.7, overlap = 2
PHY-3002 : Step(1443): len = 4082.7, overlap = 0
PHY-3002 : Step(1444): len = 3654.5, overlap = 0
PHY-3002 : Step(1445): len = 3251.8, overlap = 0
PHY-3002 : Step(1446): len = 3183.1, overlap = 0.75
PHY-3002 : Step(1447): len = 3123.7, overlap = 1.5
PHY-3002 : Step(1448): len = 3077.8, overlap = 2.75
PHY-3002 : Step(1449): len = 2750.6, overlap = 4.25
PHY-3002 : Step(1450): len = 2664.2, overlap = 3.5
PHY-3002 : Step(1451): len = 2618.6, overlap = 3.5
PHY-3002 : Step(1452): len = 2494.9, overlap = 3.5
PHY-3002 : Step(1453): len = 2494.9, overlap = 3.5
PHY-3002 : Step(1454): len = 2471.2, overlap = 4
PHY-3002 : Step(1455): len = 2471.2, overlap = 4
PHY-3002 : Step(1456): len = 2438.7, overlap = 4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.25714e-06
PHY-3002 : Step(1457): len = 2449.9, overlap = 4.25
PHY-3002 : Step(1458): len = 2449.9, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009310s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (167.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00330667
PHY-3002 : Step(1459): len = 5415.7, overlap = 1.25
PHY-3002 : Step(1460): len = 5503, overlap = 2.5
PHY-3002 : Step(1461): len = 5251.2, overlap = 2.5
PHY-3002 : Step(1462): len = 5262, overlap = 1.75
PHY-3002 : Step(1463): len = 5135.9, overlap = 2.25
PHY-3002 : Step(1464): len = 5129.9, overlap = 2
PHY-3002 : Step(1465): len = 5066.7, overlap = 1.75
PHY-3002 : Step(1466): len = 4990.3, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007748s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (201.3%)

PHY-3001 : Legalized: Len = 5464, Over = 0
PHY-3001 : Final: Len = 5464, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 114 to 103
PHY-1001 : Pin misalignment score is improved from 103 to 103
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 103 to 103
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.042249s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (73.8%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 115 instances
RUN-1001 : 52 mslices, 52 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 210 nets
RUN-1001 : 154 nets have 2 pins
RUN-1001 : 33 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 5960, over cnt = 19(0%), over = 30, worst = 4
PHY-1002 : len = 6016, over cnt = 13(0%), over = 16, worst = 2
PHY-1002 : len = 6032, over cnt = 10(0%), over = 13, worst = 2
PHY-1002 : len = 6232, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6272, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 670, tnet num: 208, tinst num: 113, tnode num: 782, tedge num: 1162.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 64 clock pins, and constraint 112 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.109041s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (128.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.007771s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (200.8%)

PHY-1002 : len = 3984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.104639s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (89.5%)

PHY-1002 : len = 7608, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.036435s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (85.6%)

PHY-1002 : len = 7512, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.014071s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (110.9%)

PHY-1002 : len = 7496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 :  0.284109s wall, 0.249602s user + 0.062400s system = 0.312002s CPU (109.8%)

PHY-1002 : len = 18960, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.011781s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (132.4%)

PHY-1002 : len = 18960, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 18960
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.669950s wall, 2.199614s user + 0.514803s system = 2.714417s CPU (101.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.903435s wall, 2.449216s user + 0.530403s system = 2.979619s CPU (102.6%)

RUN-1004 : used memory is 351 MB, reserved memory is 335 MB, peak memory is 697 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   48   out of  19600    0.24%
#le                   208
  #lut only           160   out of    208   76.92%
  #reg only             0   out of    208    0.00%
  #lut&reg             48   out of    208   23.08%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 115
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 210, pip num: 1457
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 276 valid insts, and 5421 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1003 : finish command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.220984s wall, 2.558416s user + 0.093601s system = 2.652017s CPU (217.2%)

RUN-1004 : used memory is 360 MB, reserved memory is 343 MB, peak memory is 697 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.778283s wall, 1.700411s user + 0.078001s system = 1.778411s CPU (100.0%)

RUN-1004 : used memory is 460 MB, reserved memory is 443 MB, peak memory is 697 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.633792s wall, 0.452403s user + 0.031200s system = 0.483603s CPU (7.3%)

RUN-1004 : used memory is 485 MB, reserved memory is 466 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.149723s wall, 2.215214s user + 0.202801s system = 2.418016s CPU (26.4%)

RUN-1004 : used memory is 360 MB, reserved memory is 337 MB, peak memory is 697 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 188/3 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 188/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates           50
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 48
  #LATCH                0
#MACRO_ADD              7
#MACRO_MUX             64

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |2      |48     |8      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 194/0 useful/useless nets, 132/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 194/0 useful/useless nets, 132/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 361/0 useful/useless nets, 299/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 66 instances into 66 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 358/0 useful/useless nets, 296/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 48 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 66 LUT to BLE ...
SYN-4008 : Packed 66 LUT and 48 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 66/148 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   48   out of  19600    0.24%
#le                   208
  #lut only           160   out of    208   76.92%
  #reg only             0   out of    208    0.00%
  #lut&reg             48   out of    208   23.08%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |208   |208   |48    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 115 instances
RUN-1001 : 52 mslices, 52 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 210 nets
RUN-1001 : 154 nets have 2 pins
RUN-1001 : 33 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 113 instances, 104 slices, 7 macros(71 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 670, tnet num: 208, tinst num: 113, tnode num: 782, tedge num: 1151.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 64 clock pins, and constraint 112 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.022492s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (69.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 48162
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1467): len = 29237, overlap = 0
PHY-3002 : Step(1468): len = 19298.3, overlap = 0
PHY-3002 : Step(1469): len = 12827.4, overlap = 0
PHY-3002 : Step(1470): len = 9766.9, overlap = 0
PHY-3002 : Step(1471): len = 8877.1, overlap = 0
PHY-3002 : Step(1472): len = 8261.7, overlap = 0
PHY-3002 : Step(1473): len = 8247.5, overlap = 0
PHY-3002 : Step(1474): len = 7985.1, overlap = 0
PHY-3002 : Step(1475): len = 7957, overlap = 0
PHY-3002 : Step(1476): len = 7813.9, overlap = 0
PHY-3002 : Step(1477): len = 7311.6, overlap = 0
PHY-3002 : Step(1478): len = 6653.6, overlap = 0
PHY-3002 : Step(1479): len = 6622.4, overlap = 0
PHY-3002 : Step(1480): len = 6155.4, overlap = 0
PHY-3002 : Step(1481): len = 5997.7, overlap = 0
PHY-3002 : Step(1482): len = 5990.2, overlap = 0
PHY-3002 : Step(1483): len = 5990.2, overlap = 0
PHY-3002 : Step(1484): len = 5773.5, overlap = 0
PHY-3002 : Step(1485): len = 5773.5, overlap = 0
PHY-3002 : Step(1486): len = 5667.6, overlap = 0
PHY-3002 : Step(1487): len = 5743.6, overlap = 0
PHY-3002 : Step(1488): len = 5801.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004909s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1489): len = 5458.2, overlap = 0
PHY-3002 : Step(1490): len = 5468.8, overlap = 0
PHY-3002 : Step(1491): len = 5489.8, overlap = 0
PHY-3002 : Step(1492): len = 5448.4, overlap = 0.75
PHY-3002 : Step(1493): len = 5430.9, overlap = 0.75
PHY-3002 : Step(1494): len = 5103.4, overlap = 0.5
PHY-3002 : Step(1495): len = 4939.4, overlap = 0.5
PHY-3002 : Step(1496): len = 4960.9, overlap = 0.5
PHY-3002 : Step(1497): len = 4703.4, overlap = 0.5
PHY-3002 : Step(1498): len = 4699.8, overlap = 1
PHY-3002 : Step(1499): len = 4270.9, overlap = 2
PHY-3002 : Step(1500): len = 4165.7, overlap = 2
PHY-3002 : Step(1501): len = 4082.7, overlap = 0
PHY-3002 : Step(1502): len = 3654.5, overlap = 0
PHY-3002 : Step(1503): len = 3251.8, overlap = 0
PHY-3002 : Step(1504): len = 3183.1, overlap = 0.75
PHY-3002 : Step(1505): len = 3123.7, overlap = 1.5
PHY-3002 : Step(1506): len = 3077.8, overlap = 2.75
PHY-3002 : Step(1507): len = 2750.6, overlap = 4.25
PHY-3002 : Step(1508): len = 2664.2, overlap = 3.5
PHY-3002 : Step(1509): len = 2618.6, overlap = 3.5
PHY-3002 : Step(1510): len = 2494.9, overlap = 3.5
PHY-3002 : Step(1511): len = 2494.9, overlap = 3.5
PHY-3002 : Step(1512): len = 2471.2, overlap = 4
PHY-3002 : Step(1513): len = 2471.2, overlap = 4
PHY-3002 : Step(1514): len = 2438.7, overlap = 4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.25714e-06
PHY-3002 : Step(1515): len = 2449.9, overlap = 4.25
PHY-3002 : Step(1516): len = 2449.9, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009615s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (162.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00330667
PHY-3002 : Step(1517): len = 5415.7, overlap = 1.25
PHY-3002 : Step(1518): len = 5503, overlap = 2.5
PHY-3002 : Step(1519): len = 5251.2, overlap = 2.5
PHY-3002 : Step(1520): len = 5262, overlap = 1.75
PHY-3002 : Step(1521): len = 5135.9, overlap = 2.25
PHY-3002 : Step(1522): len = 5129.9, overlap = 2
PHY-3002 : Step(1523): len = 5066.7, overlap = 1.75
PHY-3002 : Step(1524): len = 4990.3, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007150s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5464, Over = 0
PHY-3001 : Final: Len = 5464, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 125 to 114
PHY-1001 : Pin misalignment score is improved from 114 to 114
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 114 to 114
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.033788s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (92.3%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 115 instances
RUN-1001 : 52 mslices, 52 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 210 nets
RUN-1001 : 154 nets have 2 pins
RUN-1001 : 33 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 5960, over cnt = 19(0%), over = 30, worst = 4
PHY-1002 : len = 6016, over cnt = 13(0%), over = 16, worst = 2
PHY-1002 : len = 6032, over cnt = 10(0%), over = 13, worst = 2
PHY-1002 : len = 6232, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6272, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 670, tnet num: 208, tinst num: 113, tnode num: 782, tedge num: 1151.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 64 clock pins, and constraint 112 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.114022s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (109.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.008441s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 3984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.109457s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (99.8%)

PHY-1002 : len = 7600, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.031511s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (99.0%)

PHY-1002 : len = 7520, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.009882s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (157.9%)

PHY-1002 : len = 7520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 :  0.281441s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (110.9%)

PHY-1002 : len = 19120, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.011635s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (268.2%)

PHY-1002 : len = 19112, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 19112
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.680148s wall, 2.496016s user + 0.280802s system = 2.776818s CPU (103.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.926194s wall, 2.745618s user + 0.312002s system = 3.057620s CPU (104.5%)

RUN-1004 : used memory is 352 MB, reserved memory is 335 MB, peak memory is 697 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  208   out of  19600    1.06%
#reg                   48   out of  19600    0.24%
#le                   208
  #lut only           160   out of    208   76.92%
  #reg only             0   out of    208    0.00%
  #lut&reg             48   out of    208   23.08%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 115
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 210, pip num: 1454
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 280 valid insts, and 5415 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1003 : finish command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.201840s wall, 2.542816s user + 0.062400s system = 2.605217s CPU (216.8%)

RUN-1004 : used memory is 361 MB, reserved memory is 343 MB, peak memory is 697 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.901351s wall, 1.778411s user + 0.078001s system = 1.856412s CPU (97.6%)

RUN-1004 : used memory is 460 MB, reserved memory is 443 MB, peak memory is 697 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.690682s wall, 0.280802s user + 0.109201s system = 0.390002s CPU (5.8%)

RUN-1004 : used memory is 488 MB, reserved memory is 470 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.327607s wall, 2.168414s user + 0.187201s system = 2.355615s CPU (25.3%)

RUN-1004 : used memory is 361 MB, reserved memory is 338 MB, peak memory is 697 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 188/35 useful/useless nets, 125/16 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 35 better
SYN-1014 : Optimize round 2
SYN-1032 : 188/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates           50
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 48
  #LATCH                0
#MACRO_ADD              7
#MACRO_MUX             64

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |2      |48     |8      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 194/0 useful/useless nets, 132/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 194/0 useful/useless nets, 132/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 377/16 useful/useless nets, 315/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-2581 : Mapping with K=3, #lut = 64 (2.25), #lev = 1 (0.94)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 66 instances into 66 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 374/0 useful/useless nets, 312/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 48 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 66 LUT to BLE ...
SYN-4008 : Packed 66 LUT and 48 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 66/152 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  216   out of  19600    1.10%
#reg                   48   out of  19600    0.24%
#le                   216
  #lut only           168   out of    216   77.78%
  #reg only             0   out of    216    0.00%
  #lut&reg             48   out of    216   22.22%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |216   |216   |48    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 119 instances
RUN-1001 : 54 mslices, 54 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 214 nets
RUN-1001 : 158 nets have 2 pins
RUN-1001 : 33 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 117 instances, 108 slices, 7 macros(75 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 694, tnet num: 212, tinst num: 117, tnode num: 806, tedge num: 1197.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 212 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 64 clock pins, and constraint 112 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023476s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (265.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 58586.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1525): len = 28570.1, overlap = 0
PHY-3002 : Step(1526): len = 20448.2, overlap = 0
PHY-3002 : Step(1527): len = 13216.2, overlap = 0
PHY-3002 : Step(1528): len = 10850.1, overlap = 0
PHY-3002 : Step(1529): len = 9593, overlap = 0
PHY-3002 : Step(1530): len = 8550.9, overlap = 0
PHY-3002 : Step(1531): len = 8086.2, overlap = 0
PHY-3002 : Step(1532): len = 7690.6, overlap = 0
PHY-3002 : Step(1533): len = 7690.6, overlap = 0
PHY-3002 : Step(1534): len = 7552.8, overlap = 0
PHY-3002 : Step(1535): len = 7382.6, overlap = 0
PHY-3002 : Step(1536): len = 7435.9, overlap = 0
PHY-3002 : Step(1537): len = 6935.3, overlap = 0
PHY-3002 : Step(1538): len = 6119.4, overlap = 0
PHY-3002 : Step(1539): len = 6078.1, overlap = 0
PHY-3002 : Step(1540): len = 5512.8, overlap = 0
PHY-3002 : Step(1541): len = 5071.8, overlap = 0
PHY-3002 : Step(1542): len = 5081.3, overlap = 0
PHY-3002 : Step(1543): len = 4997.9, overlap = 0
PHY-3002 : Step(1544): len = 4813.1, overlap = 0
PHY-3002 : Step(1545): len = 4738.9, overlap = 0
PHY-3002 : Step(1546): len = 4489.5, overlap = 0
PHY-3002 : Step(1547): len = 4559.6, overlap = 0
PHY-3002 : Step(1548): len = 4120.8, overlap = 0
PHY-3002 : Step(1549): len = 3900.9, overlap = 0
PHY-3002 : Step(1550): len = 3657, overlap = 0
PHY-3002 : Step(1551): len = 3315.5, overlap = 0
PHY-3002 : Step(1552): len = 3190.1, overlap = 0
PHY-3002 : Step(1553): len = 3190.1, overlap = 0
PHY-3002 : Step(1554): len = 3060.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005876s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1555): len = 2981.9, overlap = 1.75
PHY-3002 : Step(1556): len = 3018.7, overlap = 1.75
PHY-3002 : Step(1557): len = 3048.6, overlap = 2.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.67365e-05
PHY-3002 : Step(1558): len = 2948.6, overlap = 4.5
PHY-3002 : Step(1559): len = 2957, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.75007e-05
PHY-3002 : Step(1560): len = 3069.9, overlap = 4.5
PHY-3002 : Step(1561): len = 3098.9, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.50015e-05
PHY-3002 : Step(1562): len = 3377.5, overlap = 4
PHY-3002 : Step(1563): len = 3377.5, overlap = 4
PHY-3002 : Step(1564): len = 3338.4, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011421s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (136.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00135784
PHY-3002 : Step(1565): len = 5128.3, overlap = 1.75
PHY-3002 : Step(1566): len = 5159.4, overlap = 2
PHY-3002 : Step(1567): len = 5337.2, overlap = 1.5
PHY-3002 : Step(1568): len = 5250.2, overlap = 1.5
PHY-3002 : Step(1569): len = 5154.1, overlap = 1.75
PHY-3002 : Step(1570): len = 5179.5, overlap = 1.75
PHY-3002 : Step(1571): len = 5200.1, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00271568
PHY-3002 : Step(1572): len = 5313.3, overlap = 2.5
PHY-3002 : Step(1573): len = 5372.3, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00543136
PHY-3002 : Step(1574): len = 5441.1, overlap = 2.5
PHY-3002 : Step(1575): len = 5460.6, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007681s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5628.8, Over = 0
PHY-3001 : Final: Len = 5628.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 130 to 124
PHY-1001 : Pin misalignment score is improved from 124 to 124
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 124 to 124
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.046516s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (67.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 119 instances
RUN-1001 : 54 mslices, 54 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 214 nets
RUN-1001 : 158 nets have 2 pins
RUN-1001 : 33 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 6336, over cnt = 23(0%), over = 28, worst = 3
PHY-1002 : len = 6384, over cnt = 9(0%), over = 13, worst = 3
PHY-1002 : len = 6392, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 6544, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 694, tnet num: 212, tinst num: 117, tnode num: 806, tedge num: 1197.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 212 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 64 clock pins, and constraint 112 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.152921s wall, 0.140401s user + 0.046800s system = 0.187201s CPU (122.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.009458s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 3784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.102725s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (121.5%)

PHY-1002 : len = 7416, over cnt = 10(0%), over = 11, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.040306s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (116.1%)

PHY-1002 : len = 7376, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.016920s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (92.2%)

PHY-1002 : len = 7368, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.015955s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (97.8%)

PHY-1002 : len = 7368, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.018918s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (247.4%)

PHY-1002 : len = 7368, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.013193s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (118.2%)

PHY-1002 : len = 7368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 :  0.249942s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (124.8%)

PHY-1002 : len = 19544, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 19544
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.859660s wall, 2.620817s user + 0.468003s system = 3.088820s CPU (108.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.143563s wall, 2.901619s user + 0.530403s system = 3.432022s CPU (109.2%)

RUN-1004 : used memory is 353 MB, reserved memory is 336 MB, peak memory is 697 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  216   out of  19600    1.10%
#reg                   48   out of  19600    0.24%
#le                   216
  #lut only           168   out of    216   77.78%
  #reg only             0   out of    216    0.00%
  #lut&reg             48   out of    216   22.22%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 119
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 214, pip num: 1511
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 261 valid insts, and 5668 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1003 : finish command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.067586s wall, 2.277615s user + 0.046800s system = 2.324415s CPU (217.7%)

RUN-1004 : used memory is 363 MB, reserved memory is 345 MB, peak memory is 697 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.991310s wall, 1.965613s user + 0.078001s system = 2.043613s CPU (102.6%)

RUN-1004 : used memory is 463 MB, reserved memory is 445 MB, peak memory is 697 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.656094s wall, 0.327602s user + 0.078001s system = 0.405603s CPU (6.1%)

RUN-1004 : used memory is 490 MB, reserved memory is 471 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.400002s wall, 2.480416s user + 0.187201s system = 2.667617s CPU (28.4%)

RUN-1004 : used memory is 363 MB, reserved memory is 340 MB, peak memory is 697 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-8007 ERROR: 'Count_R' is not declared in Source/LEDRGBCtrl.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in Source/LEDRGBCtrl.v(50)
HDL-1007 : Verilog file 'Source/LEDRGBCtrl.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-8007 ERROR: 'Count_R' is not declared in Source/LEDRGBCtrl.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in Source/LEDRGBCtrl.v(50)
HDL-1007 : Verilog file 'Source/LEDRGBCtrl.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-8007 ERROR: 'Count_R' is not declared in Source/LEDRGBCtrl.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in Source/LEDRGBCtrl.v(50)
HDL-1007 : Verilog file 'Source/LEDRGBCtrl.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-8007 ERROR: 'Count_R' is not declared in Source/LEDRGBCtrl.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in Source/LEDRGBCtrl.v(50)
HDL-1007 : Verilog file 'Source/LEDRGBCtrl.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 207/51 useful/useless nets, 144/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 67 better
SYN-1014 : Optimize round 2
SYN-1032 : 207/0 useful/useless nets, 144/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates           51
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 48
  #LATCH                0
#MACRO_ADD              9
#MACRO_MUX             80

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |3      |48     |10     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 213/0 useful/useless nets, 151/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 213/0 useful/useless nets, 151/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 462/16 useful/useless nets, 400/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 65 (2.49), #lev = 2 (1.18)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 65 (2.49), #lev = 2 (1.18)
SYN-2581 : Mapping with K=4, #lut = 65 (2.49), #lev = 2 (1.18)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 83 instances into 67 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 443/0 useful/useless nets, 381/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 48 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 172 adder to BLE ...
SYN-4008 : Packed 172 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 67 LUT to BLE ...
SYN-4008 : Packed 67 LUT and 48 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 67/187 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  285   out of  19600    1.45%
#reg                   48   out of  19600    0.24%
#le                   285
  #lut only           237   out of    285   83.16%
  #reg only             0   out of    285    0.00%
  #lut&reg             48   out of    285   16.84%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |285   |285   |48    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 154 instances
RUN-1001 : 86 mslices, 57 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 249 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 17 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 152 instances, 143 slices, 9 macros(109 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 843, tnet num: 247, tinst num: 152, tnode num: 955, tedge num: 1425.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 64 clock pins, and constraint 112 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027405s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (113.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 60015.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1576): len = 42802.4, overlap = 0
PHY-3002 : Step(1577): len = 34656.9, overlap = 0
PHY-3002 : Step(1578): len = 21875.9, overlap = 0
PHY-3002 : Step(1579): len = 14298.3, overlap = 0
PHY-3002 : Step(1580): len = 10129, overlap = 0
PHY-3002 : Step(1581): len = 9212.3, overlap = 0
PHY-3002 : Step(1582): len = 8696.9, overlap = 0
PHY-3002 : Step(1583): len = 8365.6, overlap = 0
PHY-3002 : Step(1584): len = 8399.3, overlap = 0
PHY-3002 : Step(1585): len = 8248.1, overlap = 0
PHY-3002 : Step(1586): len = 7643, overlap = 0
PHY-3002 : Step(1587): len = 7647.5, overlap = 0
PHY-3002 : Step(1588): len = 7150.5, overlap = 0
PHY-3002 : Step(1589): len = 6760, overlap = 0
PHY-3002 : Step(1590): len = 6732.7, overlap = 0
PHY-3002 : Step(1591): len = 6352.8, overlap = 0
PHY-3002 : Step(1592): len = 5735.1, overlap = 0
PHY-3002 : Step(1593): len = 5412.5, overlap = 0
PHY-3002 : Step(1594): len = 5562, overlap = 0
PHY-3002 : Step(1595): len = 5562, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005206s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (299.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1596): len = 5204, overlap = 2
PHY-3002 : Step(1597): len = 5112.1, overlap = 1.5
PHY-3002 : Step(1598): len = 5124, overlap = 1.25
PHY-3002 : Step(1599): len = 5049.8, overlap = 1
PHY-3002 : Step(1600): len = 4965.9, overlap = 0.5
PHY-3002 : Step(1601): len = 4290, overlap = 0
PHY-3002 : Step(1602): len = 4181, overlap = 0
PHY-3002 : Step(1603): len = 4203.5, overlap = 0
PHY-3002 : Step(1604): len = 4138.2, overlap = 0
PHY-3002 : Step(1605): len = 4172.1, overlap = 0.5
PHY-3002 : Step(1606): len = 3909.5, overlap = 1.75
PHY-3002 : Step(1607): len = 3885, overlap = 1.75
PHY-3002 : Step(1608): len = 3518.7, overlap = 2
PHY-3002 : Step(1609): len = 3557.3, overlap = 2
PHY-3002 : Step(1610): len = 3435.2, overlap = 1.25
PHY-3002 : Step(1611): len = 3414.3, overlap = 0.5
PHY-3002 : Step(1612): len = 2968.5, overlap = 2.75
PHY-3002 : Step(1613): len = 2912.5, overlap = 3.25
PHY-3002 : Step(1614): len = 2886.3, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000868448
PHY-3002 : Step(1615): len = 3262.7, overlap = 3.25
PHY-3002 : Step(1616): len = 3299.4, overlap = 3.25
PHY-3002 : Step(1617): len = 3326.8, overlap = 0.5
PHY-3002 : Step(1618): len = 3370.6, overlap = 0.25
PHY-3002 : Step(1619): len = 3216.9, overlap = 0
PHY-3002 : Step(1620): len = 3065.7, overlap = 0
PHY-3002 : Step(1621): len = 3083.4, overlap = 0
PHY-3002 : Step(1622): len = 2960.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.17461e-06
PHY-3002 : Step(1623): len = 3074.3, overlap = 4
PHY-3002 : Step(1624): len = 3135.7, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.43492e-05
PHY-3002 : Step(1625): len = 3306.5, overlap = 3.75
PHY-3002 : Step(1626): len = 3306.5, overlap = 3.75
PHY-3002 : Step(1627): len = 3243.4, overlap = 3.75
PHY-3002 : Step(1628): len = 3461.9, overlap = 4
PHY-3002 : Step(1629): len = 3564.3, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.86984e-05
PHY-3002 : Step(1630): len = 3633.8, overlap = 3.5
PHY-3002 : Step(1631): len = 3804, overlap = 3.5
PHY-3002 : Step(1632): len = 4008.3, overlap = 3
PHY-3002 : Step(1633): len = 3766.9, overlap = 3.25
PHY-3002 : Step(1634): len = 3678.2, overlap = 3.25
PHY-3002 : Step(1635): len = 3640.7, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010139s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (307.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00122649
PHY-3002 : Step(1636): len = 5768.9, overlap = 1
PHY-3002 : Step(1637): len = 5881.2, overlap = 0.75
PHY-3002 : Step(1638): len = 5712.7, overlap = 2.75
PHY-3002 : Step(1639): len = 5558.7, overlap = 3
PHY-3002 : Step(1640): len = 5546.5, overlap = 3
PHY-3002 : Step(1641): len = 5642.1, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00245297
PHY-3002 : Step(1642): len = 5698, overlap = 3
PHY-3002 : Step(1643): len = 5717.1, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00490595
PHY-3002 : Step(1644): len = 5728.4, overlap = 3
PHY-3002 : Step(1645): len = 5728.4, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008213s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6187.8, Over = 0
PHY-3001 : Final: Len = 6187.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.083065s wall, 1.372809s user + 0.405603s system = 1.778411s CPU (164.2%)

RUN-1004 : used memory is 371 MB, reserved memory is 350 MB, peak memory is 697 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 124 to 122
PHY-1001 : Pin misalignment score is improved from 122 to 122
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 122 to 122
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.051813s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (90.3%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 154 instances
RUN-1001 : 86 mslices, 57 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 249 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 17 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 7176, over cnt = 23(0%), over = 39, worst = 5
PHY-1002 : len = 7312, over cnt = 14(0%), over = 19, worst = 3
PHY-1002 : len = 7344, over cnt = 12(0%), over = 14, worst = 2
PHY-1002 : len = 7552, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 843, tnet num: 247, tinst num: 152, tnode num: 955, tedge num: 1425.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 64 clock pins, and constraint 112 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.120895s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (116.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.008413s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (185.4%)

PHY-1002 : len = 4432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.161006s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (116.3%)

PHY-1002 : len = 9280, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.062728s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (99.5%)

PHY-1002 : len = 9208, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.036404s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (85.7%)

PHY-1002 : len = 9184, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.015273s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (102.1%)

PHY-1002 : len = 9184, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.014513s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (107.5%)

PHY-1002 : len = 9184, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.017699s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (88.1%)

PHY-1002 : len = 9184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 :  0.254357s wall, 0.280802s user + 0.015600s system = 0.296402s CPU (116.5%)

PHY-1002 : len = 20632, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20632
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.783631s wall, 2.574016s user + 0.296402s system = 2.870418s CPU (103.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.036761s wall, 2.839218s user + 0.312002s system = 3.151220s CPU (103.8%)

RUN-1004 : used memory is 358 MB, reserved memory is 339 MB, peak memory is 697 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  285   out of  19600    1.45%
#reg                   48   out of  19600    0.24%
#le                   285
  #lut only           237   out of    285   83.16%
  #reg only             0   out of    285    0.00%
  #lut&reg             48   out of    285   16.84%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 154
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 249, pip num: 1742
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 276 valid insts, and 6689 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1003 : finish command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.268190s wall, 2.542816s user + 0.031200s system = 2.574016s CPU (203.0%)

RUN-1004 : used memory is 367 MB, reserved memory is 346 MB, peak memory is 697 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.865369s wall, 1.778411s user + 0.062400s system = 1.840812s CPU (98.7%)

RUN-1004 : used memory is 466 MB, reserved memory is 446 MB, peak memory is 697 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.717545s wall, 0.514803s user + 0.046800s system = 0.561604s CPU (8.4%)

RUN-1004 : used memory is 494 MB, reserved memory is 473 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.320289s wall, 2.433616s user + 0.124801s system = 2.558416s CPU (27.4%)

RUN-1004 : used memory is 366 MB, reserved memory is 343 MB, peak memory is 697 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 440/179 useful/useless nets, 287/96 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 227 better
SYN-1014 : Optimize round 2
SYN-1032 : 440/0 useful/useless nets, 287/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates           86
  #and                  2
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 80
  #LATCH                0
#MACRO_ADD             21
#MACRO_MUX            176

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |6      |80     |22     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 446/1 useful/useless nets, 294/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 446/0 useful/useless nets, 294/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 21 macro adder
SYN-1032 : 995/80 useful/useless nets, 843/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 130 (2.74), #lev = 2 (1.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 130 (2.74), #lev = 2 (1.19)
SYN-2581 : Mapping with K=4, #lut = 130 (2.74), #lev = 2 (1.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 182 instances into 134 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 938/0 useful/useless nets, 786/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 80 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 312 adder to BLE ...
SYN-4008 : Packed 312 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 134 LUT to BLE ...
SYN-4008 : Packed 134 LUT and 80 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 54 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 134/370 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  584   out of  19600    2.98%
#reg                   80   out of  19600    0.41%
#le                   584
  #lut only           504   out of    584   86.30%
  #reg only             0   out of    584    0.00%
  #lut&reg             80   out of    584   13.70%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |584   |584   |80    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 304 instances
RUN-1001 : 156 mslices, 137 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 522 nets
RUN-1001 : 428 nets have 2 pins
RUN-1001 : 50 nets have [3 - 5] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 302 instances, 293 slices, 21 macros(225 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1770, tnet num: 520, tinst num: 302, tnode num: 1946, tedge num: 3081.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 520 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 96 clock pins, and constraint 176 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.057348s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (136.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 103694
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.982061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1646): len = 58262.9, overlap = 0
PHY-3002 : Step(1647): len = 43831.9, overlap = 0
PHY-3002 : Step(1648): len = 35888.3, overlap = 0
PHY-3002 : Step(1649): len = 31096.6, overlap = 0
PHY-3002 : Step(1650): len = 26075.5, overlap = 0
PHY-3002 : Step(1651): len = 23911.3, overlap = 0
PHY-3002 : Step(1652): len = 21182, overlap = 0
PHY-3002 : Step(1653): len = 20011.6, overlap = 0
PHY-3002 : Step(1654): len = 19961.8, overlap = 0
PHY-3002 : Step(1655): len = 19060.1, overlap = 0
PHY-3002 : Step(1656): len = 18468.6, overlap = 0
PHY-3002 : Step(1657): len = 18409.5, overlap = 0
PHY-3002 : Step(1658): len = 17271.5, overlap = 0
PHY-3002 : Step(1659): len = 16620.4, overlap = 0
PHY-3002 : Step(1660): len = 16538.9, overlap = 0
PHY-3002 : Step(1661): len = 15359.3, overlap = 0
PHY-3002 : Step(1662): len = 14971.1, overlap = 0
PHY-3002 : Step(1663): len = 14971.1, overlap = 0
PHY-3002 : Step(1664): len = 14714.4, overlap = 0
PHY-3002 : Step(1665): len = 14662.2, overlap = 0.75
PHY-3002 : Step(1666): len = 14662.2, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004785s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.12151e-05
PHY-3002 : Step(1667): len = 14421.6, overlap = 3.75
PHY-3002 : Step(1668): len = 14439, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.24302e-05
PHY-3002 : Step(1669): len = 14409.9, overlap = 3.75
PHY-3002 : Step(1670): len = 14421, overlap = 3.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.48604e-05
PHY-3002 : Step(1671): len = 14410.3, overlap = 3.75
PHY-3002 : Step(1672): len = 14410.3, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.11336e-05
PHY-3002 : Step(1673): len = 14553.8, overlap = 7.5
PHY-3002 : Step(1674): len = 14635.6, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.22672e-05
PHY-3002 : Step(1675): len = 14598.9, overlap = 6.25
PHY-3002 : Step(1676): len = 15022.9, overlap = 7.25
PHY-3002 : Step(1677): len = 15283.9, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.45344e-05
PHY-3002 : Step(1678): len = 15041.9, overlap = 6
PHY-3002 : Step(1679): len = 14994.6, overlap = 6.75
PHY-3002 : Step(1680): len = 14978.8, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015243s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (102.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000695621
PHY-3002 : Step(1681): len = 20196.2, overlap = 5
PHY-3002 : Step(1682): len = 20149.4, overlap = 6
PHY-3002 : Step(1683): len = 20001.2, overlap = 5.5
PHY-3002 : Step(1684): len = 19594.9, overlap = 6.75
PHY-3002 : Step(1685): len = 19420.8, overlap = 6.75
PHY-3002 : Step(1686): len = 19351.7, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00116074
PHY-3002 : Step(1687): len = 19626.1, overlap = 6.5
PHY-3002 : Step(1688): len = 19699.1, overlap = 6
PHY-3002 : Step(1689): len = 19739.8, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00232148
PHY-3002 : Step(1690): len = 19856.6, overlap = 6
PHY-3002 : Step(1691): len = 19920.5, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008754s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (178.2%)

PHY-3001 : Legalized: Len = 20862.4, Over = 0
PHY-3001 : Final: Len = 20862.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 193 to 192
PHY-1001 : Pin misalignment score is improved from 192 to 192
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 192 to 192
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.130696s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (95.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 304 instances
RUN-1001 : 156 mslices, 137 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 522 nets
RUN-1001 : 428 nets have 2 pins
RUN-1001 : 50 nets have [3 - 5] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 24288, over cnt = 48(0%), over = 69, worst = 4
PHY-1002 : len = 24456, over cnt = 28(0%), over = 39, worst = 3
PHY-1002 : len = 24544, over cnt = 24(0%), over = 29, worst = 2
PHY-1002 : len = 24992, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 25016, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1770, tnet num: 520, tinst num: 302, tnode num: 1946, tedge num: 3081.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 520 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 96 clock pins, and constraint 176 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.250183s wall, 0.280802s user + 0.046800s system = 0.327602s CPU (130.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.009439s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (330.6%)

PHY-1002 : len = 5896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.633629s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (96.0%)

PHY-1002 : len = 26160, over cnt = 77(0%), over = 88, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.522610s wall, 0.530403s user + 0.015600s system = 0.546003s CPU (104.5%)

PHY-1002 : len = 24640, over cnt = 24(0%), over = 25, worst = 2
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.190581s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (98.2%)

PHY-1002 : len = 24336, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.070690s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (88.3%)

PHY-1002 : len = 24248, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.037363s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (125.3%)

PHY-1002 : len = 24248, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.025351s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (123.1%)

PHY-1002 : len = 24256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 :  0.454906s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (133.7%)

PHY-1002 : len = 55192, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 55192
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.235529s wall, 4.071626s user + 0.374402s system = 4.446028s CPU (105.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.706837s wall, 4.586429s user + 0.436803s system = 5.023232s CPU (106.7%)

RUN-1004 : used memory is 363 MB, reserved memory is 341 MB, peak memory is 701 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  584   out of  19600    2.98%
#reg                   80   out of  19600    0.41%
#le                   584
  #lut only           504   out of    584   86.30%
  #reg only             0   out of    584    0.00%
  #lut&reg             80   out of    584   13.70%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 304
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 522, pip num: 4038
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 515 valid insts, and 15030 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1003 : finish command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.497616s wall, 4.524029s user + 0.015600s system = 4.539629s CPU (303.1%)

RUN-1004 : used memory is 373 MB, reserved memory is 351 MB, peak memory is 701 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.763829s wall, 1.716011s user + 0.046800s system = 1.762811s CPU (99.9%)

RUN-1004 : used memory is 474 MB, reserved memory is 452 MB, peak memory is 701 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.763121s wall, 0.390002s user + 0.078001s system = 0.468003s CPU (6.9%)

RUN-1004 : used memory is 500 MB, reserved memory is 479 MB, peak memory is 701 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.263071s wall, 2.199614s user + 0.156001s system = 2.355615s CPU (25.4%)

RUN-1004 : used memory is 372 MB, reserved memory is 349 MB, peak memory is 701 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "GPIO" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(15)
SYN-5014 WARNING: the net's pin: pin "GPIO" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/Source/TOP.v(15)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 441/178 useful/useless nets, 287/96 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 226 better
SYN-1014 : Optimize round 2
SYN-1032 : 441/0 useful/useless nets, 287/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file LED_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates           86
  #and                  2
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 80
  #LATCH                0
#MACRO_ADD             21
#MACRO_MUX            176

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |6      |80     |22     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LED_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 447/0 useful/useless nets, 294/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 447/0 useful/useless nets, 294/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 21 macro adder
SYN-1032 : 996/80 useful/useless nets, 843/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 130 (2.74), #lev = 2 (1.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 130 (2.74), #lev = 2 (1.19)
SYN-2581 : Mapping with K=4, #lut = 130 (2.74), #lev = 2 (1.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 182 instances into 134 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 939/0 useful/useless nets, 786/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 80 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 312 adder to BLE ...
SYN-4008 : Packed 312 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 134 LUT to BLE ...
SYN-4008 : Packed 134 LUT and 80 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 54 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 134/370 primitive instances ...
RUN-1002 : start command "report_area -file LED_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  584   out of  19600    2.98%
#reg                   80   out of  19600    0.41%
#le                   584
  #lut only           504   out of    584   86.30%
  #reg only             0   out of    584    0.00%
  #lut&reg             80   out of    584   13.70%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |584   |584   |80    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LED_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net CLK_50M is clkc1 of pll Pll/pll_inst.
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_50M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net CLK_50M as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 304 instances
RUN-1001 : 156 mslices, 137 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 523 nets
RUN-1001 : 430 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 302 instances, 293 slices, 21 macros(225 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1770, tnet num: 521, tinst num: 302, tnode num: 1946, tedge num: 3079.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 96 clock pins, and constraint 176 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.057742s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (135.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 103443
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.982061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1692): len = 58011.5, overlap = 0
PHY-3002 : Step(1693): len = 43579.9, overlap = 0
PHY-3002 : Step(1694): len = 35635.8, overlap = 0
PHY-3002 : Step(1695): len = 30842.9, overlap = 0
PHY-3002 : Step(1696): len = 25815.7, overlap = 0
PHY-3002 : Step(1697): len = 23649.4, overlap = 0
PHY-3002 : Step(1698): len = 20919.6, overlap = 0
PHY-3002 : Step(1699): len = 19750.2, overlap = 0
PHY-3002 : Step(1700): len = 19675.4, overlap = 0
PHY-3002 : Step(1701): len = 18675.3, overlap = 0
PHY-3002 : Step(1702): len = 17878.7, overlap = 0
PHY-3002 : Step(1703): len = 17467.6, overlap = 0
PHY-3002 : Step(1704): len = 15499.3, overlap = 0
PHY-3002 : Step(1705): len = 15117.2, overlap = 0.75
PHY-3002 : Step(1706): len = 14176.1, overlap = 1.25
PHY-3002 : Step(1707): len = 13809, overlap = 1.5
PHY-3002 : Step(1708): len = 13899.8, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00175531
PHY-3002 : Step(1709): len = 13534.4, overlap = 0.5
PHY-3002 : Step(1710): len = 13438.3, overlap = 0
PHY-3002 : Step(1711): len = 13539.6, overlap = 0
PHY-3002 : Step(1712): len = 13748.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004377s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.75359e-05
PHY-3002 : Step(1713): len = 13403.4, overlap = 1.5
PHY-3002 : Step(1714): len = 13282.4, overlap = 1.25
PHY-3002 : Step(1715): len = 13310.9, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.50719e-05
PHY-3002 : Step(1716): len = 13042, overlap = 1
PHY-3002 : Step(1717): len = 13124.9, overlap = 1.25
PHY-3002 : Step(1718): len = 13167.2, overlap = 1.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.01437e-05
PHY-3002 : Step(1719): len = 13200.4, overlap = 0.5
PHY-3002 : Step(1720): len = 13420, overlap = 0.5
PHY-3002 : Step(1721): len = 13726.8, overlap = 0
PHY-3002 : Step(1722): len = 13968, overlap = 0
PHY-3002 : Step(1723): len = 13483.7, overlap = 0.5
PHY-3002 : Step(1724): len = 13631.3, overlap = 0
PHY-3002 : Step(1725): len = 13713.8, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.96557e-05
PHY-3002 : Step(1726): len = 13196, overlap = 4.5
PHY-3002 : Step(1727): len = 13304.5, overlap = 4
PHY-3002 : Step(1728): len = 13331.1, overlap = 3.5
PHY-3002 : Step(1729): len = 12927.5, overlap = 5.75
PHY-3002 : Step(1730): len = 12782.8, overlap = 6.5
PHY-3002 : Step(1731): len = 12756.2, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000119311
PHY-3002 : Step(1732): len = 13137.8, overlap = 6.75
PHY-3002 : Step(1733): len = 13217.1, overlap = 6.75
PHY-3002 : Step(1734): len = 13252.4, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000238623
PHY-3002 : Step(1735): len = 14078.1, overlap = 4.5
PHY-3002 : Step(1736): len = 14095.2, overlap = 4.25
PHY-3002 : Step(1737): len = 13642.7, overlap = 3.25
PHY-3002 : Step(1738): len = 13683.5, overlap = 3.75
PHY-3002 : Step(1739): len = 13707.4, overlap = 3.75
PHY-3002 : Step(1740): len = 13671.8, overlap = 3.5
PHY-3002 : Step(1741): len = 13695.3, overlap = 3.5
PHY-3002 : Step(1742): len = 13709.8, overlap = 3
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000477246
PHY-3002 : Step(1743): len = 14000.3, overlap = 2.75
PHY-3002 : Step(1744): len = 14256, overlap = 2.25
PHY-3002 : Step(1745): len = 14384.7, overlap = 2.5
PHY-3002 : Step(1746): len = 14286.6, overlap = 2.5
PHY-3002 : Step(1747): len = 14259.1, overlap = 3
PHY-3002 : Step(1748): len = 14206.7, overlap = 4
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000786842
PHY-3002 : Step(1749): len = 14434.5, overlap = 3.25
PHY-3002 : Step(1750): len = 14568.2, overlap = 3.5
PHY-3002 : Step(1751): len = 15048.9, overlap = 2
PHY-3002 : Step(1752): len = 15169.2, overlap = 2.5
PHY-3002 : Step(1753): len = 15062, overlap = 3.25
PHY-3002 : Step(1754): len = 15027.8, overlap = 3.25
PHY-3002 : Step(1755): len = 14876.8, overlap = 3.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00157368
PHY-3002 : Step(1756): len = 15072.6, overlap = 2.75
PHY-3002 : Step(1757): len = 15194, overlap = 2.5
PHY-3002 : Step(1758): len = 15265, overlap = 2.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00314737
PHY-3002 : Step(1759): len = 15495.2, overlap = 2.5
PHY-3002 : Step(1760): len = 15666.1, overlap = 1.75
PHY-3002 : Step(1761): len = 15570.1, overlap = 1.5
PHY-3002 : Step(1762): len = 15552.1, overlap = 1.5
PHY-3002 : Step(1763): len = 15467, overlap = 1.5
PHY-3002 : Step(1764): len = 15451.3, overlap = 1.5
PHY-3002 : Step(1765): len = 15507.1, overlap = 1.75
PHY-3002 : Step(1766): len = 15556, overlap = 1.75
PHY-3002 : Step(1767): len = 15583.6, overlap = 2.5
PHY-3002 : Step(1768): len = 15670, overlap = 2.75
PHY-3002 : Step(1769): len = 15696.6, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019199s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (81.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1770): len = 16365.6, overlap = 6.25
PHY-3002 : Step(1771): len = 15469.7, overlap = 6.5
PHY-3002 : Step(1772): len = 15264.9, overlap = 7.25
PHY-3002 : Step(1773): len = 15253.8, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000193016
PHY-3002 : Step(1774): len = 15091.6, overlap = 7.5
PHY-3002 : Step(1775): len = 15075.6, overlap = 8
PHY-3002 : Step(1776): len = 15067.8, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000386033
PHY-3002 : Step(1777): len = 15075.1, overlap = 7.5
PHY-3002 : Step(1778): len = 15075.1, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007658s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (407.4%)

PHY-3001 : Legalized: Len = 16377.4, Over = 0
PHY-3001 : Final: Len = 16377.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.493136s wall, 2.386815s user + 0.546003s system = 2.932819s CPU (196.4%)

RUN-1004 : used memory is 379 MB, reserved memory is 362 MB, peak memory is 701 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 192 to 191
PHY-1001 : Pin misalignment score is improved from 191 to 191
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 191 to 191
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.129954s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (84.0%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 304 instances
RUN-1001 : 156 mslices, 137 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 523 nets
RUN-1001 : 430 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20224, over cnt = 60(0%), over = 99, worst = 4
PHY-1002 : len = 20496, over cnt = 34(0%), over = 52, worst = 3
PHY-1002 : len = 20600, over cnt = 32(0%), over = 38, worst = 2
PHY-1002 : len = 21216, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1770, tnet num: 521, tinst num: 302, tnode num: 1946, tedge num: 3079.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 96 clock pins, and constraint 176 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.238158s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (104.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.033729s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (92.5%)

PHY-1002 : len = 6376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.573025s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (89.8%)

PHY-1002 : len = 23920, over cnt = 59(0%), over = 67, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.422537s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (99.7%)

PHY-1002 : len = 23112, over cnt = 18(0%), over = 19, worst = 2
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.155779s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (100.1%)

PHY-1002 : len = 22944, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.070957s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (109.9%)

PHY-1002 : len = 22856, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.055780s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (111.9%)

PHY-1002 : len = 22848, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.060064s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (103.9%)

PHY-1002 : len = 22848, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.055340s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (112.8%)

PHY-1002 : len = 22848, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.027870s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (112.0%)

PHY-1002 : len = 22848, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.020891s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (224.0%)

PHY-1002 : len = 22864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 :  0.347961s wall, 0.421203s user + 0.015600s system = 0.436803s CPU (125.5%)

PHY-1002 : len = 50704, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 50704
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.513506s wall, 4.243227s user + 0.405603s system = 4.648830s CPU (103.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.971965s wall, 4.711230s user + 0.421203s system = 5.132433s CPU (103.2%)

RUN-1004 : used memory is 364 MB, reserved memory is 340 MB, peak memory is 703 MB
RUN-1002 : start command "report_area -io_info -file LED_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                  584   out of  19600    2.98%
#reg                   80   out of  19600    0.41%
#le                   584
  #lut only           504   out of    584   86.30%
  #reg only             0   out of    584    0.00%
  #lut&reg             80   out of    584   13.70%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LED_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 304
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 523, pip num: 3881
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 493 valid insts, and 14725 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_Examples.bit.
RUN-1003 : finish command "bitgen -bit LED_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.801256s wall, 4.430428s user + 0.109201s system = 4.539629s CPU (252.0%)

RUN-1004 : used memory is 375 MB, reserved memory is 352 MB, peak memory is 703 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LED_Examples/LED_Examples.bit" in  1.770012s wall, 1.700411s user + 0.062400s system = 1.762811s CPU (99.6%)

RUN-1004 : used memory is 474 MB, reserved memory is 451 MB, peak memory is 703 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.765834s wall, 0.436803s user + 0.062400s system = 0.499203s CPU (7.4%)

RUN-1004 : used memory is 500 MB, reserved memory is 478 MB, peak memory is 703 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LED_Examples\LED_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.267148s wall, 2.215214s user + 0.156001s system = 2.371215s CPU (25.6%)

RUN-1004 : used memory is 372 MB, reserved memory is 348 MB, peak memory is 703 MB
GUI-1001 : Download success!
