Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Aug 16 17:51:57 2025
| Host         : DESKTOP-S7TDGUG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pipeline_timing_summary_routed.rpt -pb pipeline_timing_summary_routed.pb -rpx pipeline_timing_summary_routed.rpx -warn_on_violation
| Design       : pipeline
| Device       : xa7z010-clg400
| Speed File   : -1I  PRODUCTION 1.09 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                               Violations  
--------  --------  ----------------------------------------  ----------  
SYNTH-10  Warning   Wide multiplier                           46          
XDCH-2    Warning   Same min and max delay values on IO port  98          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    970.413        0.000                      0                41586        0.012        0.000                      0                41586      498.750        0.000                       0                 14126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_output  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_output        970.413        0.000                      0                41586        0.012        0.000                      0                41586      498.750        0.000                       0                 14126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_output    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_output
  To Clock:  clk_output

Setup :            0  Failing Endpoints,  Worst Slack      970.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      498.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             970.413ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[108]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        28.945ns  (logic 11.150ns (38.521%)  route 17.795ns (61.479%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 1004.362 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.671     4.894    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  filterbank/read_pos_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518     5.412 r  filterbank/read_pos_reg_rep[2]/Q
                         net (fo=135, routed)         4.903    10.315    filterbank/samples_reg_192_255_12_14/ADDRC2
    SLICE_X10Y63         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    10.439 r  filterbank/samples_reg_192_255_12_14/RAMC/O
                         net (fo=1, routed)           1.332    11.771    filterbank/samples_reg_192_255_12_14_n_2
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.895 r  filterbank/multOp__3_i_37/O
                         net (fo=1, routed)           0.642    12.538    filterbank/multOp__3_i_37_n_0
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    12.662 r  filterbank/multOp__3_i_20/O
                         net (fo=1, routed)           0.433    13.095    pow_spectrum/multOp__3_13
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    13.219 r  pow_spectrum/multOp__3_i_3/O
                         net (fo=4, routed)           2.157    15.376    filterbank/processed_sample[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    19.412 r  filterbank/multOp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    19.414    filterbank/multOp__10_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.127 r  filterbank/multOp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    21.129    filterbank/multOp__11_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    22.647 r  filterbank/multOp__12/P[35]
                         net (fo=3, routed)           1.380    24.027    filterbank/multOp__12_n_70
    SLICE_X24Y60         LUT3 (Prop_lut3_I0_O)        0.124    24.151 r  filterbank/coefficients[111]_i_7/O
                         net (fo=1, routed)           0.420    24.572    filterbank/coefficients[111]_i_7_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.957 r  filterbank/coefficients_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.957    filterbank/coefficients_reg[111]_i_2_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.180 r  filterbank/coefficients_reg[115]_i_2/O[0]
                         net (fo=2, routed)           1.486    26.665    filterbank/coefficients_reg[115]_i_2_n_7
    SLICE_X25Y63         LUT4 (Prop_lut4_I3_O)        0.299    26.964 r  filterbank/coefficients[111]_i_5/O
                         net (fo=1, routed)           0.000    26.964    filterbank/coefficients[111]_i_5_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.514 r  filterbank/coefficients_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.514    filterbank/coefficients_reg[111]_i_1_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    27.862 f  filterbank/coefficients_reg[115]_i_1/O[1]
                         net (fo=10, routed)          1.669    29.531    filterbank/data0[57]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.303    29.834 r  filterbank/coefficients[119]_i_15/O
                         net (fo=1, routed)           0.000    29.834    filterbank/coefficients[119]_i_15_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.347 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           1.356    31.704    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I0_O)        0.124    31.828 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          2.011    33.839    filterbank/coefficients[119]_i_1_n_0
    SLICE_X25Y63         FDRE                                         r  filterbank/coefficients_reg[108]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.480  1004.362    filterbank/clk_output_IBUF_BUFG
    SLICE_X25Y63         FDRE                                         r  filterbank/coefficients_reg[108]/C
                         clock pessimism              0.354  1004.717    
                         clock uncertainty           -0.035  1004.681    
    SLICE_X25Y63         FDRE (Setup_fdre_C_R)       -0.429  1004.252    filterbank/coefficients_reg[108]
  -------------------------------------------------------------------
                         required time                       1004.252    
                         arrival time                         -33.839    
  -------------------------------------------------------------------
                         slack                                970.413    

Slack (MET) :             970.413ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[109]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        28.945ns  (logic 11.150ns (38.521%)  route 17.795ns (61.479%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 1004.362 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.671     4.894    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  filterbank/read_pos_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518     5.412 r  filterbank/read_pos_reg_rep[2]/Q
                         net (fo=135, routed)         4.903    10.315    filterbank/samples_reg_192_255_12_14/ADDRC2
    SLICE_X10Y63         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    10.439 r  filterbank/samples_reg_192_255_12_14/RAMC/O
                         net (fo=1, routed)           1.332    11.771    filterbank/samples_reg_192_255_12_14_n_2
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.895 r  filterbank/multOp__3_i_37/O
                         net (fo=1, routed)           0.642    12.538    filterbank/multOp__3_i_37_n_0
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    12.662 r  filterbank/multOp__3_i_20/O
                         net (fo=1, routed)           0.433    13.095    pow_spectrum/multOp__3_13
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    13.219 r  pow_spectrum/multOp__3_i_3/O
                         net (fo=4, routed)           2.157    15.376    filterbank/processed_sample[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    19.412 r  filterbank/multOp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    19.414    filterbank/multOp__10_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.127 r  filterbank/multOp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    21.129    filterbank/multOp__11_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    22.647 r  filterbank/multOp__12/P[35]
                         net (fo=3, routed)           1.380    24.027    filterbank/multOp__12_n_70
    SLICE_X24Y60         LUT3 (Prop_lut3_I0_O)        0.124    24.151 r  filterbank/coefficients[111]_i_7/O
                         net (fo=1, routed)           0.420    24.572    filterbank/coefficients[111]_i_7_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.957 r  filterbank/coefficients_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.957    filterbank/coefficients_reg[111]_i_2_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.180 r  filterbank/coefficients_reg[115]_i_2/O[0]
                         net (fo=2, routed)           1.486    26.665    filterbank/coefficients_reg[115]_i_2_n_7
    SLICE_X25Y63         LUT4 (Prop_lut4_I3_O)        0.299    26.964 r  filterbank/coefficients[111]_i_5/O
                         net (fo=1, routed)           0.000    26.964    filterbank/coefficients[111]_i_5_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.514 r  filterbank/coefficients_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.514    filterbank/coefficients_reg[111]_i_1_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    27.862 f  filterbank/coefficients_reg[115]_i_1/O[1]
                         net (fo=10, routed)          1.669    29.531    filterbank/data0[57]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.303    29.834 r  filterbank/coefficients[119]_i_15/O
                         net (fo=1, routed)           0.000    29.834    filterbank/coefficients[119]_i_15_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.347 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           1.356    31.704    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I0_O)        0.124    31.828 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          2.011    33.839    filterbank/coefficients[119]_i_1_n_0
    SLICE_X25Y63         FDRE                                         r  filterbank/coefficients_reg[109]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.480  1004.362    filterbank/clk_output_IBUF_BUFG
    SLICE_X25Y63         FDRE                                         r  filterbank/coefficients_reg[109]/C
                         clock pessimism              0.354  1004.717    
                         clock uncertainty           -0.035  1004.681    
    SLICE_X25Y63         FDRE (Setup_fdre_C_R)       -0.429  1004.252    filterbank/coefficients_reg[109]
  -------------------------------------------------------------------
                         required time                       1004.252    
                         arrival time                         -33.839    
  -------------------------------------------------------------------
                         slack                                970.413    

Slack (MET) :             970.413ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[110]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        28.945ns  (logic 11.150ns (38.521%)  route 17.795ns (61.479%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 1004.362 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.671     4.894    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  filterbank/read_pos_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518     5.412 r  filterbank/read_pos_reg_rep[2]/Q
                         net (fo=135, routed)         4.903    10.315    filterbank/samples_reg_192_255_12_14/ADDRC2
    SLICE_X10Y63         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    10.439 r  filterbank/samples_reg_192_255_12_14/RAMC/O
                         net (fo=1, routed)           1.332    11.771    filterbank/samples_reg_192_255_12_14_n_2
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.895 r  filterbank/multOp__3_i_37/O
                         net (fo=1, routed)           0.642    12.538    filterbank/multOp__3_i_37_n_0
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    12.662 r  filterbank/multOp__3_i_20/O
                         net (fo=1, routed)           0.433    13.095    pow_spectrum/multOp__3_13
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    13.219 r  pow_spectrum/multOp__3_i_3/O
                         net (fo=4, routed)           2.157    15.376    filterbank/processed_sample[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    19.412 r  filterbank/multOp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    19.414    filterbank/multOp__10_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.127 r  filterbank/multOp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    21.129    filterbank/multOp__11_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    22.647 r  filterbank/multOp__12/P[35]
                         net (fo=3, routed)           1.380    24.027    filterbank/multOp__12_n_70
    SLICE_X24Y60         LUT3 (Prop_lut3_I0_O)        0.124    24.151 r  filterbank/coefficients[111]_i_7/O
                         net (fo=1, routed)           0.420    24.572    filterbank/coefficients[111]_i_7_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.957 r  filterbank/coefficients_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.957    filterbank/coefficients_reg[111]_i_2_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.180 r  filterbank/coefficients_reg[115]_i_2/O[0]
                         net (fo=2, routed)           1.486    26.665    filterbank/coefficients_reg[115]_i_2_n_7
    SLICE_X25Y63         LUT4 (Prop_lut4_I3_O)        0.299    26.964 r  filterbank/coefficients[111]_i_5/O
                         net (fo=1, routed)           0.000    26.964    filterbank/coefficients[111]_i_5_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.514 r  filterbank/coefficients_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.514    filterbank/coefficients_reg[111]_i_1_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    27.862 f  filterbank/coefficients_reg[115]_i_1/O[1]
                         net (fo=10, routed)          1.669    29.531    filterbank/data0[57]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.303    29.834 r  filterbank/coefficients[119]_i_15/O
                         net (fo=1, routed)           0.000    29.834    filterbank/coefficients[119]_i_15_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.347 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           1.356    31.704    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I0_O)        0.124    31.828 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          2.011    33.839    filterbank/coefficients[119]_i_1_n_0
    SLICE_X25Y63         FDRE                                         r  filterbank/coefficients_reg[110]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.480  1004.362    filterbank/clk_output_IBUF_BUFG
    SLICE_X25Y63         FDRE                                         r  filterbank/coefficients_reg[110]/C
                         clock pessimism              0.354  1004.717    
                         clock uncertainty           -0.035  1004.681    
    SLICE_X25Y63         FDRE (Setup_fdre_C_R)       -0.429  1004.252    filterbank/coefficients_reg[110]
  -------------------------------------------------------------------
                         required time                       1004.252    
                         arrival time                         -33.839    
  -------------------------------------------------------------------
                         slack                                970.413    

Slack (MET) :             970.413ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[111]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        28.945ns  (logic 11.150ns (38.521%)  route 17.795ns (61.479%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 1004.362 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.671     4.894    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  filterbank/read_pos_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518     5.412 r  filterbank/read_pos_reg_rep[2]/Q
                         net (fo=135, routed)         4.903    10.315    filterbank/samples_reg_192_255_12_14/ADDRC2
    SLICE_X10Y63         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    10.439 r  filterbank/samples_reg_192_255_12_14/RAMC/O
                         net (fo=1, routed)           1.332    11.771    filterbank/samples_reg_192_255_12_14_n_2
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.895 r  filterbank/multOp__3_i_37/O
                         net (fo=1, routed)           0.642    12.538    filterbank/multOp__3_i_37_n_0
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    12.662 r  filterbank/multOp__3_i_20/O
                         net (fo=1, routed)           0.433    13.095    pow_spectrum/multOp__3_13
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    13.219 r  pow_spectrum/multOp__3_i_3/O
                         net (fo=4, routed)           2.157    15.376    filterbank/processed_sample[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    19.412 r  filterbank/multOp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    19.414    filterbank/multOp__10_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.127 r  filterbank/multOp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    21.129    filterbank/multOp__11_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    22.647 r  filterbank/multOp__12/P[35]
                         net (fo=3, routed)           1.380    24.027    filterbank/multOp__12_n_70
    SLICE_X24Y60         LUT3 (Prop_lut3_I0_O)        0.124    24.151 r  filterbank/coefficients[111]_i_7/O
                         net (fo=1, routed)           0.420    24.572    filterbank/coefficients[111]_i_7_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.957 r  filterbank/coefficients_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.957    filterbank/coefficients_reg[111]_i_2_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.180 r  filterbank/coefficients_reg[115]_i_2/O[0]
                         net (fo=2, routed)           1.486    26.665    filterbank/coefficients_reg[115]_i_2_n_7
    SLICE_X25Y63         LUT4 (Prop_lut4_I3_O)        0.299    26.964 r  filterbank/coefficients[111]_i_5/O
                         net (fo=1, routed)           0.000    26.964    filterbank/coefficients[111]_i_5_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.514 r  filterbank/coefficients_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.514    filterbank/coefficients_reg[111]_i_1_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    27.862 f  filterbank/coefficients_reg[115]_i_1/O[1]
                         net (fo=10, routed)          1.669    29.531    filterbank/data0[57]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.303    29.834 r  filterbank/coefficients[119]_i_15/O
                         net (fo=1, routed)           0.000    29.834    filterbank/coefficients[119]_i_15_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.347 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           1.356    31.704    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I0_O)        0.124    31.828 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          2.011    33.839    filterbank/coefficients[119]_i_1_n_0
    SLICE_X25Y63         FDRE                                         r  filterbank/coefficients_reg[111]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.480  1004.362    filterbank/clk_output_IBUF_BUFG
    SLICE_X25Y63         FDRE                                         r  filterbank/coefficients_reg[111]/C
                         clock pessimism              0.354  1004.717    
                         clock uncertainty           -0.035  1004.681    
    SLICE_X25Y63         FDRE (Setup_fdre_C_R)       -0.429  1004.252    filterbank/coefficients_reg[111]
  -------------------------------------------------------------------
                         required time                       1004.252    
                         arrival time                         -33.839    
  -------------------------------------------------------------------
                         slack                                970.413    

Slack (MET) :             970.430ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[116]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        28.927ns  (logic 11.150ns (38.545%)  route 17.777ns (61.455%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 1004.361 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.671     4.894    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  filterbank/read_pos_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518     5.412 r  filterbank/read_pos_reg_rep[2]/Q
                         net (fo=135, routed)         4.903    10.315    filterbank/samples_reg_192_255_12_14/ADDRC2
    SLICE_X10Y63         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    10.439 r  filterbank/samples_reg_192_255_12_14/RAMC/O
                         net (fo=1, routed)           1.332    11.771    filterbank/samples_reg_192_255_12_14_n_2
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.895 r  filterbank/multOp__3_i_37/O
                         net (fo=1, routed)           0.642    12.538    filterbank/multOp__3_i_37_n_0
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    12.662 r  filterbank/multOp__3_i_20/O
                         net (fo=1, routed)           0.433    13.095    pow_spectrum/multOp__3_13
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    13.219 r  pow_spectrum/multOp__3_i_3/O
                         net (fo=4, routed)           2.157    15.376    filterbank/processed_sample[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    19.412 r  filterbank/multOp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    19.414    filterbank/multOp__10_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.127 r  filterbank/multOp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    21.129    filterbank/multOp__11_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    22.647 r  filterbank/multOp__12/P[35]
                         net (fo=3, routed)           1.380    24.027    filterbank/multOp__12_n_70
    SLICE_X24Y60         LUT3 (Prop_lut3_I0_O)        0.124    24.151 r  filterbank/coefficients[111]_i_7/O
                         net (fo=1, routed)           0.420    24.572    filterbank/coefficients[111]_i_7_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.957 r  filterbank/coefficients_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.957    filterbank/coefficients_reg[111]_i_2_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.180 r  filterbank/coefficients_reg[115]_i_2/O[0]
                         net (fo=2, routed)           1.486    26.665    filterbank/coefficients_reg[115]_i_2_n_7
    SLICE_X25Y63         LUT4 (Prop_lut4_I3_O)        0.299    26.964 r  filterbank/coefficients[111]_i_5/O
                         net (fo=1, routed)           0.000    26.964    filterbank/coefficients[111]_i_5_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.514 r  filterbank/coefficients_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.514    filterbank/coefficients_reg[111]_i_1_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    27.862 f  filterbank/coefficients_reg[115]_i_1/O[1]
                         net (fo=10, routed)          1.669    29.531    filterbank/data0[57]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.303    29.834 r  filterbank/coefficients[119]_i_15/O
                         net (fo=1, routed)           0.000    29.834    filterbank/coefficients[119]_i_15_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.347 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           1.356    31.704    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I0_O)        0.124    31.828 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.994    33.821    filterbank/coefficients[119]_i_1_n_0
    SLICE_X25Y65         FDRE                                         r  filterbank/coefficients_reg[116]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.479  1004.361    filterbank/clk_output_IBUF_BUFG
    SLICE_X25Y65         FDRE                                         r  filterbank/coefficients_reg[116]/C
                         clock pessimism              0.354  1004.716    
                         clock uncertainty           -0.035  1004.680    
    SLICE_X25Y65         FDRE (Setup_fdre_C_R)       -0.429  1004.251    filterbank/coefficients_reg[116]
  -------------------------------------------------------------------
                         required time                       1004.251    
                         arrival time                         -33.821    
  -------------------------------------------------------------------
                         slack                                970.430    

Slack (MET) :             970.430ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[117]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        28.927ns  (logic 11.150ns (38.545%)  route 17.777ns (61.455%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 1004.361 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.671     4.894    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  filterbank/read_pos_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518     5.412 r  filterbank/read_pos_reg_rep[2]/Q
                         net (fo=135, routed)         4.903    10.315    filterbank/samples_reg_192_255_12_14/ADDRC2
    SLICE_X10Y63         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    10.439 r  filterbank/samples_reg_192_255_12_14/RAMC/O
                         net (fo=1, routed)           1.332    11.771    filterbank/samples_reg_192_255_12_14_n_2
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.895 r  filterbank/multOp__3_i_37/O
                         net (fo=1, routed)           0.642    12.538    filterbank/multOp__3_i_37_n_0
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    12.662 r  filterbank/multOp__3_i_20/O
                         net (fo=1, routed)           0.433    13.095    pow_spectrum/multOp__3_13
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    13.219 r  pow_spectrum/multOp__3_i_3/O
                         net (fo=4, routed)           2.157    15.376    filterbank/processed_sample[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    19.412 r  filterbank/multOp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    19.414    filterbank/multOp__10_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.127 r  filterbank/multOp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    21.129    filterbank/multOp__11_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    22.647 r  filterbank/multOp__12/P[35]
                         net (fo=3, routed)           1.380    24.027    filterbank/multOp__12_n_70
    SLICE_X24Y60         LUT3 (Prop_lut3_I0_O)        0.124    24.151 r  filterbank/coefficients[111]_i_7/O
                         net (fo=1, routed)           0.420    24.572    filterbank/coefficients[111]_i_7_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.957 r  filterbank/coefficients_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.957    filterbank/coefficients_reg[111]_i_2_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.180 r  filterbank/coefficients_reg[115]_i_2/O[0]
                         net (fo=2, routed)           1.486    26.665    filterbank/coefficients_reg[115]_i_2_n_7
    SLICE_X25Y63         LUT4 (Prop_lut4_I3_O)        0.299    26.964 r  filterbank/coefficients[111]_i_5/O
                         net (fo=1, routed)           0.000    26.964    filterbank/coefficients[111]_i_5_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.514 r  filterbank/coefficients_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.514    filterbank/coefficients_reg[111]_i_1_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    27.862 f  filterbank/coefficients_reg[115]_i_1/O[1]
                         net (fo=10, routed)          1.669    29.531    filterbank/data0[57]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.303    29.834 r  filterbank/coefficients[119]_i_15/O
                         net (fo=1, routed)           0.000    29.834    filterbank/coefficients[119]_i_15_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.347 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           1.356    31.704    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I0_O)        0.124    31.828 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.994    33.821    filterbank/coefficients[119]_i_1_n_0
    SLICE_X25Y65         FDRE                                         r  filterbank/coefficients_reg[117]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.479  1004.361    filterbank/clk_output_IBUF_BUFG
    SLICE_X25Y65         FDRE                                         r  filterbank/coefficients_reg[117]/C
                         clock pessimism              0.354  1004.716    
                         clock uncertainty           -0.035  1004.680    
    SLICE_X25Y65         FDRE (Setup_fdre_C_R)       -0.429  1004.251    filterbank/coefficients_reg[117]
  -------------------------------------------------------------------
                         required time                       1004.251    
                         arrival time                         -33.821    
  -------------------------------------------------------------------
                         slack                                970.430    

Slack (MET) :             970.430ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[118]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        28.927ns  (logic 11.150ns (38.545%)  route 17.777ns (61.455%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 1004.361 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.671     4.894    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  filterbank/read_pos_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518     5.412 r  filterbank/read_pos_reg_rep[2]/Q
                         net (fo=135, routed)         4.903    10.315    filterbank/samples_reg_192_255_12_14/ADDRC2
    SLICE_X10Y63         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    10.439 r  filterbank/samples_reg_192_255_12_14/RAMC/O
                         net (fo=1, routed)           1.332    11.771    filterbank/samples_reg_192_255_12_14_n_2
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.895 r  filterbank/multOp__3_i_37/O
                         net (fo=1, routed)           0.642    12.538    filterbank/multOp__3_i_37_n_0
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    12.662 r  filterbank/multOp__3_i_20/O
                         net (fo=1, routed)           0.433    13.095    pow_spectrum/multOp__3_13
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    13.219 r  pow_spectrum/multOp__3_i_3/O
                         net (fo=4, routed)           2.157    15.376    filterbank/processed_sample[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    19.412 r  filterbank/multOp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    19.414    filterbank/multOp__10_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.127 r  filterbank/multOp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    21.129    filterbank/multOp__11_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    22.647 r  filterbank/multOp__12/P[35]
                         net (fo=3, routed)           1.380    24.027    filterbank/multOp__12_n_70
    SLICE_X24Y60         LUT3 (Prop_lut3_I0_O)        0.124    24.151 r  filterbank/coefficients[111]_i_7/O
                         net (fo=1, routed)           0.420    24.572    filterbank/coefficients[111]_i_7_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.957 r  filterbank/coefficients_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.957    filterbank/coefficients_reg[111]_i_2_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.180 r  filterbank/coefficients_reg[115]_i_2/O[0]
                         net (fo=2, routed)           1.486    26.665    filterbank/coefficients_reg[115]_i_2_n_7
    SLICE_X25Y63         LUT4 (Prop_lut4_I3_O)        0.299    26.964 r  filterbank/coefficients[111]_i_5/O
                         net (fo=1, routed)           0.000    26.964    filterbank/coefficients[111]_i_5_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.514 r  filterbank/coefficients_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.514    filterbank/coefficients_reg[111]_i_1_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    27.862 f  filterbank/coefficients_reg[115]_i_1/O[1]
                         net (fo=10, routed)          1.669    29.531    filterbank/data0[57]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.303    29.834 r  filterbank/coefficients[119]_i_15/O
                         net (fo=1, routed)           0.000    29.834    filterbank/coefficients[119]_i_15_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.347 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           1.356    31.704    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I0_O)        0.124    31.828 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.994    33.821    filterbank/coefficients[119]_i_1_n_0
    SLICE_X25Y65         FDRE                                         r  filterbank/coefficients_reg[118]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.479  1004.361    filterbank/clk_output_IBUF_BUFG
    SLICE_X25Y65         FDRE                                         r  filterbank/coefficients_reg[118]/C
                         clock pessimism              0.354  1004.716    
                         clock uncertainty           -0.035  1004.680    
    SLICE_X25Y65         FDRE (Setup_fdre_C_R)       -0.429  1004.251    filterbank/coefficients_reg[118]
  -------------------------------------------------------------------
                         required time                       1004.251    
                         arrival time                         -33.821    
  -------------------------------------------------------------------
                         slack                                970.430    

Slack (MET) :             970.430ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[119]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        28.927ns  (logic 11.150ns (38.545%)  route 17.777ns (61.455%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 1004.361 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.671     4.894    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  filterbank/read_pos_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518     5.412 r  filterbank/read_pos_reg_rep[2]/Q
                         net (fo=135, routed)         4.903    10.315    filterbank/samples_reg_192_255_12_14/ADDRC2
    SLICE_X10Y63         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    10.439 r  filterbank/samples_reg_192_255_12_14/RAMC/O
                         net (fo=1, routed)           1.332    11.771    filterbank/samples_reg_192_255_12_14_n_2
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.895 r  filterbank/multOp__3_i_37/O
                         net (fo=1, routed)           0.642    12.538    filterbank/multOp__3_i_37_n_0
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    12.662 r  filterbank/multOp__3_i_20/O
                         net (fo=1, routed)           0.433    13.095    pow_spectrum/multOp__3_13
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    13.219 r  pow_spectrum/multOp__3_i_3/O
                         net (fo=4, routed)           2.157    15.376    filterbank/processed_sample[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    19.412 r  filterbank/multOp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    19.414    filterbank/multOp__10_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.127 r  filterbank/multOp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    21.129    filterbank/multOp__11_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    22.647 r  filterbank/multOp__12/P[35]
                         net (fo=3, routed)           1.380    24.027    filterbank/multOp__12_n_70
    SLICE_X24Y60         LUT3 (Prop_lut3_I0_O)        0.124    24.151 r  filterbank/coefficients[111]_i_7/O
                         net (fo=1, routed)           0.420    24.572    filterbank/coefficients[111]_i_7_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.957 r  filterbank/coefficients_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.957    filterbank/coefficients_reg[111]_i_2_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.180 r  filterbank/coefficients_reg[115]_i_2/O[0]
                         net (fo=2, routed)           1.486    26.665    filterbank/coefficients_reg[115]_i_2_n_7
    SLICE_X25Y63         LUT4 (Prop_lut4_I3_O)        0.299    26.964 r  filterbank/coefficients[111]_i_5/O
                         net (fo=1, routed)           0.000    26.964    filterbank/coefficients[111]_i_5_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.514 r  filterbank/coefficients_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.514    filterbank/coefficients_reg[111]_i_1_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    27.862 f  filterbank/coefficients_reg[115]_i_1/O[1]
                         net (fo=10, routed)          1.669    29.531    filterbank/data0[57]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.303    29.834 r  filterbank/coefficients[119]_i_15/O
                         net (fo=1, routed)           0.000    29.834    filterbank/coefficients[119]_i_15_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.347 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           1.356    31.704    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I0_O)        0.124    31.828 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.994    33.821    filterbank/coefficients[119]_i_1_n_0
    SLICE_X25Y65         FDRE                                         r  filterbank/coefficients_reg[119]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.479  1004.361    filterbank/clk_output_IBUF_BUFG
    SLICE_X25Y65         FDRE                                         r  filterbank/coefficients_reg[119]/C
                         clock pessimism              0.354  1004.716    
                         clock uncertainty           -0.035  1004.680    
    SLICE_X25Y65         FDRE (Setup_fdre_C_R)       -0.429  1004.251    filterbank/coefficients_reg[119]
  -------------------------------------------------------------------
                         required time                       1004.251    
                         arrival time                         -33.821    
  -------------------------------------------------------------------
                         slack                                970.430    

Slack (MET) :             970.481ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[92]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        28.880ns  (logic 11.150ns (38.608%)  route 17.730ns (61.392%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 1004.365 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.671     4.894    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  filterbank/read_pos_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518     5.412 r  filterbank/read_pos_reg_rep[2]/Q
                         net (fo=135, routed)         4.903    10.315    filterbank/samples_reg_192_255_12_14/ADDRC2
    SLICE_X10Y63         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    10.439 r  filterbank/samples_reg_192_255_12_14/RAMC/O
                         net (fo=1, routed)           1.332    11.771    filterbank/samples_reg_192_255_12_14_n_2
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.895 r  filterbank/multOp__3_i_37/O
                         net (fo=1, routed)           0.642    12.538    filterbank/multOp__3_i_37_n_0
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    12.662 r  filterbank/multOp__3_i_20/O
                         net (fo=1, routed)           0.433    13.095    pow_spectrum/multOp__3_13
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    13.219 r  pow_spectrum/multOp__3_i_3/O
                         net (fo=4, routed)           2.157    15.376    filterbank/processed_sample[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    19.412 r  filterbank/multOp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    19.414    filterbank/multOp__10_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.127 r  filterbank/multOp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    21.129    filterbank/multOp__11_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    22.647 r  filterbank/multOp__12/P[35]
                         net (fo=3, routed)           1.380    24.027    filterbank/multOp__12_n_70
    SLICE_X24Y60         LUT3 (Prop_lut3_I0_O)        0.124    24.151 r  filterbank/coefficients[111]_i_7/O
                         net (fo=1, routed)           0.420    24.572    filterbank/coefficients[111]_i_7_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.957 r  filterbank/coefficients_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.957    filterbank/coefficients_reg[111]_i_2_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.180 r  filterbank/coefficients_reg[115]_i_2/O[0]
                         net (fo=2, routed)           1.486    26.665    filterbank/coefficients_reg[115]_i_2_n_7
    SLICE_X25Y63         LUT4 (Prop_lut4_I3_O)        0.299    26.964 r  filterbank/coefficients[111]_i_5/O
                         net (fo=1, routed)           0.000    26.964    filterbank/coefficients[111]_i_5_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.514 r  filterbank/coefficients_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.514    filterbank/coefficients_reg[111]_i_1_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    27.862 f  filterbank/coefficients_reg[115]_i_1/O[1]
                         net (fo=10, routed)          1.669    29.531    filterbank/data0[57]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.303    29.834 r  filterbank/coefficients[119]_i_15/O
                         net (fo=1, routed)           0.000    29.834    filterbank/coefficients[119]_i_15_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.347 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           1.356    31.704    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I0_O)        0.124    31.828 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.947    33.774    filterbank/coefficients[119]_i_1_n_0
    SLICE_X25Y59         FDRE                                         r  filterbank/coefficients_reg[92]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.483  1004.365    filterbank/clk_output_IBUF_BUFG
    SLICE_X25Y59         FDRE                                         r  filterbank/coefficients_reg[92]/C
                         clock pessimism              0.354  1004.720    
                         clock uncertainty           -0.035  1004.684    
    SLICE_X25Y59         FDRE (Setup_fdre_C_R)       -0.429  1004.255    filterbank/coefficients_reg[92]
  -------------------------------------------------------------------
                         required time                       1004.255    
                         arrival time                         -33.774    
  -------------------------------------------------------------------
                         slack                                970.481    

Slack (MET) :             970.481ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[93]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        28.880ns  (logic 11.150ns (38.608%)  route 17.730ns (61.392%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 1004.365 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.671     4.894    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  filterbank/read_pos_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518     5.412 r  filterbank/read_pos_reg_rep[2]/Q
                         net (fo=135, routed)         4.903    10.315    filterbank/samples_reg_192_255_12_14/ADDRC2
    SLICE_X10Y63         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    10.439 r  filterbank/samples_reg_192_255_12_14/RAMC/O
                         net (fo=1, routed)           1.332    11.771    filterbank/samples_reg_192_255_12_14_n_2
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.895 r  filterbank/multOp__3_i_37/O
                         net (fo=1, routed)           0.642    12.538    filterbank/multOp__3_i_37_n_0
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    12.662 r  filterbank/multOp__3_i_20/O
                         net (fo=1, routed)           0.433    13.095    pow_spectrum/multOp__3_13
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    13.219 r  pow_spectrum/multOp__3_i_3/O
                         net (fo=4, routed)           2.157    15.376    filterbank/processed_sample[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    19.412 r  filterbank/multOp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    19.414    filterbank/multOp__10_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.127 r  filterbank/multOp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    21.129    filterbank/multOp__11_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    22.647 r  filterbank/multOp__12/P[35]
                         net (fo=3, routed)           1.380    24.027    filterbank/multOp__12_n_70
    SLICE_X24Y60         LUT3 (Prop_lut3_I0_O)        0.124    24.151 r  filterbank/coefficients[111]_i_7/O
                         net (fo=1, routed)           0.420    24.572    filterbank/coefficients[111]_i_7_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.957 r  filterbank/coefficients_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.957    filterbank/coefficients_reg[111]_i_2_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.180 r  filterbank/coefficients_reg[115]_i_2/O[0]
                         net (fo=2, routed)           1.486    26.665    filterbank/coefficients_reg[115]_i_2_n_7
    SLICE_X25Y63         LUT4 (Prop_lut4_I3_O)        0.299    26.964 r  filterbank/coefficients[111]_i_5/O
                         net (fo=1, routed)           0.000    26.964    filterbank/coefficients[111]_i_5_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.514 r  filterbank/coefficients_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.514    filterbank/coefficients_reg[111]_i_1_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    27.862 f  filterbank/coefficients_reg[115]_i_1/O[1]
                         net (fo=10, routed)          1.669    29.531    filterbank/data0[57]
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.303    29.834 r  filterbank/coefficients[119]_i_15/O
                         net (fo=1, routed)           0.000    29.834    filterbank/coefficients[119]_i_15_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.347 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           1.356    31.704    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I0_O)        0.124    31.828 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.947    33.774    filterbank/coefficients[119]_i_1_n_0
    SLICE_X25Y59         FDRE                                         r  filterbank/coefficients_reg[93]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.483  1004.365    filterbank/clk_output_IBUF_BUFG
    SLICE_X25Y59         FDRE                                         r  filterbank/coefficients_reg[93]/C
                         clock pessimism              0.354  1004.720    
                         clock uncertainty           -0.035  1004.684    
    SLICE_X25Y59         FDRE (Setup_fdre_C_R)       -0.429  1004.255    filterbank/coefficients_reg[93]
  -------------------------------------------------------------------
                         required time                       1004.255    
                         arrival time                         -33.774    
  -------------------------------------------------------------------
                         slack                                970.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.864%)  route 0.180ns (49.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       0.550     1.477    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X23Y27         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=1, routed)           0.180     1.797    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[16].mlut1_0[2]
    SLICE_X21Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.842 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[1].mlut0/O
                         net (fo=1, routed)           0.000     1.842    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.qi[2]
    SLICE_X21Y27         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       0.817     1.993    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X21Y27         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]/C
                         clock pessimism             -0.254     1.739    
    SLICE_X21Y27         FDRE (Hold_fdre_C_D)         0.091     1.830    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[23].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.650%)  route 0.206ns (59.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       0.558     1.485    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/aclk
    SLICE_X21Y38         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[23].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[23].ff/Q
                         net (fo=1, routed)           0.206     1.832    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_tmp[23]
    SLICE_X23Y39         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       0.826     2.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X23Y39         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[23]/C
                         clock pessimism             -0.254     1.748    
    SLICE_X23Y39         FDRE (Hold_fdre_C_D)         0.071     1.819    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[12].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.873%)  route 0.213ns (60.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       0.556     1.483    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/aclk
    SLICE_X21Y35         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[12].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[12].ff/Q
                         net (fo=1, routed)           0.213     1.836    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_tmp[12]
    SLICE_X22Y33         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       0.821     1.997    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X22Y33         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[12]/C
                         clock pessimism             -0.254     1.743    
    SLICE_X22Y33         FDRE (Hold_fdre_C_D)         0.075     1.818    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[3].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.375%)  route 0.208ns (59.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       0.555     1.482    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/aclk
    SLICE_X21Y33         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[3].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[3].ff/Q
                         net (fo=1, routed)           0.208     1.831    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_tmp[3]
    SLICE_X22Y31         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       0.819     1.995    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X22Y31         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[3]/C
                         clock pessimism             -0.254     1.741    
    SLICE_X22Y31         FDRE (Hold_fdre_C_D)         0.071     1.812    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.latency1.Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.111%)  route 0.193ns (50.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       0.559     1.486    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X22Y8          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDRE (Prop_fdre_C_Q)         0.141     1.627 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           0.193     1.819    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_B/out[0]
    SLICE_X21Y6          LUT3 (Prop_lut3_I1_O)        0.045     1.864 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.gen_full_lut6_2s[0].mlut0/O
                         net (fo=1, routed)           0.000     1.864    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.qi[0]
    SLICE_X21Y6          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.latency1.Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       0.830     2.006    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_B/aclk
    SLICE_X21Y6          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.latency1.Q_reg[0]/C
                         clock pessimism             -0.254     1.752    
    SLICE_X21Y6          FDRE (Hold_fdre_C_D)         0.092     1.844    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.latency1.Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[8].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.671%)  route 0.214ns (60.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       0.556     1.483    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/aclk
    SLICE_X21Y34         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[8].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[8].ff/Q
                         net (fo=1, routed)           0.214     1.838    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_tmp[8]
    SLICE_X22Y31         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       0.819     1.995    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X22Y31         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[8]/C
                         clock pessimism             -0.254     1.741    
    SLICE_X22Y31         FDRE (Hold_fdre_C_D)         0.076     1.817    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.007%)  route 0.194ns (50.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       0.558     1.485    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X22Y11         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y11         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=2, routed)           0.194     1.819    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/out[12]
    SLICE_X21Y9          LUT3 (Prop_lut3_I0_O)        0.045     1.864 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.gen_full_lut6_2s[6].mlut0/O
                         net (fo=1, routed)           0.000     1.864    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.qi[12]
    SLICE_X21Y9          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       0.829     2.005    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/aclk
    SLICE_X21Y9          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[12]/C
                         clock pessimism             -0.254     1.751    
    SLICE_X21Y9          FDRE (Hold_fdre_C_D)         0.092     1.843    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.latency1.Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.111%)  route 0.193ns (50.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       0.559     1.486    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X22Y9          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDRE (Prop_fdre_C_Q)         0.141     1.627 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           0.193     1.819    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_B/out[4]
    SLICE_X21Y7          LUT3 (Prop_lut3_I1_O)        0.045     1.864 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.gen_full_lut6_2s[2].mlut0/O
                         net (fo=1, routed)           0.000     1.864    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.qi[4]
    SLICE_X21Y7          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.latency1.Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       0.829     2.005    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_B/aclk
    SLICE_X21Y7          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.latency1.Q_reg[4]/C
                         clock pessimism             -0.254     1.751    
    SLICE_X21Y7          FDRE (Hold_fdre_C_D)         0.092     1.843    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.latency1.Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.709%)  route 0.221ns (63.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       0.559     1.486    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X21Y42         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.128     1.614 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[27]/Q
                         net (fo=1, routed)           0.221     1.834    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[27]
    SLICE_X24Y44         SRLC32E                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       0.828     2.004    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X24Y44         SRLC32E                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/CLK
                         clock pessimism             -0.254     1.750    
    SLICE_X24Y44         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.812    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[16].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.980%)  route 0.221ns (61.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       0.556     1.483    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/aclk
    SLICE_X21Y36         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[16].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[16].ff/Q
                         net (fo=1, routed)           0.221     1.844    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_tmp[16]
    SLICE_X22Y34         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       0.822     1.998    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X22Y34         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[16]/C
                         clock pessimism             -0.254     1.744    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.075     1.819    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_output
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_output }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         1000.000    996.116    DSP48_X1Y27   lifter/out_value_temp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         1000.000    996.313    DSP48_X1Y29   lifter/out_value_temp_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB18_X2Y4   frame_module/MEM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         1000.000    997.056    RAMB18_X2Y4   frame_module/MEM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y10  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y10  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y11  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y11  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y4   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y4   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y77  dct/coeff_buffer_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y77  dct/coeff_buffer_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y77  dct/coeff_buffer_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y77  dct/coeff_buffer_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y77  dct/coeff_buffer_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y77  dct/coeff_buffer_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y77  dct/coeff_buffer_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y77  dct/coeff_buffer_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y77  dct/coeff_buffer_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y77  dct/coeff_buffer_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y77  dct/coeff_buffer_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y77  dct/coeff_buffer_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y77  dct/coeff_buffer_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y77  dct/coeff_buffer_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y77  dct/coeff_buffer_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y77  dct/coeff_buffer_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y77  dct/coeff_buffer_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y77  dct/coeff_buffer_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y77  dct/coeff_buffer_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X16Y77  dct/coeff_buffer_reg_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_output

Max Delay           360 Endpoints
Min Delay           360 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][0]
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.589     4.472    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][10]
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.589     4.472    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][11]
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.589     4.472    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][12]
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.589     4.472    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][13]
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.589     4.472    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][14]
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.589     4.472    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][15]
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.589     4.472    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][16]
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.589     4.472    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][17]
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.589     4.472    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][18]
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.589     4.472    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][0]
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.763     4.985    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][10]
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.763     4.985    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][11]
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.763     4.985    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][12]
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.763     4.985    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][13]
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.763     4.985    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][14]
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.763     4.985    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][15]
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.763     4.985    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][16]
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.763     4.985    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][17]
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.763     4.985    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][18]
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14127, routed)       1.763     4.985    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y16          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





