$comment
	File created using the following command:
		vcd file aula04.msim.vcd -direction
$end
$date
	Thu Sep 01 15:15:54 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula04_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 PC_OUT [7] $end
$var wire 1 1 PC_OUT [6] $end
$var wire 1 2 PC_OUT [5] $end
$var wire 1 3 PC_OUT [4] $end
$var wire 1 4 PC_OUT [3] $end
$var wire 1 5 PC_OUT [2] $end
$var wire 1 6 PC_OUT [1] $end
$var wire 1 7 PC_OUT [0] $end
$var wire 1 8 REG_OUT [7] $end
$var wire 1 9 REG_OUT [6] $end
$var wire 1 : REG_OUT [5] $end
$var wire 1 ; REG_OUT [4] $end
$var wire 1 < REG_OUT [3] $end
$var wire 1 = REG_OUT [2] $end
$var wire 1 > REG_OUT [1] $end
$var wire 1 ? REG_OUT [0] $end
$var wire 1 @ SW [9] $end
$var wire 1 A SW [8] $end
$var wire 1 B SW [7] $end
$var wire 1 C SW [6] $end
$var wire 1 D SW [5] $end
$var wire 1 E SW [4] $end
$var wire 1 F SW [3] $end
$var wire 1 G SW [2] $end
$var wire 1 H SW [1] $end
$var wire 1 I SW [0] $end

$scope module i1 $end
$var wire 1 J gnd $end
$var wire 1 K vcc $end
$var wire 1 L unknown $end
$var wire 1 M devoe $end
$var wire 1 N devclrn $end
$var wire 1 O devpor $end
$var wire 1 P ww_devoe $end
$var wire 1 Q ww_devclrn $end
$var wire 1 R ww_devpor $end
$var wire 1 S ww_CLOCK_50 $end
$var wire 1 T ww_KEY [3] $end
$var wire 1 U ww_KEY [2] $end
$var wire 1 V ww_KEY [1] $end
$var wire 1 W ww_KEY [0] $end
$var wire 1 X ww_SW [9] $end
$var wire 1 Y ww_SW [8] $end
$var wire 1 Z ww_SW [7] $end
$var wire 1 [ ww_SW [6] $end
$var wire 1 \ ww_SW [5] $end
$var wire 1 ] ww_SW [4] $end
$var wire 1 ^ ww_SW [3] $end
$var wire 1 _ ww_SW [2] $end
$var wire 1 ` ww_SW [1] $end
$var wire 1 a ww_SW [0] $end
$var wire 1 b ww_PC_OUT [7] $end
$var wire 1 c ww_PC_OUT [6] $end
$var wire 1 d ww_PC_OUT [5] $end
$var wire 1 e ww_PC_OUT [4] $end
$var wire 1 f ww_PC_OUT [3] $end
$var wire 1 g ww_PC_OUT [2] $end
$var wire 1 h ww_PC_OUT [1] $end
$var wire 1 i ww_PC_OUT [0] $end
$var wire 1 j ww_LEDR [9] $end
$var wire 1 k ww_LEDR [8] $end
$var wire 1 l ww_LEDR [7] $end
$var wire 1 m ww_LEDR [6] $end
$var wire 1 n ww_LEDR [5] $end
$var wire 1 o ww_LEDR [4] $end
$var wire 1 p ww_LEDR [3] $end
$var wire 1 q ww_LEDR [2] $end
$var wire 1 r ww_LEDR [1] $end
$var wire 1 s ww_LEDR [0] $end
$var wire 1 t ww_REG_OUT [7] $end
$var wire 1 u ww_REG_OUT [6] $end
$var wire 1 v ww_REG_OUT [5] $end
$var wire 1 w ww_REG_OUT [4] $end
$var wire 1 x ww_REG_OUT [3] $end
$var wire 1 y ww_REG_OUT [2] $end
$var wire 1 z ww_REG_OUT [1] $end
$var wire 1 { ww_REG_OUT [0] $end
$var wire 1 | \CLOCK_50~input_o\ $end
$var wire 1 } \KEY[1]~input_o\ $end
$var wire 1 ~ \KEY[2]~input_o\ $end
$var wire 1 !! \KEY[3]~input_o\ $end
$var wire 1 "! \SW[0]~input_o\ $end
$var wire 1 #! \SW[1]~input_o\ $end
$var wire 1 $! \SW[2]~input_o\ $end
$var wire 1 %! \SW[3]~input_o\ $end
$var wire 1 &! \SW[4]~input_o\ $end
$var wire 1 '! \SW[5]~input_o\ $end
$var wire 1 (! \SW[6]~input_o\ $end
$var wire 1 )! \SW[7]~input_o\ $end
$var wire 1 *! \SW[8]~input_o\ $end
$var wire 1 +! \SW[9]~input_o\ $end
$var wire 1 ,! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 -! \KEY[0]~input_o\ $end
$var wire 1 .! \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 /! \PC|DOUT[0]~0_combout\ $end
$var wire 1 0! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 1! \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 2! \incrementaPC|Add0~2\ $end
$var wire 1 3! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 4! \incrementaPC|Add0~6\ $end
$var wire 1 5! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 6! \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 7! \incrementaPC|Add0~10\ $end
$var wire 1 8! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 9! \incrementaPC|Add0~14\ $end
$var wire 1 :! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 ;! \incrementaPC|Add0~18\ $end
$var wire 1 <! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 =! \incrementaPC|Add0~22\ $end
$var wire 1 >! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 ?! \ROM1|memROM~2_combout\ $end
$var wire 1 @! \ROM1|memROM~1_combout\ $end
$var wire 1 A! \ROM1|memROM~0_combout\ $end
$var wire 1 B! \DECODER_INSTRU|Equal1~1_combout\ $end
$var wire 1 C! \DECODER_INSTRU|Equal1~0_combout\ $end
$var wire 1 D! \ROM1|memROM~3_combout\ $end
$var wire 1 E! \RAM1|ram~165_combout\ $end
$var wire 1 F! \RAM1|ram~33_q\ $end
$var wire 1 G! \RAM1|ram~166_combout\ $end
$var wire 1 H! \RAM1|ram~25_q\ $end
$var wire 1 I! \ROM1|memROM~5_combout\ $end
$var wire 1 J! \RAM1|ram~162_combout\ $end
$var wire 1 K! \MUX1|saida_MUX[0]~7_combout\ $end
$var wire 1 L! \DECODER_INSTRU|saida[4]~1_combout\ $end
$var wire 1 M! \ROM1|memROM~4_combout\ $end
$var wire 1 N! \RAM1|ram~145_combout\ $end
$var wire 1 O! \ULA1|Add0~34_cout\ $end
$var wire 1 P! \ULA1|Add0~1_sumout\ $end
$var wire 1 Q! \DECODER_INSTRU|saida[3]~0_combout\ $end
$var wire 1 R! \ULA1|saida[0]~0_combout\ $end
$var wire 1 S! \MUX1|saida_MUX[1]~0_combout\ $end
$var wire 1 T! \RAM1|ram~34_q\ $end
$var wire 1 U! \RAM1|ram~147_combout\ $end
$var wire 1 V! \RAM1|ram~26_q\ $end
$var wire 1 W! \RAM1|ram~146_combout\ $end
$var wire 1 X! \RAM1|ram~148_combout\ $end
$var wire 1 Y! \ULA1|Add0~2\ $end
$var wire 1 Z! \ULA1|Add0~5_sumout\ $end
$var wire 1 [! \ULA1|saida[1]~1_combout\ $end
$var wire 1 \! \RAM1|ram~35_q\ $end
$var wire 1 ]! \RAM1|ram~27_q\ $end
$var wire 1 ^! \RAM1|ram~163_combout\ $end
$var wire 1 _! \MUX1|saida_MUX[2]~6_combout\ $end
$var wire 1 `! \ROM1|memROM~6_combout\ $end
$var wire 1 a! \RAM1|ram~149_combout\ $end
$var wire 1 b! \ULA1|Add0~6\ $end
$var wire 1 c! \ULA1|Add0~9_sumout\ $end
$var wire 1 d! \ULA1|saida[2]~2_combout\ $end
$var wire 1 e! \ROM1|memROM~7_combout\ $end
$var wire 1 f! \RAM1|ram~28_q\ $end
$var wire 1 g! \RAM1|ram~150_combout\ $end
$var wire 1 h! \RAM1|ram~36_q\ $end
$var wire 1 i! \RAM1|ram~151_combout\ $end
$var wire 1 j! \RAM1|ram~152_combout\ $end
$var wire 1 k! \MUX1|saida_MUX[3]~1_combout\ $end
$var wire 1 l! \ULA1|Add0~10\ $end
$var wire 1 m! \ULA1|Add0~13_sumout\ $end
$var wire 1 n! \ULA1|saida[3]~3_combout\ $end
$var wire 1 o! \MUX1|saida_MUX[4]~5_combout\ $end
$var wire 1 p! \RAM1|ram~37_q\ $end
$var wire 1 q! \RAM1|ram~29_q\ $end
$var wire 1 r! \RAM1|ram~153_combout\ $end
$var wire 1 s! \RAM1|ram~154_combout\ $end
$var wire 1 t! \ULA1|Add0~14\ $end
$var wire 1 u! \ULA1|Add0~17_sumout\ $end
$var wire 1 v! \ULA1|saida[4]~7_combout\ $end
$var wire 1 w! \RAM1|ram~38_q\ $end
$var wire 1 x! \RAM1|ram~156_combout\ $end
$var wire 1 y! \RAM1|ram~30_q\ $end
$var wire 1 z! \RAM1|ram~155_combout\ $end
$var wire 1 {! \RAM1|ram~157_combout\ $end
$var wire 1 |! \MUX1|saida_MUX[5]~2_combout\ $end
$var wire 1 }! \ULA1|Add0~18\ $end
$var wire 1 ~! \ULA1|Add0~21_sumout\ $end
$var wire 1 !" \ULA1|saida[5]~6_combout\ $end
$var wire 1 "" \MUX1|saida_MUX[6]~4_combout\ $end
$var wire 1 #" \RAM1|ram~39_q\ $end
$var wire 1 $" \RAM1|ram~31_q\ $end
$var wire 1 %" \RAM1|ram~164_combout\ $end
$var wire 1 &" \RAM1|ram~158_combout\ $end
$var wire 1 '" \ULA1|Add0~22\ $end
$var wire 1 (" \ULA1|Add0~25_sumout\ $end
$var wire 1 )" \ULA1|saida[6]~5_combout\ $end
$var wire 1 *" \MUX1|saida_MUX[7]~3_combout\ $end
$var wire 1 +" \RAM1|ram~40_q\ $end
$var wire 1 ," \RAM1|ram~160_combout\ $end
$var wire 1 -" \RAM1|ram~32feeder_combout\ $end
$var wire 1 ." \RAM1|ram~32_q\ $end
$var wire 1 /" \RAM1|ram~159_combout\ $end
$var wire 1 0" \RAM1|ram~161_combout\ $end
$var wire 1 1" \ULA1|Add0~26\ $end
$var wire 1 2" \ULA1|Add0~29_sumout\ $end
$var wire 1 3" \ULA1|saida[7]~4_combout\ $end
$var wire 1 4" \PC|DOUT\ [7] $end
$var wire 1 5" \PC|DOUT\ [6] $end
$var wire 1 6" \PC|DOUT\ [5] $end
$var wire 1 7" \PC|DOUT\ [4] $end
$var wire 1 8" \PC|DOUT\ [3] $end
$var wire 1 9" \PC|DOUT\ [2] $end
$var wire 1 :" \PC|DOUT\ [1] $end
$var wire 1 ;" \PC|DOUT\ [0] $end
$var wire 1 <" \REGA|DOUT\ [7] $end
$var wire 1 =" \REGA|DOUT\ [6] $end
$var wire 1 >" \REGA|DOUT\ [5] $end
$var wire 1 ?" \REGA|DOUT\ [4] $end
$var wire 1 @" \REGA|DOUT\ [3] $end
$var wire 1 A" \REGA|DOUT\ [2] $end
$var wire 1 B" \REGA|DOUT\ [1] $end
$var wire 1 C" \REGA|DOUT\ [0] $end
$var wire 1 D" \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 E" \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 F" \MUX1|ALT_INV_saida_MUX[0]~7_combout\ $end
$var wire 1 G" \MUX1|ALT_INV_saida_MUX[2]~6_combout\ $end
$var wire 1 H" \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 I" \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 J" \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 K" \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 L" \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 M" \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 N" \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 O" \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 P" \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 Q" \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 R" \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 S" \DECODER_INSTRU|ALT_INV_Equal1~1_combout\ $end
$var wire 1 T" \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 U" \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 V" \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 W" \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 X" \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 Y" \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 Z" \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 [" \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 \" \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 ]" \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 ^" \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 _" \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 `" \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 a" \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 b" \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 c" \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 d" \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 e" \MUX1|ALT_INV_saida_MUX[3]~1_combout\ $end
$var wire 1 f" \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 g" \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 h" \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 i" \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 j" \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 k" \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 l" \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 m" \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 n" \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 o" \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 p" \MUX1|ALT_INV_saida_MUX[1]~0_combout\ $end
$var wire 1 q" \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 r" \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 s" \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 t" \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 u" \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 v" \DECODER_INSTRU|ALT_INV_saida[3]~0_combout\ $end
$var wire 1 w" \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 x" \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 y" \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 z" \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 {" \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 |" \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 }" \DECODER_INSTRU|ALT_INV_Equal1~0_combout\ $end
$var wire 1 ~" \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 !# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 "# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 ## \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 $# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 %# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 &# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 '# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 (# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 )# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 *# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 +# \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 ,# \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 -# \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 .# \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 /# \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 0# \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 1# \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 2# \ULA1|ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0J
1K
xL
1M
1N
1O
1P
1Q
1R
xS
x|
x}
x~
x!!
x"!
x#!
x$!
x%!
x&!
x'!
x(!
x)!
x*!
x+!
x,!
1-!
1.!
1/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
1A!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
1L!
1M!
0N!
1O!
0P!
1Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
1Y!
0Z!
0[!
0\!
0]!
0^!
1_!
1`!
0a!
1b!
1c!
1d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
1m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
1u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
1~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
1("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
12"
03"
1D"
1E"
1F"
0G"
1H"
1I"
1J"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
1["
1\"
1]"
1^"
1_"
1`"
1a"
1b"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
0o"
1p"
1q"
1r"
1s"
1t"
1u"
0v"
1w"
1x"
1y"
1z"
0{"
1|"
0}"
1~"
1!#
0"#
0+#
0,#
0-#
0.#
0/#
00#
11#
12#
x"
x#
x$
1%
xT
xU
xV
1W
xX
xY
xZ
x[
x\
x]
x^
x_
x`
xa
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
1y
0z
0{
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
1K"
1L"
1M"
1N"
1O"
1P"
1Q"
1R"
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
1=
0>
0?
x@
xA
xB
xC
xD
xE
xF
xG
xH
xI
$end
#10000
0%
0W
0-!
0.!
#20000
1%
1W
1-!
1.!
1;"
1A"
0P"
0*#
0/!
10!
1@!
1E!
1I!
0M!
0_!
0`!
1v!
1!"
1)"
13"
0c!
1l!
10#
1o"
1G"
1{"
0z"
0!#
1i
0m!
1t!
0C!
0Q!
1S!
1Z!
0b!
1c!
0d!
1/#
17
0u!
1}!
00#
01#
0p"
1v"
1}"
1t
1u
1v
1w
0c!
1.#
0S!
0Z!
1b!
1[!
1d!
0~!
1'"
10#
1;
1:
19
18
0v!
1-#
11#
1p"
0y
0d!
0("
11"
1c!
0[!
0!"
00#
1,#
0=
02"
1y
1z
0)"
1d!
1+#
0w
1>
1=
0y
03"
0;
0v
0z
0=
0>
0:
1y
0u
1=
09
0t
08
#30000
0%
0W
0-!
0.!
#40000
1%
1W
1-!
1.!
0;"
1:"
11!
0A"
1\!
0m"
1P"
0E"
0)#
1*#
1/!
1M!
1K!
1e!
0@!
1D!
0E!
0c!
1^!
0I"
10#
0|"
1!#
0k"
0F"
0{"
1h
0i
1C!
1Q!
0^!
0d!
07
16
1I"
0v"
0}"
1P!
0Y!
1S!
1Z!
0b!
1k!
1m!
0t!
1R!
0/#
0e"
01#
0p"
02#
0y
1u!
0}!
1c!
0l!
0Z!
1[!
1n!
11#
00#
0.#
0=
0m!
1~!
0'"
1{
0-#
1/#
1("
01"
1?
0,#
1x
1z
12"
0+#
1>
1<
#50000
0%
0W
0-!
0.!
#60000
1%
1W
1-!
1.!
1;"
1C"
1B"
1@"
0O"
0Q"
0R"
0*#
0/!
00!
12!
1@!
1G!
0I!
0K!
0M!
0e!
1v!
1!"
1)"
13"
0P!
1Y!
1Z!
1m!
0/#
01#
12#
1k"
1{"
1F"
1z"
0!#
1i
0Z!
1b!
13!
0C!
0Q!
0S!
1Z!
0k!
0m!
1t!
0R!
11#
17
0c!
1l!
1/#
1e"
01#
1p"
1v"
1}"
1t
1u
1v
1w
0u!
1}!
10#
1P!
1d!
0n!
1m!
1.#
1;
1:
19
18
0d!
0~!
1'"
0/#
02#
0{
0v!
1-#
1R!
1n!
0("
11"
0?
0!"
1,#
0x
1y
02"
0y
0)"
1+#
1=
0<
0w
0=
1x
1{
03"
0;
0v
1?
1<
0:
0u
09
0t
08
#70000
0%
0W
0-!
0.!
#80000
1%
1W
1-!
1.!
0;"
0:"
01!
19"
1H!
0C"
0B"
1V!
0@"
1f!
0j"
1O"
0u"
1Q"
1R"
0y"
0(#
1E"
1)#
1*#
1/!
02!
03!
14!
1?!
0@!
0A!
0G!
1J!
0P!
0Z!
1W!
0m!
1g!
0i"
1/#
0t"
11#
12#
0J"
1"#
1!#
0~"
1g
0h
0i
15!
13!
04!
1B!
1K!
1N!
0R!
0[!
1X!
0n!
1j!
07
06
15
05!
0f"
0q"
0w"
0F"
0S"
0O!
1c!
0l!
1u!
0}!
1~!
0'"
1("
01"
12"
1S!
1k!
0e"
0p"
0+#
0,#
0-#
0.#
00#
0x
0z
0{
02"
0("
0~!
1m!
0t!
1P!
0Y!
1d!
1v!
1!"
1)"
13"
02#
0/#
1-#
1,#
1+#
0?
0>
0<
1Z!
0b!
0u!
03"
0)"
0!"
1n!
1R!
1.#
01#
0c!
1[!
0v!
10#
1t
1u
1v
1w
1y
0d!
1=
1;
1:
19
18
1{
1x
0v
0u
0t
1?
1<
0:
09
08
0w
1z
1>
0;
0y
0=
#90000
0%
0W
0-!
0.!
#100000
1%
1W
1-!
1.!
1;"
1C"
1B"
1@"
0O"
0Q"
0R"
0*#
0/!
10!
0P!
1Y!
0Z!
1b!
0m!
1t!
1/#
11#
12#
1i
1u!
1c!
1Z!
0R!
0[!
0n!
01#
00#
0.#
17
1v!
1d!
1[!
0x
0z
0{
0?
0>
0<
1z
1y
1w
1>
1=
1;
#110000
0%
0W
0-!
0.!
#120000
1%
1W
1-!
1.!
0;"
1:"
11!
0E"
0)#
1*#
1/!
1@!
0D!
1I!
0z"
1|"
0!#
1h
0i
0B!
0J!
0X!
1^!
0j!
07
16
1f"
0I"
1q"
1J"
1S"
1O!
1P!
0Y!
0c!
1l!
0u!
1}!
1~!
1("
12"
0K!
0N!
0S!
1_!
1a!
0k!
1e"
0l"
0G"
1p"
1w"
1F"
0+#
0,#
0-#
1.#
10#
02#
0~!
1'"
1m!
0Z!
0P!
1Y!
0v!
1!"
1)"
13"
1R!
1P!
0d!
1c!
0l!
12#
11#
0/#
1-#
1Z!
0("
11"
00#
02#
0!"
1n!
0[!
0R!
0m!
1,#
01#
1R!
1d!
02"
1/#
1[!
0)"
1+#
0y
1{
1t
1u
1v
0w
0n!
03"
1?
0=
0;
1:
19
18
0{
0z
1x
0v
1y
1{
0?
0>
1<
0:
0u
1z
1?
1=
0x
1>
09
0t
0<
08
#130000
0%
0W
0-!
0.!
#140000
