# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../fine_counter_testing.srcs/sources_1/ip/clk_wiz_0" --include "../../../../fine_counter_testing.srcs/sources_1/ip/clk_wiz_1" --include "../../../../fine_counter_testing.srcs/sources_1/ip/clk_wiz_mmcm_0" --include "../../../../fine_counter_testing.srcs/sources_1/ip/clk_wiz_mmcm_1" \
"../../../../fine_counter_testing.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" \
"../../../../fine_counter_testing.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v" \
"../../../../fine_counter_testing.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../fine_counter_testing.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../fine_counter_testing.srcs/sources_1/new/DFF.v" \
"../../../../fine_counter_testing.srcs/sources_1/new/async_ip.v" \
"../../../../fine_counter_testing.srcs/sources_1/new/delay_chain.v" \
"../../../../fine_counter_testing.srcs/sources_1/new/fine_count.v" \
"../../../../fine_counter_testing.srcs/sources_1/new/gate_pulse.v" \
"../../../../fine_counter_testing.srcs/sources_1/new/pulse_generator.v" \
"../../../../fine_counter_testing.srcs/sim_1/new/sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
