{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731391742494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731391742495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 00:09:02 2024 " "Processing started: Tue Nov 12 00:09:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731391742495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391742495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica_10 -c Practica_10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica_10 -c Practica_10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391742495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731391742795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731391742795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-Reception " "Found design unit 1: UART_RX-Reception" {  } { { "Components/UART/UART_RX.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_RX.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391749437 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "Components/UART/UART_RX.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391749437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/distance_queue.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/distance_queue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Distance_queue-rtl " "Found design unit 1: Distance_queue-rtl" {  } { { "Components/Distance_queue.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/Distance_queue.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391749439 ""} { "Info" "ISGN_ENTITY_NAME" "1 Distance_queue " "Found entity 1: Distance_queue" {  } { { "Components/Distance_queue.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/Distance_queue.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391749439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/uart_tx_string.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/uart_tx_string.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_string-transmit " "Found design unit 1: UART_TX_string-transmit" {  } { { "Components/UART/UART_TX_string.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_TX_string.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391749440 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_string " "Found entity 1: UART_TX_string" {  } { { "Components/UART/UART_TX_string.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_TX_string.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391749440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/uart_tx_byte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/uart_tx_byte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_byte-TX_BYTE " "Found design unit 1: UART_TX_byte-TX_BYTE" {  } { { "Components/UART/UART_TX_byte.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_TX_byte.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391749441 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_byte " "Found entity 1: UART_TX_byte" {  } { { "Components/UART/UART_TX_byte.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_TX_byte.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391749441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lcd_putstring.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lcd_putstring.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_putstring-string_print " "Found design unit 1: LCD_putstring-string_print" {  } { { "Components/LCD_putstring.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/LCD_putstring.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391749442 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_putstring " "Found entity 1: LCD_putstring" {  } { { "Components/LCD_putstring.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/LCD_putstring.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391749442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/stepper_motor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/stepper_motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stepper_motor-rtl " "Found design unit 1: Stepper_motor-rtl" {  } { { "Components/Stepper_motor.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/Stepper_motor.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391749443 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stepper_motor " "Found entity 1: Stepper_motor" {  } { { "Components/Stepper_motor.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/Stepper_motor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391749443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DIV-DIV " "Found design unit 1: CLK_DIV-DIV" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391749445 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIV " "Found entity 1: CLK_DIV" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391749445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica_10-rtl " "Found design unit 1: Practica_10-rtl" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391749446 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica_10 " "Found entity 1: Practica_10" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391749446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica_10 " "Elaborating entity \"Practica_10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731391749498 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "STEP_freq Practica_10.vhd(427) " "VHDL Process Statement warning at Practica_10.vhd(427): inferring latch(es) for signal or variable \"STEP_freq\", which holds its previous value in one or more paths through the process" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731391749509 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[0\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[0\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749517 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[1\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[1\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749517 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[2\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[2\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749517 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[3\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[3\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749517 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[4\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[4\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749517 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[5\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[5\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749517 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[6\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[6\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749517 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[7\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[7\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749517 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[8\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[8\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749517 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[9\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[9\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749517 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[10\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[10\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749517 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[11\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[11\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749517 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[12\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[12\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749518 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[13\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[13\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749518 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[14\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[14\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749518 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[15\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[15\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749518 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[16\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[16\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749518 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[17\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[17\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749518 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[18\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[18\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749518 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[19\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[19\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749518 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[20\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[20\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749518 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[21\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[21\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749518 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[22\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[22\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749518 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[23\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[23\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749518 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[24\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[24\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749518 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[25\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[25\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749518 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[26\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[26\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749518 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[27\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[27\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749518 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[28\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[28\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749518 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[29\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[29\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749518 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[30\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[30\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749518 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[31\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[31\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391749518 "|Practica_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stepper_motor Stepper_motor:STEPS " "Elaborating entity \"Stepper_motor\" for hierarchy \"Stepper_motor:STEPS\"" {  } { { "Practica_10.vhd" "STEPS" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391749597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIV Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK " "Elaborating entity \"CLK_DIV\" for hierarchy \"Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\"" {  } { { "Components/Stepper_motor.vhd" "c_STEP_CLK" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/Stepper_motor.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391749599 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clks_max CLK_DIV.vhd(22) " "VHDL Signal Declaration warning at CLK_DIV.vhd(22): used explicit default value for signal \"clks_max\" because signal was never assigned a value" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731391749599 "|Practica_10|LCD_putstring:LCD|LCD_putchar:c_LCD|CLK_DIV:c_LCD_clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_putstring LCD_putstring:c_LCD " "Elaborating entity \"LCD_putstring\" for hierarchy \"LCD_putstring:c_LCD\"" {  } { { "Practica_10.vhd" "c_LCD" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391749600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX_string UART_TX_string:c_TX_message " "Elaborating entity \"UART_TX_string\" for hierarchy \"UART_TX_string:c_TX_message\"" {  } { { "Practica_10.vhd" "c_TX_message" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391749602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX_byte UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte " "Elaborating entity \"UART_TX_byte\" for hierarchy \"UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\"" {  } { { "Components/UART/UART_TX_string.vhd" "TX_byte" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_TX_string.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391749605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Distance_queue Distance_queue:c_queue " "Elaborating entity \"Distance_queue\" for hierarchy \"Distance_queue:c_queue\"" {  } { { "Practica_10.vhd" "c_queue" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391749606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX Distance_queue:c_queue\|UART_RX:RX_Receive " "Elaborating entity \"UART_RX\" for hierarchy \"Distance_queue:c_queue\|UART_RX:RX_Receive\"" {  } { { "Components/Distance_queue.vhd" "RX_Receive" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/Distance_queue.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391749608 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parity UART_RX.vhd(48) " "Verilog HDL or VHDL warning at UART_RX.vhd(48): object \"parity\" assigned a value but never read" {  } { { "Components/UART/UART_RX.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_RX.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731391749609 "|Practica_10|Distance_queue:c_queue|UART_RX:RX_Receive"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Distance_queue:c_queue\|distance_queue_rtl_0 " "Inferred RAM node \"Distance_queue:c_queue\|distance_queue_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1731391750053 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Distance_queue:c_queue\|distance_queue_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Distance_queue:c_queue\|distance_queue_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391750365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391750365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391750365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 50 " "Parameter NUMWORDS_A set to 50" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391750365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391750365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391750365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 50 " "Parameter NUMWORDS_B set to 50" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391750365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391750365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391750365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391750365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391750365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391750365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391750365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391750365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391750365 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731391750365 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1731391750365 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|Div0\"" {  } { { "Components/CLK_DIV.vhd" "Div0" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1731391750366 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|Div0\"" {  } { { "Components/CLK_DIV.vhd" "Div0" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1731391750366 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1731391750366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Distance_queue:c_queue\|altsyncram:distance_queue_rtl_0 " "Elaborated megafunction instantiation \"Distance_queue:c_queue\|altsyncram:distance_queue_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391750403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Distance_queue:c_queue\|altsyncram:distance_queue_rtl_0 " "Instantiated megafunction \"Distance_queue:c_queue\|altsyncram:distance_queue_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 50 " "Parameter \"NUMWORDS_A\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2 " "Parameter \"WIDTH_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 50 " "Parameter \"NUMWORDS_B\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750403 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731391750403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h8i1 " "Found entity 1: altsyncram_h8i1" {  } { { "db/altsyncram_h8i1.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/db/altsyncram_h8i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391750431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391750431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|lpm_divide:Div0\"" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391750447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|lpm_divide:Div0 " "Instantiated megafunction \"Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750448 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731391750448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/db/lpm_divide_92p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391750475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391750475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391750483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391750483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391750537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391750537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391750577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391750577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391750604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391750604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391750612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391750612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|lpm_divide:Div0\"" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391750619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|lpm_divide:Div0 " "Instantiated megafunction \"Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391750619 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731391750619 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "STEP_freq\[2\] STEP_freq\[4\] " "Duplicate LATCH primitive \"STEP_freq\[2\]\" merged with LATCH primitive \"STEP_freq\[4\]\"" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391751094 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1731391751094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "STEP_freq\[4\] " "Latch STEP_freq\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_VEL\[0\] " "Ports D and ENA on the latch are fed by the same signal i_VEL\[0\]" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731391751094 ""}  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731391751094 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_RW GND " "Pin \"o_RW\" is stuck at GND" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731391754117 "|Practica_10|o_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731391754117 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731391754197 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731391755362 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731391755536 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391755536 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2303 " "Implemented 2303 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731391755643 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731391755643 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2278 " "Implemented 2278 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731391755643 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731391755643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731391755643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731391755664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 00:09:15 2024 " "Processing ended: Tue Nov 12 00:09:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731391755664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731391755664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731391755664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391755664 ""}
