Model {
  Name			  "Vagolap"
  Version		  8.3
  MdlSubVersion		  0
  SavedCharacterEncoding  "windows-1250"
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.9"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  UserBdParams		  "PhysicalModelingChecksum;PhysicalModelingParameterChecksum;PhysicalModelingProducts"
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [243.0, 134.0, 816.0, 538.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[0]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		5
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	ViewObjType		"SimulinkTopLevel"
	LoadSaveID		"0"
	Extents			[772.0, 378.0]
	ZoomFactor		[0.3]
	Offset			[-325.42178578820665, 144.32136531762205]
      }
    }
  }
  PhysicalModelingChecksum "4285290422"
  PhysicalModelingParameterChecksum "681347343"
  PhysicalModelingProducts "Power_System_Blocks"
  Created		  "Sat Oct 11 13:47:10 2014"
  Creator		  "Templomos"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Templomos"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Dec 18 16:12:48 2014"
  RTWModifiedTimeStamp	  340819877
  ModelVersionFormat	  "1.%<AutoIncrement:9>"
  ConfigurationManager	  "none"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "disabled"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  PauseTimes		  "5"
  NumberOfSteps		  1
  SnapshotBufferSize	  10
  SnapshotInterval	  10
  NumberOfLastSnapshots	  0
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    6
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "Vagolap"
    overrideMode_	    [0.0]
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "Vagolap"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      []
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  CovEnableCumulative	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  CovSFcnEnable		  off
  CovBoundaryAbsTol	  0.000010
  CovBoundaryRelTol	  0.010000
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      7
      Version		      "1.14.2"
      Array {
	Type			"Handle"
	Dimension		10
	Simulink.SolverCC {
	  $ObjectID		  8
	  Version		  "1.14.2"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  9
	  Version		  "1.14.2"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "Dataset"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  VisualizeSimOutput	  on
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  10
	  Version		  "1.14.2"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  DefaultUnderspecifiedDataType	"double"
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  CachingGlobalReferences off
	  GlobalBufferReuse	  on
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  128
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  ActiveStateOutputEnumStorageType "Native Integer"
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  11
	  Version		  "1.14.2"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Simplified"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "EnableAllAsError"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "none"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  12
	  Version		  "1.14.2"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerLongLong	  64
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdLongLongMode	  off
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerLongLong	  64
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetLongLongMode	  off
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  13
	  Version		  "1.14.2"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  14
	  Version		  "1.14.2"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	  SimGenImportedTypeDefs  off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  15
	  Version		  "1.14.2"
	  Array {
	    Type		    "Cell"
	    Dimension		    15
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "PortableWordSizes"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    Cell		    "GenerateErtSFunction"
	    Cell		    "CreateSILPILBlock"
	    Cell		    "CodeExecutionProfiling"
	    Cell		    "CodeProfilingSaveOptions"
	    Cell		    "CodeProfilingInstrumentation"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  TLCOptions		  ""
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  PackageName		  ""
	  TemplateMakefile	  "grt_default_tmf"
	  PostCodeGenCommand	  ""
	  Description		  ""
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ProcessScript		  ""
	  ConfigurationScript	  ""
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  CustomSourceCode	  ""
	  CustomHeaderCode	  ""
	  CustomInclude		  ""
	  CustomSource		  ""
	  CustomLibrary		  ""
	  CustomInitializer	  ""
	  CustomTerminator	  ""
	  Toolchain		  "Automatically locate an installed toolchain"
	  BuildConfiguration	  "Faster Builds"
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  SILDebugging		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  RTWCustomCompilerOptimizations ""
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  DataInitializer	  ""
	  SharedConstantsCachingThreshold 1024
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      16
	      Version		      "1.14.2"
	      Array {
		Type			"Cell"
		Dimension		23
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InternalIdentifier"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"CustomSymbolStrUtil"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      CommentStyle	      "Auto"
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      CustomSymbolStrUtil     "$N$C"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Shortened"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      17
	      Version		      "1.14.2"
	      Array {
		Type			"Cell"
		Dimension		14
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"GenerateAllocFcn"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "NOT IN USE"
	      TargetLangStandard      "C89/C90 (ANSI)"
	      CodeReplacementLibrary  "None"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns on
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      CodeInterfacePackaging  "Nonreusable function"
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    on
	      AutosarCompliant	      off
	      GRTInterface	      off
	      GenerateAllocFcn	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	      MultiInstanceErrorCode  "Error"
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  18
	  Version		  "1.14.2"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    " "
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	SSC.SimscapeCC {
	  $ObjectID		  19
	  Version		  "1.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "Name"
	    PropName		    "DisabledProps"
	  }
	  Name			  "Simscape"
	  EditingMode		  "Full"
	  ExplicitSolverDiagnosticOptions "warning"
	  GlobalZcOffDiagnosticOptions "warning"
	  SimscapeLogType	  "none"
	  SimscapeLogSimulationStatistics off
	  SimscapeLogName	  "simlog"
	  SimscapeLogDecimation	  1
	  SimscapeLogLimitData	  on
	  SimscapeLogDataHistory  5000
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 143, 64, 1223, 704 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    7
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    20
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
    AutoInsertRateTranBlk   [0]
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "on"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Abs
      ZeroCross		      on
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Clock
      DisplayTime	      off
      Decimation	      "10"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      MATLABFcn
      MATLABFcn		      "sin"
      OutputDimensions	      "-1"
      OutputSignalType	      "auto"
      Output1D		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      PMIOPort
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      S-Function
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      SFunctionDeploymentMode off
    }
    Block {
      BlockType		      Saturate
      UpperLimitSource	      "Dialog"
      UpperLimit	      "0.5"
      LowerLimitSource	      "Dialog"
      LowerLimit	      "-0.5"
      LinearizeAsGain	      on
      ZeroCross		      on
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      DataFormat	      "Array"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      FunctionInterfaceSpec   "void_void"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Opaque		      off
      MaskHideContents	      off
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
      ContentPreviewEnabled   off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      ToWorkspace
      VariableName	      "simulink_output"
      MaxDataPoints	      "1000"
      Decimation	      "1"
      SaveFormat	      "Array"
      Save2DSignal	      "Inherit from input (this choice will be removed - see release notes)"
      FixptAsFi		      off
      NumInputs		      "1"
      SampleTime	      "0"
    }
    Block {
      BlockType		      UnitDelay
      InitialCondition	      "0"
      InputProcessing	      "Inherited"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      CodeGenStateStorageClass "Auto"
      HasFrameUpgradeWarning  on
    }
  }
  System {
    Name		    "Vagolap"
    Location		    [243, 134, 1059, 672]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "30"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "315"
    Block {
      BlockType		      MATLABFcn
      Name		      " T_USource_sign1"
      SID		      "277"
      Ports		      [1, 1]
      Position		      [1060, 390, 1130, 420]
      ZOrder		      733
      ShowName		      off
      MATLABFcn		      "exp(1i*u)"
      SampleTime	      "sample"
    }
    Block {
      BlockType		      MATLABFcn
      Name		      " T_USource_sign2"
      SID		      "278"
      Ports		      [1, 1]
      Position		      [1060, 425, 1130, 455]
      ZOrder		      734
      ShowName		      off
      MATLABFcn		      "exp(1i*u)"
      SampleTime	      "sample"
    }
    Block {
      BlockType		      MATLABFcn
      Name		      " T_USource_sign3"
      SID		      "279"
      Ports		      [1, 1]
      Position		      [1060, 460, 1130, 490]
      ZOrder		      735
      ShowName		      off
      MATLABFcn		      "exp(1i*u)"
      SampleTime	      "sample"
    }
    Block {
      BlockType		      Abs
      Name		      "Abs"
      SID		      "280"
      Position		      [1720, 345, 1750, 375]
      ZOrder		      725
      ShowName		      off
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Abs
      Name		      "Abs1"
      SID		      "281"
      Position		      [1720, 515, 1750, 545]
      ZOrder		      728
      ShowName		      off
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Abs
      Name		      "Abs2"
      SID		      "282"
      Position		      [1760, 180, 1790, 210]
      ZOrder		      729
      ShowName		      off
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      SubSystem
      Name		      "Capacitive_Load_R"
      SID		      "44"
      Ports		      [0, 0, 0, 0, 0, 2]
      Position		      [315, 77, 405, 113]
      ZOrder		      327
      RequestExecContextInheritance off
      System {
	Name			"Capacitive_Load_R"
	Location		[148, 83, 964, 621]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "Capacitive_Load_R_1"
	  SID			  "45"
	  Ports			  [0, 0, 0, 0, 0, 0, 2]
	  Position		  [300, 19, 395, 86]
	  ZOrder		  225
	  BlockMirror		  on
	  RequestExecContextInheritance	off
	  System {
	    Name		    "Capacitive_Load_R_1"
	    Location		    [148, 83, 964, 621]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Breaker5"
	      SID		      "46"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [145, 195, 200, 235]
	      ZOrder		      168
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Elements/Breaker"
	      SourceType	      "Breaker"
	      ContentPreviewEnabled   off
	      InitialState	      "0"
	      SwitchingTimes	      "[ 1/60  5/60 ]"
	      External		      on
	      BreakerResistance	      "0.01"
	      SnubberResistance	      "1e7"
	      SnubberCapacitance      "inf"
	      Measurements	      "None"
	      MoreParameters	      off
	      NoBreakLoop	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Parallel RLC Branch"
	      SID		      "48"
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [424, 225, 476, 280]
	      ZOrder		      173
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
	      SourceType	      "Parallel RLC Branch"
	      LConnTagsString	      "a"
	      RConnTagsString	      "__new0"
	      BranchType	      "RC"
	      Resistance	      "Capacitive_Load_R_RC(1,1)"
	      Inductance	      "1e-3"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "Capacitive_Load_R_RC(2,1)"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Ron3"
	      SID		      "49"
	      Ports		      [0, 1]
	      Position		      [85, 196, 115, 214]
	      ZOrder		      178
	      ShowName		      off
	      LibraryVersion	      "1.287"
	      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
	      SourceType	      "Repeating Sequence Stair"
	      ContentPreviewEnabled   off
	      OutValues		      "Capacitive_Load_R_Switching_Sequence(:,1)"
	      tsamp		      "Capacitive_Load_R_Switching_Speed(1)"
	      OutMin		      "[]"
	      OutMax		      "[]"
	      OutDataTypeStr	      "float('double')"
	      OutputDataTypeScalingMode	"Specify via dialog"
	      OutDataType	      "float('double')"
	      ConRadixGroup	      "Best Precision: Vector-wise"
	      OutScaling	      "2^-12"
	      LockScale		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Universal Bridge"
	      SID		      "50"
	      Ports		      [0, 0, 0, 0, 0, 2, 2]
	      Position		      [315, 177, 405, 333]
	      ZOrder		      105
	      ShowName		      off
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
	      SourceType	      "Universal Bridge"
	      ContentPreviewEnabled   off
	      Arms		      "2"
	      SnubberResistance	      "1e5"
	      SnubberCapacitance      "inf"
	      Device		      "Diodes"
	      Ron		      "1e-3"
	      Lon		      "0"
	      ForwardVoltages	      "[  0  0  ]"
	      ForwardVoltage	      "0.8"
	      GTOparameters	      "[ 10e-6 , 20e-6 ]"
	      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
	      Measurements	      "None"
	      Measurements_2	      "None"
	      converterType	      "Rectifier"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "AC"
	      SID		      "51"
	      Position		      [10, 210, 25, 240]
	      ZOrder		      174
	      Port		      "1"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "N"
	      SID		      "113"
	      Position		      [10, 280, 25, 310]
	      ZOrder		      179
	      Port		      "2"
	      Side		      "Right"
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      1
	      SrcBlock		      "Universal Bridge"
	      SrcPort		      RConn2
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      2
	      SrcBlock		      "AC"
	      SrcPort		      RConn1
	      DstBlock		      "Breaker5"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      3
	      SrcBlock		      "Universal Bridge"
	      SrcPort		      RConn1
	      Points		      [30, 0]
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      4
	      SrcBlock		      "Breaker5"
	      SrcPort		      RConn1
	      DstBlock		      "Universal Bridge"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      5
	      SrcBlock		      "Universal Bridge"
	      SrcPort		      LConn2
	      DstBlock		      "N"
	      DstPort		      RConn1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "Ron3"
	      SrcPort		      1
	      DstBlock		      "Breaker5"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Capacitive_Load_R_2"
	  SID			  "52"
	  Ports			  [0, 0, 0, 0, 0, 2]
	  Position		  [300, 104, 395, 171]
	  ZOrder		  224
	  RequestExecContextInheritance	off
	  System {
	    Name		    "Capacitive_Load_R_2"
	    Location		    [148, 83, 964, 621]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Breaker2"
	      SID		      "53"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [245, 40, 300, 80]
	      ZOrder		      171
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Elements/Breaker"
	      SourceType	      "Breaker"
	      ContentPreviewEnabled   off
	      InitialState	      "0"
	      SwitchingTimes	      "[ 1/60  5/60 ]"
	      External		      on
	      BreakerResistance	      "0.01"
	      SnubberResistance	      "1e7"
	      SnubberCapacitance      "inf"
	      Measurements	      "None"
	      MoreParameters	      off
	      NoBreakLoop	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Parallel RLC Branch"
	      SID		      "55"
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [454, 75, 506, 130]
	      ZOrder		      180
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
	      SourceType	      "Parallel RLC Branch"
	      LConnTagsString	      "a"
	      RConnTagsString	      "__new0"
	      BranchType	      "RC"
	      Resistance	      "Capacitive_Load_R_RC(1,2)"
	      Inductance	      "1e-3"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "Capacitive_Load_R_RC(2,2)"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Ron1"
	      SID		      "56"
	      Ports		      [0, 1]
	      Position		      [165, 41, 195, 59]
	      ZOrder		      178
	      ShowName		      off
	      LibraryVersion	      "1.287"
	      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
	      SourceType	      "Repeating Sequence Stair"
	      ContentPreviewEnabled   off
	      OutValues		      "Capacitive_Load_R_Switching_Sequence(:,2)"
	      tsamp		      "Capacitive_Load_R_Switching_Speed(2)"
	      OutMin		      "[]"
	      OutMax		      "[]"
	      OutDataTypeStr	      "float('double')"
	      OutputDataTypeScalingMode	"Specify via dialog"
	      OutDataType	      "float('double')"
	      ConRadixGroup	      "Best Precision: Vector-wise"
	      OutScaling	      "2^-12"
	      LockScale		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Universal Bridge1"
	      SID		      "57"
	      Ports		      [0, 0, 0, 0, 0, 2, 2]
	      Position		      [345, 22, 435, 178]
	      ZOrder		      104
	      ShowName		      off
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
	      SourceType	      "Universal Bridge"
	      ContentPreviewEnabled   off
	      Arms		      "2"
	      SnubberResistance	      "1e5"
	      SnubberCapacitance      "inf"
	      Device		      "Diodes"
	      Ron		      "1e-3"
	      Lon		      "0"
	      ForwardVoltages	      "[  0  0  ]"
	      ForwardVoltage	      "0.8"
	      GTOparameters	      "[ 10e-6 , 20e-6 ]"
	      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
	      Measurements	      "None"
	      Measurements_2	      "None"
	      converterType	      "Rectifier"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "AC"
	      SID		      "58"
	      Position		      [15, 63, 45, 77]
	      ZOrder		      175
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "N"
	      SID		      "114"
	      Position		      [15, 133, 45, 147]
	      ZOrder		      181
	      Port		      "2"
	      Side		      "Left"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "Ron1"
	      SrcPort		      1
	      DstBlock		      "Breaker2"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      2
	      SrcBlock		      "AC"
	      SrcPort		      RConn1
	      DstBlock		      "Breaker2"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      3
	      SrcBlock		      "Parallel RLC Branch"
	      SrcPort		      LConn1
	      DstBlock		      "Universal Bridge1"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      4
	      SrcBlock		      "Breaker2"
	      SrcPort		      RConn1
	      DstBlock		      "Universal Bridge1"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      5
	      SrcBlock		      "Universal Bridge1"
	      SrcPort		      LConn2
	      DstBlock		      "N"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      6
	      SrcBlock		      "Universal Bridge1"
	      SrcPort		      RConn2
	      Points		      [30, 0]
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      RConn1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Capacitive_Load_R_3"
	  SID			  "59"
	  Ports			  [0, 0, 0, 0, 0, 2]
	  Position		  [300, 189, 395, 256]
	  ZOrder		  223
	  RequestExecContextInheritance	off
	  System {
	    Name		    "Capacitive_Load_R_3"
	    Location		    [148, 83, 964, 621]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Breaker3"
	      SID		      "60"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [215, 35, 270, 75]
	      ZOrder		      170
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Elements/Breaker"
	      SourceType	      "Breaker"
	      ContentPreviewEnabled   off
	      InitialState	      "0"
	      SwitchingTimes	      "[ 1/60  5/60 ]"
	      External		      on
	      BreakerResistance	      "0.01"
	      SnubberResistance	      "1e7"
	      SnubberCapacitance      "inf"
	      Measurements	      "None"
	      MoreParameters	      off
	      NoBreakLoop	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Parallel RLC Branch"
	      SID		      "62"
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [434, 65, 486, 120]
	      ZOrder		      182
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
	      SourceType	      "Parallel RLC Branch"
	      LConnTagsString	      "a"
	      RConnTagsString	      "__new0"
	      BranchType	      "RC"
	      Resistance	      "Capacitive_Load_R_RC(1,3)"
	      Inductance	      "1e-3"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "Capacitive_Load_R_RC(2,3)"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Ron4"
	      SID		      "63"
	      Ports		      [0, 1]
	      Position		      [135, 36, 165, 54]
	      ZOrder		      180
	      ShowName		      off
	      LibraryVersion	      "1.287"
	      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
	      SourceType	      "Repeating Sequence Stair"
	      ContentPreviewEnabled   off
	      OutValues		      "Capacitive_Load_R_Switching_Sequence(:,3)"
	      tsamp		      "Capacitive_Load_R_Switching_Speed(3)"
	      OutMin		      "[]"
	      OutMax		      "[]"
	      OutDataTypeStr	      "float('double')"
	      OutputDataTypeScalingMode	"Specify via dialog"
	      OutDataType	      "float('double')"
	      ConRadixGroup	      "Best Precision: Vector-wise"
	      OutScaling	      "2^-12"
	      LockScale		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Universal Bridge2"
	      SID		      "64"
	      Ports		      [0, 0, 0, 0, 0, 2, 2]
	      Position		      [315, 17, 405, 173]
	      ZOrder		      103
	      ShowName		      off
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
	      SourceType	      "Universal Bridge"
	      ContentPreviewEnabled   off
	      Arms		      "2"
	      SnubberResistance	      "1e5"
	      SnubberCapacitance      "inf"
	      Device		      "Diodes"
	      Ron		      "1e-3"
	      Lon		      "0"
	      ForwardVoltages	      "[  0  0  ]"
	      ForwardVoltage	      "0.8"
	      GTOparameters	      "[ 10e-6 , 20e-6 ]"
	      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
	      Measurements	      "None"
	      Measurements_2	      "None"
	      converterType	      "Rectifier"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "AC"
	      SID		      "65"
	      Position		      [35, 45, 50, 75]
	      ZOrder		      176
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "N "
	      SID		      "115"
	      Position		      [35, 120, 50, 150]
	      ZOrder		      183
	      Port		      "2"
	      Side		      "Left"
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      1
	      SrcBlock		      "AC"
	      SrcPort		      RConn1
	      Points		      [135, 0]
	      DstBlock		      "Breaker3"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      2
	      SrcBlock		      "Universal Bridge2"
	      SrcPort		      LConn2
	      DstBlock		      "N "
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      3
	      SrcBlock		      "Breaker3"
	      SrcPort		      RConn1
	      DstBlock		      "Universal Bridge2"
	      DstPort		      LConn1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "Ron4"
	      SrcPort		      1
	      DstBlock		      "Breaker3"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      5
	      SrcBlock		      "Universal Bridge2"
	      SrcPort		      RConn1
	      Points		      [40, 0]
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      6
	      SrcBlock		      "Universal Bridge2"
	      SrcPort		      RConn2
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      RConn1
	    }
	  }
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "AC"
	  SID			  "66"
	  Position		  [25, 198, 55, 212]
	  ZOrder		  226
	  Port			  "1"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "N"
	  SID			  "116"
	  Position		  [25, 233, 55, 247]
	  ZOrder		  227
	  Port			  "2"
	  Side			  "Left"
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  1
	  SrcBlock		  "Capacitive_Load_R_1"
	  SrcPort		  RConn1
	  Points		  [-100, 0; 0, 85]
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [0, 85]
	    Branch {
	      ConnectType	      "DEST_SRC"
	      DstBlock		      "AC"
	      DstPort		      RConn1
	    }
	    Branch {
	      ConnectType	      "DEST_DEST"
	      SrcBlock		      "Capacitive_Load_R_3"
	      SrcPort		      LConn1
	      Points		      [-100, 0]
	    }
	  }
	  Branch {
	    ConnectType		    "DEST_DEST"
	    SrcBlock		    "Capacitive_Load_R_2"
	    SrcPort		    LConn1
	    Points		    [-100, 0]
	  }
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  6
	  SrcBlock		  "Capacitive_Load_R_1"
	  SrcPort		  RConn2
	  Points		  [-50, 0; 0, 85]
	  Branch {
	    ConnectType		    "DEST_DEST"
	    SrcBlock		    "Capacitive_Load_R_2"
	    SrcPort		    LConn2
	    Points		    [-50, 0]
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [0, 85]
	    Branch {
	      ConnectType	      "DEST_DEST"
	      SrcBlock		      "Capacitive_Load_R_3"
	      SrcPort		      LConn2
	      Points		      [-50, 0]
	    }
	    Branch {
	      ConnectType	      "DEST_SRC"
	      DstBlock		      "N"
	      DstPort		      RConn1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Capacitive_Load_S"
      SID		      "117"
      Ports		      [0, 0, 0, 0, 0, 2]
      Position		      [315, 142, 405, 178]
      ZOrder		      330
      RequestExecContextInheritance off
      System {
	Name			"Capacitive_Load_S"
	Location		[148, 83, 964, 621]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "Capacitive_Load_S_1"
	  SID			  "118"
	  Ports			  [0, 0, 0, 0, 0, 0, 2]
	  Position		  [300, 19, 395, 86]
	  ZOrder		  225
	  BlockMirror		  on
	  RequestExecContextInheritance	off
	  System {
	    Name		    "Capacitive_Load_S_1"
	    Location		    [148, 83, 964, 621]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Breaker5"
	      SID		      "119"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [145, 195, 200, 235]
	      ZOrder		      168
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Elements/Breaker"
	      SourceType	      "Breaker"
	      ContentPreviewEnabled   off
	      InitialState	      "0"
	      SwitchingTimes	      "[ 1/60  5/60 ]"
	      External		      on
	      BreakerResistance	      "0.01"
	      SnubberResistance	      "1e7"
	      SnubberCapacitance      "inf"
	      Measurements	      "None"
	      MoreParameters	      off
	      NoBreakLoop	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Parallel RLC Branch"
	      SID		      "120"
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [424, 225, 476, 280]
	      ZOrder		      173
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
	      SourceType	      "Parallel RLC Branch"
	      LConnTagsString	      "a"
	      RConnTagsString	      "__new0"
	      BranchType	      "RC"
	      Resistance	      "Capacitive_Load_S_RC(1,1)"
	      Inductance	      "1e-3"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "Capacitive_Load_S_RC(2,1)"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Ron3"
	      SID		      "121"
	      Ports		      [0, 1]
	      Position		      [85, 196, 115, 214]
	      ZOrder		      178
	      ShowName		      off
	      LibraryVersion	      "1.287"
	      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
	      SourceType	      "Repeating Sequence Stair"
	      ContentPreviewEnabled   off
	      OutValues		      "Capacitive_Load_S_Switching_Sequence(:,1)"
	      tsamp		      "Capacitive_Load_S_Switching_Speed(1)"
	      OutMin		      "[]"
	      OutMax		      "[]"
	      OutDataTypeStr	      "float('double')"
	      OutputDataTypeScalingMode	"Specify via dialog"
	      OutDataType	      "float('double')"
	      ConRadixGroup	      "Best Precision: Vector-wise"
	      OutScaling	      "2^-12"
	      LockScale		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Universal Bridge"
	      SID		      "122"
	      Ports		      [0, 0, 0, 0, 0, 2, 2]
	      Position		      [315, 177, 405, 333]
	      ZOrder		      105
	      ShowName		      off
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
	      SourceType	      "Universal Bridge"
	      ContentPreviewEnabled   off
	      Arms		      "2"
	      SnubberResistance	      "1e5"
	      SnubberCapacitance      "inf"
	      Device		      "Diodes"
	      Ron		      "1e-3"
	      Lon		      "0"
	      ForwardVoltages	      "[  0  0  ]"
	      ForwardVoltage	      "0.8"
	      GTOparameters	      "[ 10e-6 , 20e-6 ]"
	      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
	      Measurements	      "None"
	      Measurements_2	      "None"
	      converterType	      "Rectifier"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "AC"
	      SID		      "123"
	      Position		      [10, 210, 25, 240]
	      ZOrder		      174
	      Port		      "1"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "N"
	      SID		      "124"
	      Position		      [10, 280, 25, 310]
	      ZOrder		      179
	      Port		      "2"
	      Side		      "Right"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "Ron3"
	      SrcPort		      1
	      DstBlock		      "Breaker5"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      2
	      SrcBlock		      "Universal Bridge"
	      SrcPort		      LConn2
	      DstBlock		      "N"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      3
	      SrcBlock		      "Breaker5"
	      SrcPort		      RConn1
	      DstBlock		      "Universal Bridge"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      4
	      SrcBlock		      "Universal Bridge"
	      SrcPort		      RConn1
	      Points		      [30, 0]
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      5
	      SrcBlock		      "AC"
	      SrcPort		      RConn1
	      DstBlock		      "Breaker5"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      6
	      SrcBlock		      "Universal Bridge"
	      SrcPort		      RConn2
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      RConn1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Capacitive_Load_S_2"
	  SID			  "125"
	  Ports			  [0, 0, 0, 0, 0, 2]
	  Position		  [300, 104, 395, 171]
	  ZOrder		  224
	  RequestExecContextInheritance	off
	  System {
	    Name		    "Capacitive_Load_S_2"
	    Location		    [148, 83, 964, 621]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Breaker2"
	      SID		      "126"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [245, 40, 300, 80]
	      ZOrder		      171
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Elements/Breaker"
	      SourceType	      "Breaker"
	      ContentPreviewEnabled   off
	      InitialState	      "0"
	      SwitchingTimes	      "[ 1/60  5/60 ]"
	      External		      on
	      BreakerResistance	      "0.01"
	      SnubberResistance	      "1e7"
	      SnubberCapacitance      "inf"
	      Measurements	      "None"
	      MoreParameters	      off
	      NoBreakLoop	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Parallel RLC Branch"
	      SID		      "127"
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [454, 75, 506, 130]
	      ZOrder		      180
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
	      SourceType	      "Parallel RLC Branch"
	      LConnTagsString	      "a"
	      RConnTagsString	      "__new0"
	      BranchType	      "RC"
	      Resistance	      "Capacitive_Load_S_RC(1,2)"
	      Inductance	      "1e-3"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "Capacitive_Load_S_RC(2,2)"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Ron1"
	      SID		      "128"
	      Ports		      [0, 1]
	      Position		      [165, 41, 195, 59]
	      ZOrder		      178
	      ShowName		      off
	      LibraryVersion	      "1.287"
	      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
	      SourceType	      "Repeating Sequence Stair"
	      ContentPreviewEnabled   off
	      OutValues		      "Capacitive_Load_S_Switching_Sequence(:,2)"
	      tsamp		      "Capacitive_Load_S_Switching_Speed(2)"
	      OutMin		      "[]"
	      OutMax		      "[]"
	      OutDataTypeStr	      "float('double')"
	      OutputDataTypeScalingMode	"Specify via dialog"
	      OutDataType	      "float('double')"
	      ConRadixGroup	      "Best Precision: Vector-wise"
	      OutScaling	      "2^-12"
	      LockScale		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Universal Bridge1"
	      SID		      "129"
	      Ports		      [0, 0, 0, 0, 0, 2, 2]
	      Position		      [345, 22, 435, 178]
	      ZOrder		      104
	      ShowName		      off
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
	      SourceType	      "Universal Bridge"
	      ContentPreviewEnabled   off
	      Arms		      "2"
	      SnubberResistance	      "1e5"
	      SnubberCapacitance      "inf"
	      Device		      "Diodes"
	      Ron		      "1e-3"
	      Lon		      "0"
	      ForwardVoltages	      "[  0  0  ]"
	      ForwardVoltage	      "0.8"
	      GTOparameters	      "[ 10e-6 , 20e-6 ]"
	      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
	      Measurements	      "None"
	      Measurements_2	      "None"
	      converterType	      "Rectifier"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "AC"
	      SID		      "130"
	      Position		      [15, 63, 45, 77]
	      ZOrder		      175
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "N"
	      SID		      "131"
	      Position		      [15, 133, 45, 147]
	      ZOrder		      181
	      Port		      "2"
	      Side		      "Left"
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      1
	      SrcBlock		      "Universal Bridge1"
	      SrcPort		      RConn2
	      Points		      [30, 0]
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      2
	      SrcBlock		      "Universal Bridge1"
	      SrcPort		      LConn2
	      DstBlock		      "N"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      3
	      SrcBlock		      "Breaker2"
	      SrcPort		      RConn1
	      DstBlock		      "Universal Bridge1"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      4
	      SrcBlock		      "Parallel RLC Branch"
	      SrcPort		      LConn1
	      DstBlock		      "Universal Bridge1"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      5
	      SrcBlock		      "AC"
	      SrcPort		      RConn1
	      DstBlock		      "Breaker2"
	      DstPort		      LConn1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "Ron1"
	      SrcPort		      1
	      DstBlock		      "Breaker2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Capacitive_Load_S_3"
	  SID			  "132"
	  Ports			  [0, 0, 0, 0, 0, 2]
	  Position		  [300, 189, 395, 256]
	  ZOrder		  223
	  RequestExecContextInheritance	off
	  System {
	    Name		    "Capacitive_Load_S_3"
	    Location		    [148, 83, 964, 621]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Breaker3"
	      SID		      "133"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [215, 35, 270, 75]
	      ZOrder		      170
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Elements/Breaker"
	      SourceType	      "Breaker"
	      ContentPreviewEnabled   off
	      InitialState	      "0"
	      SwitchingTimes	      "[ 1/60  5/60 ]"
	      External		      on
	      BreakerResistance	      "0.01"
	      SnubberResistance	      "1e7"
	      SnubberCapacitance      "inf"
	      Measurements	      "None"
	      MoreParameters	      off
	      NoBreakLoop	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Parallel RLC Branch"
	      SID		      "134"
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [434, 65, 486, 120]
	      ZOrder		      182
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
	      SourceType	      "Parallel RLC Branch"
	      LConnTagsString	      "a"
	      RConnTagsString	      "__new0"
	      BranchType	      "RC"
	      Resistance	      "Capacitive_Load_S_RC(1,3)"
	      Inductance	      "1e-3"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "Capacitive_Load_S_RC(2,3)"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Ron4"
	      SID		      "135"
	      Ports		      [0, 1]
	      Position		      [135, 36, 165, 54]
	      ZOrder		      180
	      ShowName		      off
	      LibraryVersion	      "1.287"
	      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
	      SourceType	      "Repeating Sequence Stair"
	      ContentPreviewEnabled   off
	      OutValues		      "Capacitive_Load_S_Switching_Sequence(:,3)"
	      tsamp		      "Capacitive_Load_S_Switching_Speed(3)"
	      OutMin		      "[]"
	      OutMax		      "[]"
	      OutDataTypeStr	      "float('double')"
	      OutputDataTypeScalingMode	"Specify via dialog"
	      OutDataType	      "float('double')"
	      ConRadixGroup	      "Best Precision: Vector-wise"
	      OutScaling	      "2^-12"
	      LockScale		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Universal Bridge2"
	      SID		      "136"
	      Ports		      [0, 0, 0, 0, 0, 2, 2]
	      Position		      [315, 17, 405, 173]
	      ZOrder		      103
	      ShowName		      off
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
	      SourceType	      "Universal Bridge"
	      ContentPreviewEnabled   off
	      Arms		      "2"
	      SnubberResistance	      "1e5"
	      SnubberCapacitance      "inf"
	      Device		      "Diodes"
	      Ron		      "1e-3"
	      Lon		      "0"
	      ForwardVoltages	      "[  0  0  ]"
	      ForwardVoltage	      "0.8"
	      GTOparameters	      "[ 10e-6 , 20e-6 ]"
	      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
	      Measurements	      "None"
	      Measurements_2	      "None"
	      converterType	      "Rectifier"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "AC"
	      SID		      "137"
	      Position		      [35, 45, 50, 75]
	      ZOrder		      176
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "N "
	      SID		      "138"
	      Position		      [35, 120, 50, 150]
	      ZOrder		      183
	      Port		      "2"
	      Side		      "Left"
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      1
	      SrcBlock		      "Universal Bridge2"
	      SrcPort		      RConn2
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      2
	      SrcBlock		      "Universal Bridge2"
	      SrcPort		      RConn1
	      Points		      [40, 0]
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      LConn1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "Ron4"
	      SrcPort		      1
	      DstBlock		      "Breaker3"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      4
	      SrcBlock		      "Breaker3"
	      SrcPort		      RConn1
	      DstBlock		      "Universal Bridge2"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      5
	      SrcBlock		      "Universal Bridge2"
	      SrcPort		      LConn2
	      DstBlock		      "N "
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      6
	      SrcBlock		      "AC"
	      SrcPort		      RConn1
	      Points		      [135, 0]
	      DstBlock		      "Breaker3"
	      DstPort		      LConn1
	    }
	  }
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "AC"
	  SID			  "139"
	  Position		  [25, 198, 55, 212]
	  ZOrder		  226
	  Port			  "1"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "N"
	  SID			  "140"
	  Position		  [25, 233, 55, 247]
	  ZOrder		  227
	  Port			  "2"
	  Side			  "Left"
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  1
	  Points		  [235, 240; -165, 0]
	  DstBlock		  "N"
	  DstPort		  RConn1
	  Branch {
	    ConnectType		    "SRC_DEST"
	    SrcBlock		    "Capacitive_Load_S_3"
	    SrcPort		    LConn2
	    Points		    [-50, 0]
	  }
	  Branch {
	    ConnectType		    "SRC_DEST"
	    Points		    [235, 155; 0, 85]
	    Branch {
	      ConnectType	      "SRC_DEST"
	      SrcBlock		      "Capacitive_Load_S_2"
	      SrcPort		      LConn2
	      Points		      [-50, 0]
	    }
	    Branch {
	      ConnectType	      "SRC_DEST"
	      SrcBlock		      "Capacitive_Load_S_1"
	      SrcPort		      RConn2
	      Points		      [-50, 0; 0, 85]
	    }
	  }
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  6
	  Points		  [185, 120; 0, 85]
	  Branch {
	    ConnectType		    "SRC_DEST"
	    SrcBlock		    "Capacitive_Load_S_2"
	    SrcPort		    LConn1
	    Points		    [-100, 0]
	  }
	  Branch {
	    ConnectType		    "SRC_DEST"
	    SrcBlock		    "Capacitive_Load_S_1"
	    SrcPort		    RConn1
	    Points		    [-100, 0; 0, 85]
	  }
	  Branch {
	    ConnectType		    "DEST_DEST"
	    SrcBlock		    "Capacitive_Load_S_3"
	    SrcPort		    LConn1
	    Points		    [-100, 0]
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    DstBlock		    "AC"
	    DstPort		    RConn1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Capacitive_Load_T"
      SID		      "141"
      Ports		      [0, 0, 0, 0, 0, 2]
      Position		      [315, 212, 405, 248]
      ZOrder		      331
      RequestExecContextInheritance off
      System {
	Name			"Capacitive_Load_T"
	Location		[148, 83, 964, 621]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "Capacitive_Load_R_1"
	  SID			  "142"
	  Ports			  [0, 0, 0, 0, 0, 0, 2]
	  Position		  [300, 19, 395, 86]
	  ZOrder		  225
	  BlockMirror		  on
	  RequestExecContextInheritance	off
	  System {
	    Name		    "Capacitive_Load_R_1"
	    Location		    [148, 83, 964, 621]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Breaker5"
	      SID		      "143"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [145, 195, 200, 235]
	      ZOrder		      168
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Elements/Breaker"
	      SourceType	      "Breaker"
	      ContentPreviewEnabled   off
	      InitialState	      "0"
	      SwitchingTimes	      "[ 1/60  5/60 ]"
	      External		      on
	      BreakerResistance	      "0.01"
	      SnubberResistance	      "1e7"
	      SnubberCapacitance      "inf"
	      Measurements	      "None"
	      MoreParameters	      off
	      NoBreakLoop	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Parallel RLC Branch"
	      SID		      "144"
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [424, 225, 476, 280]
	      ZOrder		      173
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
	      SourceType	      "Parallel RLC Branch"
	      LConnTagsString	      "a"
	      RConnTagsString	      "__new0"
	      BranchType	      "RC"
	      Resistance	      "Capacitive_Load_T_RC(1,1)"
	      Inductance	      "1e-3"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "Capacitive_Load_T_RC(2,1)"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Ron3"
	      SID		      "145"
	      Ports		      [0, 1]
	      Position		      [85, 196, 115, 214]
	      ZOrder		      178
	      ShowName		      off
	      LibraryVersion	      "1.287"
	      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
	      SourceType	      "Repeating Sequence Stair"
	      ContentPreviewEnabled   off
	      OutValues		      "Capacitive_Load_T_Switching_Sequence(:,1)"
	      tsamp		      "Capacitive_Load_T_Switching_Speed(1)"
	      OutMin		      "[]"
	      OutMax		      "[]"
	      OutDataTypeStr	      "float('double')"
	      OutputDataTypeScalingMode	"Specify via dialog"
	      OutDataType	      "float('double')"
	      ConRadixGroup	      "Best Precision: Vector-wise"
	      OutScaling	      "2^-12"
	      LockScale		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Universal Bridge"
	      SID		      "146"
	      Ports		      [0, 0, 0, 0, 0, 2, 2]
	      Position		      [315, 177, 405, 333]
	      ZOrder		      105
	      ShowName		      off
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
	      SourceType	      "Universal Bridge"
	      ContentPreviewEnabled   off
	      Arms		      "2"
	      SnubberResistance	      "1e5"
	      SnubberCapacitance      "inf"
	      Device		      "Diodes"
	      Ron		      "1e-3"
	      Lon		      "0"
	      ForwardVoltages	      "[  0  0  ]"
	      ForwardVoltage	      "0.8"
	      GTOparameters	      "[ 10e-6 , 20e-6 ]"
	      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
	      Measurements	      "None"
	      Measurements_2	      "None"
	      converterType	      "Rectifier"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "AC"
	      SID		      "147"
	      Position		      [10, 210, 25, 240]
	      ZOrder		      174
	      Port		      "1"
	      Side		      "Right"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "N"
	      SID		      "148"
	      Position		      [10, 280, 25, 310]
	      ZOrder		      179
	      Port		      "2"
	      Side		      "Right"
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      1
	      SrcBlock		      "Universal Bridge"
	      SrcPort		      RConn2
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      2
	      SrcBlock		      "AC"
	      SrcPort		      RConn1
	      DstBlock		      "Breaker5"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      3
	      SrcBlock		      "Universal Bridge"
	      SrcPort		      RConn1
	      Points		      [30, 0]
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      4
	      SrcBlock		      "Breaker5"
	      SrcPort		      RConn1
	      DstBlock		      "Universal Bridge"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      5
	      SrcBlock		      "Universal Bridge"
	      SrcPort		      LConn2
	      DstBlock		      "N"
	      DstPort		      RConn1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "Ron3"
	      SrcPort		      1
	      DstBlock		      "Breaker5"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Capacitive_Load_R_2"
	  SID			  "149"
	  Ports			  [0, 0, 0, 0, 0, 2]
	  Position		  [300, 104, 395, 171]
	  ZOrder		  224
	  RequestExecContextInheritance	off
	  System {
	    Name		    "Capacitive_Load_R_2"
	    Location		    [148, 83, 964, 621]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Breaker2"
	      SID		      "150"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [245, 40, 300, 80]
	      ZOrder		      171
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Elements/Breaker"
	      SourceType	      "Breaker"
	      ContentPreviewEnabled   off
	      InitialState	      "0"
	      SwitchingTimes	      "[ 1/60  5/60 ]"
	      External		      on
	      BreakerResistance	      "0.01"
	      SnubberResistance	      "1e7"
	      SnubberCapacitance      "inf"
	      Measurements	      "None"
	      MoreParameters	      off
	      NoBreakLoop	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Parallel RLC Branch"
	      SID		      "151"
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [454, 75, 506, 130]
	      ZOrder		      180
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
	      SourceType	      "Parallel RLC Branch"
	      LConnTagsString	      "a"
	      RConnTagsString	      "__new0"
	      BranchType	      "RC"
	      Resistance	      "Capacitive_Load_T_RC(1,2)"
	      Inductance	      "1e-3"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "Capacitive_Load_T_RC(2,2)"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Ron1"
	      SID		      "152"
	      Ports		      [0, 1]
	      Position		      [165, 41, 195, 59]
	      ZOrder		      178
	      ShowName		      off
	      LibraryVersion	      "1.287"
	      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
	      SourceType	      "Repeating Sequence Stair"
	      ContentPreviewEnabled   off
	      OutValues		      "Capacitive_Load_T_Switching_Sequence(:,2)"
	      tsamp		      "Capacitive_Load_T_Switching_Speed(2)"
	      OutMin		      "[]"
	      OutMax		      "[]"
	      OutDataTypeStr	      "float('double')"
	      OutputDataTypeScalingMode	"Specify via dialog"
	      OutDataType	      "float('double')"
	      ConRadixGroup	      "Best Precision: Vector-wise"
	      OutScaling	      "2^-12"
	      LockScale		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Universal Bridge1"
	      SID		      "153"
	      Ports		      [0, 0, 0, 0, 0, 2, 2]
	      Position		      [345, 22, 435, 178]
	      ZOrder		      104
	      ShowName		      off
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
	      SourceType	      "Universal Bridge"
	      ContentPreviewEnabled   off
	      Arms		      "2"
	      SnubberResistance	      "1e5"
	      SnubberCapacitance      "inf"
	      Device		      "Diodes"
	      Ron		      "1e-3"
	      Lon		      "0"
	      ForwardVoltages	      "[  0  0  ]"
	      ForwardVoltage	      "0.8"
	      GTOparameters	      "[ 10e-6 , 20e-6 ]"
	      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
	      Measurements	      "None"
	      Measurements_2	      "None"
	      converterType	      "Rectifier"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "AC"
	      SID		      "154"
	      Position		      [15, 63, 45, 77]
	      ZOrder		      175
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "N"
	      SID		      "155"
	      Position		      [15, 133, 45, 147]
	      ZOrder		      181
	      Port		      "2"
	      Side		      "Left"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "Ron1"
	      SrcPort		      1
	      DstBlock		      "Breaker2"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      2
	      SrcBlock		      "AC"
	      SrcPort		      RConn1
	      DstBlock		      "Breaker2"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      3
	      SrcBlock		      "Parallel RLC Branch"
	      SrcPort		      LConn1
	      DstBlock		      "Universal Bridge1"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      4
	      SrcBlock		      "Breaker2"
	      SrcPort		      RConn1
	      DstBlock		      "Universal Bridge1"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      5
	      SrcBlock		      "Universal Bridge1"
	      SrcPort		      LConn2
	      DstBlock		      "N"
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      6
	      SrcBlock		      "Universal Bridge1"
	      SrcPort		      RConn2
	      Points		      [30, 0]
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      RConn1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Capacitive_Load_R_3"
	  SID			  "156"
	  Ports			  [0, 0, 0, 0, 0, 2]
	  Position		  [300, 189, 395, 256]
	  ZOrder		  223
	  RequestExecContextInheritance	off
	  System {
	    Name		    "Capacitive_Load_R_3"
	    Location		    [148, 83, 964, 621]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Breaker3"
	      SID		      "157"
	      Ports		      [1, 0, 0, 0, 0, 1, 1]
	      Position		      [215, 35, 270, 75]
	      ZOrder		      170
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Elements/Breaker"
	      SourceType	      "Breaker"
	      ContentPreviewEnabled   off
	      InitialState	      "0"
	      SwitchingTimes	      "[ 1/60  5/60 ]"
	      External		      on
	      BreakerResistance	      "0.01"
	      SnubberResistance	      "1e7"
	      SnubberCapacitance      "inf"
	      Measurements	      "None"
	      MoreParameters	      off
	      NoBreakLoop	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Parallel RLC Branch"
	      SID		      "158"
	      Ports		      [0, 0, 0, 0, 0, 1, 1]
	      Position		      [434, 65, 486, 120]
	      ZOrder		      182
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      AttributesFormatString  "\\n"
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
	      SourceType	      "Parallel RLC Branch"
	      LConnTagsString	      "a"
	      RConnTagsString	      "__new0"
	      BranchType	      "RC"
	      Resistance	      "Capacitive_Load_T_RC(1,3)"
	      Inductance	      "1e-3"
	      SetiL0		      off
	      InitialCurrent	      "0"
	      Capacitance	      "Capacitive_Load_T_RC(2,3)"
	      Setx0		      off
	      InitialVoltage	      "0"
	      Measurements	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Ron4"
	      SID		      "159"
	      Ports		      [0, 1]
	      Position		      [135, 36, 165, 54]
	      ZOrder		      180
	      ShowName		      off
	      LibraryVersion	      "1.287"
	      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
	      SourceType	      "Repeating Sequence Stair"
	      ContentPreviewEnabled   off
	      OutValues		      "Capacitive_Load_T_Switching_Sequence(:,3)"
	      tsamp		      "Capacitive_Load_T_Switching_Speed(3)"
	      OutMin		      "[]"
	      OutMax		      "[]"
	      OutDataTypeStr	      "float('double')"
	      OutputDataTypeScalingMode	"Specify via dialog"
	      OutDataType	      "float('double')"
	      ConRadixGroup	      "Best Precision: Vector-wise"
	      OutScaling	      "2^-12"
	      LockScale		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Universal Bridge2"
	      SID		      "160"
	      Ports		      [0, 0, 0, 0, 0, 2, 2]
	      Position		      [315, 17, 405, 173]
	      ZOrder		      103
	      ShowName		      off
	      LibraryVersion	      "1.2362"
	      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
	      SourceType	      "Universal Bridge"
	      ContentPreviewEnabled   off
	      Arms		      "2"
	      SnubberResistance	      "1e5"
	      SnubberCapacitance      "inf"
	      Device		      "Diodes"
	      Ron		      "1e-3"
	      Lon		      "0"
	      ForwardVoltages	      "[  0  0  ]"
	      ForwardVoltage	      "0.8"
	      GTOparameters	      "[ 10e-6 , 20e-6 ]"
	      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
	      Measurements	      "None"
	      Measurements_2	      "None"
	      converterType	      "Rectifier"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "AC"
	      SID		      "161"
	      Position		      [35, 45, 50, 75]
	      ZOrder		      176
	      Port		      "1"
	      Side		      "Left"
	    }
	    Block {
	      BlockType		      PMIOPort
	      Name		      "N "
	      SID		      "162"
	      Position		      [35, 120, 50, 150]
	      ZOrder		      183
	      Port		      "2"
	      Side		      "Left"
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      1
	      SrcBlock		      "AC"
	      SrcPort		      RConn1
	      Points		      [135, 0]
	      DstBlock		      "Breaker3"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      2
	      SrcBlock		      "Universal Bridge2"
	      SrcPort		      LConn2
	      DstBlock		      "N "
	      DstPort		      RConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      3
	      SrcBlock		      "Breaker3"
	      SrcPort		      RConn1
	      DstBlock		      "Universal Bridge2"
	      DstPort		      LConn1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "Ron4"
	      SrcPort		      1
	      DstBlock		      "Breaker3"
	      DstPort		      1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      5
	      SrcBlock		      "Universal Bridge2"
	      SrcPort		      RConn1
	      Points		      [40, 0]
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      LConn1
	    }
	    Line {
	      LineType		      "Connection"
	      ZOrder		      6
	      SrcBlock		      "Universal Bridge2"
	      SrcPort		      RConn2
	      DstBlock		      "Parallel RLC Branch"
	      DstPort		      RConn1
	    }
	  }
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "AC"
	  SID			  "163"
	  Position		  [25, 198, 55, 212]
	  ZOrder		  226
	  Port			  "1"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "N"
	  SID			  "164"
	  Position		  [25, 233, 55, 247]
	  ZOrder		  227
	  Port			  "2"
	  Side			  "Left"
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  1
	  Points		  [185, 205; -115, 0]
	  DstBlock		  "AC"
	  DstPort		  RConn1
	  Branch {
	    ConnectType		    "SRC_DEST"
	    SrcBlock		    "Capacitive_Load_R_3"
	    SrcPort		    LConn1
	    Points		    [-100, 0]
	  }
	  Branch {
	    ConnectType		    "SRC_DEST"
	    Points		    [185, 120; 0, 85]
	    Branch {
	      ConnectType	      "SRC_DEST"
	      SrcBlock		      "Capacitive_Load_R_1"
	      SrcPort		      RConn1
	      Points		      [-100, 0; 0, 85]
	    }
	    Branch {
	      ConnectType	      "SRC_DEST"
	      SrcBlock		      "Capacitive_Load_R_2"
	      SrcPort		      LConn1
	      Points		      [-100, 0]
	    }
	  }
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  6
	  SrcBlock		  "Capacitive_Load_R_1"
	  SrcPort		  RConn2
	  Points		  [-50, 0; 0, 85]
	  Branch {
	    ConnectType		    "DEST_DEST"
	    SrcBlock		    "Capacitive_Load_R_2"
	    SrcPort		    LConn2
	    Points		    [-50, 0]
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [0, 85]
	    Branch {
	      ConnectType	      "DEST_DEST"
	      SrcBlock		      "Capacitive_Load_R_3"
	      SrcPort		      LConn2
	      Points		      [-50, 0]
	    }
	    Branch {
	      ConnectType	      "DEST_SRC"
	      DstBlock		      "N"
	      DstPort		      RConn1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Capacitive_load_experimaental"
      SID		      "165"
      Ports		      [0, 0, 0, 0, 0, 3, 1]
      Position		      [120, 42, 195, 258]
      ZOrder		      332
      RequestExecContextInheritance off
      System {
	Name			"Capacitive_load_experimaental"
	Location		[35, 6, 1417, 750]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"80"
	Block {
	  BlockType		  Reference
	  Name			  "Parallel RLC Branch"
	  SID			  "166"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [419, 70, 471, 125]
	  ZOrder		  233
	  BlockRotation		  270
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "\\n"
	  LibraryVersion	  "1.2362"
	  SourceBlock		  "powerlib/Elements/Parallel RLC Branch"
	  SourceType		  "Parallel RLC Branch"
	  LConnTagsString	  "a"
	  RConnTagsString	  "__new0"
	  BranchType		  "RC"
	  Resistance		  "Capacitive_Load_R_RC(1,1)"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "Capacitive_Load_R_RC(2,1)"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Parallel RLC Branch1"
	  SID			  "167"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [419, 260, 471, 315]
	  ZOrder		  237
	  BlockRotation		  270
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "\\n"
	  LibraryVersion	  "1.2362"
	  SourceBlock		  "powerlib/Elements/Parallel RLC Branch"
	  SourceType		  "Parallel RLC Branch"
	  LConnTagsString	  "a"
	  RConnTagsString	  "__new0"
	  BranchType		  "RC"
	  Resistance		  "Capacitive_Load_R_RC(1,1)"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "Capacitive_Load_R_RC(2,1)"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Parallel RLC Branch2"
	  SID			  "168"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [419, 460, 471, 515]
	  ZOrder		  241
	  BlockRotation		  270
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "\\n"
	  LibraryVersion	  "1.2362"
	  SourceBlock		  "powerlib/Elements/Parallel RLC Branch"
	  SourceType		  "Parallel RLC Branch"
	  LConnTagsString	  "a"
	  RConnTagsString	  "__new0"
	  BranchType		  "RC"
	  Resistance		  "Capacitive_Load_R_RC(1,1)"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "Capacitive_Load_R_RC(2,1)"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Universal Bridge"
	  SID			  "169"
	  Ports			  [0, 0, 0, 0, 0, 2, 2]
	  Position		  [310, 22, 400, 178]
	  ZOrder		  231
	  ShowName		  off
	  LibraryVersion	  "1.2362"
	  SourceBlock		  "powerlib/Power\nElectronics/Universal Bridge"
	  SourceType		  "Universal Bridge"
	  ContentPreviewEnabled	  off
	  Arms			  "2"
	  SnubberResistance	  "1e5"
	  SnubberCapacitance	  "inf"
	  Device		  "Diodes"
	  Ron			  "1e-3"
	  Lon			  "0"
	  ForwardVoltages	  "[  0  0  ]"
	  ForwardVoltage	  "0.8"
	  GTOparameters		  "[ 10e-6 , 20e-6 ]"
	  IGBTparameters	  "[ 1e-6 , 2e-6 ]"
	  Measurements		  "None"
	  Measurements_2	  "None"
	  converterType		  "Rectifier"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Universal Bridge1"
	  SID			  "170"
	  Ports			  [0, 0, 0, 0, 0, 2, 2]
	  Position		  [310, 212, 400, 368]
	  ZOrder		  235
	  ShowName		  off
	  LibraryVersion	  "1.2362"
	  SourceBlock		  "powerlib/Power\nElectronics/Universal Bridge"
	  SourceType		  "Universal Bridge"
	  ContentPreviewEnabled	  off
	  Arms			  "2"
	  SnubberResistance	  "1e5"
	  SnubberCapacitance	  "inf"
	  Device		  "Diodes"
	  Ron			  "1e-3"
	  Lon			  "0"
	  ForwardVoltages	  "[  0  0  ]"
	  ForwardVoltage	  "0.8"
	  GTOparameters		  "[ 10e-6 , 20e-6 ]"
	  IGBTparameters	  "[ 1e-6 , 2e-6 ]"
	  Measurements		  "None"
	  Measurements_2	  "None"
	  converterType		  "Rectifier"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Universal Bridge2"
	  SID			  "171"
	  Ports			  [0, 0, 0, 0, 0, 2, 2]
	  Position		  [310, 412, 400, 568]
	  ZOrder		  239
	  ShowName		  off
	  LibraryVersion	  "1.2362"
	  SourceBlock		  "powerlib/Power\nElectronics/Universal Bridge"
	  SourceType		  "Universal Bridge"
	  ContentPreviewEnabled	  off
	  Arms			  "2"
	  SnubberResistance	  "1e5"
	  SnubberCapacitance	  "inf"
	  Device		  "Diodes"
	  Ron			  "1e-3"
	  Lon			  "0"
	  ForwardVoltages	  "[  0  0  ]"
	  ForwardVoltage	  "0.8"
	  GTOparameters		  "[ 10e-6 , 20e-6 ]"
	  IGBTparameters	  "[ 1e-6 , 2e-6 ]"
	  Measurements		  "None"
	  Measurements_2	  "None"
	  converterType		  "Rectifier"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "R"
	  SID			  "172"
	  Position		  [15, 53, 45, 67]
	  ZOrder		  242
	  Port			  "1"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "S"
	  SID			  "173"
	  Position		  [20, 243, 50, 257]
	  ZOrder		  243
	  Port			  "2"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "T"
	  SID			  "174"
	  Position		  [20, 443, 50, 457]
	  ZOrder		  244
	  Port			  "3"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "T1"
	  SID			  "175"
	  Position		  [20, 658, 50, 672]
	  ZOrder		  245
	  Port			  "4"
	  Side			  "Right"
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  1
	  SrcBlock		  "Universal Bridge"
	  SrcPort		  LConn1
	  DstBlock		  "R"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  2
	  SrcBlock		  "Universal Bridge"
	  SrcPort		  RConn1
	  Points		  [30, 0]
	  DstBlock		  "Parallel RLC Branch"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  3
	  SrcBlock		  "Universal Bridge"
	  SrcPort		  RConn2
	  DstBlock		  "Parallel RLC Branch"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  4
	  SrcBlock		  "Universal Bridge1"
	  SrcPort		  LConn1
	  DstBlock		  "S"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  5
	  SrcBlock		  "Universal Bridge"
	  SrcPort		  LConn2
	  Points		  [-115, 0; 0, 190]
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [0, 200]
	    Branch {
	      ConnectType	      "DEST_DEST"
	      SrcBlock		      "Universal Bridge2"
	      SrcPort		      LConn2
	      Points		      [-115, 0]
	    }
	    Branch {
	      ConnectType	      "DEST_SRC"
	      Points		      [0, 135]
	      DstBlock		      "T1"
	      DstPort		      RConn1
	    }
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    DstBlock		    "Universal Bridge1"
	    DstPort		    LConn2
	  }
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  10
	  SrcBlock		  "Universal Bridge2"
	  SrcPort		  RConn2
	  DstBlock		  "Parallel RLC Branch2"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  11
	  SrcBlock		  "Universal Bridge1"
	  SrcPort		  RConn1
	  Points		  [30, 0]
	  DstBlock		  "Parallel RLC Branch1"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  12
	  SrcBlock		  "Universal Bridge2"
	  SrcPort		  RConn1
	  Points		  [30, 0]
	  DstBlock		  "Parallel RLC Branch2"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  13
	  SrcBlock		  "Universal Bridge2"
	  SrcPort		  LConn1
	  DstBlock		  "T"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  14
	  SrcBlock		  "Universal Bridge1"
	  SrcPort		  RConn2
	  DstBlock		  "Parallel RLC Branch1"
	  DstPort		  RConn1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Controller"
      SID		      "236"
      Ports		      [0, 0, 0, 0, 0, 0, 4]
      Position		      [25, 465, 130, 520]
      ZOrder		      660
      BlockRotation	      270
      RequestExecContextInheritance off
      System {
	Name			"Controller"
	Location		[-1, 31, 1377, 775]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"80"
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "237"
	  Position		  [140, 40, 170, 70]
	  ZOrder		  568
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "238"
	  Position		  [140, 100, 170, 130]
	  ZOrder		  569
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "239"
	  Position		  [140, 160, 170, 190]
	  ZOrder		  570
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Controlled Current Source"
	  SID			  "240"
	  Ports			  [1, 0, 0, 0, 0, 1, 1]
	  Position		  [475, 47, 520, 83]
	  ZOrder		  552
	  ShowName		  off
	  LibraryVersion	  "1.2362"
	  SourceBlock		  "powerlib/Electrical\nSources/Controlled Current Source"
	  SourceType		  "Controlled Current Source"
	  ContentPreviewEnabled	  off
	  Initialize		  on
	  Source_Type		  "AC"
	  Amplitude		  "0"
	  Phase			  "0"
	  Frequency		  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Controlled Current Source1"
	  SID			  "241"
	  Ports			  [1, 0, 0, 0, 0, 1, 1]
	  Position		  [475, 107, 520, 143]
	  ZOrder		  553
	  ShowName		  off
	  LibraryVersion	  "1.2362"
	  SourceBlock		  "powerlib/Electrical\nSources/Controlled Current Source"
	  SourceType		  "Controlled Current Source"
	  ContentPreviewEnabled	  off
	  Initialize		  on
	  Source_Type		  "AC"
	  Amplitude		  "0"
	  Phase			  "0"
	  Frequency		  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Controlled Current Source2"
	  SID			  "242"
	  Ports			  [1, 0, 0, 0, 0, 1, 1]
	  Position		  [475, 167, 520, 203]
	  ZOrder		  554
	  ShowName		  off
	  LibraryVersion	  "1.2362"
	  SourceBlock		  "powerlib/Electrical\nSources/Controlled Current Source"
	  SourceType		  "Controlled Current Source"
	  ContentPreviewEnabled	  off
	  Initialize		  on
	  Source_Type		  "AC"
	  Amplitude		  "0"
	  Phase			  "0"
	  Frequency		  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "M3"
	  SID			  "243"
	  Ports			  [0, 1, 0, 0, 0, 3, 3]
	  Position		  [705, 32, 740, 213]
	  ZOrder		  558
	  ShowName		  off
	  LibraryVersion	  "1.2362"
	  SourceBlock		  "powerlib/Measurements/Three-Phase\nV-I Measurement"
	  SourceType		  "Three-Phase VI Measurement"
	  ContentPreviewEnabled	  off
	  VoltageMeasurement	  "no"
	  SetLabelV		  off
	  LabelV		  "V_RST"
	  Vpu			  off
	  VpuLL			  off
	  CurrentMeasurement	  "yes"
	  SetLabelI		  off
	  LabelI		  "I_RST"
	  Ipu			  off
	  Pbase			  "100e6"
	  Vbase			  "500e3"
	  OutputType		  "Complex"
	  PhasorSimulation	  off
	  PSBequivalent		  "0"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  "244"
	  Ports			  [3, 1]
	  Position		  [1205, 395, 1210, 495]
	  ZOrder		  583
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "P(t) Filter"
	  SID			  "245"
	  Ports			  [1, 1]
	  Position		  [275, 27, 340, 83]
	  ZOrder		  559
	  ShowName		  off
	  LibraryVersion	  "1.321"
	  SourceBlock		  "dsparch4/Analog\nFilter Design"
	  SourceType		  "Analog Filter Design"
	  method		  "Butterworth"
	  filttype		  "Lowpass"
	  N			  "Butterworth_filter_order"
	  Wlo			  "Butterworth_passband_frequency"
	  Whi			  "80"
	  Rp			  "2"
	  Rs			  "40"
	}
	Block {
	  BlockType		  Reference
	  Name			  "P(t) Filter1"
	  SID			  "246"
	  Ports			  [1, 1]
	  Position		  [275, 87, 340, 143]
	  ZOrder		  560
	  ShowName		  off
	  LibraryVersion	  "1.321"
	  SourceBlock		  "dsparch4/Analog\nFilter Design"
	  SourceType		  "Analog Filter Design"
	  method		  "Butterworth"
	  filttype		  "Lowpass"
	  N			  "Butterworth_filter_order"
	  Wlo			  "Butterworth_passband_frequency"
	  Whi			  "80"
	  Rp			  "2"
	  Rs			  "40"
	}
	Block {
	  BlockType		  Reference
	  Name			  "P(t) Filter2"
	  SID			  "247"
	  Ports			  [1, 1]
	  Position		  [275, 147, 340, 203]
	  ZOrder		  561
	  ShowName		  off
	  LibraryVersion	  "1.321"
	  SourceBlock		  "dsparch4/Analog\nFilter Design"
	  SourceType		  "Analog Filter Design"
	  method		  "Butterworth"
	  filttype		  "Lowpass"
	  N			  "Butterworth_filter_order"
	  Wlo			  "Butterworth_passband_frequency"
	  Whi			  "80"
	  Rp			  "2"
	  Rs			  "40"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Series RLC Branch"
	  SID			  "248"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [776, 205, 804, 275]
	  ZOrder		  571
	  BlockRotation		  270
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.2362"
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "R"
	  Resistance		  "R_paralell"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Series RLC Branch1"
	  SID			  "249"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [826, 205, 854, 275]
	  ZOrder		  572
	  BlockRotation		  270
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.2362"
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "R"
	  Resistance		  "R_paralell"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Series RLC Branch2"
	  SID			  "250"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [876, 205, 904, 275]
	  ZOrder		  573
	  BlockRotation		  270
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.2362"
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "R"
	  Resistance		  "R_paralell"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  ToWorkspace
	  Name			  "Sources1"
	  SID			  "251"
	  Ports			  [1]
	  Position		  [810, 40, 940, 70]
	  ZOrder		  557
	  ShowName		  off
	  VariableName		  "A_Cont"
	  MaxDataPoints		  "inf"
	  SaveFormat		  "Structure With Time"
	  FixptAsFi		  on
	  SampleTime		  "sample"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Voltage Measurement"
	  SID			  "252"
	  Ports			  [0, 1, 0, 0, 0, 2]
	  Position		  [1060, 398, 1085, 422]
	  ZOrder		  574
	  ShowName		  off
	  LibraryVersion	  "1.2362"
	  SourceBlock		  "powerlib/Measurements/Voltage Measurement"
	  SourceType		  "Voltage Measurement"
	  ContentPreviewEnabled	  off
	  PhasorSimulation	  off
	  OutputType		  "Complex"
	  PSBequivalent		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Voltage Measurement1"
	  SID			  "253"
	  Ports			  [0, 1, 0, 0, 0, 2]
	  Position		  [1060, 433, 1085, 457]
	  ZOrder		  575
	  ShowName		  off
	  LibraryVersion	  "1.2362"
	  SourceBlock		  "powerlib/Measurements/Voltage Measurement"
	  SourceType		  "Voltage Measurement"
	  ContentPreviewEnabled	  off
	  PhasorSimulation	  off
	  OutputType		  "Complex"
	  PSBequivalent		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Voltage Measurement2"
	  SID			  "254"
	  Ports			  [0, 1, 0, 0, 0, 2]
	  Position		  [1060, 468, 1085, 492]
	  ZOrder		  576
	  ShowName		  off
	  LibraryVersion	  "1.2362"
	  SourceBlock		  "powerlib/Measurements/Voltage Measurement"
	  SourceType		  "Voltage Measurement"
	  ContentPreviewEnabled	  off
	  PhasorSimulation	  off
	  OutputType		  "Complex"
	  PSBequivalent		  "0"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "U"
	  SID			  "255"
	  Position		  [1120, 93, 1150, 107]
	  ZOrder		  563
	  BlockMirror		  on
	  Port			  "1"
	  Side			  "Right"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "V"
	  SID			  "256"
	  Position		  [1120, 138, 1150, 152]
	  ZOrder		  564
	  BlockMirror		  on
	  Port			  "2"
	  Side			  "Right"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "W"
	  SID			  "257"
	  Position		  [1120, 183, 1150, 197]
	  ZOrder		  565
	  BlockMirror		  on
	  Port			  "3"
	  Side			  "Right"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "n"
	  SID			  "258"
	  Position		  [1120, 293, 1150, 307]
	  ZOrder		  566
	  BlockMirror		  on
	  Port			  "4"
	  Side			  "Right"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "P(t) Filter1"
	  SrcPort		  1
	  DstBlock		  "Controlled Current Source1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "P(t) Filter"
	  SrcPort		  1
	  DstBlock		  "Controlled Current Source"
	  DstPort		  1
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  3
	  SrcBlock		  "M3"
	  SrcPort		  LConn2
	  DstBlock		  "Controlled Current Source1"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  4
	  SrcBlock		  "M3"
	  SrcPort		  LConn3
	  DstBlock		  "Controlled Current Source2"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  5
	  SrcBlock		  "V"
	  SrcPort		  RConn1
	  Points		  [-135, 0]
	  Branch {
	    ConnectType		    "DEST_DEST"
	    SrcBlock		    "Voltage Measurement1"
	    SrcPort		    LConn1
	    Points		    [-74, 0; -1, -295]
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [-131, 0]
	    Branch {
	      ConnectType	      "DEST_DEST"
	      SrcBlock		      "Series RLC Branch1"
	      SrcPort		      LConn1
	      Points		      [-1, -45]
	    }
	    Branch {
	      ConnectType	      "DEST_SRC"
	      DstBlock		      "M3"
	      DstPort		      RConn2
	    }
	  }
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  10
	  SrcBlock		  "U"
	  SrcPort		  RConn1
	  Points		  [-165, 0]
	  Branch {
	    ConnectType		    "DEST_DEST"
	    SrcBlock		    "Voltage Measurement2"
	    SrcPort		    LConn1
	    Points		    [-104, 0; -1, -375]
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [-151, 0]
	    Branch {
	      ConnectType	      "DEST_DEST"
	      SrcBlock		      "Series RLC Branch"
	      SrcPort		      LConn1
	      Points		      [-1, -90]
	    }
	    Branch {
	      ConnectType	      "DEST_SRC"
	      DstBlock		      "M3"
	      DstPort		      RConn1
	    }
	  }
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  15
	  Points		  [430, 195; 30, 0]
	  DstBlock		  "Controlled Current Source2"
	  DstPort		  LConn1
	  Branch {
	    ConnectType		    "SRC_DEST"
	    Points		    [790, 301; -360, 0; 0, -106]
	    Branch {
	      ConnectType	      "SRC_DEST"
	      Points		      [840, 300; -44, 0; 0, 1; -6, 0]
	      Branch {
		ConnectType		"SRC_DEST"
		Points			[890, 300; -50, 0]
		Branch {
		  ConnectType		  "SRC_DEST"
		  Points		  [1033, 300; -143, 0]
		  Branch {
		    ConnectType		    "SRC_DEST"
		    Points		    [1033, 415; 0, -115]
		    Branch {
		    ConnectType		    "SRC_DEST"
		    Points		    [1033, 450; 0, -35]
		    Branch {
		    ConnectType		    "SRC_DEST"
		    SrcBlock		    "Voltage Measurement1"
		    SrcPort		    LConn2
		    Points		    [-12, 0]
		    }
		    Branch {
		    ConnectType		    "SRC_DEST"
		    SrcBlock		    "Voltage Measurement2"
		    SrcPort		    LConn2
		    Points		    [-12, 0; 0, -35]
		    }
		    }
		    Branch {
		    ConnectType		    "SRC_DEST"
		    SrcBlock		    "Voltage Measurement"
		    SrcPort		    LConn2
		    Points		    [-12, 0]
		    }
		  }
		  Branch {
		    ConnectType		    "SRC_DEST"
		    SrcBlock		    "n"
		    SrcPort		    RConn1
		    Points		    [-72, 0]
		  }
		}
		Branch {
		  ConnectType		  "SRC_DEST"
		  SrcBlock		  "Series RLC Branch2"
		  SrcPort		  RConn1
		  Points		  [0, 10]
		}
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Series RLC Branch1"
		SrcPort			RConn1
		Points			[0, 10]
	      }
	    }
	    Branch {
	      ConnectType	      "SRC_DEST"
	      SrcBlock		      "Series RLC Branch"
	      SrcPort		      RConn1
	      Points		      [0, 11]
	    }
	  }
	  Branch {
	    ConnectType		    "SRC_DEST"
	    Points		    [430, 135; 0, 60]
	    Branch {
	      ConnectType	      "SRC_DEST"
	      SrcBlock		      "Controlled Current Source"
	      SrcPort		      LConn1
	      Points		      [-30, 0; 0, 60]
	    }
	    Branch {
	      ConnectType	      "SRC_DEST"
	      SrcBlock		      "Controlled Current Source1"
	      SrcPort		      LConn1
	      Points		      [-30, 0]
	    }
	  }
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  32
	  SrcBlock		  "W"
	  SrcPort		  RConn1
	  Points		  [-103, 0]
	  Branch {
	    ConnectType		    "DEST_DEST"
	    SrcBlock		    "Voltage Measurement"
	    SrcPort		    LConn1
	    Points		    [-42, 0; -1, -215]
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [-112, 0]
	    Branch {
	      ConnectType	      "DEST_SRC"
	      DstBlock		      "M3"
	      DstPort		      RConn3
	    }
	    Branch {
	      ConnectType	      "DEST_DEST"
	      SrcBlock		      "Series RLC Branch2"
	      SrcPort		      LConn1
	      Points		      [0, 0]
	    }
	  }
	}
	Line {
	  LineType		  "Connection"
	  ZOrder		  37
	  SrcBlock		  "M3"
	  SrcPort		  LConn1
	  DstBlock		  "Controlled Current Source"
	  DstPort		  RConn1
	}
	Line {
	  ZOrder		  38
	  SrcBlock		  "M3"
	  SrcPort		  1
	  DstBlock		  "Sources1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  39
	  SrcBlock		  "P(t) Filter2"
	  SrcPort		  1
	  DstBlock		  "Controlled Current Source2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  40
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "P(t) Filter"
	  DstPort		  1
	}
	Line {
	  ZOrder		  41
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "P(t) Filter1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  42
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "P(t) Filter2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  43
	  SrcBlock		  "Voltage Measurement"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  ZOrder		  44
	  SrcBlock		  "Voltage Measurement1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  ZOrder		  45
	  SrcBlock		  "Voltage Measurement2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Annotation {
	  SID			  "259"
	  Name			  "hogy ne vltozzon ugrs szeren az ram->"
	  Position		  [773, 273, 978, 288]
	  InternalMargins	  [0, 0, 0, 0]
	  FixedHeight		  off
	  FixedWidth		  off
	  ZOrder		  -1
	}
      }
    }
    Block {
      BlockType		      Demux
      Name		      "Demux"
      SID		      "283"
      Ports		      [1, 3]
      Position		      [1125, 120, 1130, 250]
      ZOrder		      718
      ShowName		      off
      Outputs		      "3"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Demux
      Name		      "Demux1"
      SID		      "284"
      Ports		      [1, 3]
      Position		      [1035, 388, 1040, 492]
      ZOrder		      719
      ShowName		      off
      Outputs		      "3"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Demux
      Name		      "Demux5"
      SID		      "312"
      Ports		      [1, 3]
      Position		      [885, 903, 890, 957]
      ZOrder		      772
      ShowName		      off
      Outputs		      "3"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Demux
      Name		      "Demux6"
      SID		      "313"
      Ports		      [1, 3]
      Position		      [885, 963, 890, 1017]
      ZOrder		      773
      ShowName		      off
      Outputs		      "3"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Product
      Name		      "Divide"
      SID		      "285"
      Ports		      [2, 1]
      Position		      [1830, 407, 1860, 438]
      ZOrder		      730
      Inputs		      "*/"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      SampleTime	      "sample"
    }
    Block {
      BlockType		      Gain
      Name		      "Gain"
      SID		      "286"
      Position		      [1905, 410, 1940, 440]
      ZOrder		      732
      Gain		      "100"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain1"
      SID		      "287"
      Position		      [1530, 345, 1560, 375]
      ZOrder		      738
      ShowName		      off
      Gain		      "a"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain2"
      SID		      "288"
      Position		      [1530, 387, 1565, 423]
      ZOrder		      739
      ShowName		      off
      Gain		      "a_square"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain3"
      SID		      "289"
      Position		      [1530, 512, 1565, 548]
      ZOrder		      740
      ShowName		      off
      Gain		      "a_square"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain4"
      SID		      "290"
      Position		      [1530, 560, 1560, 590]
      ZOrder		      741
      ShowName		      off
      Gain		      "a"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain5"
      SID		      "291"
      Position		      [1680, 177, 1705, 213]
      ZOrder		      742
      ShowName		      off
      Gain		      "1/3"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain6"
      SID		      "292"
      Position		      [1680, 342, 1705, 378]
      ZOrder		      743
      ShowName		      off
      Gain		      "1/3"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain7"
      SID		      "293"
      Position		      [1680, 512, 1705, 548]
      ZOrder		      744
      ShowName		      off
      Gain		      "1/3"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Mux
      Name		      "Mux2"
      SID		      "294"
      Ports		      [2, 1]
      Position		      [1865, 351, 1870, 389]
      ZOrder		      737
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Product
      Name		      "Product"
      SID		      "295"
      Ports		      [2, 1]
      Position		      [1255, 132, 1285, 163]
      ZOrder		      720
      ShowName		      off
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Product
      Name		      "Product1"
      SID		      "296"
      Ports		      [2, 1]
      Position		      [1255, 177, 1285, 208]
      ZOrder		      721
      ShowName		      off
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Product
      Name		      "Product2"
      SID		      "297"
      Ports		      [2, 1]
      Position		      [1255, 222, 1285, 253]
      ZOrder		      722
      ShowName		      off
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      "298"
      Ports		      [1]
      Position		      [2080, 354, 2110, 386]
      ZOrder		      736
      Floating		      off
      Location		      [1, 48, 1441, 859]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      List {
	ListType		ScopeGraphics
	FigureColor		"[0.5 0.5 0.5]"
	AxesColor		"[0 0 0]"
	AxesTickColor		"[1 1 1]"
	LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	LineStyles		"-|-|-|-|-|-"
	LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
	MarkerStyles		"none|none|none|none|none|none"
      }
      ShowLegends	      off
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Series RLC Branch"
      SID		      "260"
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [360, 341, 430, 369]
      ZOrder		      661
      ShowName		      off
      LibraryVersion	      "1.2362"
      SourceBlock	      "powerlib/Elements/Series RLC Branch"
      SourceType	      "Series RLC Branch"
      LConnTagsString	      "__new0"
      RConnTagsString	      "__new0"
      BranchType	      "R"
      Resistance	      "R"
      Inductance	      "L"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "1e-6"
      Setx0		      off
      InitialVoltage	      "0"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "Series RLC Branch1"
      SID		      "261"
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [360, 366, 430, 394]
      ZOrder		      662
      ShowName		      off
      LibraryVersion	      "1.2362"
      SourceBlock	      "powerlib/Elements/Series RLC Branch"
      SourceType	      "Series RLC Branch"
      LConnTagsString	      "__new0"
      RConnTagsString	      "__new0"
      BranchType	      "RL"
      Resistance	      "R_l"
      Inductance	      "L"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "1e-6"
      Setx0		      off
      InitialVoltage	      "0"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "Series RLC Branch2"
      SID		      "262"
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [365, 391, 435, 419]
      ZOrder		      663
      ShowName		      off
      LibraryVersion	      "1.2362"
      SourceBlock	      "powerlib/Elements/Series RLC Branch"
      SourceType	      "Series RLC Branch"
      LConnTagsString	      "__new0"
      RConnTagsString	      "__new0"
      BranchType	      "RC"
      Resistance	      "R_c"
      Inductance	      "1e-3"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "C"
      Setx0		      off
      InitialVoltage	      "0"
      Measurements	      "None"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "Sources4"
      SID		      "299"
      Ports		      [1]
      Position		      [2010, 410, 2110, 440]
      ZOrder		      731
      ShowName		      off
      VariableName	      "REG"
      MaxDataPoints	      "inf"
      SaveFormat	      "Structure With Time"
      FixptAsFi		      on
      SampleTime	      "sample"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "Sources6"
      SID		      "314"
      Ports		      [1]
      Position		      [1260, 945, 1360, 975]
      ZOrder		      774
      ShowName		      off
      VariableName	      "GEO1"
      MaxDataPoints	      "inf"
      SaveFormat	      "Structure With Time"
      FixptAsFi		      on
      SampleTime	      "sample"
    }
    Block {
      BlockType		      Sum
      Name		      "Sum"
      SID		      "300"
      Ports		      [3, 1]
      Position		      [1645, 125, 1665, 265]
      ZOrder		      723
      ShowName		      off
      Inputs		      "+++"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Sum
      Name		      "Sum1"
      SID		      "301"
      Ports		      [3, 1]
      Position		      [1645, 290, 1665, 430]
      ZOrder		      726
      ShowName		      off
      Inputs		      "+++"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Sum
      Name		      "Sum2"
      SID		      "302"
      Ports		      [3, 1]
      Position		      [1645, 460, 1665, 600]
      ZOrder		      727
      ShowName		      off
      Inputs		      "+++"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      SubSystem
      Name		      "angle_calc_1\n"
      SID		      "176"
      Ports		      [1, 1]
      Position		      [560, 152, 710, 188]
      ZOrder		      645
      RequestExecContextInheritance off
      System {
	Name			"angle_calc_1\n"
	Location		[-1, 31, 1377, 775]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"80"
	Block {
	  BlockType		  Inport
	  Name			  "Voltage_RST"
	  SID			  "177"
	  Position		  [80, 605, 95, 635]
	  ZOrder		  644
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "178"
	  Position		  [515, 490, 545, 520]
	  ZOrder		  601
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "179"
	  Position		  [515, 605, 545, 635]
	  ZOrder		  604
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  SID			  "180"
	  Position		  [1255, 1040, 1285, 1070]
	  ZOrder		  642
	  Value			  "360"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  SID			  "181"
	  Ports			  [1, 3]
	  Position		  [165, 518, 170, 722]
	  ZOrder		  649
	  ShowName		  off
	  Outputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "182"
	  Position		  [515, 545, 545, 575]
	  ZOrder		  605
	  Gain			  "-1"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  SampleTime		  "sample"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain1"
	  SID			  "183"
	  Position		  [495, 730, 525, 760]
	  ZOrder		  616
	  Gain			  "-1"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  SampleTime		  "sample"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain2"
	  SID			  "184"
	  Position		  [495, 920, 525, 950]
	  ZOrder		  626
	  Gain			  "-1"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  SampleTime		  "sample"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  SID			  "185"
	  Ports			  [2, 1]
	  Position		  [1070, 918, 1075, 1202]
	  ZOrder		  651
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux2"
	  SID			  "186"
	  Ports			  [2, 1]
	  Position		  [1200, 741, 1205, 899]
	  ZOrder		  634
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux4"
	  SID			  "187"
	  Ports			  [3, 1]
	  Position		  [1460, 881, 1465, 1089]
	  ZOrder		  640
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  SID			  "188"
	  Ports			  [2, 1]
	  Position		  [440, 542, 470, 573]
	  ZOrder		  597
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product1"
	  SID			  "189"
	  Ports			  [2, 1]
	  Position		  [440, 727, 470, 758]
	  ZOrder		  612
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product2"
	  SID			  "190"
	  Ports			  [2, 1]
	  Position		  [440, 917, 470, 948]
	  ZOrder		  623
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Saturate
	  Name			  "Saturation"
	  SID			  "191"
	  Ports			  [1, 1]
	  Position		  [1375, 805, 1405, 835]
	  ZOrder		  638
	  InputPortMap		  "u0"
	  UpperLimit		  "360"
	  LowerLimit		  "-360"
	  SampleTime		  "sample"
	}
	Block {
	  BlockType		  Saturate
	  Name			  "Saturation1"
	  SID			  "192"
	  Ports			  [1, 1]
	  Position		  [1280, 1170, 1310, 1200]
	  ZOrder		  652
	  InputPortMap		  "u0"
	  UpperLimit		  "360"
	  LowerLimit		  "-360"
	  SampleTime		  "sample"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  "193"
	  Ports			  [2, 1]
	  Position		  [1325, 1045, 1345, 1065]
	  ZOrder		  641
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "-+|"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  SampleTime		  "sample"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  SID			  "194"
	  Ports			  [2, 1]
	  Position		  [1365, 883, 1385, 1007]
	  ZOrder		  643
	  BlockMirror		  on
	  ShowName		  off
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  SampleTime		  "sample"
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  "195"
	  Position		  [600, 540, 650, 580]
	  ZOrder		  595
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	  SampleTime		  "sample"
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch1"
	  SID			  "196"
	  Position		  [650, 725, 700, 765]
	  ZOrder		  611
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	  SampleTime		  "sample"
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch2"
	  SID			  "197"
	  Position		  [650, 915, 700, 955]
	  ZOrder		  622
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	  SampleTime		  "sample"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay"
	  SID			  "198"
	  Position		  [365, 573, 400, 607]
	  ZOrder		  594
	  InputProcessing	  "Elements as channels (sample based)"
	  SampleTime		  "sample"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay1"
	  SID			  "199"
	  Position		  [330, 758, 365, 792]
	  ZOrder		  610
	  InputProcessing	  "Elements as channels (sample based)"
	  SampleTime		  "sample"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay2"
	  SID			  "200"
	  Position		  [330, 943, 365, 977]
	  ZOrder		  621
	  InputProcessing	  "Elements as channels (sample based)"
	  SampleTime		  "sample"
	}
	Block {
	  BlockType		  MATLABFcn
	  Name			  "fnct "
	  SID			  "201"
	  Ports			  [1, 1]
	  Position		  [1250, 807, 1345, 833]
	  ZOrder		  633
	  MATLABFcn		  "180*(u(1)/u(2))-60"
	  SampleTime		  "sample"
	}
	Block {
	  BlockType		  MATLABFcn
	  Name			  "fnct 1"
	  SID			  "202"
	  Ports			  [1, 1]
	  Position		  [1155, 1172, 1250, 1198]
	  ZOrder		  650
	  MATLABFcn		  "180*(u(1)/u(2))-60"
	  SampleTime		  "sample"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r"
	  SID			  "203"
	  Ports			  [1, 1]
	  Position		  [810, 569, 865, 621]
	  ZOrder		  607
	  RequestExecContextInheritance	off
	  System {
	    Name		    "r"
	    Location		    [-1, 31, 1377, 775]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "R"
	      SID		      "204"
	      Position		      [20, 78, 50, 92]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Clock
	      Name		      "Clock1"
	      SID		      "205"
	      Position		      [235, 25, 255, 45]
	      ZOrder		      -2
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      Decimation	      "CLK"
	    }
	    Block {
	      BlockType		      Clock
	      Name		      "Clock3"
	      SID		      "206"
	      Position		      [85, 125, 105, 145]
	      ZOrder		      -3
	      BlockRotation	      270
	      ShowName		      off
	      Decimation	      "CLK"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum1"
	      SID		      "207"
	      Ports		      [2, 1]
	      Position		      [270, 50, 290, 70]
	      ZOrder		      -4
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|+-"
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch2"
	      SID		      "208"
	      Position		      [160, 59, 200, 111]
	      ZOrder		      -5
	      Threshold		      "1"
	      InputSameDT	      off
	      RndMeth		      "Zero"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      SID		      "209"
	      Position		      [315, 53, 345, 67]
	      ZOrder		      -6
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "Clock1"
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "Sum1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "Clock3"
	      SrcPort		      1
	      Points		      [0, -20]
	      DstBlock		      "Switch2"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "Switch2"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		ZOrder			4
		Points			[0, -40; -70, 0]
		DstBlock		"Switch2"
		DstPort			1
	      }
	      Branch {
		ZOrder			5
		DstBlock		"Sum1"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "Sum1"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "R"
	      SrcPort		      1
	      DstBlock		      "Switch2"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "r=0"
	  SID			  "210"
	  Ports			  [1, 1]
	  Position		  [710, 577, 760, 613]
	  ZOrder		  609
	  LibraryVersion	  "1.40"
	  FontName		  "Arial"
	  SourceBlock		  "powerlib_meascontrol/Logic/Monostable"
	  SourceType		  "Monostable"
	  ContentPreviewEnabled	  off
	  EdgeDetect		  "Rising"
	  PulseDuration		  "0.000015"
	  ic			  "0"
	  Ts			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "s"
	  SID			  "211"
	  Ports			  [1, 1, 0, 1]
	  Position		  [920, 574, 970, 616]
	  ZOrder		  602
	  LibraryVersion	  "1.735"
	  SourceBlock		  "dspsigops/Sample\nand Hold"
	  SourceType		  "Sample and Hold"
	  ContentPreviewEnabled	  off
	  trig			  "Rising edge"
	  initCond		  "0"
	  latchinput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "s1"
	  SID			  "212"
	  Ports			  [1, 1, 0, 1]
	  Position		  [930, 839, 980, 881]
	  ZOrder		  614
	  LibraryVersion	  "1.735"
	  SourceBlock		  "dspsigops/Sample\nand Hold"
	  SourceType		  "Sample and Hold"
	  ContentPreviewEnabled	  off
	  trig			  "Rising edge"
	  initCond		  "0"
	  latchinput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "s2"
	  SID			  "213"
	  Ports			  [1, 1, 0, 1]
	  Position		  [930, 1109, 980, 1151]
	  ZOrder		  627
	  LibraryVersion	  "1.735"
	  SourceBlock		  "dspsigops/Sample\nand Hold"
	  SourceType		  "Sample and Hold"
	  ContentPreviewEnabled	  off
	  trig			  "Rising edge"
	  initCond		  "0"
	  latchinput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "szog1"
	  SID			  "214"
	  Ports			  [1, 1, 0, 1]
	  Position		  [930, 759, 980, 801]
	  ZOrder		  620
	  LibraryVersion	  "1.735"
	  SourceBlock		  "dspsigops/Sample\nand Hold"
	  SourceType		  "Sample and Hold"
	  ContentPreviewEnabled	  off
	  trig			  "Rising edge"
	  initCond		  "0"
	  latchinput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "szog2"
	  SID			  "215"
	  Ports			  [1, 1, 0, 1]
	  Position		  [930, 969, 980, 1011]
	  ZOrder		  628
	  LibraryVersion	  "1.735"
	  SourceBlock		  "dspsigops/Sample\nand Hold"
	  SourceType		  "Sample and Hold"
	  ContentPreviewEnabled	  off
	  trig			  "Rising edge"
	  initCond		  "0"
	  latchinput		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "phase_angles_RST"
	  SID			  "216"
	  Position		  [1530, 978, 1560, 992]
	  ZOrder		  647
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [18, 0]
	  Branch {
	    ZOrder		    2
	    Points		    [0, 140]
	    Branch {
	      ZOrder		      3
	      Points		      [0, 190]
	      DstBlock		      "Switch2"
	      DstPort		      3
	    }
	    Branch {
	      ZOrder		      4
	      DstBlock		      "Switch1"
	      DstPort		      3
	    }
	  }
	  Branch {
	    ZOrder		    5
	    Points		    [0, -45]
	    DstBlock		    "Switch"
	    DstPort		    3
	  }
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "Unit Delay"
	  SrcPort		  1
	  Points		  [21, 0; 0, -25]
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "r"
	  SrcPort		  1
	  Points		  [11, 0]
	  Branch {
	    ZOrder		    8
	    Points		    [0, 185]
	    Branch {
	      ZOrder		      9
	      Points		      [0, 210]
	      DstBlock		      "szog2"
	      DstPort		      1
	    }
	    Branch {
	      ZOrder		      10
	      DstBlock		      "szog1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    ZOrder		    11
	    DstBlock		    "s"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Mux4"
	  DstPort		  3
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "r=0"
	  SrcPort		  1
	  DstBlock		  "r"
	  DstPort		  1
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "Gain1"
	  SrcPort		  1
	  DstBlock		  "Switch1"
	  DstPort		  2
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "Unit Delay1"
	  SrcPort		  1
	  Points		  [38, 0; 0, -25]
	  DstBlock		  "Product1"
	  DstPort		  2
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "Switch1"
	  SrcPort		  1
	  Points		  [114, 0]
	  Branch {
	    ZOrder		    17
	    Points		    [0, 82; 136, 0]
	    DstBlock		    "s1"
	    DstPort		    trigger
	  }
	  Branch {
	    ZOrder		    18
	    Points		    [136, 0]
	    DstBlock		    "szog1"
	    DstPort		    trigger
	  }
	}
	Line {
	  ZOrder		  19
	  SrcBlock		  "Product1"
	  SrcPort		  1
	  DstBlock		  "Gain1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  20
	  SrcBlock		  "Saturation"
	  SrcPort		  1
	  Points		  [13, 0; 0, 95]
	  Branch {
	    ZOrder		    21
	    DstBlock		    "Sum1"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    22
	    DstBlock		    "Mux4"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  23
	  SrcBlock		  "s"
	  SrcPort		  1
	  Points		  [42, 0; 0, 316]
	  Branch {
	    ZOrder		    24
	    Points		    [0, 161; -102, 0]
	    DstBlock		    "s2"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    25
	    Points		    [-104, 0; 0, -51]
	    DstBlock		    "s1"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  26
	  SrcBlock		  "Product2"
	  SrcPort		  1
	  DstBlock		  "Gain2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  27
	  SrcBlock		  "Switch2"
	  SrcPort		  1
	  Points		  [119, 0]
	  Branch {
	    ZOrder		    28
	    Points		    [131, 0]
	    DstBlock		    "szog2"
	    DstPort		    trigger
	  }
	  Branch {
	    ZOrder		    29
	    Points		    [0, 95; 131, 0]
	    DstBlock		    "s2"
	    DstPort		    trigger
	  }
	}
	Line {
	  ZOrder		  30
	  SrcBlock		  "Unit Delay2"
	  SrcPort		  1
	  Points		  [54, 0; 0, -20]
	  DstBlock		  "Product2"
	  DstPort		  2
	}
	Line {
	  ZOrder		  31
	  SrcBlock		  "Saturation1"
	  SrcPort		  1
	  Points		  [110, 0; 0, -200]
	  Branch {
	    ZOrder		    32
	    DstBlock		    "Mux4"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    33
	    Points		    [0, -10]
	    DstBlock		    "Sum1"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  34
	  SrcBlock		  "Mux4"
	  SrcPort		  1
	  DstBlock		  "phase_angles_RST"
	  DstPort		  1
	}
	Line {
	  ZOrder		  35
	  SrcBlock		  "Gain2"
	  SrcPort		  1
	  DstBlock		  "Switch2"
	  DstPort		  2
	}
	Line {
	  ZOrder		  36
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "fnct "
	  DstPort		  1
	}
	Line {
	  ZOrder		  37
	  SrcBlock		  "fnct "
	  SrcPort		  1
	  DstBlock		  "Saturation"
	  DstPort		  1
	}
	Line {
	  ZOrder		  38
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  Points		  [-25, 0]
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  ZOrder		  39
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  ZOrder		  40
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [30, 0; 0, 40]
	  Branch {
	    ZOrder		    41
	    DstBlock		    "Switch"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    42
	    Points		    [0, 185; 1, 0]
	    Branch {
	      ZOrder		      43
	      Points		      [0, 190]
	      DstBlock		      "Switch2"
	      DstPort		      1
	    }
	    Branch {
	      ZOrder		      44
	      DstBlock		      "Switch1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  ZOrder		  45
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    ZOrder		    46
	    Points		    [270, 0]
	    DstBlock		    "s"
	    DstPort		    trigger
	  }
	  Branch {
	    ZOrder		    47
	    Points		    [0, 35]
	    DstBlock		    "r=0"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  48
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  ZOrder		  49
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  ZOrder		  50
	  SrcBlock		  "Voltage_RST"
	  SrcPort		  1
	  DstBlock		  "Demux"
	  DstPort		  1
	}
	Line {
	  ZOrder		  51
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  Points		  [159, 0]
	  Branch {
	    ZOrder		    52
	    Points		    [0, 40]
	    DstBlock		    "Unit Delay"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    53
	    DstBlock		    "Product"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  54
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  Points		  [92, 0; 0, 115; 34, 0]
	  Branch {
	    ZOrder		    55
	    DstBlock		    "Product1"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    56
	    Points		    [0, 40]
	    DstBlock		    "Unit Delay1"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  57
	  SrcBlock		  "Demux"
	  SrcPort		  3
	  Points		  [51, 0; 0, 235; 81, 0]
	  Branch {
	    ZOrder		    58
	    DstBlock		    "Product2"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    59
	    Points		    [0, 35]
	    DstBlock		    "Unit Delay2"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  60
	  SrcBlock		  "szog1"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  61
	  SrcBlock		  "s1"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  ZOrder		  62
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [35, 0; 0, 125]
	  DstBlock		  "fnct 1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  63
	  SrcBlock		  "fnct 1"
	  SrcPort		  1
	  DstBlock		  "Saturation1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  64
	  SrcBlock		  "szog2"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  65
	  SrcBlock		  "s2"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Annotation {
	  SID			  "217"
	  Name			  "n=size(V.signals.values(:,1),1); \n        r=0;\n        s=1;\n        s1=2;\n        s2=2;\n        szog"
	  "1=s1/3;\n        szog2=s2*2/3;\n        for (i=1 : n)\n                r=r+1;\n            if i<n && V.signals.valu"
	  "es(i,1)*V.signals.values(i+1,1) <= 0 \n                s=r;\n                r=0;\n            end\n            if "
	  "i<n && V.signals.values(i,2)*V.signals.values(i+1,2) <= 0 && s1~=s\n                s1=s;\n                szog1=r;"
	  "\n            end\n            if i<n && V.signals.values(i,3)*V.signals.values(i+1,3) <= 0 && s2~=s\n             "
	  "   s2=s;\n                szog2=r;\n            end\n            szogt(i,1)=180*(szog1/s1)-60;           %fl peri"
	  "dusonknt szg szmolsa\n            szogt(i,2)=180*(szog2/s2); \n            if szogt(i,1)>360\n                s"
	  "zogt(i,1)=360;\n            end\n            if szogt(i,2)>360\n                szogt(i,2)=360;\n            end\n "
	  "           szogt(i,3)=360-(szogt(i,2)+szogt(i,1));\n        end"
	  Position		  [1278, 726, 1654, 1131]
	  InternalMargins	  [0, 0, 0, 0]
	  FixedHeight		  off
	  FixedWidth		  off
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  ZOrder		  -1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "angle_calc_2"
      SID		      "218"
      Ports		      [2, 1]
      Position		      [540, 267, 680, 418]
      ZOrder		      659
      RequestExecContextInheritance off
      System {
	Name			"angle_calc_2"
	Location		[-1, 31, 1377, 775]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"80"
	Block {
	  BlockType		  Inport
	  Name			  "Voltage_RST"
	  SID			  "219"
	  Position		  [355, 420, 385, 435]
	  ZOrder		  659
	  BlockRotation		  270
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Clock"
	  SID			  "220"
	  Position		  [350, 795, 380, 810]
	  ZOrder		  658
	  BlockRotation		  270
	  BlockMirror		  on
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  SID			  "221"
	  Ports			  [1, 3]
	  Position		  [445, 363, 450, 587]
	  ZOrder		  657
	  ShowName		  off
	  Outputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "MATLAB Function"
	  SID			  "222"
	  Ports			  [8, 4]
	  Position		  [865, 368, 1080, 967]
	  ZOrder		  646
	  LibraryVersion	  "1.32"
	  ErrorFcn		  "Stateflow.Translate.translate"
	  PermitHierarchicalResolution "ExplicitOnly"
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  SFBlockType		  "MATLAB Function"
	  System {
	    Name		    "MATLAB Function"
	    Location		    [219, 337, 814, 775]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "43"
	    Block {
	      BlockType		      Inport
	      Name		      "u1"
	      SID		      "222::1"
	      Position		      [20, 101, 40, 119]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "u2"
	      SID		      "222::21"
	      Position		      [20, 136, 40, 154]
	      ZOrder		      7
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "u3"
	      SID		      "222::31"
	      Position		      [20, 171, 40, 189]
	      ZOrder		      17
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "u_delay_1"
	      SID		      "222::32"
	      Position		      [20, 206, 40, 224]
	      ZOrder		      18
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "u_delay_2"
	      SID		      "222::33"
	      Position		      [20, 246, 40, 264]
	      ZOrder		      19
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "u_delay_3"
	      SID		      "222::34"
	      Position		      [20, 281, 40, 299]
	      ZOrder		      20
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "CLK"
	      SID		      "222::40"
	      Position		      [20, 316, 40, 334]
	      ZOrder		      26
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "r"
	      SID		      "222::29"
	      Position		      [20, 351, 40, 369]
	      ZOrder		      15
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      " Demux "
	      SID		      "222::42"
	      Ports		      [1, 1]
	      Position		      [270, 280, 320, 320]
	      ZOrder		      28
	      Outputs		      "1"
	    }
	    Block {
	      BlockType		      S-Function
	      Name		      " SFunction "
	      SID		      "222::41"
	      Tag		      "Stateflow S-Function Vagolap 2"
	      Ports		      [8, 5]
	      Position		      [180, 100, 230, 280]
	      ZOrder		      27
	      FunctionName	      "sf_sfun"
	      PortCounts	      "[8 5]"
	      EnableBusSupport	      off
	      Port {
		PortNumber		2
		Name			"angle1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		3
		Name			"angle2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		4
		Name			"angle3"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		5
		Name			"r_reset"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      " Terminator "
	      SID		      "222::43"
	      Position		      [460, 291, 480, 309]
	      ZOrder		      29
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "angle1"
	      SID		      "222::5"
	      Position		      [460, 101, 480, 119]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "angle2"
	      SID		      "222::38"
	      Position		      [460, 136, 480, 154]
	      ZOrder		      24
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "angle3"
	      SID		      "222::39"
	      Position		      [460, 171, 480, 189]
	      ZOrder		      25
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "r_reset"
	      SID		      "222::30"
	      Position		      [460, 206, 480, 224]
	      ZOrder		      16
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      15
	      SrcBlock		      "u1"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      16
	      SrcBlock		      "u2"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "u3"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      18
	      SrcBlock		      "u_delay_1"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      4
	    }
	    Line {
	      ZOrder		      19
	      SrcBlock		      "u_delay_2"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      5
	    }
	    Line {
	      ZOrder		      20
	      SrcBlock		      "u_delay_3"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      6
	    }
	    Line {
	      ZOrder		      21
	      SrcBlock		      "CLK"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      7
	    }
	    Line {
	      ZOrder		      22
	      SrcBlock		      "r"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      8
	    }
	    Line {
	      Name		      "angle1"
	      ZOrder		      23
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      2
	      DstBlock		      "angle1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "angle2"
	      ZOrder		      24
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      3
	      DstBlock		      "angle2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "angle3"
	      ZOrder		      25
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      4
	      DstBlock		      "angle3"
	      DstPort		      1
	    }
	    Line {
	      Name		      "r_reset"
	      ZOrder		      26
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      5
	      DstBlock		      "r_reset"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      27
	      SrcBlock		      " Demux "
	      SrcPort		      1
	      DstBlock		      " Terminator "
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      28
	      SrcBlock		      " SFunction "
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      " Demux "
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux2"
	  SID			  "223"
	  Ports			  [3, 1]
	  Position		  [1125, 360, 1130, 810]
	  ZOrder		  655
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay"
	  SID			  "224"
	  Position		  [740, 608, 775, 642]
	  ZOrder		  647
	  InputProcessing	  "Elements as channels (sample based)"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay1"
	  SID			  "225"
	  Position		  [740, 683, 775, 717]
	  ZOrder		  650
	  InputProcessing	  "Elements as channels (sample based)"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay2"
	  SID			  "226"
	  Position		  [740, 758, 775, 792]
	  ZOrder		  651
	  InputProcessing	  "Elements as channels (sample based)"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r"
	  SID			  "227"
	  Ports			  [1, 1]
	  Position		  [860, 1014, 915, 1066]
	  ZOrder		  648
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  RequestExecContextInheritance	off
	  System {
	    Name		    "r"
	    Location		    [-1, 31, 1377, 775]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "R"
	      SID		      "228"
	      Position		      [20, 78, 50, 92]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Clock
	      Name		      "Clock1"
	      SID		      "229"
	      Position		      [235, 25, 255, 45]
	      ZOrder		      -2
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      Decimation	      "CLK"
	    }
	    Block {
	      BlockType		      Clock
	      Name		      "Clock3"
	      SID		      "230"
	      Position		      [85, 125, 105, 145]
	      ZOrder		      -3
	      BlockRotation	      270
	      ShowName		      off
	      Decimation	      "CLK"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum1"
	      SID		      "231"
	      Ports		      [2, 1]
	      Position		      [270, 50, 290, 70]
	      ZOrder		      -4
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|+-"
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch2"
	      SID		      "232"
	      Position		      [160, 59, 200, 111]
	      ZOrder		      -5
	      Threshold		      "1"
	      InputSameDT	      off
	      RndMeth		      "Zero"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      SID		      "233"
	      Position		      [315, 53, 345, 67]
	      ZOrder		      -6
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "Clock1"
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "Sum1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "Clock3"
	      SrcPort		      1
	      Points		      [0, -20]
	      DstBlock		      "Switch2"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "Switch2"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		ZOrder			4
		Points			[0, -40; -70, 0]
		DstBlock		"Switch2"
		DstPort			1
	      }
	      Branch {
		ZOrder			5
		DstBlock		"Sum1"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "Sum1"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "R"
	      SrcPort		      1
	      DstBlock		      "Switch2"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "r=0"
	  SID			  "234"
	  Ports			  [1, 1]
	  Position		  [1005, 1022, 1055, 1058]
	  ZOrder		  649
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.40"
	  FontName		  "Arial"
	  SourceBlock		  "powerlib_meascontrol/Logic/Monostable"
	  SourceType		  "Monostable"
	  ContentPreviewEnabled	  off
	  EdgeDetect		  "Rising"
	  PulseDuration		  "0.000015"
	  ic			  "0"
	  Ts			  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "235"
	  Position		  [1330, 578, 1360, 592]
	  ZOrder		  660
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  Points		  [231, 0]
	  Branch {
	    ZOrder		    2
	    Points		    [0, 225]
	    DstBlock		    "Unit Delay"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    3
	    Points		    [164, 0]
	    DstBlock		    "MATLAB Function"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "Unit Delay"
	  SrcPort		  1
	  Points		  [70, 0]
	  DstBlock		  "MATLAB Function"
	  DstPort		  4
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "Unit Delay1"
	  SrcPort		  1
	  Points		  [70, 0]
	  DstBlock		  "MATLAB Function"
	  DstPort		  5
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "Unit Delay2"
	  SrcPort		  1
	  Points		  [70, 0]
	  DstBlock		  "MATLAB Function"
	  DstPort		  6
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  Points		  [186, 0]
	  Branch {
	    ZOrder		    8
	    Points		    [0, 225]
	    DstBlock		    "Unit Delay1"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    9
	    Points		    [209, 0]
	    DstBlock		    "MATLAB Function"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "r"
	  SrcPort		  1
	  Points		  [-31, 0; 0, -110]
	  DstBlock		  "MATLAB Function"
	  DstPort		  8
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "MATLAB Function"
	  SrcPort		  3
	  Points		  [0, -10]
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "MATLAB Function"
	  SrcPort		  2
	  Points		  [25, 0]
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "MATLAB Function"
	  SrcPort		  1
	  Points		  [0, -10]
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "MATLAB Function"
	  SrcPort		  4
	  Points		  [55, 0; 0, 145]
	  DstBlock		  "r=0"
	  DstPort		  1
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "r=0"
	  SrcPort		  1
	  DstBlock		  "r"
	  DstPort		  1
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "Demux"
	  SrcPort		  3
	  Points		  [123, 0]
	  Branch {
	    ZOrder		    18
	    Points		    [0, 225]
	    DstBlock		    "Unit Delay2"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    19
	    Points		    [272, 0]
	    DstBlock		    "MATLAB Function"
	    DstPort		    3
	  }
	}
	Line {
	  ZOrder		  20
	  SrcBlock		  "Clock"
	  SrcPort		  1
	  Points		  [0, 35; 495, 0]
	}
	Line {
	  ZOrder		  21
	  SrcBlock		  "Voltage_RST"
	  SrcPort		  1
	  Points		  [0, 35]
	  DstBlock		  "Demux"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "geometrial norm1"
      SID		      "315"
      Ports		      [6, 1]
      Position		      [960, 904, 1145, 1016]
      ZOrder		      771
      LibraryVersion	      "1.32"
      ErrorFcn		      "Stateflow.Translate.translate"
      PermitHierarchicalResolution "ExplicitOnly"
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      SFBlockType	      "MATLAB Function"
      System {
	Name			"geometrial norm1"
	Location		[223, 338, 826, 833]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"28"
	Block {
	  BlockType		  Inport
	  Name			  "amplitude_R"
	  SID			  "315::1"
	  Position		  [20, 101, 40, 119]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "amplitude_S"
	  SID			  "315::21"
	  Position		  [20, 136, 40, 154]
	  ZOrder		  7
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "amplitude_T"
	  SID			  "315::22"
	  Position		  [20, 171, 40, 189]
	  ZOrder		  8
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "phase_R"
	  SID			  "315::23"
	  Position		  [20, 206, 40, 224]
	  ZOrder		  9
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "phase_S"
	  SID			  "315::24"
	  Position		  [20, 246, 40, 264]
	  ZOrder		  10
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "phase_T"
	  SID			  "315::25"
	  Position		  [20, 281, 40, 299]
	  ZOrder		  11
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Demux
	  Name			  " Demux "
	  SID			  "315::27"
	  Ports			  [1, 1]
	  Position		  [270, 230, 320, 270]
	  ZOrder		  13
	  Outputs		  "1"
	}
	Block {
	  BlockType		  S-Function
	  Name			  " SFunction "
	  SID			  "315::26"
	  Tag			  "Stateflow S-Function Vagolap 3"
	  Ports			  [6, 2]
	  Position		  [180, 102, 230, 243]
	  ZOrder		  12
	  FunctionName		  "sf_sfun"
	  PortCounts		  "[6 2]"
	  EnableBusSupport	  off
	  Port {
	    PortNumber		    2
	    Name		    "GEO_norm"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Terminator
	  Name			  " Terminator "
	  SID			  "315::28"
	  Position		  [460, 241, 480, 259]
	  ZOrder		  14
	}
	Block {
	  BlockType		  Outport
	  Name			  "GEO_norm"
	  SID			  "315::5"
	  Position		  [460, 101, 480, 119]
	  ZOrder		  -5
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "amplitude_R"
	  SrcPort		  1
	  DstBlock		  " SFunction "
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "amplitude_S"
	  SrcPort		  1
	  DstBlock		  " SFunction "
	  DstPort		  2
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "amplitude_T"
	  SrcPort		  1
	  DstBlock		  " SFunction "
	  DstPort		  3
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "phase_R"
	  SrcPort		  1
	  DstBlock		  " SFunction "
	  DstPort		  4
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "phase_S"
	  SrcPort		  1
	  DstBlock		  " SFunction "
	  DstPort		  5
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "phase_T"
	  SrcPort		  1
	  DstBlock		  " SFunction "
	  DstPort		  6
	}
	Line {
	  Name			  "GEO_norm"
	  ZOrder		  7
	  Labels		  [0, 0]
	  SrcBlock		  " SFunction "
	  SrcPort		  2
	  DstBlock		  "GEO_norm"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  " Demux "
	  SrcPort		  1
	  DstBlock		  " Terminator "
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  " SFunction "
	  SrcPort		  1
	  DstBlock		  " Demux "
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Terminator
      Name		      "zero sequence"
      SID		      "303"
      Position		      [1845, 185, 1865, 205]
      ZOrder		      724
    }
    Line {
      LineType		      "Connection"
      ZOrder		      1
      SrcBlock		      "Series RLC Branch"
      SrcPort		      RConn1
      Points		      [0, 25]
      Branch {
	ConnectType		"DEST_DEST"
	SrcBlock		"Series RLC Branch1"
	SrcPort			RConn1
	Points			[0, 0]
      }
      Branch {
	ConnectType		"DEST_SRC"
	Points			[0, 25]
	Branch {
	  ConnectType		  "DEST_SRC"
	  DstBlock		  "Series RLC Branch2"
	  DstPort		  RConn1
	}
	Branch {
	  ConnectType		  "DEST_SRC"
	  Points		  [0, 45]
	  DstBlock		  "Controller"
	  DstPort		  RConn4
	}
      }
    }
    Line {
      LineType		      "Connection"
      ZOrder		      6
      SrcBlock		      "Series RLC Branch2"
      SrcPort		      LConn1
      Points		      [-260, 0]
      DstBlock		      "Controller"
      DstPort		      RConn3
    }
    Line {
      LineType		      "Connection"
      ZOrder		      7
      SrcBlock		      "Series RLC Branch1"
      SrcPort		      LConn1
      Points		      [-280, 0]
      DstBlock		      "Controller"
      DstPort		      RConn2
    }
    Line {
      LineType		      "Connection"
      ZOrder		      8
      SrcBlock		      "Series RLC Branch"
      SrcPort		      LConn1
      Points		      [-305, 0]
      DstBlock		      "Controller"
      DstPort		      RConn1
    }
    Line {
      ZOrder		      9
      SrcBlock		      "Demux"
      SrcPort		      1
      DstBlock		      "Product"
      DstPort		      1
    }
    Line {
      ZOrder		      10
      SrcBlock		      "Demux"
      SrcPort		      2
      DstBlock		      "Product1"
      DstPort		      1
    }
    Line {
      ZOrder		      11
      SrcBlock		      "Demux"
      SrcPort		      3
      DstBlock		      "Product2"
      DstPort		      1
    }
    Line {
      ZOrder		      12
      SrcBlock		      "Sum"
      SrcPort		      1
      DstBlock		      "Gain5"
      DstPort		      1
    }
    Line {
      ZOrder		      13
      SrcBlock		      "Abs2"
      SrcPort		      1
      DstBlock		      "zero sequence"
      DstPort		      1
    }
    Line {
      ZOrder		      14
      SrcBlock		      "Abs1"
      SrcPort		      1
      Points		      [13, 0]
      Branch {
	ZOrder			15
	Points			[0, -88; 35, 0; 0, -62]
	DstBlock		"Mux2"
	DstPort			2
      }
      Branch {
	ZOrder			16
	Points			[22, 0; 0, -115]
	DstBlock		"Divide"
	DstPort			1
      }
    }
    Line {
      ZOrder		      17
      SrcBlock		      "Abs"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	ZOrder			18
	DstBlock		"Mux2"
	DstPort			1
      }
      Branch {
	ZOrder			19
	Points			[0, 70]
	DstBlock		"Divide"
	DstPort			2
      }
    }
    Line {
      ZOrder		      20
      SrcBlock		      "Divide"
      SrcPort		      1
      DstBlock		      "Gain"
      DstPort		      1
    }
    Line {
      ZOrder		      21
      SrcBlock		      "Gain"
      SrcPort		      1
      DstBlock		      "Sources4"
      DstPort		      1
    }
    Line {
      ZOrder		      22
      SrcBlock		      "Demux1"
      SrcPort		      1
      DstBlock		      " T_USource_sign1"
      DstPort		      1
    }
    Line {
      ZOrder		      23
      SrcBlock		      "Demux1"
      SrcPort		      2
      DstBlock		      " T_USource_sign2"
      DstPort		      1
    }
    Line {
      ZOrder		      24
      SrcBlock		      "Demux1"
      SrcPort		      3
      DstBlock		      " T_USource_sign3"
      DstPort		      1
    }
    Line {
      ZOrder		      25
      SrcBlock		      " T_USource_sign1"
      SrcPort		      1
      Points		      [13, 0; 0, -250]
      DstBlock		      "Product"
      DstPort		      2
    }
    Line {
      ZOrder		      26
      SrcBlock		      " T_USource_sign2"
      SrcPort		      1
      Points		      [32, 0; 0, -240]
      DstBlock		      "Product1"
      DstPort		      2
    }
    Line {
      ZOrder		      27
      SrcBlock		      " T_USource_sign3"
      SrcPort		      1
      Points		      [58, 0; 0, -230]
      DstBlock		      "Product2"
      DstPort		      2
    }
    Line {
      ZOrder		      28
      SrcBlock		      "Product"
      SrcPort		      1
      Points		      [323, 0]
      Branch {
	ZOrder			29
	Points			[0, 165]
	Branch {
	  ZOrder		  30
	  Points		  [0, 170]
	  DstBlock		  "Sum2"
	  DstPort		  1
	}
	Branch {
	  ZOrder		  31
	  DstBlock		  "Sum1"
	  DstPort		  1
	}
      }
      Branch {
	ZOrder			32
	DstBlock		"Sum"
	DstPort			1
      }
    }
    Line {
      ZOrder		      33
      SrcBlock		      "Product2"
      SrcPort		      1
      Points		      [104, 0]
      Branch {
	ZOrder			34
	Points			[0, 335]
	DstBlock		"Gain4"
	DstPort			1
      }
      Branch {
	ZOrder			35
	Points			[85, 0]
	Branch {
	  ZOrder		  36
	  Points		  [0, 165]
	  DstBlock		  "Gain2"
	  DstPort		  1
	}
	Branch {
	  ZOrder		  37
	  DstBlock		  "Sum"
	  DstPort		  3
	}
      }
    }
    Line {
      ZOrder		      38
      SrcBlock		      "Gain1"
      SrcPort		      1
      DstBlock		      "Sum1"
      DstPort		      2
    }
    Line {
      ZOrder		      39
      SrcBlock		      "Gain2"
      SrcPort		      1
      DstBlock		      "Sum1"
      DstPort		      3
    }
    Line {
      ZOrder		      40
      SrcBlock		      "Product1"
      SrcPort		      1
      Points		      [151, 0]
      Branch {
	ZOrder			41
	Points			[0, 335]
	DstBlock		"Gain3"
	DstPort			1
      }
      Branch {
	ZOrder			42
	Points			[66, 0]
	Branch {
	  ZOrder		  43
	  Points		  [0, 165]
	  DstBlock		  "Gain1"
	  DstPort		  1
	}
	Branch {
	  ZOrder		  44
	  DstBlock		  "Sum"
	  DstPort		  2
	}
      }
    }
    Line {
      ZOrder		      45
      SrcBlock		      "Gain3"
      SrcPort		      1
      DstBlock		      "Sum2"
      DstPort		      2
    }
    Line {
      ZOrder		      46
      SrcBlock		      "Gain4"
      SrcPort		      1
      DstBlock		      "Sum2"
      DstPort		      3
    }
    Line {
      ZOrder		      47
      SrcBlock		      "Mux2"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      ZOrder		      48
      SrcBlock		      "Gain5"
      SrcPort		      1
      DstBlock		      "Abs2"
      DstPort		      1
    }
    Line {
      ZOrder		      49
      SrcBlock		      "Sum1"
      SrcPort		      1
      DstBlock		      "Gain6"
      DstPort		      1
    }
    Line {
      ZOrder		      50
      SrcBlock		      "Gain6"
      SrcPort		      1
      DstBlock		      "Abs"
      DstPort		      1
    }
    Line {
      ZOrder		      51
      SrcBlock		      "Sum2"
      SrcPort		      1
      DstBlock		      "Gain7"
      DstPort		      1
    }
    Line {
      ZOrder		      52
      SrcBlock		      "Gain7"
      SrcPort		      1
      DstBlock		      "Abs1"
      DstPort		      1
    }
    Line {
      ZOrder		      60
      SrcBlock		      "Demux5"
      SrcPort		      1
      DstBlock		      "geometrial norm1"
      DstPort		      1
    }
    Line {
      ZOrder		      61
      SrcBlock		      "Demux5"
      SrcPort		      2
      DstBlock		      "geometrial norm1"
      DstPort		      2
    }
    Line {
      ZOrder		      62
      SrcBlock		      "Demux5"
      SrcPort		      3
      DstBlock		      "geometrial norm1"
      DstPort		      3
    }
    Line {
      ZOrder		      63
      SrcBlock		      "Demux6"
      SrcPort		      1
      DstBlock		      "geometrial norm1"
      DstPort		      4
    }
    Line {
      ZOrder		      64
      SrcBlock		      "Demux6"
      SrcPort		      2
      DstBlock		      "geometrial norm1"
      DstPort		      5
    }
    Line {
      ZOrder		      65
      SrcBlock		      "Demux6"
      SrcPort		      3
      DstBlock		      "geometrial norm1"
      DstPort		      6
    }
    Line {
      ZOrder		      66
      SrcBlock		      "geometrial norm1"
      SrcPort		      1
      DstBlock		      "Sources6"
      DstPort		      1
    }
  }
}
#Finite State Machines
#
#   Stateflow Version 8.1 (R2014a) dated Feb  8 2014, 02:29:12
#
#
Stateflow {
  machine {
    id			    1
    name		    "Vagolap"
    created		    "15-Dec-2014 09:59:43"
    isLibrary		    0
    firstTarget		    31
    sfVersion		    76014001.002
  }
  chart {
    id			    2
    name		    "angle_calc_2/MATLAB Function"
    windowPosition	    [352.761 488.141 161 328]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1280 1024 1.000677131425054]
    treeNode		    [0 3 0 0]
    firstTransition	    17
    firstJunction	    16
    viewObj		    2
    machine		    1
    ssIdHighWaterMark	    23
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    4
    chartFileNumber	    2
    disableImplicitCasting  1
    eml {
      name		      "fcn"
    }
  }
  state {
    id			    3
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    2
    treeNode		    [2 0 0 0]
    superState		    SUBCHART
    subviewer		    2
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "function [angle1,angle2,angle3,r_reset]= fcn(u1,u2,u3,u_delay_1,u_delay_2,u_delay_3,CLK,r)\n%#cod"
      "egen\n\n\n        \n            s_ini=1;\n            s1_ini=2;\n            s2_ini=2;\n            szog1_ini=s1"
      "_ini/3;\n            szog2_ini=s2_ini*2/3;\n            \n        if CLK==1\n            s=s_ini;\n            s"
      "1=s1_ini;\n            s2=s2_ini;\n            szog1=szog1_ini;\n            szog1=szog1_ini;\n        end\n    "
      "    \n      \n \n            %%\n            if u1*u_delay_1 <= 0 \n                s=r;\n                r_rese"
      "t=1;%reset timer(r)\n            end\n            if u2*u_delay_2 <= 0 && s1~=s\n                if s~=s_ini\n  "
      "                 s1=s;\n                else\n                   s1=s_ini; \n                end\n              "
      "  szog1=r;\n             end\n            if u3*u_delay_3 <= 0 && s2~=s\n                if s~=s_ini\n          "
      "         s2=s;\n                else\n                   s2=s_ini; \n                end\n                szog2="
      "r;\n            end\n            %%\n         if s1==s1_ini\n                s1=s1_ini;\n         end\n         "
      "if s2==s2_ini\n                s1=s1_ini;\n         end\n         if szog1==szog1_ini\n                szog1=szo"
      "g1_ini;\n         end\n         if szog2==szog2_ini\n                szog2=szog2_ini;\n         end\n         \n"
      "            angle1=180*(szog1/s1)-60;           %fl peridusonknt szg szmolsa\n            angle2=180*(szog"
      "2/s2); \n            if angle1>360\n                angle1=360;\n            end\n            if angle2>360\n   "
      "             angle2=360;\n            end\n            angle3=360-(angle1+angle2);\n        \n      "
      editorLayout	      "100 M4x1[10 5 700 500]"
    }
  }
  data {
    id			    4
    ssIdNumber		    4
    name		    "u1"
    linkNode		    [2 0 5]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    5
    ssIdNumber		    5
    name		    "angle1"
    linkNode		    [2 4 6]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    6
    ssIdNumber		    21
    name		    "angle2"
    linkNode		    [2 5 7]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    7
    ssIdNumber		    22
    name		    "angle3"
    linkNode		    [2 6 8]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    8
    ssIdNumber		    6
    name		    "u2"
    linkNode		    [2 7 9]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    9
    ssIdNumber		    14
    name		    "u3"
    linkNode		    [2 8 10]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    10
    ssIdNumber		    15
    name		    "u_delay_1"
    linkNode		    [2 9 11]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    11
    ssIdNumber		    16
    name		    "u_delay_2"
    linkNode		    [2 10 12]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    12
    ssIdNumber		    17
    name		    "u_delay_3"
    linkNode		    [2 11 13]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    13
    ssIdNumber		    23
    name		    "CLK"
    linkNode		    [2 12 14]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    14
    ssIdNumber		    11
    name		    "r_reset"
    linkNode		    [2 13 15]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    15
    ssIdNumber		    13
    name		    "r"
    linkNode		    [2 14 0]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  junction {
    id			    16
    position		    [23.5747 49.5747 7]
    chart		    2
    linkNode		    [2 0 0]
    subviewer		    2
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    17
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [36.125 25.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      16
      intersection	      [1 0 -1 0 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    2
    linkNode		    [2 0 0]
    dataLimits		    [21.175 25.975 14.625 42.575]
    subviewer		    2
    drawStyle		    SMART
    slide {
      sticky		      BOTH_STICK
    }
    executionOrder	    1
    ssIdNumber		    2
  }
  instance {
    id			    18
    name		    "angle_calc_2/MATLAB Function"
    machine		    1
    chart		    2
  }
  chart {
    id			    19
    name		    "geometrial norm1"
    windowPosition	    [357.331 483.407 167 391]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1280 1024 1.041050272174191]
    treeNode		    [0 20 0 0]
    firstTransition	    29
    firstJunction	    28
    viewObj		    19
    machine		    1
    ssIdHighWaterMark	    10
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    21
    chartFileNumber	    3
    disableImplicitCasting  1
    eml {
      name		      "fcn"
    }
  }
  state {
    id			    20
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    19
    treeNode		    [19 0 0 0]
    superState		    SUBCHART
    subviewer		    19
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "function GEO_norm = fcn(amplitude_R,amplitude_S,amplitude_T,phase_R,phase_S,phase_T)\n%#codegen\n"
      "\n        % Ideal parameters\n        Amplitude_1=[230,230,230];                     %[V]\n        Phase_1=[0,2/"
      "3*pi,4/3*pi];                     %[rad]\n        %Frequency_1=[50,50,50];                       %[Hz]\n        "
      "% Real parameters\n        Amplitude_2=[amplitude_R,amplitude_S,amplitude_T];\n        Phase_2=[phase_R,phase_S,"
      "phase_T];\n        %Extension of the vectors with the first element to get closed triangles on\n        %plots a"
      "nd for use as polygons\n        Amplitude_1_ex=[Amplitude_1 Amplitude_1(1)];\n        Phase_1_ex=[Phase_1 Phase_"
      "1(1)];\n        Amplitude_2_ex=[Amplitude_2 Amplitude_2(1)];\n        Phase_2_ex=[Phase_2 Phase_2(1)];\n        "
      "%Transforming to Cartesian coordinates\n        [x1,y1] = pol2cart(Phase_1_ex,Amplitude_1_ex);\n        [x2,y2] "
      "= pol2cart(Phase_2_ex,Amplitude_2_ex);\n        [xa, ya] = polybool('union', x1, y1, x2, y2);\n        [xb, yb] "
      "= polybool('intersection', x1, y1, x2, y2);\n        GEO_norm=polyarea(xa,ya)-polyarea(xb,yb);"
      editorLayout	      "100 M4x1[10 5 700 500]"
    }
  }
  data {
    id			    21
    ssIdNumber		    4
    name		    "amplitude_R"
    linkNode		    [19 0 22]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    22
    ssIdNumber		    5
    name		    "GEO_norm"
    linkNode		    [19 21 23]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    23
    ssIdNumber		    6
    name		    "amplitude_S"
    linkNode		    [19 22 24]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    24
    ssIdNumber		    7
    name		    "amplitude_T"
    linkNode		    [19 23 25]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    25
    ssIdNumber		    8
    name		    "phase_R"
    linkNode		    [19 24 26]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    26
    ssIdNumber		    9
    name		    "phase_S"
    linkNode		    [19 25 27]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    27
    ssIdNumber		    10
    name		    "phase_T"
    linkNode		    [19 26 0]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  junction {
    id			    28
    position		    [23.5747 49.5747 7]
    chart		    19
    linkNode		    [19 0 0]
    subviewer		    19
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    29
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      28
      intersection	      [1 0 -1 0 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    19
    linkNode		    [19 0 0]
    dataLimits		    [21.175 25.975 14.625 42.575]
    subviewer		    19
    drawStyle		    SMART
    slide {
      sticky		      BOTH_STICK
    }
    executionOrder	    1
    ssIdNumber		    2
  }
  instance {
    id			    30
    name		    "geometrial norm1"
    machine		    1
    chart		    19
  }
  target {
    id			    31
    name		    "sfun"
    description		    "Default Simulink S-Function Target."
    machine		    1
    linkNode		    [1 0 0]
  }
}
