{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 11:44:28 2019 " "Info: Processing started: Tue Nov 19 11:44:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off yiwei -c yiwei --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off yiwei -c yiwei --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[2\] w\[1\] 14.302 ns Longest " "Info: Longest tpd from source pin \"a\[2\]\" to destination pin \"w\[1\]\" is 14.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns a\[2\] 1 PIN PIN_87 3 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_87; Fanout = 3; PIN Node = 'a\[2\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "yiwei.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/ex3/yiwei/yiwei.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.686 ns) + CELL(0.650 ns) 8.281 ns w\[1\]~27 2 COMB LCCOMB_X7_Y5_N0 1 " "Info: 2: + IC(6.686 ns) + CELL(0.650 ns) = 8.281 ns; Loc. = LCCOMB_X7_Y5_N0; Fanout = 1; COMB Node = 'w\[1\]~27'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.336 ns" { a[2] w[1]~27 } "NODE_NAME" } } { "yiwei.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/ex3/yiwei/yiwei.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.623 ns) 9.263 ns w\[1\]~28 3 COMB LCCOMB_X7_Y5_N10 1 " "Info: 3: + IC(0.359 ns) + CELL(0.623 ns) = 9.263 ns; Loc. = LCCOMB_X7_Y5_N10; Fanout = 1; COMB Node = 'w\[1\]~28'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { w[1]~27 w[1]~28 } "NODE_NAME" } } { "yiwei.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/ex3/yiwei/yiwei.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.983 ns) + CELL(3.056 ns) 14.302 ns w\[1\] 4 PIN PIN_8 0 " "Info: 4: + IC(1.983 ns) + CELL(3.056 ns) = 14.302 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'w\[1\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { w[1]~28 w[1] } "NODE_NAME" } } { "yiwei.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/ex3/yiwei/yiwei.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.274 ns ( 36.88 % ) " "Info: Total cell delay = 5.274 ns ( 36.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.028 ns ( 63.12 % ) " "Info: Total interconnect delay = 9.028 ns ( 63.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "14.302 ns" { a[2] w[1]~27 w[1]~28 w[1] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "14.302 ns" { a[2] {} a[2]~combout {} w[1]~27 {} w[1]~28 {} w[1] {} } { 0.000ns 0.000ns 6.686ns 0.359ns 1.983ns } { 0.000ns 0.945ns 0.650ns 0.623ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 11:44:28 2019 " "Info: Processing ended: Tue Nov 19 11:44:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
