0.7
2020.2
Oct 14 2022
05:20:55
D:/Project/FPGA_XILINX/0901_fourbitadder/0901_fourbitadder.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/Project/FPGA_XILINX/0901_fourbitadder/0901_fourbitadder.srcs/sim_1/new/halfadder_tb.v,1698261237,verilog,,,,halfadder_tb,,,,,,,,
D:/Project/FPGA_XILINX/0901_fourbitadder/0901_fourbitadder.srcs/sources_1/new/halfadder.v,1697712260,verilog,,D:/Project/FPGA_XILINX/0901_fourbitadder/0901_fourbitadder.srcs/sim_1/new/halfadder_tb.v,,halfadder,,,,,,,,
