Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun  8 16:43:00 2024
| Host         : DESKTOP-GGBBNKF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nanoControleur_control_sets_placed.rpt
| Design       : nanoControleur
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              65 |           30 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------------+--------------------------+------------------+----------------+--------------+
|   Clock Signal   |               Enable Signal              |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------------------+--------------------------+------------------+----------------+--------------+
|  clk_i_IBUF_BUFG |                                          | nPr_inst/OR_inst/reset_i |                1 |              4 |         4.00 |
|  clk_i_IBUF_BUFG | nPr_inst/IR_inst/E[0]                    | nPr_inst/OR_inst/reset_i |                3 |              4 |         1.33 |
|  clk_i_IBUF_BUFG | nPr_inst/Seq_inst/E[0]                   | nPr_inst/OR_inst/reset_i |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG | nPr_inst/IR_inst/FSM_onehot_state_reg[3] | nPr_inst/OR_inst/reset_i |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | nPr_inst/IR_inst/p_1_in__0               |                          |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | nPr_inst/IR_inst/operande_o_reg[7]_0[0]  | nPr_inst/OR_inst/reset_i |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | nPr_inst/IR_inst/operande_o_reg[5]_0[0]  | nPr_inst/OR_inst/reset_i |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | nPr_inst/Seq_inst/Q[0]                   | nPr_inst/OR_inst/reset_i |                5 |             13 |         2.60 |
|  clk_i_IBUF_BUFG | nPr_inst/Seq_inst/Q[1]                   | nPr_inst/OR_inst/reset_i |                9 |             16 |         1.78 |
+------------------+------------------------------------------+--------------------------+------------------+----------------+--------------+


