Welcome to the C S 429 System Emulator

Author: [1m[31mReference Implementation[0m
Run begun at Thu Apr  6 21:15:54 2023


yo
Pipeline state at end of cycle 0:
F: MOVZ  [PC, insn_bits] = [004000D4,  D2800A21], seq_succ_PC: 0x4000D8, pred_PC: 0x4000D8, status: BUB
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 1:
F: MOVZ  [PC, insn_bits] = [004000D8,  D2800022], seq_succ_PC: 0x4000DC, pred_PC: 0x4000DC, status: BUB
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x51], alu_op: MOV_OP, cond: EQ, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 2:
F: MOVZ  [PC, insn_bits] = [004000DC,  D2800000], seq_succ_PC: 0x4000E0, pred_PC: 0x4000E0, status: BUB
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x51, 0x0, 0x0, 0x51, 0x0], alu_op: MOV_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 3:
F: MOVZ  [PC, insn_bits] = [004000E0,  D2800024], seq_succ_PC: 0x4000E4, pred_PC: 0x4000E4, status: BUB
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: MOV_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: MOVZ  [val_ex, val_b, val_mem] = [0x51, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 4:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X4, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: MOV_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X1, 0x51, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x51


yo
Pipeline state at end of cycle 5:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x51, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: MOVZ  [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X2, 0x1, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1


yo
Pipeline state at end of cycle 6:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x50, 0x51, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0


yo
Pipeline state at end of cycle 7:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x0, 0x1, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x50, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X4, 0x1, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1


yo
Pipeline state at end of cycle 8:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x1, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x50, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x50


yo
Pipeline state at end of cycle 9:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x1, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 10:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x1, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x1, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x1, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1


yo
Pipeline state at end of cycle 11:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x50, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x1, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x1, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1


yo
Pipeline state at end of cycle 12:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x4F, 0x50, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x1, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1


yo
Pipeline state at end of cycle 13:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x1, 0x1, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x4F, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 14:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x2, 0x1, 0x1, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x4F, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4f


yo
Pipeline state at end of cycle 15:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x2, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x1, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x2, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 16:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x2, 0x0, 0x2, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x1, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2


yo
Pipeline state at end of cycle 17:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x4F, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x2, 0x2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x1, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1


yo
Pipeline state at end of cycle 18:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x4E, 0x4F, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2


yo
Pipeline state at end of cycle 19:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x1, 0x2, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x4E, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 20:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x2, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3, 0x1, 0x2, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x4E, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4e


yo
Pipeline state at end of cycle 21:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x3, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x2, 0x0, 0x2, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3, 0x2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 22:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x3, 0x0, 0x3, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x2, 0x2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x3, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3


yo
Pipeline state at end of cycle 23:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x4E, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x3, 0x3, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2


yo
Pipeline state at end of cycle 24:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x4D, 0x4E, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x3, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3


yo
Pipeline state at end of cycle 25:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x2, 0x3, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x4D, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 26:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x3, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x5, 0x2, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x4D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4d


yo
Pipeline state at end of cycle 27:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x5, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x3, 0x0, 0x3, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x5, 0x3, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 28:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x5, 0x0, 0x5, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x3, 0x3, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x5, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x5


yo
Pipeline state at end of cycle 29:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x4D, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x5, 0x5, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x3, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3


yo
Pipeline state at end of cycle 30:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x4C, 0x4D, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x5, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x5


yo
Pipeline state at end of cycle 31:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x3, 0x5, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x4C, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 32:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x5, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x8, 0x3, 0x5, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x4C, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4c


yo
Pipeline state at end of cycle 33:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x8, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x5, 0x0, 0x5, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x8, 0x5, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 34:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x8, 0x0, 0x8, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x5, 0x5, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x8, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8


yo
Pipeline state at end of cycle 35:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x4C, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x8, 0x8, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x5, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x5


yo
Pipeline state at end of cycle 36:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x4B, 0x4C, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x8, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8


yo
Pipeline state at end of cycle 37:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x5, 0x8, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x4B, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 38:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x8, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xD, 0x5, 0x8, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x4B, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4b


yo
Pipeline state at end of cycle 39:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xD, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x8, 0x0, 0x8, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0xD, 0x8, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 40:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0xD, 0x0, 0xD, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x8, 0x8, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0xD, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd


yo
Pipeline state at end of cycle 41:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x4B, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0xD, 0xD, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x8, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8


yo
Pipeline state at end of cycle 42:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x4A, 0x4B, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0xD, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd


yo
Pipeline state at end of cycle 43:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x8, 0xD, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x4A, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 44:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xD, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x15, 0x8, 0xD, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x4A, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4a


yo
Pipeline state at end of cycle 45:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x15, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0xD, 0x0, 0xD, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x15, 0xD, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 46:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x15, 0x0, 0x15, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0xD, 0xD, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x15, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x15


yo
Pipeline state at end of cycle 47:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x4A, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x15, 0x15, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0xD, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd


yo
Pipeline state at end of cycle 48:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x49, 0x4A, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x15, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x15


yo
Pipeline state at end of cycle 49:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0xD, 0x15, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x49, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 50:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x15, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x22, 0xD, 0x15, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x49, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x49


yo
Pipeline state at end of cycle 51:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x22, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x15, 0x0, 0x15, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x22, 0x15, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 52:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x22, 0x0, 0x22, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x15, 0x15, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x22, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x22


yo
Pipeline state at end of cycle 53:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x49, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x22, 0x22, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x15, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x15


yo
Pipeline state at end of cycle 54:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x48, 0x49, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x22, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x22


yo
Pipeline state at end of cycle 55:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x15, 0x22, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x48, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 56:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x22, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x37, 0x15, 0x22, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x48, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x48


yo
Pipeline state at end of cycle 57:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x37, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x22, 0x0, 0x22, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x37, 0x22, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 58:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x37, 0x0, 0x37, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x22, 0x22, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x37, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x37


yo
Pipeline state at end of cycle 59:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x48, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x37, 0x37, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x22, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x22


yo
Pipeline state at end of cycle 60:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x47, 0x48, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x37, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x37


yo
Pipeline state at end of cycle 61:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x22, 0x37, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x47, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 62:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x37, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x59, 0x22, 0x37, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x47, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x47


yo
Pipeline state at end of cycle 63:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x59, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x37, 0x0, 0x37, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x59, 0x37, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 64:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x59, 0x0, 0x59, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x37, 0x37, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x59, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x59


yo
Pipeline state at end of cycle 65:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x47, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x59, 0x59, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x37, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x37


yo
Pipeline state at end of cycle 66:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x46, 0x47, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x59, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x59


yo
Pipeline state at end of cycle 67:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x37, 0x59, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x46, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 68:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x59, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x90, 0x37, 0x59, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x46, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x46


yo
Pipeline state at end of cycle 69:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x90, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x59, 0x0, 0x59, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x90, 0x59, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 70:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x90, 0x0, 0x90, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x59, 0x59, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x90, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x90


yo
Pipeline state at end of cycle 71:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x46, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x90, 0x90, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x59, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x59


yo
Pipeline state at end of cycle 72:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x45, 0x46, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x90, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x90


yo
Pipeline state at end of cycle 73:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x59, 0x90, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x45, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 74:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x90, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xE9, 0x59, 0x90, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x45, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x45


yo
Pipeline state at end of cycle 75:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xE9, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x90, 0x0, 0x90, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0xE9, 0x90, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 76:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0xE9, 0x0, 0xE9, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x90, 0x90, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0xE9, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xe9


yo
Pipeline state at end of cycle 77:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x45, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0xE9, 0xE9, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x90, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x90


yo
Pipeline state at end of cycle 78:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x44, 0x45, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0xE9, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xe9


yo
Pipeline state at end of cycle 79:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x90, 0xE9, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x44, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 80:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xE9, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x179, 0x90, 0xE9, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x44, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x44


yo
Pipeline state at end of cycle 81:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x179, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0xE9, 0x0, 0xE9, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x179, 0xE9, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 82:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x179, 0x0, 0x179, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0xE9, 0xE9, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x179, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x179


yo
Pipeline state at end of cycle 83:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x44, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x179, 0x179, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0xE9, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xe9


yo
Pipeline state at end of cycle 84:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x43, 0x44, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x179, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x179


yo
Pipeline state at end of cycle 85:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0xE9, 0x179, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x43, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 86:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x179, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x262, 0xE9, 0x179, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x43, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x43


yo
Pipeline state at end of cycle 87:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x262, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x179, 0x0, 0x179, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x262, 0x179, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 88:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x262, 0x0, 0x262, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x179, 0x179, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x262, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x262


yo
Pipeline state at end of cycle 89:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x43, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x262, 0x262, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x179, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x179


yo
Pipeline state at end of cycle 90:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x42, 0x43, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x262, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x262


yo
Pipeline state at end of cycle 91:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x179, 0x262, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x42, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 92:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x262, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3DB, 0x179, 0x262, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x42, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x42


yo
Pipeline state at end of cycle 93:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x3DB, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x262, 0x0, 0x262, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3DB, 0x262, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 94:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x3DB, 0x0, 0x3DB, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x262, 0x262, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x3DB, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3db


yo
Pipeline state at end of cycle 95:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x42, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x3DB, 0x3DB, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x262, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x262


yo
Pipeline state at end of cycle 96:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x41, 0x42, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x3DB, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3db


yo
Pipeline state at end of cycle 97:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x262, 0x3DB, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x41, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 98:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x3DB, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x63D, 0x262, 0x3DB, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x41, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x41


yo
Pipeline state at end of cycle 99:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x63D, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x3DB, 0x0, 0x3DB, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x63D, 0x3DB, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 100:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x63D, 0x0, 0x63D, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x3DB, 0x3DB, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x63D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x63d


yo
Pipeline state at end of cycle 101:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x41, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x63D, 0x63D, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x3DB, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3db


yo
Pipeline state at end of cycle 102:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x40, 0x41, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x63D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x63d


yo
Pipeline state at end of cycle 103:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x3DB, 0x63D, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x40, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 104:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x63D, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xA18, 0x3DB, 0x63D, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x40, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x40


yo
Pipeline state at end of cycle 105:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xA18, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x63D, 0x0, 0x63D, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0xA18, 0x63D, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 106:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0xA18, 0x0, 0xA18, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x63D, 0x63D, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0xA18, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xa18


yo
Pipeline state at end of cycle 107:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x40, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0xA18, 0xA18, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x63D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x63d


yo
Pipeline state at end of cycle 108:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x3F, 0x40, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0xA18, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xa18


yo
Pipeline state at end of cycle 109:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x63D, 0xA18, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x3F, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 110:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xA18, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1055, 0x63D, 0xA18, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x3F, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3f


yo
Pipeline state at end of cycle 111:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1055, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0xA18, 0x0, 0xA18, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1055, 0xA18, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 112:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x1055, 0x0, 0x1055, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0xA18, 0xA18, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x1055, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1055


yo
Pipeline state at end of cycle 113:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x3F, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x1055, 0x1055, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0xA18, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xa18


yo
Pipeline state at end of cycle 114:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x3E, 0x3F, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x1055, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1055


yo
Pipeline state at end of cycle 115:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0xA18, 0x1055, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x3E, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 116:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1055, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1A6D, 0xA18, 0x1055, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x3E, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3e


yo
Pipeline state at end of cycle 117:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1A6D, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x1055, 0x0, 0x1055, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1A6D, 0x1055, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 118:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x1A6D, 0x0, 0x1A6D, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x1055, 0x1055, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x1A6D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1a6d


yo
Pipeline state at end of cycle 119:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x3E, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x1A6D, 0x1A6D, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x1055, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1055


yo
Pipeline state at end of cycle 120:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x3D, 0x3E, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x1A6D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1a6d


yo
Pipeline state at end of cycle 121:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x1055, 0x1A6D, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x3D, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 122:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1A6D, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x2AC2, 0x1055, 0x1A6D, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x3D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3d


yo
Pipeline state at end of cycle 123:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x2AC2, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x1A6D, 0x0, 0x1A6D, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x2AC2, 0x1A6D, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 124:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x2AC2, 0x0, 0x2AC2, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x1A6D, 0x1A6D, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x2AC2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2ac2


yo
Pipeline state at end of cycle 125:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x3D, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x2AC2, 0x2AC2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x1A6D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1a6d


yo
Pipeline state at end of cycle 126:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x3C, 0x3D, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x2AC2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2ac2


yo
Pipeline state at end of cycle 127:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x1A6D, 0x2AC2, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x3C, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 128:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x2AC2, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x452F, 0x1A6D, 0x2AC2, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x3C, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3c


yo
Pipeline state at end of cycle 129:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x452F, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x2AC2, 0x0, 0x2AC2, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x452F, 0x2AC2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 130:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x452F, 0x0, 0x452F, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x2AC2, 0x2AC2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x452F, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x452f


yo
Pipeline state at end of cycle 131:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x3C, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x452F, 0x452F, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x2AC2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2ac2


yo
Pipeline state at end of cycle 132:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x3B, 0x3C, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x452F, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x452f


yo
Pipeline state at end of cycle 133:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x2AC2, 0x452F, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x3B, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 134:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x452F, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x6FF1, 0x2AC2, 0x452F, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x3B, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3b


yo
Pipeline state at end of cycle 135:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x6FF1, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x452F, 0x0, 0x452F, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x6FF1, 0x452F, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 136:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x6FF1, 0x0, 0x6FF1, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x452F, 0x452F, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x6FF1, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x6ff1


yo
Pipeline state at end of cycle 137:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x3B, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x6FF1, 0x6FF1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x452F, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x452f


yo
Pipeline state at end of cycle 138:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x3A, 0x3B, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x6FF1, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x6ff1


yo
Pipeline state at end of cycle 139:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x452F, 0x6FF1, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x3A, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 140:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x6FF1, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xB520, 0x452F, 0x6FF1, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x3A, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3a


yo
Pipeline state at end of cycle 141:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xB520, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x6FF1, 0x0, 0x6FF1, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0xB520, 0x6FF1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 142:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0xB520, 0x0, 0xB520, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x6FF1, 0x6FF1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0xB520, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xb520


yo
Pipeline state at end of cycle 143:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x3A, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0xB520, 0xB520, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x6FF1, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x6ff1


yo
Pipeline state at end of cycle 144:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x39, 0x3A, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0xB520, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xb520


yo
Pipeline state at end of cycle 145:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x6FF1, 0xB520, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x39, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 146:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xB520, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x12511, 0x6FF1, 0xB520, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x39, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x39


yo
Pipeline state at end of cycle 147:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x12511, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0xB520, 0x0, 0xB520, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x12511, 0xB520, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 148:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x12511, 0x0, 0x12511, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0xB520, 0xB520, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x12511, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x12511


yo
Pipeline state at end of cycle 149:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x39, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x12511, 0x12511, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0xB520, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xb520


yo
Pipeline state at end of cycle 150:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x38, 0x39, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x12511, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x12511


yo
Pipeline state at end of cycle 151:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0xB520, 0x12511, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x38, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 152:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x12511, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1DA31, 0xB520, 0x12511, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x38, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x38


yo
Pipeline state at end of cycle 153:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1DA31, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x12511, 0x0, 0x12511, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1DA31, 0x12511, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 154:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x1DA31, 0x0, 0x1DA31, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x12511, 0x12511, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x1DA31, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1da31


yo
Pipeline state at end of cycle 155:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x38, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x1DA31, 0x1DA31, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x12511, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x12511


yo
Pipeline state at end of cycle 156:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x37, 0x38, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x1DA31, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1da31


yo
Pipeline state at end of cycle 157:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x12511, 0x1DA31, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x37, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 158:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1DA31, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x2FF42, 0x12511, 0x1DA31, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x37, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x37


yo
Pipeline state at end of cycle 159:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x2FF42, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x1DA31, 0x0, 0x1DA31, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x2FF42, 0x1DA31, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 160:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x2FF42, 0x0, 0x2FF42, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x1DA31, 0x1DA31, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x2FF42, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2ff42


yo
Pipeline state at end of cycle 161:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x37, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x2FF42, 0x2FF42, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x1DA31, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1da31


yo
Pipeline state at end of cycle 162:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x36, 0x37, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x2FF42, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2ff42


yo
Pipeline state at end of cycle 163:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x1DA31, 0x2FF42, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x36, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 164:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x2FF42, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x4D973, 0x1DA31, 0x2FF42, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x36, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x36


yo
Pipeline state at end of cycle 165:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x4D973, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x2FF42, 0x0, 0x2FF42, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x4D973, 0x2FF42, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 166:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x4D973, 0x0, 0x4D973, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x2FF42, 0x2FF42, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x4D973, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4d973


yo
Pipeline state at end of cycle 167:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x36, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x4D973, 0x4D973, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x2FF42, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2ff42


yo
Pipeline state at end of cycle 168:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x35, 0x36, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x4D973, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4d973


yo
Pipeline state at end of cycle 169:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x2FF42, 0x4D973, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x35, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 170:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x4D973, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7D8B5, 0x2FF42, 0x4D973, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x35, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x35


yo
Pipeline state at end of cycle 171:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x7D8B5, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x4D973, 0x0, 0x4D973, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7D8B5, 0x4D973, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 172:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x7D8B5, 0x0, 0x7D8B5, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x4D973, 0x4D973, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x7D8B5, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7d8b5


yo
Pipeline state at end of cycle 173:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x35, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x7D8B5, 0x7D8B5, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x4D973, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4d973


yo
Pipeline state at end of cycle 174:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x34, 0x35, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x7D8B5, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7d8b5


yo
Pipeline state at end of cycle 175:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x4D973, 0x7D8B5, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x34, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 176:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x7D8B5, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xCB228, 0x4D973, 0x7D8B5, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x34, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x34


yo
Pipeline state at end of cycle 177:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xCB228, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x7D8B5, 0x0, 0x7D8B5, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0xCB228, 0x7D8B5, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 178:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0xCB228, 0x0, 0xCB228, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x7D8B5, 0x7D8B5, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0xCB228, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xcb228


yo
Pipeline state at end of cycle 179:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x34, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0xCB228, 0xCB228, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x7D8B5, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7d8b5


yo
Pipeline state at end of cycle 180:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x33, 0x34, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0xCB228, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xcb228


yo
Pipeline state at end of cycle 181:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x7D8B5, 0xCB228, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x33, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 182:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xCB228, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x148ADD, 0x7D8B5, 0xCB228, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x33, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x33


yo
Pipeline state at end of cycle 183:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x148ADD, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0xCB228, 0x0, 0xCB228, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x148ADD, 0xCB228, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 184:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x148ADD, 0x0, 0x148ADD, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0xCB228, 0xCB228, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x148ADD, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x148add


yo
Pipeline state at end of cycle 185:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x33, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x148ADD, 0x148ADD, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0xCB228, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xcb228


yo
Pipeline state at end of cycle 186:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x32, 0x33, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x148ADD, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x148add


yo
Pipeline state at end of cycle 187:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0xCB228, 0x148ADD, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x32, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 188:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x148ADD, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x213D05, 0xCB228, 0x148ADD, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x32, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x32


yo
Pipeline state at end of cycle 189:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x213D05, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x148ADD, 0x0, 0x148ADD, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x213D05, 0x148ADD, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 190:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x213D05, 0x0, 0x213D05, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x148ADD, 0x148ADD, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x213D05, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x213d05


yo
Pipeline state at end of cycle 191:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x32, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x213D05, 0x213D05, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x148ADD, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x148add


yo
Pipeline state at end of cycle 192:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x31, 0x32, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x213D05, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x213d05


yo
Pipeline state at end of cycle 193:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x148ADD, 0x213D05, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x31, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 194:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x213D05, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x35C7E2, 0x148ADD, 0x213D05, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x31, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x31


yo
Pipeline state at end of cycle 195:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x35C7E2, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x213D05, 0x0, 0x213D05, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x35C7E2, 0x213D05, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 196:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x35C7E2, 0x0, 0x35C7E2, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x213D05, 0x213D05, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x35C7E2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x35c7e2


yo
Pipeline state at end of cycle 197:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x31, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x35C7E2, 0x35C7E2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x213D05, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x213d05


yo
Pipeline state at end of cycle 198:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x30, 0x31, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x35C7E2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x35c7e2


yo
Pipeline state at end of cycle 199:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x213D05, 0x35C7E2, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x30, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 200:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x35C7E2, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x5704E7, 0x213D05, 0x35C7E2, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x30, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x30


yo
Pipeline state at end of cycle 201:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x5704E7, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x35C7E2, 0x0, 0x35C7E2, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x5704E7, 0x35C7E2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 202:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x5704E7, 0x0, 0x5704E7, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x35C7E2, 0x35C7E2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x5704E7, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x5704e7


yo
Pipeline state at end of cycle 203:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x30, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x5704E7, 0x5704E7, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x35C7E2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x35c7e2


yo
Pipeline state at end of cycle 204:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x2F, 0x30, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x5704E7, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x5704e7


yo
Pipeline state at end of cycle 205:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x35C7E2, 0x5704E7, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x2F, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 206:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x5704E7, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x8CCCC9, 0x35C7E2, 0x5704E7, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x2F, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2f


yo
Pipeline state at end of cycle 207:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x8CCCC9, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x5704E7, 0x0, 0x5704E7, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x8CCCC9, 0x5704E7, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 208:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x8CCCC9, 0x0, 0x8CCCC9, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x5704E7, 0x5704E7, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x8CCCC9, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8cccc9


yo
Pipeline state at end of cycle 209:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x2F, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x8CCCC9, 0x8CCCC9, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x5704E7, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x5704e7


yo
Pipeline state at end of cycle 210:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x2E, 0x2F, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x8CCCC9, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8cccc9


yo
Pipeline state at end of cycle 211:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x5704E7, 0x8CCCC9, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x2E, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 212:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x8CCCC9, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xE3D1B0, 0x5704E7, 0x8CCCC9, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x2E, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2e


yo
Pipeline state at end of cycle 213:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xE3D1B0, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x8CCCC9, 0x0, 0x8CCCC9, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0xE3D1B0, 0x8CCCC9, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 214:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0xE3D1B0, 0x0, 0xE3D1B0, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x8CCCC9, 0x8CCCC9, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0xE3D1B0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xe3d1b0


yo
Pipeline state at end of cycle 215:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x2E, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0xE3D1B0, 0xE3D1B0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x8CCCC9, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8cccc9


yo
Pipeline state at end of cycle 216:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x2D, 0x2E, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0xE3D1B0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xe3d1b0


yo
Pipeline state at end of cycle 217:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x8CCCC9, 0xE3D1B0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x2D, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 218:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xE3D1B0, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1709E79, 0x8CCCC9, 0xE3D1B0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x2D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2d


yo
Pipeline state at end of cycle 219:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1709E79, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0xE3D1B0, 0x0, 0xE3D1B0, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1709E79, 0xE3D1B0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 220:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x1709E79, 0x0, 0x1709E79, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0xE3D1B0, 0xE3D1B0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x1709E79, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1709e79


yo
Pipeline state at end of cycle 221:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x2D, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x1709E79, 0x1709E79, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0xE3D1B0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xe3d1b0


yo
Pipeline state at end of cycle 222:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x2C, 0x2D, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x1709E79, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1709e79


yo
Pipeline state at end of cycle 223:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0xE3D1B0, 0x1709E79, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x2C, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 224:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1709E79, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x2547029, 0xE3D1B0, 0x1709E79, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x2C, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2c


yo
Pipeline state at end of cycle 225:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x2547029, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x1709E79, 0x0, 0x1709E79, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x2547029, 0x1709E79, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 226:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x2547029, 0x0, 0x2547029, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x1709E79, 0x1709E79, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x2547029, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2547029


yo
Pipeline state at end of cycle 227:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x2C, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x2547029, 0x2547029, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x1709E79, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1709e79


yo
Pipeline state at end of cycle 228:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x2B, 0x2C, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x2547029, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2547029


yo
Pipeline state at end of cycle 229:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x1709E79, 0x2547029, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x2B, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 230:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x2547029, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3C50EA2, 0x1709E79, 0x2547029, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x2B, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2b


yo
Pipeline state at end of cycle 231:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x3C50EA2, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x2547029, 0x0, 0x2547029, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3C50EA2, 0x2547029, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 232:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x3C50EA2, 0x0, 0x3C50EA2, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x2547029, 0x2547029, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x3C50EA2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3c50ea2


yo
Pipeline state at end of cycle 233:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x2B, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x3C50EA2, 0x3C50EA2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x2547029, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2547029


yo
Pipeline state at end of cycle 234:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x2A, 0x2B, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x3C50EA2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3c50ea2


yo
Pipeline state at end of cycle 235:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x2547029, 0x3C50EA2, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x2A, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 236:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x3C50EA2, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x6197ECB, 0x2547029, 0x3C50EA2, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x2A, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2a


yo
Pipeline state at end of cycle 237:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x6197ECB, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x3C50EA2, 0x0, 0x3C50EA2, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x6197ECB, 0x3C50EA2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 238:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x6197ECB, 0x0, 0x6197ECB, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x3C50EA2, 0x3C50EA2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x6197ECB, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x6197ecb


yo
Pipeline state at end of cycle 239:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x2A, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x6197ECB, 0x6197ECB, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x3C50EA2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3c50ea2


yo
Pipeline state at end of cycle 240:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x29, 0x2A, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x6197ECB, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x6197ecb


yo
Pipeline state at end of cycle 241:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x3C50EA2, 0x6197ECB, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x29, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 242:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x6197ECB, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x9DE8D6D, 0x3C50EA2, 0x6197ECB, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x29, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x29


yo
Pipeline state at end of cycle 243:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x9DE8D6D, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x6197ECB, 0x0, 0x6197ECB, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x9DE8D6D, 0x6197ECB, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 244:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x9DE8D6D, 0x0, 0x9DE8D6D, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x6197ECB, 0x6197ECB, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x9DE8D6D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x9de8d6d


yo
Pipeline state at end of cycle 245:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x29, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x9DE8D6D, 0x9DE8D6D, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x6197ECB, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x6197ecb


yo
Pipeline state at end of cycle 246:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x28, 0x29, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x9DE8D6D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x9de8d6d


yo
Pipeline state at end of cycle 247:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x6197ECB, 0x9DE8D6D, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x28, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 248:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x9DE8D6D, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xFF80C38, 0x6197ECB, 0x9DE8D6D, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x28, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x28


yo
Pipeline state at end of cycle 249:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xFF80C38, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x9DE8D6D, 0x0, 0x9DE8D6D, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0xFF80C38, 0x9DE8D6D, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 250:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0xFF80C38, 0x0, 0xFF80C38, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x9DE8D6D, 0x9DE8D6D, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0xFF80C38, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xff80c38


yo
Pipeline state at end of cycle 251:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x28, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0xFF80C38, 0xFF80C38, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x9DE8D6D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x9de8d6d


yo
Pipeline state at end of cycle 252:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x27, 0x28, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0xFF80C38, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xff80c38


yo
Pipeline state at end of cycle 253:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x9DE8D6D, 0xFF80C38, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x27, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 254:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xFF80C38, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x19D699A5, 0x9DE8D6D, 0xFF80C38, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x27, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x27


yo
Pipeline state at end of cycle 255:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x19D699A5, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0xFF80C38, 0x0, 0xFF80C38, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x19D699A5, 0xFF80C38, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 256:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x19D699A5, 0x0, 0x19D699A5, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0xFF80C38, 0xFF80C38, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x19D699A5, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x19d699a5


yo
Pipeline state at end of cycle 257:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x27, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x19D699A5, 0x19D699A5, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0xFF80C38, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xff80c38


yo
Pipeline state at end of cycle 258:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x26, 0x27, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x19D699A5, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x19d699a5


yo
Pipeline state at end of cycle 259:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0xFF80C38, 0x19D699A5, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x26, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 260:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x19D699A5, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x29CEA5DD, 0xFF80C38, 0x19D699A5, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x26, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x26


yo
Pipeline state at end of cycle 261:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x29CEA5DD, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x19D699A5, 0x0, 0x19D699A5, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x29CEA5DD, 0x19D699A5, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 262:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x29CEA5DD, 0x0, 0x29CEA5DD, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x19D699A5, 0x19D699A5, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x29CEA5DD, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x29cea5dd


yo
Pipeline state at end of cycle 263:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x26, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x29CEA5DD, 0x29CEA5DD, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x19D699A5, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x19d699a5


yo
Pipeline state at end of cycle 264:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x25, 0x26, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x29CEA5DD, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x29cea5dd


yo
Pipeline state at end of cycle 265:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x19D699A5, 0x29CEA5DD, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x25, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 266:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x29CEA5DD, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x43A53F82, 0x19D699A5, 0x29CEA5DD, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x25, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x25


yo
Pipeline state at end of cycle 267:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x43A53F82, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x29CEA5DD, 0x0, 0x29CEA5DD, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x43A53F82, 0x29CEA5DD, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 268:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x43A53F82, 0x0, 0x43A53F82, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x29CEA5DD, 0x29CEA5DD, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x43A53F82, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x43a53f82


yo
Pipeline state at end of cycle 269:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x25, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x43A53F82, 0x43A53F82, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x29CEA5DD, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x29cea5dd


yo
Pipeline state at end of cycle 270:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x24, 0x25, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x43A53F82, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x43a53f82


yo
Pipeline state at end of cycle 271:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x29CEA5DD, 0x43A53F82, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x24, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 272:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x43A53F82, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x6D73E55F, 0x29CEA5DD, 0x43A53F82, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x24, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x24


yo
Pipeline state at end of cycle 273:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x6D73E55F, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x43A53F82, 0x0, 0x43A53F82, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x6D73E55F, 0x43A53F82, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 274:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x6D73E55F, 0x0, 0x6D73E55F, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x43A53F82, 0x43A53F82, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x6D73E55F, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x6d73e55f


yo
Pipeline state at end of cycle 275:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x24, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x6D73E55F, 0x6D73E55F, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x43A53F82, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x43a53f82


yo
Pipeline state at end of cycle 276:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x23, 0x24, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x6D73E55F, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x6d73e55f


yo
Pipeline state at end of cycle 277:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x43A53F82, 0x6D73E55F, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x23, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 278:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x6D73E55F, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xB11924E1, 0x43A53F82, 0x6D73E55F, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x23, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x23


yo
Pipeline state at end of cycle 279:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xB11924E1, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x6D73E55F, 0x0, 0x6D73E55F, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0xB11924E1, 0x6D73E55F, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 280:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0xB11924E1, 0x0, 0xB11924E1, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x6D73E55F, 0x6D73E55F, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0xB11924E1, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xb11924e1


yo
Pipeline state at end of cycle 281:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x23, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0xB11924E1, 0xB11924E1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x6D73E55F, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x6d73e55f


yo
Pipeline state at end of cycle 282:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x22, 0x23, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0xB11924E1, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xb11924e1


yo
Pipeline state at end of cycle 283:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x6D73E55F, 0xB11924E1, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x22, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 284:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xB11924E1, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x11E8D0A40, 0x6D73E55F, 0xB11924E1, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x22, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x22


yo
Pipeline state at end of cycle 285:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x11E8D0A40, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0xB11924E1, 0x0, 0xB11924E1, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x11E8D0A40, 0xB11924E1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 286:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x11E8D0A40, 0x0, 0x11E8D0A40, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0xB11924E1, 0xB11924E1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x11E8D0A40, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x11e8d0a40


yo
Pipeline state at end of cycle 287:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x22, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x11E8D0A40, 0x11E8D0A40, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0xB11924E1, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xb11924e1


yo
Pipeline state at end of cycle 288:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x21, 0x22, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x11E8D0A40, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x11e8d0a40


yo
Pipeline state at end of cycle 289:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0xB11924E1, 0x11E8D0A40, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x21, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 290:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x11E8D0A40, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1CFA62F21, 0xB11924E1, 0x11E8D0A40, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x21, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x21


yo
Pipeline state at end of cycle 291:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1CFA62F21, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x11E8D0A40, 0x0, 0x11E8D0A40, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1CFA62F21, 0x11E8D0A40, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 292:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x1CFA62F21, 0x0, 0x1CFA62F21, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x11E8D0A40, 0x11E8D0A40, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x1CFA62F21, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1cfa62f21


yo
Pipeline state at end of cycle 293:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x21, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x1CFA62F21, 0x1CFA62F21, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x11E8D0A40, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x11e8d0a40


yo
Pipeline state at end of cycle 294:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x20, 0x21, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x1CFA62F21, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1cfa62f21


yo
Pipeline state at end of cycle 295:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x11E8D0A40, 0x1CFA62F21, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x20, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 296:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1CFA62F21, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x2EE333961, 0x11E8D0A40, 0x1CFA62F21, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x20, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x20


yo
Pipeline state at end of cycle 297:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x2EE333961, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x1CFA62F21, 0x0, 0x1CFA62F21, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x2EE333961, 0x1CFA62F21, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 298:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x2EE333961, 0x0, 0x2EE333961, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x1CFA62F21, 0x1CFA62F21, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x2EE333961, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2ee333961


yo
Pipeline state at end of cycle 299:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x20, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x2EE333961, 0x2EE333961, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x1CFA62F21, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1cfa62f21


yo
Pipeline state at end of cycle 300:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x1F, 0x20, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x2EE333961, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2ee333961


yo
Pipeline state at end of cycle 301:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x1CFA62F21, 0x2EE333961, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x1F, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 302:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x2EE333961, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x4BDD96882, 0x1CFA62F21, 0x2EE333961, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x1F, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1f


yo
Pipeline state at end of cycle 303:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x4BDD96882, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x2EE333961, 0x0, 0x2EE333961, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x4BDD96882, 0x2EE333961, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 304:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x4BDD96882, 0x0, 0x4BDD96882, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x2EE333961, 0x2EE333961, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x4BDD96882, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4bdd96882


yo
Pipeline state at end of cycle 305:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x1F, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x4BDD96882, 0x4BDD96882, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x2EE333961, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2ee333961


yo
Pipeline state at end of cycle 306:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x1E, 0x1F, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x4BDD96882, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4bdd96882


yo
Pipeline state at end of cycle 307:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x2EE333961, 0x4BDD96882, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x1E, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 308:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x4BDD96882, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7AC0CA1E3, 0x2EE333961, 0x4BDD96882, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x1E, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1e


yo
Pipeline state at end of cycle 309:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x7AC0CA1E3, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x4BDD96882, 0x0, 0x4BDD96882, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7AC0CA1E3, 0x4BDD96882, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 310:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x7AC0CA1E3, 0x0, 0x7AC0CA1E3, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x4BDD96882, 0x4BDD96882, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x7AC0CA1E3, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ac0ca1e3


yo
Pipeline state at end of cycle 311:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x1E, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x7AC0CA1E3, 0x7AC0CA1E3, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x4BDD96882, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4bdd96882


yo
Pipeline state at end of cycle 312:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x1D, 0x1E, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x7AC0CA1E3, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ac0ca1e3


yo
Pipeline state at end of cycle 313:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x4BDD96882, 0x7AC0CA1E3, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x1D, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 314:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x7AC0CA1E3, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xC69E60A65, 0x4BDD96882, 0x7AC0CA1E3, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x1D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1d


yo
Pipeline state at end of cycle 315:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xC69E60A65, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x7AC0CA1E3, 0x0, 0x7AC0CA1E3, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0xC69E60A65, 0x7AC0CA1E3, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 316:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0xC69E60A65, 0x0, 0xC69E60A65, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x7AC0CA1E3, 0x7AC0CA1E3, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0xC69E60A65, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xc69e60a65


yo
Pipeline state at end of cycle 317:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x1D, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0xC69E60A65, 0xC69E60A65, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x7AC0CA1E3, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ac0ca1e3


yo
Pipeline state at end of cycle 318:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x1C, 0x1D, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0xC69E60A65, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xc69e60a65


yo
Pipeline state at end of cycle 319:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x7AC0CA1E3, 0xC69E60A65, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x1C, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 320:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xC69E60A65, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1415F2AC48, 0x7AC0CA1E3, 0xC69E60A65, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x1C, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1c


yo
Pipeline state at end of cycle 321:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1415F2AC48, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0xC69E60A65, 0x0, 0xC69E60A65, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1415F2AC48, 0xC69E60A65, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 322:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x1415F2AC48, 0x0, 0x1415F2AC48, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0xC69E60A65, 0xC69E60A65, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x1415F2AC48, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1415f2ac48


yo
Pipeline state at end of cycle 323:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x1C, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x1415F2AC48, 0x1415F2AC48, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0xC69E60A65, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xc69e60a65


yo
Pipeline state at end of cycle 324:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x1B, 0x1C, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x1415F2AC48, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1415f2ac48


yo
Pipeline state at end of cycle 325:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0xC69E60A65, 0x1415F2AC48, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x1B, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 326:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1415F2AC48, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x207FD8B6AD, 0xC69E60A65, 0x1415F2AC48, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x1B, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1b


yo
Pipeline state at end of cycle 327:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x207FD8B6AD, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x1415F2AC48, 0x0, 0x1415F2AC48, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x207FD8B6AD, 0x1415F2AC48, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 328:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x207FD8B6AD, 0x0, 0x207FD8B6AD, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x1415F2AC48, 0x1415F2AC48, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x207FD8B6AD, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x207fd8b6ad


yo
Pipeline state at end of cycle 329:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x1B, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x207FD8B6AD, 0x207FD8B6AD, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x1415F2AC48, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1415f2ac48


yo
Pipeline state at end of cycle 330:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x1A, 0x1B, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x207FD8B6AD, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x207fd8b6ad


yo
Pipeline state at end of cycle 331:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x1415F2AC48, 0x207FD8B6AD, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x1A, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 332:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x207FD8B6AD, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3495CB62F5, 0x1415F2AC48, 0x207FD8B6AD, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x1A, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1a


yo
Pipeline state at end of cycle 333:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x3495CB62F5, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x207FD8B6AD, 0x0, 0x207FD8B6AD, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3495CB62F5, 0x207FD8B6AD, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 334:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x3495CB62F5, 0x0, 0x3495CB62F5, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x207FD8B6AD, 0x207FD8B6AD, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x3495CB62F5, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3495cb62f5


yo
Pipeline state at end of cycle 335:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x1A, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x3495CB62F5, 0x3495CB62F5, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x207FD8B6AD, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x207fd8b6ad


yo
Pipeline state at end of cycle 336:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x19, 0x1A, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x3495CB62F5, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3495cb62f5


yo
Pipeline state at end of cycle 337:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x207FD8B6AD, 0x3495CB62F5, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x19, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 338:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x3495CB62F5, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x5515A419A2, 0x207FD8B6AD, 0x3495CB62F5, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x19, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x19


yo
Pipeline state at end of cycle 339:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x5515A419A2, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x3495CB62F5, 0x0, 0x3495CB62F5, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x5515A419A2, 0x3495CB62F5, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 340:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x5515A419A2, 0x0, 0x5515A419A2, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x3495CB62F5, 0x3495CB62F5, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x5515A419A2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x5515a419a2


yo
Pipeline state at end of cycle 341:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x19, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x5515A419A2, 0x5515A419A2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x3495CB62F5, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3495cb62f5


yo
Pipeline state at end of cycle 342:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x18, 0x19, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x5515A419A2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x5515a419a2


yo
Pipeline state at end of cycle 343:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x3495CB62F5, 0x5515A419A2, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x18, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 344:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x5515A419A2, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x89AB6F7C97, 0x3495CB62F5, 0x5515A419A2, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x18, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x18


yo
Pipeline state at end of cycle 345:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x89AB6F7C97, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x5515A419A2, 0x0, 0x5515A419A2, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x89AB6F7C97, 0x5515A419A2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 346:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x89AB6F7C97, 0x0, 0x89AB6F7C97, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x5515A419A2, 0x5515A419A2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x89AB6F7C97, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x89ab6f7c97


yo
Pipeline state at end of cycle 347:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x18, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x89AB6F7C97, 0x89AB6F7C97, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x5515A419A2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x5515a419a2


yo
Pipeline state at end of cycle 348:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x17, 0x18, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x89AB6F7C97, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x89ab6f7c97


yo
Pipeline state at end of cycle 349:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x5515A419A2, 0x89AB6F7C97, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x17, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 350:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x89AB6F7C97, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xDEC1139639, 0x5515A419A2, 0x89AB6F7C97, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x17, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x17


yo
Pipeline state at end of cycle 351:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xDEC1139639, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x89AB6F7C97, 0x0, 0x89AB6F7C97, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0xDEC1139639, 0x89AB6F7C97, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 352:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0xDEC1139639, 0x0, 0xDEC1139639, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x89AB6F7C97, 0x89AB6F7C97, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0xDEC1139639, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xdec1139639


yo
Pipeline state at end of cycle 353:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x17, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0xDEC1139639, 0xDEC1139639, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x89AB6F7C97, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x89ab6f7c97


yo
Pipeline state at end of cycle 354:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x16, 0x17, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0xDEC1139639, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xdec1139639


yo
Pipeline state at end of cycle 355:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x89AB6F7C97, 0xDEC1139639, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x16, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 356:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xDEC1139639, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1686C8312D0, 0x89AB6F7C97, 0xDEC1139639, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x16, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x16


yo
Pipeline state at end of cycle 357:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1686C8312D0, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0xDEC1139639, 0x0, 0xDEC1139639, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1686C8312D0, 0xDEC1139639, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 358:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x1686C8312D0, 0x0, 0x1686C8312D0, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0xDEC1139639, 0xDEC1139639, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x1686C8312D0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1686c8312d0


yo
Pipeline state at end of cycle 359:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x16, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x1686C8312D0, 0x1686C8312D0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0xDEC1139639, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xdec1139639


yo
Pipeline state at end of cycle 360:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x15, 0x16, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x1686C8312D0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1686c8312d0


yo
Pipeline state at end of cycle 361:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0xDEC1139639, 0x1686C8312D0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x15, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 362:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1686C8312D0, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x2472D96A909, 0xDEC1139639, 0x1686C8312D0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x15, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x15


yo
Pipeline state at end of cycle 363:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x2472D96A909, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x1686C8312D0, 0x0, 0x1686C8312D0, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x2472D96A909, 0x1686C8312D0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 364:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x2472D96A909, 0x0, 0x2472D96A909, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x1686C8312D0, 0x1686C8312D0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x2472D96A909, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2472d96a909


yo
Pipeline state at end of cycle 365:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x15, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x2472D96A909, 0x2472D96A909, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x1686C8312D0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1686c8312d0


yo
Pipeline state at end of cycle 366:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x14, 0x15, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x2472D96A909, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2472d96a909


yo
Pipeline state at end of cycle 367:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x1686C8312D0, 0x2472D96A909, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x14, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 368:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x2472D96A909, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3AF9A19BBD9, 0x1686C8312D0, 0x2472D96A909, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x14, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x14


yo
Pipeline state at end of cycle 369:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x3AF9A19BBD9, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x2472D96A909, 0x0, 0x2472D96A909, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3AF9A19BBD9, 0x2472D96A909, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 370:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x3AF9A19BBD9, 0x0, 0x3AF9A19BBD9, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x2472D96A909, 0x2472D96A909, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x3AF9A19BBD9, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3af9a19bbd9


yo
Pipeline state at end of cycle 371:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x14, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x3AF9A19BBD9, 0x3AF9A19BBD9, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x2472D96A909, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2472d96a909


yo
Pipeline state at end of cycle 372:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x13, 0x14, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x3AF9A19BBD9, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3af9a19bbd9


yo
Pipeline state at end of cycle 373:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x2472D96A909, 0x3AF9A19BBD9, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x13, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 374:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x3AF9A19BBD9, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x5F6C7B064E2, 0x2472D96A909, 0x3AF9A19BBD9, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x13, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x13


yo
Pipeline state at end of cycle 375:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x5F6C7B064E2, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x3AF9A19BBD9, 0x0, 0x3AF9A19BBD9, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x5F6C7B064E2, 0x3AF9A19BBD9, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 376:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x5F6C7B064E2, 0x0, 0x5F6C7B064E2, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x3AF9A19BBD9, 0x3AF9A19BBD9, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x5F6C7B064E2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x5f6c7b064e2


yo
Pipeline state at end of cycle 377:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x13, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x5F6C7B064E2, 0x5F6C7B064E2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x3AF9A19BBD9, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3af9a19bbd9


yo
Pipeline state at end of cycle 378:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x12, 0x13, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x5F6C7B064E2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x5f6c7b064e2


yo
Pipeline state at end of cycle 379:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x3AF9A19BBD9, 0x5F6C7B064E2, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x12, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 380:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x5F6C7B064E2, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x9A661CA20BB, 0x3AF9A19BBD9, 0x5F6C7B064E2, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x12, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x12


yo
Pipeline state at end of cycle 381:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x9A661CA20BB, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x5F6C7B064E2, 0x0, 0x5F6C7B064E2, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x9A661CA20BB, 0x5F6C7B064E2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 382:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x9A661CA20BB, 0x0, 0x9A661CA20BB, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x5F6C7B064E2, 0x5F6C7B064E2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x9A661CA20BB, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x9a661ca20bb


yo
Pipeline state at end of cycle 383:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x12, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x9A661CA20BB, 0x9A661CA20BB, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x5F6C7B064E2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x5f6c7b064e2


yo
Pipeline state at end of cycle 384:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x11, 0x12, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x9A661CA20BB, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x9a661ca20bb


yo
Pipeline state at end of cycle 385:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x5F6C7B064E2, 0x9A661CA20BB, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x11, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 386:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x9A661CA20BB, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xF9D297A859D, 0x5F6C7B064E2, 0x9A661CA20BB, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x11, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x11


yo
Pipeline state at end of cycle 387:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xF9D297A859D, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x9A661CA20BB, 0x0, 0x9A661CA20BB, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0xF9D297A859D, 0x9A661CA20BB, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 388:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0xF9D297A859D, 0x0, 0xF9D297A859D, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x9A661CA20BB, 0x9A661CA20BB, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0xF9D297A859D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xf9d297a859d


yo
Pipeline state at end of cycle 389:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x11, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0xF9D297A859D, 0xF9D297A859D, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x9A661CA20BB, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x9a661ca20bb


yo
Pipeline state at end of cycle 390:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x10, 0x11, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0xF9D297A859D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xf9d297a859d


yo
Pipeline state at end of cycle 391:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x9A661CA20BB, 0xF9D297A859D, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x10, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 392:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xF9D297A859D, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x19438B44A658, 0x9A661CA20BB, 0xF9D297A859D, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x10, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10


yo
Pipeline state at end of cycle 393:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x19438B44A658, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0xF9D297A859D, 0x0, 0xF9D297A859D, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x19438B44A658, 0xF9D297A859D, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 394:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x19438B44A658, 0x0, 0x19438B44A658, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0xF9D297A859D, 0xF9D297A859D, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x19438B44A658, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x19438b44a658


yo
Pipeline state at end of cycle 395:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x10, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x19438B44A658, 0x19438B44A658, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0xF9D297A859D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xf9d297a859d


yo
Pipeline state at end of cycle 396:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xF, 0x10, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x19438B44A658, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x19438b44a658


yo
Pipeline state at end of cycle 397:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0xF9D297A859D, 0x19438B44A658, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xF, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 398:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x19438B44A658, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x28E0B4BF2BF5, 0xF9D297A859D, 0x19438B44A658, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0xF, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xf


yo
Pipeline state at end of cycle 399:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x28E0B4BF2BF5, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x19438B44A658, 0x0, 0x19438B44A658, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x28E0B4BF2BF5, 0x19438B44A658, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 400:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x28E0B4BF2BF5, 0x0, 0x28E0B4BF2BF5, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x19438B44A658, 0x19438B44A658, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x28E0B4BF2BF5, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x28e0b4bf2bf5


yo
Pipeline state at end of cycle 401:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0xF, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x28E0B4BF2BF5, 0x28E0B4BF2BF5, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x19438B44A658, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x19438b44a658


yo
Pipeline state at end of cycle 402:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xE, 0xF, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x28E0B4BF2BF5, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x28e0b4bf2bf5


yo
Pipeline state at end of cycle 403:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x19438B44A658, 0x28E0B4BF2BF5, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xE, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 404:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x28E0B4BF2BF5, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x42244003D24D, 0x19438B44A658, 0x28E0B4BF2BF5, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0xE, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xe


yo
Pipeline state at end of cycle 405:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x42244003D24D, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x28E0B4BF2BF5, 0x0, 0x28E0B4BF2BF5, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x42244003D24D, 0x28E0B4BF2BF5, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 406:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x42244003D24D, 0x0, 0x42244003D24D, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x28E0B4BF2BF5, 0x28E0B4BF2BF5, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x42244003D24D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x42244003d24d


yo
Pipeline state at end of cycle 407:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0xE, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x42244003D24D, 0x42244003D24D, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x28E0B4BF2BF5, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x28e0b4bf2bf5


yo
Pipeline state at end of cycle 408:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xD, 0xE, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x42244003D24D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x42244003d24d


yo
Pipeline state at end of cycle 409:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x28E0B4BF2BF5, 0x42244003D24D, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xD, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 410:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x42244003D24D, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x6B04F4C2FE42, 0x28E0B4BF2BF5, 0x42244003D24D, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0xD, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd


yo
Pipeline state at end of cycle 411:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x6B04F4C2FE42, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x42244003D24D, 0x0, 0x42244003D24D, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x6B04F4C2FE42, 0x42244003D24D, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 412:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x6B04F4C2FE42, 0x0, 0x6B04F4C2FE42, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x42244003D24D, 0x42244003D24D, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x6B04F4C2FE42, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x6b04f4c2fe42


yo
Pipeline state at end of cycle 413:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0xD, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x6B04F4C2FE42, 0x6B04F4C2FE42, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x42244003D24D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x42244003d24d


yo
Pipeline state at end of cycle 414:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xC, 0xD, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x6B04F4C2FE42, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x6b04f4c2fe42


yo
Pipeline state at end of cycle 415:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x42244003D24D, 0x6B04F4C2FE42, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xC, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 416:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x6B04F4C2FE42, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xAD2934C6D08F, 0x42244003D24D, 0x6B04F4C2FE42, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0xC, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xc


yo
Pipeline state at end of cycle 417:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xAD2934C6D08F, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x6B04F4C2FE42, 0x0, 0x6B04F4C2FE42, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0xAD2934C6D08F, 0x6B04F4C2FE42, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 418:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0xAD2934C6D08F, 0x0, 0xAD2934C6D08F, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x6B04F4C2FE42, 0x6B04F4C2FE42, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0xAD2934C6D08F, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xad2934c6d08f


yo
Pipeline state at end of cycle 419:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0xC, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0xAD2934C6D08F, 0xAD2934C6D08F, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x6B04F4C2FE42, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x6b04f4c2fe42


yo
Pipeline state at end of cycle 420:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xB, 0xC, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0xAD2934C6D08F, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xad2934c6d08f


yo
Pipeline state at end of cycle 421:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x6B04F4C2FE42, 0xAD2934C6D08F, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xB, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 422:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xAD2934C6D08F, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1182E2989CED1, 0x6B04F4C2FE42, 0xAD2934C6D08F, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0xB, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xb


yo
Pipeline state at end of cycle 423:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1182E2989CED1, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0xAD2934C6D08F, 0x0, 0xAD2934C6D08F, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1182E2989CED1, 0xAD2934C6D08F, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 424:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x1182E2989CED1, 0x0, 0x1182E2989CED1, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0xAD2934C6D08F, 0xAD2934C6D08F, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x1182E2989CED1, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1182e2989ced1


yo
Pipeline state at end of cycle 425:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0xB, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x1182E2989CED1, 0x1182E2989CED1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0xAD2934C6D08F, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xad2934c6d08f


yo
Pipeline state at end of cycle 426:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xA, 0xB, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x1182E2989CED1, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1182e2989ced1


yo
Pipeline state at end of cycle 427:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0xAD2934C6D08F, 0x1182E2989CED1, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xA, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 428:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1182E2989CED1, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1C5575E509F60, 0xAD2934C6D08F, 0x1182E2989CED1, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0xA, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xa


yo
Pipeline state at end of cycle 429:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1C5575E509F60, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x1182E2989CED1, 0x0, 0x1182E2989CED1, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1C5575E509F60, 0x1182E2989CED1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 430:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x1C5575E509F60, 0x0, 0x1C5575E509F60, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x1182E2989CED1, 0x1182E2989CED1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x1C5575E509F60, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1c5575e509f60


yo
Pipeline state at end of cycle 431:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0xA, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x1C5575E509F60, 0x1C5575E509F60, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x1182E2989CED1, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1182e2989ced1


yo
Pipeline state at end of cycle 432:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x9, 0xA, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x1C5575E509F60, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1c5575e509f60


yo
Pipeline state at end of cycle 433:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x1182E2989CED1, 0x1C5575E509F60, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x9, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 434:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1C5575E509F60, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x2DD8587DA6E31, 0x1182E2989CED1, 0x1C5575E509F60, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x9, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x9


yo
Pipeline state at end of cycle 435:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x2DD8587DA6E31, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x1C5575E509F60, 0x0, 0x1C5575E509F60, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x2DD8587DA6E31, 0x1C5575E509F60, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 436:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x2DD8587DA6E31, 0x0, 0x2DD8587DA6E31, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x1C5575E509F60, 0x1C5575E509F60, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x2DD8587DA6E31, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2dd8587da6e31


yo
Pipeline state at end of cycle 437:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x9, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x2DD8587DA6E31, 0x2DD8587DA6E31, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x1C5575E509F60, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1c5575e509f60


yo
Pipeline state at end of cycle 438:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x8, 0x9, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x2DD8587DA6E31, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2dd8587da6e31


yo
Pipeline state at end of cycle 439:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x1C5575E509F60, 0x2DD8587DA6E31, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x8, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 440:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x2DD8587DA6E31, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x4A2DCE62B0D91, 0x1C5575E509F60, 0x2DD8587DA6E31, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x8, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8


yo
Pipeline state at end of cycle 441:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x4A2DCE62B0D91, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x2DD8587DA6E31, 0x0, 0x2DD8587DA6E31, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x4A2DCE62B0D91, 0x2DD8587DA6E31, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 442:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x4A2DCE62B0D91, 0x0, 0x4A2DCE62B0D91, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x2DD8587DA6E31, 0x2DD8587DA6E31, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x4A2DCE62B0D91, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4a2dce62b0d91


yo
Pipeline state at end of cycle 443:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x8, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x4A2DCE62B0D91, 0x4A2DCE62B0D91, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x2DD8587DA6E31, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2dd8587da6e31


yo
Pipeline state at end of cycle 444:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7, 0x8, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x4A2DCE62B0D91, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4a2dce62b0d91


yo
Pipeline state at end of cycle 445:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x2DD8587DA6E31, 0x4A2DCE62B0D91, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 446:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x4A2DCE62B0D91, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x780626E057BC2, 0x2DD8587DA6E31, 0x4A2DCE62B0D91, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7


yo
Pipeline state at end of cycle 447:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x780626E057BC2, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x4A2DCE62B0D91, 0x0, 0x4A2DCE62B0D91, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x780626E057BC2, 0x4A2DCE62B0D91, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 448:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x780626E057BC2, 0x0, 0x780626E057BC2, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x4A2DCE62B0D91, 0x4A2DCE62B0D91, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x780626E057BC2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x780626e057bc2


yo
Pipeline state at end of cycle 449:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x7, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x780626E057BC2, 0x780626E057BC2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x4A2DCE62B0D91, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4a2dce62b0d91


yo
Pipeline state at end of cycle 450:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x6, 0x7, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x780626E057BC2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x780626e057bc2


yo
Pipeline state at end of cycle 451:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x4A2DCE62B0D91, 0x780626E057BC2, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x6, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 452:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x780626E057BC2, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xC233F54308953, 0x4A2DCE62B0D91, 0x780626E057BC2, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x6, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x6


yo
Pipeline state at end of cycle 453:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xC233F54308953, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x780626E057BC2, 0x0, 0x780626E057BC2, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0xC233F54308953, 0x780626E057BC2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 454:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0xC233F54308953, 0x0, 0xC233F54308953, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x780626E057BC2, 0x780626E057BC2, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0xC233F54308953, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xc233f54308953


yo
Pipeline state at end of cycle 455:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x6, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0xC233F54308953, 0xC233F54308953, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x780626E057BC2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x780626e057bc2


yo
Pipeline state at end of cycle 456:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x5, 0x6, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0xC233F54308953, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xc233f54308953


yo
Pipeline state at end of cycle 457:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x780626E057BC2, 0xC233F54308953, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x5, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 458:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0xC233F54308953, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x13A3A1C2360515, 0x780626E057BC2, 0xC233F54308953, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x5, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x5


yo
Pipeline state at end of cycle 459:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x13A3A1C2360515, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0xC233F54308953, 0x0, 0xC233F54308953, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x13A3A1C2360515, 0xC233F54308953, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 460:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x13A3A1C2360515, 0x0, 0x13A3A1C2360515, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0xC233F54308953, 0xC233F54308953, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x13A3A1C2360515, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x13a3a1c2360515


yo
Pipeline state at end of cycle 461:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x5, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x13A3A1C2360515, 0x13A3A1C2360515, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0xC233F54308953, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xc233f54308953


yo
Pipeline state at end of cycle 462:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x4, 0x5, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x13A3A1C2360515, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x13a3a1c2360515


yo
Pipeline state at end of cycle 463:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0xC233F54308953, 0x13A3A1C2360515, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x4, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 464:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x13A3A1C2360515, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1FC6E116668E68, 0xC233F54308953, 0x13A3A1C2360515, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x4, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4


yo
Pipeline state at end of cycle 465:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1FC6E116668E68, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x13A3A1C2360515, 0x0, 0x13A3A1C2360515, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1FC6E116668E68, 0x13A3A1C2360515, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 466:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x1FC6E116668E68, 0x0, 0x1FC6E116668E68, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x13A3A1C2360515, 0x13A3A1C2360515, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x1FC6E116668E68, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1fc6e116668e68


yo
Pipeline state at end of cycle 467:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x4, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x1FC6E116668E68, 0x1FC6E116668E68, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x13A3A1C2360515, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x13a3a1c2360515


yo
Pipeline state at end of cycle 468:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x3, 0x4, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x1FC6E116668E68, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1fc6e116668e68


yo
Pipeline state at end of cycle 469:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x13A3A1C2360515, 0x1FC6E116668E68, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x3, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 470:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x1FC6E116668E68, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x336A82D89C937D, 0x13A3A1C2360515, 0x1FC6E116668E68, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x3, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3


yo
Pipeline state at end of cycle 471:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x336A82D89C937D, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x1FC6E116668E68, 0x0, 0x1FC6E116668E68, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x336A82D89C937D, 0x1FC6E116668E68, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 472:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x336A82D89C937D, 0x0, 0x336A82D89C937D, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x1FC6E116668E68, 0x1FC6E116668E68, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x336A82D89C937D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x336a82d89c937d


yo
Pipeline state at end of cycle 473:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x3, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x336A82D89C937D, 0x336A82D89C937D, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x1FC6E116668E68, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1fc6e116668e68


yo
Pipeline state at end of cycle 474:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x2, 0x3, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x336A82D89C937D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x336a82d89c937d


yo
Pipeline state at end of cycle 475:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x1FC6E116668E68, 0x336A82D89C937D, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x2, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 476:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x336A82D89C937D, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x533163EF0321E5, 0x1FC6E116668E68, 0x336A82D89C937D, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x2, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2


yo
Pipeline state at end of cycle 477:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x533163EF0321E5, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x336A82D89C937D, 0x0, 0x336A82D89C937D, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x533163EF0321E5, 0x336A82D89C937D, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 478:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x533163EF0321E5, 0x0, 0x533163EF0321E5, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x336A82D89C937D, 0x336A82D89C937D, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x533163EF0321E5, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x533163ef0321e5


yo
Pipeline state at end of cycle 479:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x2, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x533163EF0321E5, 0x533163EF0321E5, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x336A82D89C937D, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x336a82d89c937d


yo
Pipeline state at end of cycle 480:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x1, 0x2, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x533163EF0321E5, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x533163ef0321e5


yo
Pipeline state at end of cycle 481:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x336A82D89C937D, 0x533163EF0321E5, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x1, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 482:
F: ORR   [PC, insn_bits] = [00400100,  AA0303E2], seq_succ_PC: 0x400104, pred_PC: 0x400104, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x533163EF0321E5, 0x0], alu_op: OR_OP, cond: NE, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x869BE6C79FB562, 0x336A82D89C937D, 0x533163EF0321E5, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x1, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1


yo
Pipeline state at end of cycle 483:
F: B     [PC, insn_bits] = [00400104,  17FFFFF8], seq_succ_PC: 0x400108, pred_PC: 0x4000E4, status: BUB
D: ORR   [val_a, val_b, imm] = [0x0, 0x869BE6C79FB562, 0x0], alu_op: OR_OP, cond: NE, dst: X2, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ORR   [val_ex, a, b, imm, hw] = [0x533163EF0321E5, 0x0, 0x533163EF0321E5, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x869BE6C79FB562, 0x533163EF0321E5, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 484:
F: SUBS  [PC, insn_bits] = [004000E4,  EB040021], seq_succ_PC: 0x4000E8, pred_PC: 0x4000E8, status: BUB
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ORR   [val_ex, a, b, imm, hw] = [0x869BE6C79FB562, 0x0, 0x869BE6C79FB562, 0x0, 0x0], alu_op: OR_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ORR   [val_ex, val_b, val_mem] = [0x533163EF0321E5, 0x533163EF0321E5, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x869BE6C79FB562, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x869be6c79fb562


yo
Pipeline state at end of cycle 485:
F: B.cond [PC, insn_bits] = [004000E8,  54000081], seq_succ_PC: 0x4000EC, pred_PC: 0x4000F8, status: BUB
D: SUBS  [val_a, val_b, imm] = [0x1, 0x1, 0x0], alu_op: MINUS_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ORR   [val_ex, val_b, val_mem] = [0x869BE6C79FB562, 0x869BE6C79FB562, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X0, 0x533163EF0321E5, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x533163ef0321e5


yo
Pipeline state at end of cycle 486:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x0, 0x1, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ORR   [dst, val_ex, val_mem] = [X2, 0x869BE6C79FB562, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x869be6c79fb562


yo
Pipeline state at end of cycle 487:
F: ORR   [PC, insn_bits] = [004000FC,  AA0203E0], seq_succ_PC: 0x400100, pred_PC: 0x400100, status: BUB
D: ADDS  [val_a, val_b, imm] = [0x533163EF0321E5, 0x869BE6C79FB562, 0x0], alu_op: PLUS_OP, cond: NE, dst: X3, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x0, 0x1, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 488:
F: MVN   [PC, insn_bits] = [00400100,  AA3F03E1], seq_succ_PC: 0x4000F0, pred_PC: 0x4000F0, status: BUB
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0


yo
Pipeline state at end of cycle 489:
F: STUR  [PC, insn_bits] = [004000F0,  F8000020], seq_succ_PC: 0x4000F4, pred_PC: 0x4000F4, status: BUB
D: MVN   [val_a, val_b, imm] = [0x0, 0x7FFFFFFF8, 0x0], alu_op: NEG_OP, cond: EQ, dst: X1, status: BUB
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 490:
F: RET   [PC, insn_bits] = [004000F4,  D65F03C0], seq_succ_PC: 0x4000F8, pred_PC: 0x4000F8, status: BUB
D: STUR  [val_a, val_b, imm] = [0xFFFFFFF800000007, 0x533163EF0321E5, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: MVN   [val_ex, a, b, imm, hw] = [0xFFFFFFF800000007, 0x0, 0x7FFFFFFF8, 0x0, 0x0], alu_op: NEG_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 491:
F: ADDS  [PC, insn_bits] = [004000F8,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: BUB
D: RET   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0xFFFFFFF800000007, 0xFFFFFFF800000007, 0x533163EF0321E5, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: MVN   [val_ex, val_b, val_mem] = [0xFFFFFFF800000007, 0x7FFFFFFF8, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


yo
Pipeline state at end of cycle 492:
F: HLT   [PC, insn_bits] = [004000FC,  D4400000], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: HLT
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0xFFFFFFF800000007, 0x533163EF0321E5, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: MVN   [dst, val_ex, val_mem] = [X1, 0xFFFFFFF800000007, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffff800000007


yo
Pipeline state at end of cycle 493:
F: ADDS  [PC, insn_bits] = [004000FC,  AB020003], seq_succ_PC: 0x4000FC, pred_PC: 0x4000FC, status: HLT
D: HLT   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: HLT
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0xFFFFFFF800000007, 0x0], status: ADR
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfffffff800000007


Run ended at Thu Apr  6 21:15:54 2023

[1mGoodbye!

[0m