Model {
  Name			  "simpledemo01"
  Version		  7.6
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    3
    Inport {
      BusObject		      ""
      SignalName	      "SigA"
      Name		      "SigA"
    }
    Inport {
      BusObject		      ""
      SignalName	      "SigB"
      Name		      "SigB"
    }
    Inport {
      BusObject		      ""
      SignalName	      "SigC"
      Name		      "SigC"
    }
    NumRootOutports	    1
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      SignalName	      "SigD"
      Name		      "SigD"
    }
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.6"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "Shift_JIS"
  PreLoadFcn		  "ParamA=1;\nParamB=2;"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Sat Apr 21 11:44:25 2012"
  Creator		  "itoy"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "itoy"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Jul 17 16:48:47 2012"
  RTWModifiedTimeStamp	  264444444
  ModelVersionFormat	  "1.%<AutoIncrement:6>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  on
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "Auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  off
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "StructureWithTime"
	  SaveOutput		  off
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  off
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode on
	  LifeSpan		  "1"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Enable All"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "Warning"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  SystemTargetFile	  "ert.tlc"
	  GenCodeOnly		  on
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "ert_default_tmf"
	  Description		  "Real-Time Workshop Embedded Coder"
	  GenerateReport	  on
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ProcessScript		  "ert_make_rtw_hook"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport on
	  LaunchReport		  on
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  on
	  GenerateTraceReport	  on
	  GenerateTraceReportSl	  on
	  GenerateTraceReportSf	  on
	  GenerateTraceReportEml  on
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses off
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.ERTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   on
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Use local settings"
	      CombineOutputUpdateFcns on
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   on
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    on
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      off
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   off
	      SupportNonInlinedSFcns  off
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant on
	      CPPClassGenCompliant    on
	      AutosarCompliant	      off
	      GenerateErtSFunction    off
	      CreateSILPILBlock	      "None"
	      GenerateASAP2	      off
	      ExtMode		      off
	      ExtModeTransport	      0
	      ExtModeStaticAlloc      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTesting	      off
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      InlinedParameterPlacement	"Hierarchical"
	      TargetOS		      "BareBoardExample"
	      MultiInstanceErrorCode  "Error"
	      RateGroupingCode	      on
	      RootIOFormat	      "Individual arguments"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      ERTSrcFileBannerTemplate "ert_code_template.cgt"
	      ERTHdrFileBannerTemplate "ert_code_template.cgt"
	      ERTDataSrcFileTemplate  "ert_code_template.cgt"
	      ERTDataHdrFileTemplate  "ert_code_template.cgt"
	      ERTCustomFileTemplate   "example_file_process.tlc"
	      CoverageDialogOpen      "off"
	      ModuleNamingRule	      "Unspecified"
	      SignalDisplayLevel      10
	      ParamTuneLevel	      10
	      GlobalDataDefinition    "Auto"
	      DataDefinitionFile      "global.c"
	      GlobalDataReference     "Auto"
	      ERTFilePackagingFormat  "Modular"
	      DataReferenceFile	      "global.h"
	      GRTInterface	      off
	      PreserveExpressionOrder off
	      PreserveIfCondition     off
	      ConvertIfToSwitch	      off
	      PreserveExternInFcnDecls on
	      EnableUserReplacementTypes off
	      Array {
		Type			"Struct"
		Dimension		1
		MATStruct {
		  double		  ""
		  single		  ""
		  int32			  ""
		  int16			  ""
		  int8			  ""
		  uint32		  ""
		  uint16		  ""
		  uint8			  ""
		  boolean		  ""
		  int			  ""
		  uint			  ""
		  char			  ""
		}
		PropName		"ReplacementTypes"
	      }
	      MemSecPackage	      "--- None ---"
	      MemSecDataConstants     "Default"
	      MemSecDataIO	      "Default"
	      MemSecDataInternal      "Default"
	      MemSecDataParameters    "Default"
	      MemSecFuncInitTerm      "Default"
	      MemSecFuncExecute	      "Default"
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  12
	  Version		  "1.10.0"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    ""
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 400, 210, 1280, 840 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "MS UI Gothic"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "MS UI Gothic"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "MS UI Gothic"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
  }
  System {
    Name		    "simpledemo01"
    Location		    [692, 89, 1398, 614]
    Open		    on
    ModelBrowserVisibility  on
    ModelBrowserWidth	    212
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "20"
    Block {
      BlockType		      Inport
      Name		      "SigA"
      SID		      "2"
      Position		      [175, 278, 205, 292]
      FontName		      "‚l‚r ƒSƒVƒbƒN"
      FontSize		      12
      IconDisplay	      "Port number"
      Port {
	PortNumber		1
	Name			"SigA"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Inport
      Name		      "SigB"
      SID		      "8"
      Position		      [170, 333, 200, 347]
      FontName		      "‚l‚r ƒSƒVƒbƒN"
      FontSize		      12
      Port		      "2"
      IconDisplay	      "Port number"
      Port {
	PortNumber		1
	Name			"SigB"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Inport
      Name		      "SigC"
      SID		      "9"
      Position		      [170, 388, 200, 402]
      FontName		      "‚l‚r ƒSƒVƒbƒN"
      FontSize		      12
      Port		      "3"
      IconDisplay	      "Port number"
      Port {
	PortNumber		1
	Name			"SigC"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "PropertySpecification"
      SID		      "13"
      Tag		      "VerificationSubsystem"
      Ports		      [4]
      Position		      [595, 32, 795, 148]
      LibraryVersion	      "1.41"
      UserDataPersistent      on
      UserData		      "DataTag0"
      DisableCoverage	      on
      CopyFcn		      "sldvsubsys('copy');                \n set_param(gcb,'LinkStatus','none')"
      LoadFcn		      "sldvsubsys('check')"
      PreSaveFcn	      "set_param(gcb,'SimViewingDevice','on');\nsldvsubsys('check');                   "
      OpenFcn		      "PropertySpecificationUI('Block',gcb)"
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      SimViewingDevice	      on
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "VerificationSubsystem"
      MaskDescription	      "aa"
      MaskHelp		      "helpview(fullfile(docroot,'toolbox','sldv','sldv.map'),'verificationsubsystem')"
      MaskInitialization      "sldvsubsys('maskInit');"
      MaskSelfModifiable      on
      MaskDisplay	      "image(imread('sldvicon_versubsys.png','BackGroundColor',[1 1 1]),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"PropertySpecification"
	Location		[618, 149, 1191, 437]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"35"
	Block {
	  BlockType		  Inport
	  Name			  "SigA"
	  SID			  "13:21"
	  Position		  [20, 28, 50, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "SigB"
	  SID			  "13:23"
	  Position		  [20, 68, 50, 82]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "SigC"
	  SID			  "13:25"
	  Position		  [20, 108, 50, 122]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "SigD"
	  SID			  "13:27"
	  Position		  [20, 148, 50, 162]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "EQ001"
	  SID			  "13:29"
	  Tag			  "CustomScope"
	  Ports			  [4, 1]
	  Position		  [220, 29, 545, 111]
	  LibraryVersion	  "1.41"
	  UserDataPersistent	  on
	  UserData		  "DataTag1"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "sldvLiteralTemporalLogicLib"
	  MaskDescription	  "sldvLiteralTemporalLogiclib\n"
	  MaskPromptString	  "“ü—Í•Ï”|ƒpƒ‰ƒ[ƒ^•Ï”|ŒŸ¸Ž®"
	  MaskStyleString	  "edit,edit,edit"
	  MaskVariables		  "InputVar=&1;ParamVar=&2;VerifEq=&3;"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskInitialization	  "literalEq2SimulinkCallback(gcb,InputVar,ParamVar,VerifEq)\n"
	  MaskSelfModifiable	  on
	  MaskDisplay		  "disp(VerifEq)"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "SigA,SigB,SigC,SigD|ParamA,ParamB|SigA > 0 && ( SigB + SigC < ParamA) ==> SigD == ParamB "
	  System {
	    Name		    "EQ001"
	    Location		    [618, 149, 1423, 683]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "175"
	    Block {
	      BlockType		      Inport
	      Name		      "SigA"
	      SID		      "13:29:170"
	      Position		      [240, 63, 270, 77]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "SigB"
	      SID		      "13:29:174"
	      Position		      [120, 203, 150, 217]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "SigC"
	      SID		      "13:29:175"
	      Position		      [120, 273, 150, 287]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "SigD"
	      SID		      "13:29:168"
	      Position		      [360, 203, 390, 217]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add"
	      SID		      "13:29:172"
	      Ports		      [2, 1]
	      Position		      [240, 202, 270, 233]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      SID		      "13:29:171"
	      Position		      [240, 125, 270, 155]
	      ShowName		      off
	      Value		      "0"
	      OutDataTypeStr	      "Inherit: Inherit via back propagation"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Implies"
	      SID		      "13:29:163"
	      Ports		      [2, 1]
	      Position		      [600, 69, 665, 116]
	      LibraryVersion	      "1.47"
	      SourceBlock	      "sldvlib/Implies"
	      SourceType	      "Design Verifier Implies"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "LogicOp"
	      SID		      "13:29:164"
	      Ports		      [2, 1]
	      Position		      [480, 67, 510, 98]
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "ParamA"
	      SID		      "13:29:173"
	      Position		      [240, 265, 275, 295]
	      Value		      "ParamA"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "ParamB"
	      SID		      "13:29:169"
	      Position		      [360, 265, 395, 295]
	      Value		      "ParamB"
	    }
	    Block {
	      BlockType		      RelationalOperator
	      Name		      "RelOp"
	      SID		      "13:29:165"
	      Ports		      [2, 1]
	      Position		      [480, 202, 510, 233]
	      Operator		      "=="
	      InputSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      RelationalOperator
	      Name		      "RelOp1"
	      SID		      "13:29:166"
	      Ports		      [2, 1]
	      Position		      [360, 62, 390, 93]
	      Operator		      ">"
	      InputSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      RelationalOperator
	      Name		      "RelOp2"
	      SID		      "13:29:167"
	      Ports		      [2, 1]
	      Position		      [360, 207, 390, 238]
	      Operator		      "<"
	      InputSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      SID		      "13:29:162"
	      Position		      [720, 83, 750, 97]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Implies"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SigB"
	      SrcPort		      1
	      DstBlock		      "Add"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "LogicOp"
	      SrcPort		      1
	      DstBlock		      "Implies"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "RelOp1"
	      SrcPort		      1
	      DstBlock		      "LogicOp"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SigD"
	      SrcPort		      1
	      DstBlock		      "RelOp"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SigA"
	      SrcPort		      1
	      DstBlock		      "RelOp1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Add"
	      SrcPort		      1
	      DstBlock		      "RelOp2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ParamA"
	      SrcPort		      1
	      Points		      [30, 0; 0, -50]
	      DstBlock		      "RelOp2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ParamB"
	      SrcPort		      1
	      Points		      [30, 0; 0, -55]
	      DstBlock		      "RelOp"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "SigC"
	      SrcPort		      1
	      Points		      [35, 0; 0, -55]
	      DstBlock		      "Add"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [35, 0; 0, -55]
	      DstBlock		      "RelOp1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "RelOp"
	      SrcPort		      1
	      Points		      [35, 0; 0, -110]
	      DstBlock		      "Implies"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "RelOp2"
	      SrcPort		      1
	      Points		      [65, 0; 0, -130]
	      DstBlock		      "LogicOp"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Proof001"
	  SID			  "13:30"
	  Ports			  [1]
	  Position		  [580, 57, 605, 83]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "%<intervals>"
	  LibraryVersion	  "1.47"
	  SourceBlock		  "sldvlib/Proof Objective"
	  SourceType		  "Design Verifier Proof Objective"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  enabled		  on
	  customAVTBlockType	  "Proof Objective"
	  intervals		  "true"
	  dispValues		  on
	  outEnabled		  off
	  enableStopSim		  off
	}
	Block {
	  BlockType		  From
	  Name			  "SigA_from"
	  SID			  "13:32"
	  Position		  [145, 33, 195, 47]
	  ShowName		  off
	  GotoTag		  "SigA"
	}
	Block {
	  BlockType		  Goto
	  Name			  "SigA_goto"
	  SID			  "13:22"
	  Position		  [70, 28, 120, 42]
	  ShowName		  off
	  GotoTag		  "SigA"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  From
	  Name			  "SigB_from"
	  SID			  "13:33"
	  Position		  [145, 53, 195, 67]
	  ShowName		  off
	  GotoTag		  "SigB"
	}
	Block {
	  BlockType		  Goto
	  Name			  "SigB_goto"
	  SID			  "13:24"
	  Position		  [70, 68, 120, 82]
	  ShowName		  off
	  GotoTag		  "SigB"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  From
	  Name			  "SigC_from"
	  SID			  "13:34"
	  Position		  [145, 73, 195, 87]
	  ShowName		  off
	  GotoTag		  "SigC"
	}
	Block {
	  BlockType		  Goto
	  Name			  "SigC_goto"
	  SID			  "13:26"
	  Position		  [70, 108, 120, 122]
	  ShowName		  off
	  GotoTag		  "SigC"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  From
	  Name			  "SigD_from"
	  SID			  "13:35"
	  Position		  [145, 93, 195, 107]
	  ShowName		  off
	  GotoTag		  "SigD"
	}
	Block {
	  BlockType		  Goto
	  Name			  "SigD_goto"
	  SID			  "13:28"
	  Position		  [70, 148, 120, 162]
	  ShowName		  off
	  GotoTag		  "SigD"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "TestObj001"
	  SID			  "13:31"
	  Ports			  [1]
	  Position		  [580, 97, 605, 123]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "%<intervals>"
	  LibraryVersion	  "1.47"
	  SourceBlock		  "sldvlib/Test Objective"
	  SourceType		  "Design Verifier Test Objective"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  enabled		  off
	  customAVTBlockType	  "Test Objective"
	  intervals		  "true"
	  dispValues		  on
	  outEnabled		  off
	}
	Line {
	  SrcBlock		  "SigA"
	  SrcPort		  1
	  DstBlock		  "SigA_goto"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SigB"
	  SrcPort		  1
	  DstBlock		  "SigB_goto"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SigC"
	  SrcPort		  1
	  DstBlock		  "SigC_goto"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SigD"
	  SrcPort		  1
	  DstBlock		  "SigD_goto"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SigA_from"
	  SrcPort		  1
	  DstBlock		  "EQ001"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SigB_from"
	  SrcPort		  1
	  DstBlock		  "EQ001"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SigC_from"
	  SrcPort		  1
	  DstBlock		  "EQ001"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "SigD_from"
	  SrcPort		  1
	  DstBlock		  "EQ001"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "EQ001"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Proof001"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0; 0, 40]
	    DstBlock		    "TestObj001"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem"
      SID		      "3"
      Ports		      [3, 1]
      Position		      [380, 258, 510, 422]
      FontName		      "‚l‚r ƒSƒVƒbƒN"
      FontSize		      12
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Port {
	PortNumber		1
	Name			"SigD"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"Subsystem"
	Location		[433, 383, 1295, 757]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	212
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "SigA"
	  SID			  "4"
	  Position		  [110, 103, 140, 117]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "SigB"
	  SID			  "6"
	  Position		  [110, 168, 140, 182]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "SigC"
	  SID			  "7"
	  Position		  [110, 208, 140, 222]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "18"
	  Ports			  [2, 1]
	  Position		  [325, 156, 360, 234]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant"
	  SID			  "16"
	  Ports			  [1, 1]
	  Position		  [325, 95, 355, 125]
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  relop			  ">="
	  const			  "0"
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  on
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "14"
	  Position		  [175, 258, 275, 292]
	  ShowName		  off
	  Value			  "ParamA"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "15"
	  Position		  [495, 63, 595, 97]
	  ShowName		  off
	  Value			  "ParamB"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  SID			  "17"
	  Ports			  [2, 1]
	  Position		  [495, 102, 525, 133]
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  SID			  "19"
	  Ports			  [2, 1]
	  Position		  [405, 187, 435, 218]
	  Operator		  "<="
	  InputSameDT		  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  "20"
	  Position		  [630, 60, 690, 180]
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "SigD"
	  SID			  "5"
	  Position		  [760, 113, 790, 127]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "SigB"
	  SrcPort		  1
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SigC"
	  SrcPort		  1
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SigA"
	  SrcPort		  1
	  DstBlock		  "Compare\nTo Constant"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [100, 0]
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "Relational\nOperator"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [235, 0]
	    DstBlock		    "Switch"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  Points		  [20, 0; 0, -80]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  DstBlock		  "SigD"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Outport
      Name		      "SigD"
      SID		      "10"
      Position		      [680, 333, 710, 347]
      FontName		      "‚l‚r ƒSƒVƒbƒN"
      FontSize		      12
      IconDisplay	      "Port number"
    }
    Line {
      Name		      "SigA"
      FontName		      "‚l‚r ƒSƒVƒbƒN"
      FontSize		      12
      SrcBlock		      "SigA"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	Labels			[1, 0]
	DstBlock		"Subsystem"
	DstPort			1
      }
      Branch {
	Labels			[0, 0]
	Points			[150, 0; 0, -240]
	DstBlock		"PropertySpecification"
	DstPort			1
      }
    }
    Line {
      Name		      "SigB"
      FontName		      "‚l‚r ƒSƒVƒbƒN"
      FontSize		      12
      SrcBlock		      "SigB"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	Labels			[1, 0]
	DstBlock		"Subsystem"
	DstPort			2
      }
      Branch {
	Labels			[0, 0]
	Points			[130, 0; 0, -265]
	DstBlock		"PropertySpecification"
	DstPort			2
      }
    }
    Line {
      Name		      "SigC"
      FontName		      "‚l‚r ƒSƒVƒbƒN"
      FontSize		      12
      SrcBlock		      "SigC"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	Labels			[1, 0]
	DstBlock		"Subsystem"
	DstPort			3
      }
      Branch {
	Labels			[0, 0]
	Points			[80, 0; 0, -290]
	DstBlock		"PropertySpecification"
	DstPort			3
      }
    }
    Line {
      Name		      "SigD"
      FontName		      "‚l‚r ƒSƒVƒbƒN"
      FontSize		      12
      SrcBlock		      "Subsystem"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	Labels			[1, 0]
	DstBlock		"SigD"
	DstPort			1
      }
      Branch {
	Labels			[0, 0]
	Points			[30, 0; 0, -205]
	DstBlock		"PropertySpecification"
	DstPort			4
      }
    }
  }
}
MatData {
  NumRecords		  2
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    : $   8    (     @         %    \"     $    !     0         %  0 #     $    D    26YP=7"
    "1687)3='( 4&%R86U687)3='( 5F5R:69%<5-T<@        X   !(    !@    @    $          4    (     0   !,    !         !  "
    "   3    4VEG02Q3:6=\"+%-I9T,L4VEG1       #@   $     &    \"     0         !0    @    !    #0    $         $     T "
    "  !087)A;4$L4&%R86U\"    #@   &@    &    \"     0         !0    @    !    -P    $         $    #<   !3:6=!(#X@,\" "
    "F)B H(%-I9T(@*R!3:6=#(#P@4&%R86U!*2 ]/3X@4VEG1\" ]/2!087)A;4(@  "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    T ,   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    ;W!T  "
    "  <')O<',       X   #0    !@    @    \"          4    (     0    $    !          4 !  -     0   !H   !I<U)-20     "
    "     17AC96Q+97EW;W)D          X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #@  "
    "  &    \"     0         !0    @    !    !P    $         $     <   !>/%!23U ^  X   \"H @  !@    @    \"          4 "
    "   (     0    $    !          4 !  .     0   '    !$97-C<FEP=&EO;@   $5Q=6%T:6]N        4')O;V9O<D%S<W5M90!I<T5N86"
    ")L90       &EG;F]R95-T97!S    4DU)              !\";&]C:U!A=&AS     $%R96$             #@   #     &    \"     0   "
    "      !0    @               $         $          .    :     8    (    !          %    \"     $    W     0         "
    "0    -P   %-I9T$@/B P(\"8F(\"@@4VEG0B K(%-I9T,@/\"!087)A;4$I(#T]/B!3:6=$(#T](%!A<F%M0B  #@   #     &    \"     0  "
    "       !0    @    !     @    $         $  \" %!/   .    ,     8    (    \"0(        %    \"     $    !     0      "
    "   \"  $  0    X    X    !@    @    &          4    (     0    $    !          D    (               .    ,     8  "
    "  (    !@         %    \"                0         )          X    P    !@    @    !          4    (     0    $   "
    " !          X         #@   #     &    \"     8         !0    @               $         \"0         "
  }
}
