// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _StreamingMatrixVecto_1_HH_
#define _StreamingMatrixVecto_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "BlackBoxJam_mul_24s_24s_48_4_1.h"
#include "BlackBoxJam_mul_mul_16s_24s_24_3_1.h"
#include "BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1.h"
#include "StreamingMatrixVecto_1_inputBuf_V.h"

namespace ap_rtl {

struct StreamingMatrixVecto_1 : public sc_module {
    // Port declarations 28
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<8> > in_V_V_dout;
    sc_in< sc_logic > in_V_V_empty_n;
    sc_out< sc_logic > in_V_V_read;
    sc_out< sc_lv<1> > out_V_V_din;
    sc_in< sc_logic > out_V_V_full_n;
    sc_out< sc_logic > out_V_V_write;
    sc_out< sc_lv<15> > weightMem_V_address0;
    sc_out< sc_logic > weightMem_V_ce0;
    sc_in< sc_lv<8> > weightMem_V_q0;
    sc_out< sc_lv<9> > thresMem_V_address0;
    sc_out< sc_logic > thresMem_V_ce0;
    sc_in< sc_lv<24> > thresMem_V_q0;
    sc_out< sc_lv<9> > alphaMem_V_address0;
    sc_out< sc_logic > alphaMem_V_ce0;
    sc_in< sc_lv<24> > alphaMem_V_q0;
    sc_in< sc_lv<24> > means_in7_V_0;
    sc_in< sc_lv<24> > means_in7_V_1;
    sc_in< sc_lv<24> > means_out7_V_0;


    // Module declarations
    StreamingMatrixVecto_1(sc_module_name name);
    SC_HAS_PROCESS(StreamingMatrixVecto_1);

    ~StreamingMatrixVecto_1();

    sc_trace_file* mVcdFile;

    StreamingMatrixVecto_1_inputBuf_V* inputBuf_V_U;
    BlackBoxJam_mul_24s_24s_48_4_1<1,4,24,24,48>* BlackBoxJam_mul_24s_24s_48_4_1_U610;
    BlackBoxJam_mul_mul_16s_24s_24_3_1<1,3,16,24,24>* BlackBoxJam_mul_mul_16s_24s_24_3_1_U611;
    BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1<1,3,16,24,24,24>* BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1_U612;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > in_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_reg_733;
    sc_signal< sc_lv<1> > tmp_s_reg_753;
    sc_signal< sc_logic > out_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<1> > exitcond_reg_733_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_26_reg_768;
    sc_signal< sc_lv<1> > tmp_26_reg_768_pp0_iter8_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > exitcond_reg_733_pp0_iter9_reg;
    sc_signal< sc_lv<32> > nf_reg_206;
    sc_signal< sc_lv<16> > i6_reg_218;
    sc_signal< sc_lv<1> > tmp_fu_262_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<2> > in_idx_2_fu_268_p2;
    sc_signal< sc_lv<1> > exitcond_fu_314_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_predicate_op75_read_state5;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter8;
    sc_signal< bool > ap_predicate_op161_write_state21;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_reg_733_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_reg_733_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_reg_733_pp0_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_reg_733_pp0_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_reg_733_pp0_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_reg_733_pp0_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_reg_733_pp0_iter7_reg;
    sc_signal< sc_lv<16> > i_fu_320_p2;
    sc_signal< sc_lv<16> > i_reg_737;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > sf_load_reg_742;
    sc_signal< sc_lv<32> > sf_3_fu_326_p2;
    sc_signal< sc_lv<32> > sf_3_reg_747;
    sc_signal< sc_lv<1> > tmp_s_fu_332_p2;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state16_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state20_pp0_stage1_iter8;
    sc_signal< bool > ap_predicate_op165_write_state22;
    sc_signal< bool > ap_block_state22_pp0_stage1_iter9;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > tmp_s_reg_753_pp0_iter1_reg;
    sc_signal< sc_lv<32> > sf_load_6_reg_757;
    sc_signal< sc_lv<32> > tmp_22_fu_344_p2;
    sc_signal< sc_lv<32> > tmp_22_reg_763;
    sc_signal< sc_lv<1> > tmp_26_fu_349_p2;
    sc_signal< sc_lv<1> > tmp_26_reg_768_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_26_reg_768_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_26_reg_768_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_26_reg_768_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_26_reg_768_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_26_reg_768_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_26_reg_768_pp0_iter7_reg;
    sc_signal< sc_lv<32> > nf_3_fu_358_p2;
    sc_signal< sc_lv<8> > tmp_V_reg_782;
    sc_signal< sc_lv<64> > tmp_27_fu_372_p1;
    sc_signal< sc_lv<64> > tmp_27_reg_793;
    sc_signal< sc_lv<64> > tmp_27_reg_793_pp0_iter2_reg;
    sc_signal< sc_lv<64> > tmp_27_reg_793_pp0_iter3_reg;
    sc_signal< sc_lv<64> > tmp_27_reg_793_pp0_iter4_reg;
    sc_signal< sc_lv<64> > tmp_27_reg_793_pp0_iter5_reg;
    sc_signal< sc_lv<64> > tmp_27_reg_793_pp0_iter6_reg;
    sc_signal< sc_lv<32> > p_nf_1_fu_382_p3;
    sc_signal< sc_lv<32> > p_nf_1_reg_799;
    sc_signal< sc_lv<8> > inputBuf_V_q0;
    sc_signal< sc_lv<8> > inputBuf_V_load_reg_804;
    sc_signal< sc_lv<8> > weightMem_V_load_reg_809;
    sc_signal< sc_lv<1> > tmp_1219_reg_814;
    sc_signal< sc_lv<2> > tmp_355_i_fu_451_p2;
    sc_signal< sc_lv<2> > tmp_355_i_reg_819;
    sc_signal< sc_lv<1> > tmp_1223_reg_824;
    sc_signal< sc_lv<2> > tmp4_fu_507_p2;
    sc_signal< sc_lv<2> > tmp4_reg_829;
    sc_signal< sc_lv<4> > pct_V_i_fu_541_p2;
    sc_signal< sc_lv<4> > pct_V_i_reg_834;
    sc_signal< sc_lv<16> > tmp_25_fu_567_p2;
    sc_signal< sc_lv<16> > tmp_25_reg_839;
    sc_signal< sc_lv<24> > grp_fu_677_p2;
    sc_signal< sc_lv<24> > tmp_38_reg_870;
    sc_signal< sc_lv<24> > alphaMem_V_load_reg_875;
    sc_signal< sc_lv<24> > grp_fu_683_p3;
    sc_signal< sc_lv<24> > tmp_103_1_reg_880;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<24> > thresMem_V_load_reg_900;
    sc_signal< sc_lv<48> > grp_fu_611_p2;
    sc_signal< sc_lv<48> > tmp_30_reg_905;
    sc_signal< sc_lv<24> > tmp_36_reg_910;
    sc_signal< sc_lv<1> > tmp_V_18_fu_647_p2;
    sc_signal< sc_lv<1> > tmp_V_18_reg_917;
    sc_signal< sc_lv<24> > tmp_39_fu_656_p2;
    sc_signal< sc_lv<24> > tmp_39_reg_923;
    sc_signal< sc_lv<24> > addconv_fu_661_p2;
    sc_signal< sc_lv<24> > addconv_reg_928;
    sc_signal< sc_lv<1> > tmp_V_19_fu_671_p2;
    sc_signal< sc_lv<1> > tmp_V_19_reg_933;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<7> > inputBuf_V_address0;
    sc_signal< sc_logic > inputBuf_V_ce0;
    sc_signal< sc_logic > inputBuf_V_we0;
    sc_signal< sc_lv<2> > in_idx_reg_195;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > ap_phi_mux_nf_phi_fu_210_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_i6_phi_fu_222_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_nf_1_reg_229;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_nf_1_reg_229;
    sc_signal< sc_lv<8> > ap_phi_reg_pp0_iter0_p_s_reg_239;
    sc_signal< sc_lv<8> > ap_phi_reg_pp0_iter1_p_s_reg_239;
    sc_signal< sc_lv<8> > ap_phi_reg_pp0_iter2_p_s_reg_239;
    sc_signal< sc_lv<64> > tmp_20_fu_364_p1;
    sc_signal< sc_lv<64> > tmp_23_fu_368_p1;
    sc_signal< sc_lv<64> > tmp_19_fu_390_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< sc_lv<16> > accPopCount_V_fu_100;
    sc_signal< sc_lv<16> > accPopCount_V_0_0_1_fu_286_p3;
    sc_signal< sc_lv<16> > accPopCount_V_1_fu_104;
    sc_signal< sc_lv<16> > accPopCount_V_1_0_1_fu_278_p3;
    sc_signal< sc_lv<32> > sf_fu_112;
    sc_signal< sc_lv<16> > accPopCount_V_0_0_2_fu_116;
    sc_signal< sc_lv<16> > accPopCount_V_1_0_2_fu_120;
    sc_signal< sc_lv<1> > tmp_1214_fu_274_p1;
    sc_signal< sc_lv<32> > tmp_1215_fu_338_p2;
    sc_signal< sc_lv<1> > tmp_37_fu_376_p2;
    sc_signal< sc_lv<8> > tmp1_fu_394_p2;
    sc_signal< sc_lv<8> > masked_V_fu_400_p2;
    sc_signal< sc_lv<1> > tmp_1216_fu_405_p1;
    sc_signal< sc_lv<1> > tmp_1217_fu_409_p3;
    sc_signal< sc_lv<1> > tmp_1218_fu_425_p3;
    sc_signal< sc_lv<2> > tmp_352_i_cast_fu_421_p1;
    sc_signal< sc_lv<2> > tmp_353_i_cast_fu_433_p1;
    sc_signal< sc_lv<2> > tmp2_fu_445_p2;
    sc_signal< sc_lv<2> > tmp_i_cast_fu_417_p1;
    sc_signal< sc_lv<1> > tmp_1220_fu_457_p3;
    sc_signal< sc_lv<1> > tmp_1221_fu_469_p3;
    sc_signal< sc_lv<1> > tmp_1222_fu_481_p3;
    sc_signal< sc_lv<2> > tmp_360_i_cast_cast_fu_477_p1;
    sc_signal< sc_lv<2> > tmp_361_i_cast_cast_fu_489_p1;
    sc_signal< sc_lv<2> > tmp5_fu_501_p2;
    sc_signal< sc_lv<2> > tmp_357_i_cast_cast_fu_465_p1;
    sc_signal< sc_lv<3> > tmp_355_i_cast_fu_513_p1;
    sc_signal< sc_lv<3> > tmp_356_i_cast_fu_516_p1;
    sc_signal< sc_lv<3> > tmp4_cast_fu_525_p1;
    sc_signal< sc_lv<3> > tmp3_fu_519_p2;
    sc_signal< sc_lv<3> > tmp_363_i_fu_528_p2;
    sc_signal< sc_lv<4> > tmp_363_i_cast_fu_534_p1;
    sc_signal< sc_lv<4> > tmp_364_i_cast_fu_538_p1;
    sc_signal< sc_lv<5> > tmp_i_fu_550_p3;
    sc_signal< sc_lv<5> > agg_result_V_i_fu_557_p2;
    sc_signal< sc_lv<16> > agg_result_V_i_cast_fu_563_p1;
    sc_signal< sc_lv<32> > tmp_33_fu_620_p3;
    sc_signal< sc_lv<49> > tmp_33_cast3_fu_627_p1;
    sc_signal< sc_lv<49> > tmp_31_fu_617_p1;
    sc_signal< sc_lv<49> > tmp_34_fu_631_p2;
    sc_signal< sc_lv<24> > accResidual_0_V_fu_666_p3;
    sc_signal< sc_logic > grp_fu_611_ce;
    sc_signal< sc_logic > grp_fu_677_ce;
    sc_signal< sc_logic > grp_fu_683_ce;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_214;
    sc_signal< bool > ap_condition_842;
    sc_signal< bool > ap_condition_846;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_pp0_stage1;
    static const sc_lv<5> ap_ST_fsm_state23;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<16> ap_const_lv16_8000;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_200;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<24> ap_const_lv24_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_accPopCount_V_0_0_1_fu_286_p3();
    void thread_accPopCount_V_1_0_1_fu_278_p3();
    void thread_accResidual_0_V_fu_666_p3();
    void thread_addconv_fu_661_p2();
    void thread_agg_result_V_i_cast_fu_563_p1();
    void thread_agg_result_V_i_fu_557_p2();
    void thread_alphaMem_V_address0();
    void thread_alphaMem_V_ce0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state23();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage1_iter3();
    void thread_ap_block_state11_pp0_stage0_iter4();
    void thread_ap_block_state12_pp0_stage1_iter4();
    void thread_ap_block_state13_pp0_stage0_iter5();
    void thread_ap_block_state14_pp0_stage1_iter5();
    void thread_ap_block_state15_pp0_stage0_iter6();
    void thread_ap_block_state16_pp0_stage1_iter6();
    void thread_ap_block_state17_pp0_stage0_iter7();
    void thread_ap_block_state18_pp0_stage1_iter7();
    void thread_ap_block_state19_pp0_stage0_iter8();
    void thread_ap_block_state20_pp0_stage1_iter8();
    void thread_ap_block_state21_pp0_stage0_iter9();
    void thread_ap_block_state22_pp0_stage1_iter9();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_block_state7_pp0_stage0_iter2();
    void thread_ap_block_state8_pp0_stage1_iter2();
    void thread_ap_block_state9_pp0_stage0_iter3();
    void thread_ap_condition_214();
    void thread_ap_condition_842();
    void thread_ap_condition_846();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i6_phi_fu_222_p4();
    void thread_ap_phi_mux_nf_phi_fu_210_p4();
    void thread_ap_phi_reg_pp0_iter0_nf_1_reg_229();
    void thread_ap_phi_reg_pp0_iter0_p_s_reg_239();
    void thread_ap_predicate_op161_write_state21();
    void thread_ap_predicate_op165_write_state22();
    void thread_ap_predicate_op75_read_state5();
    void thread_ap_ready();
    void thread_exitcond_fu_314_p2();
    void thread_grp_fu_611_ce();
    void thread_grp_fu_677_ce();
    void thread_grp_fu_683_ce();
    void thread_i_fu_320_p2();
    void thread_in_V_V_blk_n();
    void thread_in_V_V_read();
    void thread_in_idx_2_fu_268_p2();
    void thread_inputBuf_V_address0();
    void thread_inputBuf_V_ce0();
    void thread_inputBuf_V_we0();
    void thread_internal_ap_ready();
    void thread_masked_V_fu_400_p2();
    void thread_nf_3_fu_358_p2();
    void thread_out_V_V_blk_n();
    void thread_out_V_V_din();
    void thread_out_V_V_write();
    void thread_p_nf_1_fu_382_p3();
    void thread_pct_V_i_fu_541_p2();
    void thread_real_start();
    void thread_sf_3_fu_326_p2();
    void thread_start_out();
    void thread_start_write();
    void thread_thresMem_V_address0();
    void thread_thresMem_V_ce0();
    void thread_tmp1_fu_394_p2();
    void thread_tmp2_fu_445_p2();
    void thread_tmp3_fu_519_p2();
    void thread_tmp4_cast_fu_525_p1();
    void thread_tmp4_fu_507_p2();
    void thread_tmp5_fu_501_p2();
    void thread_tmp_1214_fu_274_p1();
    void thread_tmp_1215_fu_338_p2();
    void thread_tmp_1216_fu_405_p1();
    void thread_tmp_1217_fu_409_p3();
    void thread_tmp_1218_fu_425_p3();
    void thread_tmp_1220_fu_457_p3();
    void thread_tmp_1221_fu_469_p3();
    void thread_tmp_1222_fu_481_p3();
    void thread_tmp_19_fu_390_p1();
    void thread_tmp_20_fu_364_p1();
    void thread_tmp_22_fu_344_p2();
    void thread_tmp_23_fu_368_p1();
    void thread_tmp_25_fu_567_p2();
    void thread_tmp_26_fu_349_p2();
    void thread_tmp_27_fu_372_p1();
    void thread_tmp_31_fu_617_p1();
    void thread_tmp_33_cast3_fu_627_p1();
    void thread_tmp_33_fu_620_p3();
    void thread_tmp_34_fu_631_p2();
    void thread_tmp_352_i_cast_fu_421_p1();
    void thread_tmp_353_i_cast_fu_433_p1();
    void thread_tmp_355_i_cast_fu_513_p1();
    void thread_tmp_355_i_fu_451_p2();
    void thread_tmp_356_i_cast_fu_516_p1();
    void thread_tmp_357_i_cast_cast_fu_465_p1();
    void thread_tmp_360_i_cast_cast_fu_477_p1();
    void thread_tmp_361_i_cast_cast_fu_489_p1();
    void thread_tmp_363_i_cast_fu_534_p1();
    void thread_tmp_363_i_fu_528_p2();
    void thread_tmp_364_i_cast_fu_538_p1();
    void thread_tmp_37_fu_376_p2();
    void thread_tmp_39_fu_656_p2();
    void thread_tmp_V_18_fu_647_p2();
    void thread_tmp_V_19_fu_671_p2();
    void thread_tmp_fu_262_p2();
    void thread_tmp_i_cast_fu_417_p1();
    void thread_tmp_i_fu_550_p3();
    void thread_tmp_s_fu_332_p2();
    void thread_weightMem_V_address0();
    void thread_weightMem_V_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
