
---------- Begin Simulation Statistics ----------
final_tick                               2542168887500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229284                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   229283                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.31                       # Real time elapsed on the host
host_tick_rate                              664197529                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197326                       # Number of instructions simulated
sim_ops                                       4197326                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012159                       # Number of seconds simulated
sim_ticks                                 12159042500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             50.382172                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  372621                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               739589                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2678                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            111017                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            945923                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31154                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          208928                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           177774                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1148463                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70883                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29438                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197326                       # Number of instructions committed
system.cpu.committedOps                       4197326                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.790434                       # CPI: cycles per instruction
system.cpu.discardedOps                        301964                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   616950                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1476635                       # DTB hits
system.cpu.dtb.data_misses                       8169                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   415309                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       872599                       # DTB read hits
system.cpu.dtb.read_misses                       7343                       # DTB read misses
system.cpu.dtb.write_accesses                  201641                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604036                       # DTB write hits
system.cpu.dtb.write_misses                       826                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18230                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3668953                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1150720                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           683960                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17089873                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172699                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  986327                       # ITB accesses
system.cpu.itb.fetch_acv                          526                       # ITB acv
system.cpu.itb.fetch_hits                      980599                       # ITB hits
system.cpu.itb.fetch_misses                      5728                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11203607000     92.11%     92.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9310500      0.08%     92.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19913500      0.16%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               930528000      7.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12163359000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8202770500     67.44%     67.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3960588500     32.56%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24304340                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85415      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542238     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839634     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592756     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197326                       # Class of committed instruction
system.cpu.quiesceCycles                        13745                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7214467                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158255                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318119                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22803458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22803458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22803458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22803458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116940.810256                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116940.810256                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116940.810256                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116940.810256                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13043482                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13043482                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13043482                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13043482                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66889.651282                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66889.651282                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66889.651282                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66889.651282                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22453961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22453961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116947.713542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116947.713542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12843985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12843985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66895.755208                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66895.755208                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.290611                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539667142000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.290611                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205663                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205663                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130815                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34895                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88827                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34513                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28966                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28966                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89417                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41293                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11403072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11403072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6718208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6718649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18132985                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160092                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002755                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052413                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159651     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     441      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160092                       # Request fanout histogram
system.membus.reqLayer0.occupancy              356000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836402027                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          377972000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474246500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5718144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4496192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10214336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5718144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5718144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34895                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34895                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470279136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369781749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840060885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470279136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470279136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183672357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183672357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183672357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470279136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369781749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023733242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000151162750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7476                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7476                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414156                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114042                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159599                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123500                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159599                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123500                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10363                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2039                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5755                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2044153000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4842328000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13697.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32447.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105537                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81924                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159599                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123500                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.185208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.113795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.302502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35340     42.48%     42.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24676     29.66%     72.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10174     12.23%     84.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4714      5.67%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2454      2.95%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1487      1.79%     94.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          949      1.14%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          596      0.72%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2803      3.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83193                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7476                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.960407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.377578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.694593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1357     18.15%     18.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5649     75.56%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           275      3.68%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            94      1.26%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            39      0.52%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7476                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.242911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.226785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.758883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6689     89.47%     89.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               93      1.24%     90.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              440      5.89%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              183      2.45%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               65      0.87%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7476                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9551104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  663232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7771648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10214336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7904000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12159037500                       # Total gap between requests
system.mem_ctrls.avgGap                      42949.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5086848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4464256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7771648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418359258.140597820282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367155226.244171798229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639166118.549219608307                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89346                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123500                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2584911500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2257416500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298908117250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28931.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32132.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2420308.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318793860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169416390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           567908460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314275320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5301554610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        204605280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7836006960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.459213                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    480533750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11272648750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            275304120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146301045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497636580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319599720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5248960710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        248894880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7696150095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.956920                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    592945500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11160237000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12151842500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1705459                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1705459                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1705459                       # number of overall hits
system.cpu.icache.overall_hits::total         1705459                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89418                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89418                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89418                       # number of overall misses
system.cpu.icache.overall_misses::total         89418                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5510513500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5510513500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5510513500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5510513500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1794877                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1794877                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1794877                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1794877                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049818                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049818                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61626.445458                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61626.445458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61626.445458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61626.445458                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88827                       # number of writebacks
system.cpu.icache.writebacks::total             88827                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89418                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89418                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89418                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89418                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5421096500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5421096500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5421096500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5421096500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049818                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049818                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049818                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049818                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60626.456642                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60626.456642                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60626.456642                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60626.456642                       # average overall mshr miss latency
system.cpu.icache.replacements                  88827                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1705459                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1705459                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89418                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89418                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5510513500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5510513500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1794877                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1794877                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61626.445458                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61626.445458                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89418                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89418                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5421096500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5421096500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049818                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049818                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60626.456642                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60626.456642                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.839294                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1758272                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88905                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.776975                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.839294                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995780                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995780                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          351                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3679171                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3679171                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1334024                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1334024                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1334024                       # number of overall hits
system.cpu.dcache.overall_hits::total         1334024                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106022                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106022                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106022                       # number of overall misses
system.cpu.dcache.overall_misses::total        106022                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6796318500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6796318500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6796318500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6796318500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1440046                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1440046                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1440046                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1440046                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073624                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073624                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073624                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073624                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64102.907887                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64102.907887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64102.907887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64102.907887                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34719                       # number of writebacks
system.cpu.dcache.writebacks::total             34719                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36641                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36641                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36641                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36641                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69381                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69381                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4417893000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4417893000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4417893000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4417893000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21615000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21615000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048180                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048180                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048180                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048180                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63675.833441                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63675.833441                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63675.833441                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63675.833441                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103918.269231                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103918.269231                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69229                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       802932                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          802932                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49596                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49596                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3324008500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3324008500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       852528                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       852528                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058175                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058175                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67021.705379                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67021.705379                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9195                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9195                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40401                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40401                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2700105000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2700105000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21615000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21615000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047390                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047390                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66832.627905                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66832.627905                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200138.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200138.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56426                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56426                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3472310000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3472310000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587518                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587518                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61537.411831                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61537.411831                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1717788000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1717788000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59274.948240                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59274.948240                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63417000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63417000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079639                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079639                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71175.084175                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71175.084175                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62526000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62526000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079639                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079639                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70175.084175                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70175.084175                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542168887500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.465181                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1395531                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69229                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.158185                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.465181                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2994965                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2994965                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3275253338000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 237198                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   237198                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1776.30                       # Real time elapsed on the host
host_tick_rate                              411407870                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   421335786                       # Number of instructions simulated
sim_ops                                     421335786                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.730785                       # Number of seconds simulated
sim_ticks                                730785354500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.617390                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                61279277                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             83240220                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             184780                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          12886246                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         105290516                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1533765                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         8619490                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          7085725                       # Number of indirect misses.
system.cpu.branchPred.lookups               143370242                       # Number of BP lookups
system.cpu.branchPred.usedRAS                11694523                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       285160                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   416399257                       # Number of instructions committed
system.cpu.committedOps                     416399257                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.509651                       # CPI: cycles per instruction
system.cpu.discardedOps                      24222689                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                115744639                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    119593280                       # DTB hits
system.cpu.dtb.data_misses                    1333655                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 79623969                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     79888558                       # DTB read hits
system.cpu.dtb.read_misses                    1292533                       # DTB read misses
system.cpu.dtb.write_accesses                36120670                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    39704722                       # DTB write hits
system.cpu.dtb.write_misses                     41122                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              398837                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          341554350                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          97467581                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         43703058                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       664706843                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.284929                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               231402596                       # ITB accesses
system.cpu.itb.fetch_acv                          439                       # ITB acv
system.cpu.itb.fetch_hits                   231400643                       # ITB hits
system.cpu.itb.fetch_misses                      1953                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                 25475      6.90%      6.96% # number of callpals executed
system.cpu.kern.callpal::rdps                    1681      0.46%      7.41% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.41% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.41% # number of callpals executed
system.cpu.kern.callpal::rti                     3817      1.03%      8.45% # number of callpals executed
system.cpu.kern.callpal::callsys                  195      0.05%      8.50% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.50% # number of callpals executed
system.cpu.kern.callpal::rdunique              337678     91.50%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 369050                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1521282                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      102                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10780     35.82%     35.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.17%     36.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     748      2.49%     38.48% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   18512     61.52%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                30092                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10779     48.21%     48.21% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.23%     48.44% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      748      3.35%     51.79% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10779     48.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 22358                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             714716375000     97.84%     97.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                88524000      0.01%     97.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1004643000      0.14%     97.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             14720717000      2.02%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         730530259000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999907                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.582271                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.742988                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3719                      
system.cpu.kern.mode_good::user                  3719                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              4005                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3719                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.928589                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.962973                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        55109438500      7.54%      7.54% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         675420820500     92.46%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1461416259                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       102                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            32129806      7.72%      7.72% # Class of committed instruction
system.cpu.op_class_0::IntAlu               251270932     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 228103      0.05%     68.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                239302      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 46886      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 15634      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               80834129     19.41%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              39530975      9.49%     97.09% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             47989      0.01%     97.10% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            48009      0.01%     97.12% # Class of committed instruction
system.cpu.op_class_0::IprAccess             12007492      2.88%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                416399257                       # Class of committed instruction
system.cpu.quiesceCycles                       154450                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       796709416                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2088960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 252                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        258                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          153                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6916101                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13832093                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        32718                       # number of demand (read+write) misses
system.iocache.demand_misses::total             32718                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        32718                       # number of overall misses
system.iocache.overall_misses::total            32718                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3856369402                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3856369402                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3856369402                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3856369402                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        32718                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           32718                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        32718                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          32718                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117866.905129                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117866.905129                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117866.905129                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117866.905129                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            51                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     8.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          32640                       # number of writebacks
system.iocache.writebacks::total                32640                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        32718                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        32718                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        32718                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        32718                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2218609431                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2218609431                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2218609431                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2218609431                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67810.056574                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67810.056574                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67810.056574                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67810.056574                       # average overall mshr miss latency
system.iocache.replacements                     32718                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           78                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               78                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8988466                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8988466                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115236.743590                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115236.743590                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      5088466                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5088466                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65236.743590                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65236.743590                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3847380936                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3847380936                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117873.190441                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117873.190441                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2213520965                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2213520965                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67816.206036                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67816.206036                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  32734                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                32734                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               294462                       # Number of tag accesses
system.iocache.tags.data_accesses              294462                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1215                       # Transaction distribution
system.membus.trans_dist::ReadResp            6383700                       # Transaction distribution
system.membus.trans_dist::WriteReq               1699                       # Transaction distribution
system.membus.trans_dist::WriteResp              1699                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1073662                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3883476                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1958851                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq            500865                       # Transaction distribution
system.membus.trans_dist::ReadExResp           500865                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3883477                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2499008                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        65437                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        65437                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     11650430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     11650430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8999398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9005226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20721093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2089024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2089024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    497084992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    497084992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         9414                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    258612288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    258621702                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               757795718                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               77                       # Total snoops (count)
system.membus.snoopTraffic                       4928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6918917                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004641                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6918768    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     149      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6918917                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5325500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         34922315310                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             422967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16248706500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        20178541750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      248542528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      191986880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          440529472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    248542528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     248542528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     68714368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        68714368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3883477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2999795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6883273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1073662                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1073662                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         340103324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         262713092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide             88                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             602816503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    340103324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        340103324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       94028113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             94028113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       94028113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        340103324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        262713092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide            88                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            696844616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4562703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2252274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2987708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000151207750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       269401                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       269401                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15288089                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4298408                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6883273                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4957097                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6883273                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4957097                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1643291                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                394394                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            183495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            267291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            357816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            182050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            206660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            389351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            299435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            530382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            205194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            203302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           648353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           298849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           315278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           239382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           442843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           470301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            120665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            382295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            284892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            118930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            121959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            344890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            137378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            663481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             83611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           493478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           309735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           281779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           136037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           426550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           565761                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  71465825250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26199910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            169715487750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13638.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32388.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       101                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3309423                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3221351                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6883273                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4957097                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5063314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  170860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  94409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 100943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 256302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 275927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 272567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 271439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 274782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 288144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 273120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 272619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 272605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 270299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 269465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 269616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 269530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 269477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 269704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 269756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    313                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3271902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.744951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.393150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.642374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1222690     37.37%     37.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1290638     39.45%     76.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       325612      9.95%     86.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       164490      5.03%     91.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       113407      3.47%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        39587      1.21%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26849      0.82%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18211      0.56%     97.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        70418      2.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3271902                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       269401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.450485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.377969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           15212      5.65%      5.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          84721     31.45%     37.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         96638     35.87%     72.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         39699     14.74%     87.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         24590      9.13%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          5656      2.10%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           993      0.37%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           550      0.20%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           372      0.14%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           222      0.08%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           206      0.08%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           153      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          113      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           78      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           61      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           63      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           49      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           21      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        269401                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       269401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.936440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.887941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.314819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           167924     62.33%     62.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4210      1.56%     63.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            60704     22.53%     86.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            21736      8.07%     94.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13440      4.99%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1007      0.37%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              172      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              106      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               57      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               26      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               16      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        269401                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              335358848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               105170624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               292012416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               440529472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            317254208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       458.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       399.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    602.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    434.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  730784947000                       # Total gap between requests
system.mem_ctrls.avgGap                      61719.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    144145536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    191213312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    292012416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 197247434.027497321367                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 261654548.524480581284                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 399587121.172938048840                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3883477                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2999795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4957097                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  70781581250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  98933906500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17669680047750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18226.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32980.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide         0.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3564521.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12546543660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6668615745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20160132720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12466633680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     57687651840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     315511084260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14930380800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       439971042705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.052354                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36058994750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24402560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 670329917750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10815279300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5748434505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17253988500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11351135340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     57687651840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     311435519280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18362615040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       432654623805                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        592.040633                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44996411500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24402560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 661392967750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1293                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1293                       # Transaction distribution
system.iobus.trans_dist::WriteReq               34339                       # Transaction distribution
system.iobus.trans_dist::WriteResp              34339                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   71264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9414                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2098998                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2081500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            32796000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4129000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           170471402                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1576500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1480500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 204                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284239.475105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          102    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    733002850500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     81600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    231026184                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        231026184                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    231026184                       # number of overall hits
system.cpu.icache.overall_hits::total       231026184                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3883476                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3883476                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3883476                       # number of overall misses
system.cpu.icache.overall_misses::total       3883476                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 184135974000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 184135974000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 184135974000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 184135974000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    234909660                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    234909660                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    234909660                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    234909660                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016532                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016532                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016532                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016532                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47415.247062                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47415.247062                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47415.247062                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47415.247062                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3883476                       # number of writebacks
system.cpu.icache.writebacks::total           3883476                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3883476                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3883476                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3883476                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3883476                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 180252497000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 180252497000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 180252497000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 180252497000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016532                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016532                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016532                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016532                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46415.246805                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46415.246805                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46415.246805                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46415.246805                       # average overall mshr miss latency
system.cpu.icache.replacements                3883476                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    231026184                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       231026184                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3883476                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3883476                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 184135974000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 184135974000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    234909660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    234909660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016532                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016532                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47415.247062                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47415.247062                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3883476                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3883476                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 180252497000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 180252497000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016532                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016532                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46415.246805                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46415.246805                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999984                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           234965897                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3883988                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             60.496041                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999984                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          133                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         473702797                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        473702797                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    111924374                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        111924374                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    111924374                       # number of overall hits
system.cpu.dcache.overall_hits::total       111924374                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3394305                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3394305                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3394305                       # number of overall misses
system.cpu.dcache.overall_misses::total       3394305                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 222020778000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 222020778000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 222020778000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 222020778000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    115318679                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    115318679                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    115318679                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    115318679                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029434                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029434                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029434                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029434                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65409.790222                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65409.790222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65409.790222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65409.790222                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1041022                       # number of writebacks
system.cpu.dcache.writebacks::total           1041022                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       402804                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       402804                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       402804                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       402804                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2991501                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2991501                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2991501                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2991501                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2914                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2914                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 194060806000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 194060806000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 194060806000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 194060806000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    242608500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    242608500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025941                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025941                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025941                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025941                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64870.714066                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64870.714066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64870.714066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64870.714066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 83256.177076                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 83256.177076                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2999795                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     74970987                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        74970987                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2496719                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2496719                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 166826977500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 166826977500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     77467706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     77467706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032229                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032229                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66818.483578                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66818.483578                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6072                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6072                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2490647                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2490647                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 163904352000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 163904352000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    242608500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    242608500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65807.941471                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65807.941471                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199677.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199677.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     36953387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       36953387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       897586                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       897586                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  55193800500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55193800500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     37850973                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     37850973                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61491.378542                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61491.378542                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       396732                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       396732                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       500854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       500854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1699                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1699                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  30156454000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30156454000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60210.069202                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60210.069202                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1697096                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1697096                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8309                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8309                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    622961500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    622961500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1705405                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1705405                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004872                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004872                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74974.304971                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74974.304971                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8307                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8307                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    614517000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    614517000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.004871                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004871                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73975.803539                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73975.803539                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1705108                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1705108                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1705108                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1705108                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 733084450500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           118357988                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3000819                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.441895                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          628                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         240458179                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        240458179                       # Number of data accesses

---------- End Simulation Statistics   ----------
