0.6
2019.1
May 24 2019
14:51:52
/home/it/vivado_projects_labs/reciver/ChipXprt_DSD_pro/DSD_pro/FSM_reciver/FSM_R/FSM_R.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/vivado_projects_labs/reciver/ChipXprt_DSD_pro/DSD_pro/FSM_reciver/FSM_R/FSM_R.srcs/sim_1/new/FSM_Receiver_tb.sv,1733923603,systemVerilog,,,,FSM_Receiver_tb,,,,,,,,
/home/it/vivado_projects_labs/reciver/ChipXprt_DSD_pro/DSD_pro/FSM_reciver/FSM_R/FSM_R.srcs/sources_1/new/FSM_Receiver.sv,1733923543,systemVerilog,,/home/it/vivado_projects_labs/reciver/ChipXprt_DSD_pro/DSD_pro/FSM_reciver/FSM_R/FSM_R.srcs/sim_1/new/FSM_Receiver_tb.sv,,FSM_Receiver,,,,,,,,
