============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sun Oct 30 15:24:13 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net u_image_process/figuredata[19]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net u_image_process/figuredata[18]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net u_image_process/figuredata[17]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net u_image_process/figuredata[16]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net u_image_process/figuredata[15]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net u_image_process/figuredata[14]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net u_image_process/figuredata[13]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net u_image_process/figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5692 instances
RUN-0007 : 2246 luts, 1999 seqs, 836 mslices, 437 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 6841 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4668 nets have 2 pins
RUN-1001 : 1391 nets have [3 - 5] pins
RUN-1001 : 614 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1296     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     65      
RUN-1001 :   Yes  |  No   |  Yes  |     495     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    59   |  35   |    101     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 194
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5690 instances, 2246 luts, 1999 seqs, 1273 slices, 241 macros(1272 instances: 835 mslices 437 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1599 pins
PHY-0007 : Cell area utilization is 24%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26849, tnet num: 6839, tinst num: 5690, tnode num: 33328, tedge num: 44502.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.118658s wall, 1.093750s user + 0.031250s system = 1.125000s CPU (100.6%)

RUN-1004 : used memory is 257 MB, reserved memory is 236 MB, peak memory is 257 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.253358s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (99.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.72685e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5690.
PHY-3001 : End clustering;  0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 24%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.10592e+06, overlap = 51.0625
PHY-3002 : Step(2): len = 957717, overlap = 52.1875
PHY-3002 : Step(3): len = 588354, overlap = 47.9375
PHY-3002 : Step(4): len = 543252, overlap = 71.3438
PHY-3002 : Step(5): len = 409394, overlap = 76.375
PHY-3002 : Step(6): len = 373062, overlap = 96.6875
PHY-3002 : Step(7): len = 333539, overlap = 119.344
PHY-3002 : Step(8): len = 306690, overlap = 133.562
PHY-3002 : Step(9): len = 268271, overlap = 172.781
PHY-3002 : Step(10): len = 242599, overlap = 187.594
PHY-3002 : Step(11): len = 231687, overlap = 205.938
PHY-3002 : Step(12): len = 214708, overlap = 215.844
PHY-3002 : Step(13): len = 198631, overlap = 223.875
PHY-3002 : Step(14): len = 190548, overlap = 230.531
PHY-3002 : Step(15): len = 178492, overlap = 232.75
PHY-3002 : Step(16): len = 171451, overlap = 249.562
PHY-3002 : Step(17): len = 164192, overlap = 267.688
PHY-3002 : Step(18): len = 152455, overlap = 285.438
PHY-3002 : Step(19): len = 145173, overlap = 292.094
PHY-3002 : Step(20): len = 142491, overlap = 286.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.33203e-05
PHY-3002 : Step(21): len = 166202, overlap = 237.031
PHY-3002 : Step(22): len = 174190, overlap = 223.625
PHY-3002 : Step(23): len = 155482, overlap = 225.688
PHY-3002 : Step(24): len = 155575, overlap = 222.25
PHY-3002 : Step(25): len = 151918, overlap = 220.688
PHY-3002 : Step(26): len = 152380, overlap = 218.75
PHY-3002 : Step(27): len = 149468, overlap = 211.812
PHY-3002 : Step(28): len = 148501, overlap = 211.688
PHY-3002 : Step(29): len = 145724, overlap = 198.219
PHY-3002 : Step(30): len = 144781, overlap = 187.406
PHY-3002 : Step(31): len = 139873, overlap = 181.25
PHY-3002 : Step(32): len = 139532, overlap = 178.281
PHY-3002 : Step(33): len = 137218, overlap = 176.656
PHY-3002 : Step(34): len = 134840, overlap = 181.469
PHY-3002 : Step(35): len = 132285, overlap = 183.469
PHY-3002 : Step(36): len = 128961, overlap = 179.594
PHY-3002 : Step(37): len = 128540, overlap = 178.875
PHY-3002 : Step(38): len = 125725, overlap = 182.5
PHY-3002 : Step(39): len = 125002, overlap = 180.125
PHY-3002 : Step(40): len = 124625, overlap = 173.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.66406e-05
PHY-3002 : Step(41): len = 123719, overlap = 173.562
PHY-3002 : Step(42): len = 123995, overlap = 175.406
PHY-3002 : Step(43): len = 124337, overlap = 175.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.32811e-05
PHY-3002 : Step(44): len = 125744, overlap = 170.969
PHY-3002 : Step(45): len = 126566, overlap = 173.344
PHY-3002 : Step(46): len = 128113, overlap = 174.594
PHY-3002 : Step(47): len = 129116, overlap = 162.156
PHY-3002 : Step(48): len = 129700, overlap = 162.406
PHY-3002 : Step(49): len = 129828, overlap = 155.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000106562
PHY-3002 : Step(50): len = 130115, overlap = 154.625
PHY-3002 : Step(51): len = 130079, overlap = 154.531
PHY-3002 : Step(52): len = 129915, overlap = 150.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000192905
PHY-3002 : Step(53): len = 130942, overlap = 155.719
PHY-3002 : Step(54): len = 130983, overlap = 155.469
PHY-3002 : Step(55): len = 131991, overlap = 152.25
PHY-3002 : Step(56): len = 132213, overlap = 150.719
PHY-3002 : Step(57): len = 133664, overlap = 146.938
PHY-3002 : Step(58): len = 134792, overlap = 146.469
PHY-3002 : Step(59): len = 138672, overlap = 140.688
PHY-3002 : Step(60): len = 138754, overlap = 136.844
PHY-3002 : Step(61): len = 138521, overlap = 137.719
PHY-3002 : Step(62): len = 137883, overlap = 136.844
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00038581
PHY-3002 : Step(63): len = 138178, overlap = 136.75
PHY-3002 : Step(64): len = 138173, overlap = 135.25
PHY-3002 : Step(65): len = 138081, overlap = 135.094
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000771621
PHY-3002 : Step(66): len = 138237, overlap = 132.469
PHY-3002 : Step(67): len = 138243, overlap = 127.969
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016865s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (463.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.124807s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.08264e-06
PHY-3002 : Step(68): len = 146022, overlap = 210.438
PHY-3002 : Step(69): len = 146317, overlap = 216.938
PHY-3002 : Step(70): len = 138336, overlap = 218.219
PHY-3002 : Step(71): len = 138822, overlap = 233.469
PHY-3002 : Step(72): len = 132716, overlap = 237.031
PHY-3002 : Step(73): len = 132629, overlap = 235.125
PHY-3002 : Step(74): len = 130148, overlap = 236.438
PHY-3002 : Step(75): len = 130148, overlap = 236.438
PHY-3002 : Step(76): len = 129243, overlap = 235.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.01653e-05
PHY-3002 : Step(77): len = 130876, overlap = 205.656
PHY-3002 : Step(78): len = 130876, overlap = 205.656
PHY-3002 : Step(79): len = 130398, overlap = 206.781
PHY-3002 : Step(80): len = 130399, overlap = 205.344
PHY-3002 : Step(81): len = 130460, overlap = 205.062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.03306e-05
PHY-3002 : Step(82): len = 133933, overlap = 187.969
PHY-3002 : Step(83): len = 134185, overlap = 187.875
PHY-3002 : Step(84): len = 138223, overlap = 165.75
PHY-3002 : Step(85): len = 138901, overlap = 164.312
PHY-3002 : Step(86): len = 142098, overlap = 148.156
PHY-3002 : Step(87): len = 141823, overlap = 154.031
PHY-3002 : Step(88): len = 141816, overlap = 154.188
PHY-3002 : Step(89): len = 140808, overlap = 137.219
PHY-3002 : Step(90): len = 137045, overlap = 138.375
PHY-3002 : Step(91): len = 137045, overlap = 138.375
PHY-3002 : Step(92): len = 135435, overlap = 138.75
PHY-3002 : Step(93): len = 135249, overlap = 139.531
PHY-3002 : Step(94): len = 135063, overlap = 139.188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.06611e-05
PHY-3002 : Step(95): len = 134618, overlap = 141.531
PHY-3002 : Step(96): len = 134618, overlap = 141.531
PHY-3002 : Step(97): len = 134126, overlap = 140.156
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.13222e-05
PHY-3002 : Step(98): len = 135407, overlap = 139.594
PHY-3002 : Step(99): len = 135407, overlap = 139.594
PHY-3002 : Step(100): len = 135152, overlap = 139.188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000162644
PHY-3002 : Step(101): len = 138110, overlap = 126.938
PHY-3002 : Step(102): len = 138548, overlap = 127.812
PHY-3002 : Step(103): len = 139789, overlap = 121.719
PHY-3002 : Step(104): len = 137192, overlap = 128.062
PHY-3002 : Step(105): len = 136980, overlap = 128.312
PHY-3002 : Step(106): len = 135682, overlap = 124.375
PHY-3002 : Step(107): len = 135324, overlap = 121.188
PHY-3002 : Step(108): len = 135111, overlap = 126.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000325289
PHY-3002 : Step(109): len = 134987, overlap = 125.312
PHY-3002 : Step(110): len = 135104, overlap = 125.312
PHY-3002 : Step(111): len = 135379, overlap = 126.562
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000650578
PHY-3002 : Step(112): len = 135709, overlap = 129.125
PHY-3002 : Step(113): len = 135760, overlap = 129.219
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00119287
PHY-3002 : Step(114): len = 135819, overlap = 129.406
PHY-3002 : Step(115): len = 135851, overlap = 130.094
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.126311s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.56158e-05
PHY-3002 : Step(116): len = 140693, overlap = 313.344
PHY-3002 : Step(117): len = 140693, overlap = 313.344
PHY-3002 : Step(118): len = 136805, overlap = 312.562
PHY-3002 : Step(119): len = 136808, overlap = 312.281
PHY-3002 : Step(120): len = 136519, overlap = 304.031
PHY-3002 : Step(121): len = 136519, overlap = 304.031
PHY-3002 : Step(122): len = 135957, overlap = 303.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.12316e-05
PHY-3002 : Step(123): len = 140327, overlap = 288.031
PHY-3002 : Step(124): len = 140984, overlap = 286.375
PHY-3002 : Step(125): len = 145643, overlap = 255.75
PHY-3002 : Step(126): len = 141890, overlap = 245.531
PHY-3002 : Step(127): len = 141818, overlap = 244.469
PHY-3002 : Step(128): len = 141663, overlap = 240.5
PHY-3002 : Step(129): len = 141822, overlap = 238.312
PHY-3002 : Step(130): len = 142555, overlap = 229.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.24633e-05
PHY-3002 : Step(131): len = 144871, overlap = 214.25
PHY-3002 : Step(132): len = 145234, overlap = 214.125
PHY-3002 : Step(133): len = 146537, overlap = 211.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000124927
PHY-3002 : Step(134): len = 151864, overlap = 171.188
PHY-3002 : Step(135): len = 152562, overlap = 171.281
PHY-3002 : Step(136): len = 155573, overlap = 153.781
PHY-3002 : Step(137): len = 153582, overlap = 150.5
PHY-3002 : Step(138): len = 153582, overlap = 150.5
PHY-3002 : Step(139): len = 153245, overlap = 145.906
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000249853
PHY-3002 : Step(140): len = 156262, overlap = 130.906
PHY-3002 : Step(141): len = 156953, overlap = 129.656
PHY-3002 : Step(142): len = 157979, overlap = 121.406
PHY-3002 : Step(143): len = 158304, overlap = 120.781
PHY-3002 : Step(144): len = 158466, overlap = 112.781
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26849, tnet num: 6839, tinst num: 5690, tnode num: 33328, tedge num: 44502.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.173656s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (99.8%)

RUN-1004 : used memory is 254 MB, reserved memory is 234 MB, peak memory is 266 MB
OPT-1001 : Total overflow 360.47 peak overflow 3.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6841.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 186536, over cnt = 789(2%), over = 3363, worst = 23
PHY-1001 : End global iterations;  0.380215s wall, 0.546875s user + 0.125000s system = 0.671875s CPU (176.7%)

PHY-1001 : Congestion index: top1 = 49.40, top5 = 36.59, top10 = 30.44, top15 = 26.44.
PHY-1001 : End incremental global routing;  0.480289s wall, 0.640625s user + 0.125000s system = 0.765625s CPU (159.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.163526s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (105.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.754852s wall, 0.921875s user + 0.125000s system = 1.046875s CPU (138.7%)

OPT-1001 : Current memory(MB): used = 292, reserve = 273, peak = 292.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4986/6841.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 186536, over cnt = 789(2%), over = 3363, worst = 23
PHY-1002 : len = 209976, over cnt = 526(1%), over = 1257, worst = 15
PHY-1002 : len = 215952, over cnt = 295(0%), over = 701, worst = 15
PHY-1002 : len = 224360, over cnt = 35(0%), over = 65, worst = 6
PHY-1002 : len = 225208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.462528s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (128.4%)

PHY-1001 : Congestion index: top1 = 41.27, top5 = 33.38, top10 = 29.07, top15 = 26.10.
OPT-1001 : End congestion update;  0.554812s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (123.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.123727s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.0%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.678684s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (119.7%)

OPT-1001 : Current memory(MB): used = 296, reserve = 277, peak = 296.
OPT-1001 : End physical optimization;  2.664289s wall, 2.984375s user + 0.140625s system = 3.125000s CPU (117.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2246 LUT to BLE ...
SYN-4008 : Packed 2246 LUT and 1047 SEQ to BLE.
SYN-4003 : Packing 952 remaining SEQ's ...
SYN-4005 : Packed 566 SEQ with LUT/SLICE
SYN-4006 : 813 single LUT's are left
SYN-4006 : 386 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2632/5087 primitive instances ...
PHY-3001 : End packing;  0.265257s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.1%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 2922 instances
RUN-1001 : 1374 mslices, 1374 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 5858 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3655 nets have 2 pins
RUN-1001 : 1405 nets have [3 - 5] pins
RUN-1001 : 633 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 2920 instances, 2748 slices, 241 macros(1272 instances: 835 mslices 437 lslices)
PHY-3001 : Cell area utilization is 34%
PHY-3001 : After packing: Len = 160430, Over = 161.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23391, tnet num: 5856, tinst num: 2920, tnode num: 28087, tedge num: 40442.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.243874s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (100.5%)

RUN-1004 : used memory is 301 MB, reserved memory is 283 MB, peak memory is 301 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.365313s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.07096e-05
PHY-3002 : Step(145): len = 157074, overlap = 167.25
PHY-3002 : Step(146): len = 156111, overlap = 168
PHY-3002 : Step(147): len = 152454, overlap = 179.5
PHY-3002 : Step(148): len = 150338, overlap = 185.75
PHY-3002 : Step(149): len = 149830, overlap = 188.75
PHY-3002 : Step(150): len = 148831, overlap = 189.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.14192e-05
PHY-3002 : Step(151): len = 150050, overlap = 183.5
PHY-3002 : Step(152): len = 150846, overlap = 183.75
PHY-3002 : Step(153): len = 152338, overlap = 180.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.28384e-05
PHY-3002 : Step(154): len = 156399, overlap = 170.5
PHY-3002 : Step(155): len = 158479, overlap = 166.5
PHY-3002 : Step(156): len = 163676, overlap = 151.5
PHY-3002 : Step(157): len = 162195, overlap = 152.75
PHY-3002 : Step(158): len = 162023, overlap = 149.25
PHY-3002 : Step(159): len = 160808, overlap = 147.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000155596
PHY-3002 : Step(160): len = 164862, overlap = 143
PHY-3002 : Step(161): len = 167328, overlap = 135
PHY-3002 : Step(162): len = 169769, overlap = 129.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000311191
PHY-3002 : Step(163): len = 169671, overlap = 124
PHY-3002 : Step(164): len = 170790, overlap = 121.5
PHY-3002 : Step(165): len = 174470, overlap = 118.75
PHY-3002 : Step(166): len = 175438, overlap = 115
PHY-3002 : Step(167): len = 174723, overlap = 115.5
PHY-3002 : Step(168): len = 173536, overlap = 116.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000622382
PHY-3002 : Step(169): len = 174589, overlap = 116.25
PHY-3002 : Step(170): len = 175532, overlap = 114.25
PHY-3002 : Step(171): len = 176130, overlap = 113.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00124476
PHY-3002 : Step(172): len = 176618, overlap = 109.5
PHY-3002 : Step(173): len = 177225, overlap = 108.75
PHY-3002 : Step(174): len = 178679, overlap = 104
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.384308s wall, 0.171875s user + 0.750000s system = 0.921875s CPU (239.9%)

PHY-3001 : Trial Legalized: Len = 210487
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.110518s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000472489
PHY-3002 : Step(175): len = 197802, overlap = 8.5
PHY-3002 : Step(176): len = 189374, overlap = 28.25
PHY-3002 : Step(177): len = 185668, overlap = 32.25
PHY-3002 : Step(178): len = 184087, overlap = 37
PHY-3002 : Step(179): len = 182389, overlap = 43.5
PHY-3002 : Step(180): len = 181535, overlap = 47.5
PHY-3002 : Step(181): len = 180729, overlap = 49.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008724s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (179.1%)

PHY-3001 : Legalized: Len = 192343, Over = 0
PHY-3001 : Spreading special nets. 26 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019450s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.3%)

PHY-3001 : 35 instances has been re-located, deltaX = 10, deltaY = 22, maxDist = 2.
PHY-3001 : Final: Len = 192956, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23391, tnet num: 5856, tinst num: 2920, tnode num: 28087, tedge num: 40442.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.287962s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.7%)

RUN-1004 : used memory is 295 MB, reserved memory is 277 MB, peak memory is 305 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 228/5858.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 239824, over cnt = 650(1%), over = 1109, worst = 9
PHY-1002 : len = 244104, over cnt = 384(1%), over = 584, worst = 5
PHY-1002 : len = 247848, over cnt = 178(0%), over = 267, worst = 5
PHY-1002 : len = 248768, over cnt = 120(0%), over = 179, worst = 5
PHY-1002 : len = 251160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.723651s wall, 1.000000s user + 0.125000s system = 1.125000s CPU (155.5%)

PHY-1001 : Congestion index: top1 = 33.45, top5 = 28.96, top10 = 26.41, top15 = 24.48.
PHY-1001 : End incremental global routing;  0.857709s wall, 1.140625s user + 0.125000s system = 1.265625s CPU (147.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.150949s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.122508s wall, 1.406250s user + 0.125000s system = 1.531250s CPU (136.4%)

OPT-1001 : Current memory(MB): used = 305, reserve = 287, peak = 305.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4931/5858.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 251160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027445s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.9%)

PHY-1001 : Congestion index: top1 = 33.45, top5 = 28.96, top10 = 26.41, top15 = 24.48.
OPT-1001 : End congestion update;  0.132855s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (94.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.112386s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (97.3%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.245381s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (95.5%)

OPT-1001 : Current memory(MB): used = 308, reserve = 290, peak = 308.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.108458s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4931/5858.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 251160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028660s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.0%)

PHY-1001 : Congestion index: top1 = 33.45, top5 = 28.96, top10 = 26.41, top15 = 24.48.
PHY-1001 : End incremental global routing;  0.133166s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (105.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.145861s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4931/5858.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 251160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028130s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.1%)

PHY-1001 : Congestion index: top1 = 33.45, top5 = 28.96, top10 = 26.41, top15 = 24.48.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.110373s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.000000
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.334384s wall, 3.625000s user + 0.125000s system = 3.750000s CPU (112.5%)

RUN-1003 : finish command "place" in  16.655229s wall, 28.546875s user + 8.093750s system = 36.640625s CPU (220.0%)

RUN-1004 : used memory is 276 MB, reserved memory is 257 MB, peak memory is 309 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2922 instances
RUN-1001 : 1374 mslices, 1374 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 5858 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3655 nets have 2 pins
RUN-1001 : 1405 nets have [3 - 5] pins
RUN-1001 : 633 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23391, tnet num: 5856, tinst num: 2920, tnode num: 28087, tedge num: 40442.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.255435s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (100.8%)

RUN-1004 : used memory is 299 MB, reserved memory is 282 MB, peak memory is 331 MB
PHY-1001 : 1374 mslices, 1374 lslices, 144 pads, 14 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 237896, over cnt = 659(1%), over = 1100, worst = 9
PHY-1002 : len = 242416, over cnt = 386(1%), over = 565, worst = 5
PHY-1002 : len = 247968, over cnt = 66(0%), over = 88, worst = 4
PHY-1002 : len = 249072, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 249120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.740500s wall, 1.000000s user + 0.078125s system = 1.078125s CPU (145.6%)

PHY-1001 : Congestion index: top1 = 33.79, top5 = 29.00, top10 = 26.36, top15 = 24.42.
PHY-1001 : End global routing;  0.862096s wall, 1.125000s user + 0.078125s system = 1.203125s CPU (139.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 339, reserve = 321, peak = 339.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 591, reserve = 576, peak = 591.
PHY-1001 : End build detailed router design. 3.949116s wall, 3.859375s user + 0.078125s system = 3.937500s CPU (99.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 69152, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.508558s wall, 4.468750s user + 0.015625s system = 4.484375s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 624, reserve = 610, peak = 624.
PHY-1001 : End phase 1; 4.515585s wall, 4.484375s user + 0.015625s system = 4.500000s CPU (99.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 2389 net; 2.618543s wall, 2.609375s user + 0.000000s system = 2.609375s CPU (99.6%)

PHY-1022 : len = 538392, over cnt = 342(0%), over = 343, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 628, reserve = 614, peak = 628.
PHY-1001 : End initial routed; 7.891956s wall, 12.328125s user + 0.046875s system = 12.375000s CPU (156.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4756(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.547152s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 635, reserve = 622, peak = 635.
PHY-1001 : End phase 2; 9.439182s wall, 13.875000s user + 0.046875s system = 13.921875s CPU (147.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 538392, over cnt = 342(0%), over = 343, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.022134s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 536624, over cnt = 99(0%), over = 99, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.274437s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (148.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 536840, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.140469s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (122.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 536952, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.056732s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 536960, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.044208s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (70.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4756(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.539519s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (100.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 80 feed throughs used by 43 nets
PHY-1001 : End commit to database; 0.628950s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 666, reserve = 653, peak = 666.
PHY-1001 : End phase 3; 2.888786s wall, 3.046875s user + 0.015625s system = 3.062500s CPU (106.0%)

PHY-1003 : Routed, final wirelength = 536960
PHY-1001 : Current memory(MB): used = 667, reserve = 655, peak = 667.
PHY-1001 : End export database. 0.021371s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (146.2%)

PHY-1001 : End detail routing;  21.088577s wall, 25.546875s user + 0.171875s system = 25.718750s CPU (122.0%)

RUN-1003 : finish command "route" in  23.448717s wall, 28.171875s user + 0.250000s system = 28.421875s CPU (121.2%)

RUN-1004 : used memory is 666 MB, reserved memory is 654 MB, peak memory is 667 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     4882   out of  19600   24.91%
#reg                     2002   out of  19600   10.21%
#le                      5266
  #lut only              3264   out of   5266   61.98%
  #reg only               384   out of   5266    7.29%
  #lut&reg               1618   out of   5266   30.73%
#dsp                        7   out of     29   24.14%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                            Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                 870
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                              185
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                              42
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                              22
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                                      21
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                                      18
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray_2/u_three_martix/reg16_syn_46.f1    11
#8        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_20.f0                         9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                  7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                              0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                              0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5266   |3609    |1273    |2002    |14      |7       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |722    |475     |132     |395     |2       |0       |
|    command1                          |command                                    |55     |54      |0       |45      |0       |0       |
|    control1                          |control_interface                          |101    |66      |24      |54      |0       |0       |
|    data_path1                        |sdr_data_path                              |16     |16      |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |131    |61      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |131    |61      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |18      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |20      |0       |33      |0       |0       |
|    sdram1                            |sdram                                      |1      |1       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |125    |67      |18      |99      |1       |0       |
|      dcfifo_component                |softfifo                                   |125    |67      |18      |99      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |18      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |21      |0       |32      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |154    |90      |64      |26      |0       |0       |
|  u_camera_init                       |camera_init                                |547    |532     |9       |89      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |178    |178     |0       |47      |0       |0       |
|  u_camera_reader                     |camera_reader                              |90     |51      |17      |53      |0       |0       |
|  u_image_process                     |image_process                              |3475   |2251    |983     |1345    |12      |7       |
|    u_Dilation_Detector               |Dilation_Detector                          |168    |120     |45      |81      |2       |0       |
|      u_three_martix_4                |three_martix                               |157    |111     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |167    |116     |45      |74      |2       |0       |
|      u_three_martix_3                |three_martix                               |156    |106     |45      |63      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |941    |663     |252     |251     |0       |3       |
|    u_Median_Gray                     |Median_Gray                                |163    |112     |45      |66      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |12     |8       |0       |12      |0       |0       |
|      u_three_martix                  |three_martix                               |151    |104     |45      |54      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |716    |418     |235     |282     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |488    |298     |190     |136     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |31      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |29      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |15      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |228    |120     |45      |146     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |726    |427     |235     |263     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |499    |309     |190     |129     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |36      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |29      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |227    |118     |45      |134     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |76     |35      |14      |49      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |347    |220     |92      |161     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |156    |109     |47      |62      |0       |0       |
|      u_three_martix_2                |three_martix                               |191    |111     |45      |99      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |140    |106     |34      |58      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |84     |62      |22      |24      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3586  
    #2          2       626   
    #3          3       527   
    #4          4       204   
    #5        5-10      640   
    #6        11-50     132   
    #7       51-100      11   
    #8       101-500     1    
    #9        >500       1    
  Average     2.82            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2920
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 5858, pip num: 50136
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 80
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2270 valid insts, and 158685 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  4.931580s wall, 53.671875s user + 0.406250s system = 54.078125s CPU (1096.6%)

RUN-1004 : used memory is 637 MB, reserved memory is 626 MB, peak memory is 846 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221030_152413.log"
