
*** Running vivado
    with args -log cellc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cellc.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source cellc.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 309.137 ; gain = 99.555
INFO: [Synth 8-638] synthesizing module 'cellc' [d:/Users/Shana/Desktop/vivado/NestGather/NestGather.srcs/sources_1/ip/cellc/synth/cellc.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'cellc' (9#1) [d:/Users/Shana/Desktop/vivado/NestGather/NestGather.srcs/sources_1/ip/cellc/synth/cellc.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 507.316 ; gain = 297.734
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 507.316 ; gain = 297.734
INFO: [Device 21-403] Loading part xc7k160tfbg676-2L
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 594.230 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:24 ; elapsed = 00:01:34 . Memory (MB): peak = 594.230 ; gain = 384.648
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:24 ; elapsed = 00:01:34 . Memory (MB): peak = 594.230 ; gain = 384.648
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:34 . Memory (MB): peak = 594.230 ; gain = 384.648
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:34 . Memory (MB): peak = 594.230 ; gain = 384.648
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 594.230 ; gain = 384.648
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 608.965 ; gain = 399.383
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 608.965 ; gain = 399.383
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 618.652 ; gain = 409.070
Finished IO Insertion : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 618.652 ; gain = 409.070
Finished Renaming Generated Instances : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 618.652 ; gain = 409.070
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 618.652 ; gain = 409.070
Finished Renaming Generated Ports : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 618.652 ; gain = 409.070
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:49 . Memory (MB): peak = 618.652 ; gain = 409.070
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:01:49 . Memory (MB): peak = 618.652 ; gain = 409.070

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
|2     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:01:49 . Memory (MB): peak = 618.652 ; gain = 409.070
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 650.266 ; gain = 419.082
