
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003288                       # Number of seconds simulated
sim_ticks                                  3287693469                       # Number of ticks simulated
final_tick                               574790616588                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 342243                       # Simulator instruction rate (inst/s)
host_op_rate                                   440514                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 262014                       # Simulator tick rate (ticks/s)
host_mem_usage                               16929680                       # Number of bytes of host memory used
host_seconds                                 12547.78                       # Real time elapsed on the host
sim_insts                                  4294394764                       # Number of instructions simulated
sim_ops                                    5527477037                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       154752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       170496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        50688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        79104                       # Number of bytes read from this memory
system.physmem.bytes_read::total               462208                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       190720                       # Number of bytes written to this memory
system.physmem.bytes_written::total            190720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1209                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1332                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          396                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          618                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3611                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1490                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1490                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       622929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     47070082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       506130                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     51858849                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       545063                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15417496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       506130                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     24060637                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               140587316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       622929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       506130                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       545063                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       506130                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2180252                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          58010274                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               58010274                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          58010274                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       622929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     47070082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       506130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     51858849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       545063                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15417496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       506130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     24060637                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              198597590                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7884158                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2871426                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2507703                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185398                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1419593                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374134                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207141                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5835                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3383509                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15972660                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2871426                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581275                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3288583                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         908069                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        379983                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1667811                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        73817                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7773724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.367172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.173982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4485141     57.70%     57.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164239      2.11%     59.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298192      3.84%     63.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280194      3.60%     67.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456477      5.87%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475959      6.12%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113593      1.46%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86156      1.11%     81.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1413773     18.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7773724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364202                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.025918                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3492056                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       367558                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3180207                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12973                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        720920                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       314114                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          725                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17873072                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        720920                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3640955                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         124022                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42314                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3042811                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       202693                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17390420                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         68901                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81888                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23099243                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79173053                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79173053                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8186193                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2048                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           547297                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2666483                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582942                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9508                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       194317                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16445670                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13842736                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18396                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5019473                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13754415                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7773724                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.780708                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841296                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2710877     34.87%     34.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1447677     18.62%     53.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1255713     16.15%     69.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773219      9.95%     79.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       807292     10.38%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472672      6.08%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211165      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56414      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38695      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7773724                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54743     66.35%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17600     21.33%     87.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10161     12.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10861114     78.46%     78.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109578      0.79%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2375545     17.16%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495499      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13842736                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.755766                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82504                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005960                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35560095                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21467195                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13381086                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13925240                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34295                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       781529                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144001                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        720920                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          66435                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5623                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16447674                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19850                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2666483                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582942                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3015                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97773                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       109742                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207515                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13577764                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2280697                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264971                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2763741                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048902                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            483044                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.722158                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13396606                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13381086                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8218418                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20093360                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.697212                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409012                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5075959                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185689                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7052804                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.612377                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.310328                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3256271     46.17%     46.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494276     21.19%     67.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833803     11.82%     79.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       284413      4.03%     83.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272544      3.86%     87.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113662      1.61%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       297736      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89037      1.26%     94.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411062      5.83%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7052804                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411062                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23089479                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33617021                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2841                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 110434                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.788416                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.788416                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.268367                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.268367                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62784603                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17547911                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18399434                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7884158                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2854060                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2322772                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195812                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1176202                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1107499                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          299331                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8387                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2858728                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15822693                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2854060                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1406830                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3476304                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1047857                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        579068                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1398283                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        81975                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7761830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.517624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.307996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4285526     55.21%     55.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          305062      3.93%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          247567      3.19%     62.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          597991      7.70%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          161271      2.08%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          207758      2.68%     74.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152754      1.97%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           84405      1.09%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1719496     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7761830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361999                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.006897                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2990967                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       562902                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3341335                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23073                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        843548                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       485096                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4228                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18902680                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9281                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        843548                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3210745                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         124658                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       114868                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3139498                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       328508                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18234106                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2743                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        134837                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       103101                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          197                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25530421                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85105957                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85105957                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15611805                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9918600                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3811                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2153                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           908108                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1700379                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       866440                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13980                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       322463                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17231880                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3645                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13668451                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27739                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5973765                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18265403                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          621                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7761830                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760983                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.884909                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2693682     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1660758     21.40%     56.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1115160     14.37%     70.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       808417     10.42%     80.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       689763      8.89%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       360968      4.65%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       309174      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        58078      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65830      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7761830                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          80243     71.23%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16345     14.51%     85.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16069     14.26%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11390757     83.34%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       194068      1.42%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1512      0.01%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1357399      9.93%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       724715      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13668451                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.733660                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             112657                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008242                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35239128                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23209354                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13319155                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13781108                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        51471                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       672892                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          283                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223905                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        843548                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          53081                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7621                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17235526                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43346                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1700379                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       866440                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2133                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6792                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115699                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111128                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       226827                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13452108                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1274231                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       216343                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1981109                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1898509                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            706878                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.706220                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13328153                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13319155                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8676951                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24500965                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.689357                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354147                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9145656                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11231827                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6003799                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3024                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       195924                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6918281                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623500                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.137761                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2690087     38.88%     38.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1916336     27.70%     66.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       777890     11.24%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       439276      6.35%     84.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       359340      5.19%     89.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       147111      2.13%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       174973      2.53%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87014      1.26%     95.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       326254      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6918281                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9145656                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11231827                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1670019                       # Number of memory references committed
system.switch_cpus1.commit.loads              1027484                       # Number of loads committed
system.switch_cpus1.commit.membars               1512                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1613798                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10120289                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       228663                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       326254                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23827653                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35315423                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3867                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 122328                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9145656                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11231827                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9145656                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862066                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862066                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.160004                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.160004                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60509404                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18412888                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17448898                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3024                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 7884158                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2919097                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2380608                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       196658                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1221907                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1134965                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          312927                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8730                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2917370                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16035985                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2919097                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1447892                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3556188                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1041883                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        481976                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1439279                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        94673                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7798431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.297124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4242243     54.40%     54.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          235343      3.02%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          435738      5.59%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          437386      5.61%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          270935      3.47%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          217331      2.79%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          135281      1.73%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          127359      1.63%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1696815     21.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7798431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370248                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.033950                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3043319                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       476576                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3414757                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21202                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        842576                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       493057                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19223207                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        842576                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3265381                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          94140                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        80168                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3209766                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       306396                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18528776                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        127911                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        93677                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26037719                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     86421791                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     86421791                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16021921                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10015782                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3256                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1578                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           856476                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1712710                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       871789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11349                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       337322                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17454352                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3156                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13877706                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27439                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5942657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18176281                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      7798431                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.779551                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.893585                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2669650     34.23%     34.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1685637     21.62%     55.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1140198     14.62%     70.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       731892      9.39%     79.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       770632      9.88%     89.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       371188      4.76%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       294766      3.78%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        66811      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        67657      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7798431                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          86381     72.77%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16266     13.70%     86.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16059     13.53%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11611430     83.67%     83.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       186185      1.34%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1577      0.01%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1343130      9.68%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       735384      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13877706                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.760201                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             118706                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008554                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     35699988                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23400199                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13556171                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13996412                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        43635                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       668411                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          202                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       210266                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        842576                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          48862                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8522                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17457515                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        34986                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1712710                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       871789                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1578                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6713                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       121922                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       109749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       231671                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13690850                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1280201                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       186856                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1998825                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1940929                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            718624                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.736501                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13560582                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13556171                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8635114                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         24782181                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.719419                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348440                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9330879                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11488693                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5968874                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3156                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       198765                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      6955855                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.651658                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.146362                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2642142     37.98%     37.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1947309     28.00%     65.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       808417     11.62%     77.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       403239      5.80%     83.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       403289      5.80%     89.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       163869      2.36%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       165338      2.38%     93.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        87712      1.26%     95.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       334540      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      6955855                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9330879                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11488693                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1705822                       # Number of memory references committed
system.switch_cpus2.commit.loads              1044299                       # Number of loads committed
system.switch_cpus2.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1658150                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10350465                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       236910                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       334540                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24078882                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35758296                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3091                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  85727                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9330879                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11488693                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9330879                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844953                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844953                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.183497                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.183497                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61493162                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18842383                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17663618                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3156                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 7884158                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2890275                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2351942                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       194287                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1227344                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1135957                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          296174                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8622                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3191495                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15780736                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2890275                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1432131                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3313536                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         995149                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        480679                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1559332                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        77340                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7783308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.497896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.302789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4469772     57.43%     57.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          178401      2.29%     59.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          231205      2.97%     62.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          351567      4.52%     67.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          339814      4.37%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          258991      3.33%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          152486      1.96%     76.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          231323      2.97%     79.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1569749     20.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7783308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.366593                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.001575                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3298136                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       470257                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3192378                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25143                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        797392                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       489050                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          221                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      18873892                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1188                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        797392                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3473460                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          94341                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       120839                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3038171                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       259103                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18320522                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           68                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        111576                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        81964                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     25534218                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     85307244                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     85307244                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15836533                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9697613                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3846                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2162                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           738126                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1699046                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       896970                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17905                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       298654                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17024992                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3666                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13694997                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25254                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5559191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     16918048                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          570                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7783308                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.759534                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896866                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2696525     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1711704     21.99%     56.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1108588     14.24%     70.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       754741      9.70%     80.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       707004      9.08%     89.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       375721      4.83%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       277218      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        82491      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        69316      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7783308                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          66994     69.28%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13737     14.21%     83.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15971     16.52%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11397611     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       193537      1.41%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1547      0.01%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1351261      9.87%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       751041      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13694997                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.737027                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              96702                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007061                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35295253                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22587933                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13306837                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13791699                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47245                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       654037                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          200                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227215                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           22                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        797392                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          54777                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9063                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17028658                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       112640                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1699046                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       896970                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2118                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6894                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       118144                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       109823                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       227967                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13429090                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1271128                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       265902                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2005357                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1880924                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            734229                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.703300                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13310519                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13306837                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8548942                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24006705                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.687794                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356106                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9274814                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11399242                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5629414                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3096                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       197260                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      6985915                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.631746                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.153554                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2685271     38.44%     38.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2012861     28.81%     67.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       740000     10.59%     77.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       423387      6.06%     83.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       353784      5.06%     88.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       174768      2.50%     91.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       172715      2.47%     93.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        74078      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       349051      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      6985915                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9274814                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11399242                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1714756                       # Number of memory references committed
system.switch_cpus3.commit.loads              1045001                       # Number of loads committed
system.switch_cpus3.commit.membars               1548                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1634996                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10274825                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       232618                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       349051                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            23665520                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           34855195                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3048                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 100850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9274814                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11399242                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9274814                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.850061                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.850061                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.176386                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.176386                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60426944                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18382383                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17431425                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3096                       # number of misc regfile writes
system.l2.replacements                           3611                       # number of replacements
system.l2.tagsinuse                      65535.932993                       # Cycle average of tags in use
system.l2.total_refs                          1577957                       # Total number of references to valid blocks.
system.l2.sampled_refs                          69147                       # Sample count of references to valid blocks.
system.l2.avg_refs                          22.820325                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          3869.111719                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.792574                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    624.081790                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.968203                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    671.265467                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.958309                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    193.427666                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.970305                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    323.281065                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          19710.940795                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          15400.256808                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          10569.126018                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          14117.752274                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.059038                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000241                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.009523                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.010243                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.002951                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.004933                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.300765                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.234989                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.161272                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.215420                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3846                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5372                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3300                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4211                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16729                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6539                       # number of Writeback hits
system.l2.Writeback_hits::total                  6539                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3846                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5372                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3300                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4211                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16729                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3846                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5372                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3300                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4211                       # number of overall hits
system.l2.overall_hits::total                   16729                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1209                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1332                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          396                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          618                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3611                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1209                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1332                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          396                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          618                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3611                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1209                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1332                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          396                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          618                       # number of overall misses
system.l2.overall_misses::total                  3611                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       930246                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     74246795                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       768492                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     77560365                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       651020                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     25847268                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       789926                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     35842985                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       216637097                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       930246                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     74246795                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       768492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     77560365                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       651020                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     25847268                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       789926                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     35842985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        216637097                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       930246                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     74246795                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       768492                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     77560365                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       651020                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     25847268                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       789926                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     35842985                       # number of overall miss cycles
system.l2.overall_miss_latency::total       216637097                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5055                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6704                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3696                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4829                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               20340                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6539                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6539                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5055                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6704                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3696                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4829                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                20340                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5055                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6704                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3696                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4829                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               20340                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.239169                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.198687                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.107143                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.127977                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.177532                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.239169                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.198687                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.107143                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.127977                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.177532                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.239169                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.198687                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.107143                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.127977                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.177532                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 58140.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61411.741108                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 59114.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 58228.502252                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46501.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 65270.878788                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 60763.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 57998.357605                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 59993.657436                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 58140.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61411.741108                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 59114.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 58228.502252                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46501.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 65270.878788                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 60763.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 57998.357605                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59993.657436                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 58140.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61411.741108                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 59114.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 58228.502252                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46501.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 65270.878788                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 60763.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 57998.357605                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59993.657436                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1490                       # number of writebacks
system.l2.writebacks::total                      1490                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1209                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1332                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          396                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          618                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3611                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3611                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3611                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       839921                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     67245348                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       693028                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     69843643                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       569932                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     23560650                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       714891                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     32244535                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    195711948                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       839921                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     67245348                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       693028                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     69843643                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       569932                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     23560650                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       714891                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     32244535                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    195711948                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       839921                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     67245348                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       693028                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     69843643                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       569932                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     23560650                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       714891                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     32244535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    195711948                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.239169                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.198687                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.107143                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.127977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.177532                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.239169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.198687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.107143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.127977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.177532                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.239169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.198687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.107143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.127977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.177532                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52495.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55620.635236                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53309.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 52435.167417                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40709.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 59496.590909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 54991.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 52175.622977                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54198.822487                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 52495.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55620.635236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 53309.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 52435.167417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40709.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 59496.590909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 54991.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 52175.622977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54198.822487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 52495.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55620.635236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 53309.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 52435.167417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40709.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 59496.590909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 54991.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 52175.622977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54198.822487                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.792543                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001699905                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844751.206262                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.792543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025309                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869860                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1667791                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1667791                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1667791                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1667791                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1667791                       # number of overall hits
system.cpu0.icache.overall_hits::total        1667791                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1163610                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1163610                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1163610                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1163610                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1163610                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1163610                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1667811                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1667811                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1667811                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1667811                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1667811                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1667811                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 58180.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58180.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 58180.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58180.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 58180.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58180.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       958454                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       958454                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       958454                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       958454                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       958454                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       958454                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 59903.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59903.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 59903.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59903.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 59903.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59903.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5055                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223937429                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5311                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42164.833176                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.056687                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.943313                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777565                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222435                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2069073                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2069073                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2506013                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2506013                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2506013                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2506013                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15516                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15516                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15516                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15516                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15516                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15516                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    649170731                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    649170731                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    649170731                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    649170731                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    649170731                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    649170731                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084589                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084589                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521529                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521529                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521529                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521529                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007443                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007443                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006153                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006153                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006153                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006153                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41838.794212                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41838.794212                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41838.794212                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41838.794212                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41838.794212                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41838.794212                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1292                       # number of writebacks
system.cpu0.dcache.writebacks::total             1292                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10461                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10461                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10461                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10461                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10461                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10461                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5055                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5055                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5055                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5055                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    107832553                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    107832553                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    107832553                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    107832553                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    107832553                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    107832553                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002005                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002005                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002005                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002005                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21331.860138                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21331.860138                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21331.860138                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21331.860138                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21331.860138                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21331.860138                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.968179                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088371681                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194297.743952                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.968179                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020782                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794821                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1398267                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1398267                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1398267                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1398267                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1398267                       # number of overall hits
system.cpu1.icache.overall_hits::total        1398267                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       969074                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       969074                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       969074                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       969074                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       969074                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       969074                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1398283                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1398283                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1398283                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1398283                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1398283                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1398283                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 60567.125000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60567.125000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 60567.125000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60567.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 60567.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60567.125000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       782162                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       782162                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       782162                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       782162                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       782162                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       782162                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 60166.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60166.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 60166.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60166.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 60166.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60166.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6704                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177811534                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6960                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25547.634195                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.145156                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.854844                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867755                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132245                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       967781                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         967781                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       639511                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        639511                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2046                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2046                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1512                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1512                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1607292                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1607292                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1607292                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1607292                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14452                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14452                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14452                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14452                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14452                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14452                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    465671660                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    465671660                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    465671660                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    465671660                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    465671660                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    465671660                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       982233                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       982233                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       639511                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       639511                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2046                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2046                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1512                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1512                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1621744                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1621744                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1621744                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1621744                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014713                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014713                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008911                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008911                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008911                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008911                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32221.952671                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32221.952671                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32221.952671                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32221.952671                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32221.952671                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32221.952671                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2034                       # number of writebacks
system.cpu1.dcache.writebacks::total             2034                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7748                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7748                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7748                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7748                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7748                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7748                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6704                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6704                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6704                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6704                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6704                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6704                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    128939042                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    128939042                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    128939042                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    128939042                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    128939042                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    128939042                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006825                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006825                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004134                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004134                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004134                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004134                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19233.150656                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19233.150656                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19233.150656                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19233.150656                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19233.150656                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19233.150656                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.958283                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086078947                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2345742.866091                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.958283                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022369                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741920                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1439263                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1439263                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1439263                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1439263                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1439263                       # number of overall hits
system.cpu2.icache.overall_hits::total        1439263                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       867338                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       867338                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       867338                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       867338                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       867338                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       867338                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1439279                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1439279                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1439279                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1439279                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1439279                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1439279                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 54208.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 54208.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 54208.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 54208.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 54208.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 54208.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       667030                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       667030                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       667030                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       667030                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       667030                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       667030                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        47645                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        47645                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst        47645                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        47645                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst        47645                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        47645                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3696                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166194485                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3952                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              42053.260374                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   218.990924                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    37.009076                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.855433                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.144567                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       976469                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         976469                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       658418                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        658418                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1578                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1578                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1578                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1578                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1634887                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1634887                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1634887                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1634887                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9746                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9746                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9746                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9746                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9746                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9746                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    308560265                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    308560265                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    308560265                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    308560265                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    308560265                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    308560265                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       986215                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       986215                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       658418                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       658418                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1644633                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1644633                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1644633                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1644633                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009882                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009882                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005926                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005926                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005926                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005926                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31660.195465                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31660.195465                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31660.195465                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31660.195465                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31660.195465                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31660.195465                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          894                       # number of writebacks
system.cpu2.dcache.writebacks::total              894                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6050                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6050                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6050                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6050                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6050                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6050                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3696                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3696                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3696                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3696                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3696                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3696                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     51778562                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     51778562                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     51778562                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     51778562                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     51778562                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     51778562                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003748                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003748                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002247                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002247                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002247                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002247                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14009.351190                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14009.351190                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14009.351190                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14009.351190                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14009.351190                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14009.351190                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970282                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086612508                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190751.024194                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970282                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1559313                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1559313                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1559313                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1559313                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1559313                       # number of overall hits
system.cpu3.icache.overall_hits::total        1559313                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1122942                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1122942                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1122942                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1122942                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1122942                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1122942                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1559332                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1559332                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1559332                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1559332                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1559332                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1559332                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59102.210526                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59102.210526                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59102.210526                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59102.210526                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59102.210526                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59102.210526                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       813297                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       813297                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       813297                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       813297                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       813297                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       813297                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 62561.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62561.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 62561.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62561.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 62561.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62561.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4829                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170716816                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5085                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33572.628515                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.382077                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.617923                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884305                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115695                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       966108                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         966108                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       666339                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        666339                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1642                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1642                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1548                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1548                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1632447                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1632447                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1632447                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1632447                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12315                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12315                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          236                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          236                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12551                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12551                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12551                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12551                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    381444504                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    381444504                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     14284603                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     14284603                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    395729107                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    395729107                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    395729107                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    395729107                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       978423                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       978423                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       666575                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       666575                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1548                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1548                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1644998                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1644998                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1644998                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1644998                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012587                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012587                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000354                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000354                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007630                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007630                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007630                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007630                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 30973.975152                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 30973.975152                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 60527.978814                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 60527.978814                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 31529.687435                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 31529.687435                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 31529.687435                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 31529.687435                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        92643                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 46321.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2319                       # number of writebacks
system.cpu3.dcache.writebacks::total             2319                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7486                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7486                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          236                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          236                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7722                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7722                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7722                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7722                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4829                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4829                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4829                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4829                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4829                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4829                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     75257711                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     75257711                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     75257711                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     75257711                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     75257711                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     75257711                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004935                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004935                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002936                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002936                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002936                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002936                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 15584.533237                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15584.533237                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 15584.533237                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 15584.533237                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 15584.533237                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 15584.533237                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
