-- adder8
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;


ENTITY adder8 IS
	PORT (
		A, B : IN std_logic_vector(7 DOWNTO 0);
		Cin: IN std_logic;
		Cout : OUT std_logic;
		SUM : OUT std_logic_vector(7 DOWNTO 0)
   );
END adder8;

ARCHITECTURE Behavior OF adder8 IS

SIGNAl soma : std_logic_vector (8 DOWNTO 0);

BEGIN
	soma <= ('0' & A) + ('0' & B)  + ("00000000"& Cin);
	Cout <= soma(8);
	SUM <= soma(7 DOWNTO 0);
END Behavior;