Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Nov 16 15:36:22 2017
| Host         : DESKTOP-AVCVDOT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file snake_top_control_sets_placed.rpt
| Design       : snake_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            6 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |              20 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------+------------------+------------------+----------------+
|         Clock Signal        |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------+-------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG              |                         |                  |                1 |              1 |
|  myclk/CLK                  |                         | reset_IBUF       |                3 |              4 |
|  clk_IBUF_BUFG              | vsync_unit/E[0]         |                  |                2 |              8 |
|  myclk/CLK                  | vsync_unit/v_count_reg0 | reset_IBUF       |                3 |             10 |
|  myclk/CLK                  | vsync_unit/E[0]         | reset_IBUF       |                3 |             10 |
|  vsync_unit/addr_reg_reg[0] |                         |                  |                5 |             13 |
+-----------------------------+-------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     1 |
| 8      |                     1 |
| 10     |                     2 |
| 13     |                     1 |
+--------+-----------------------+


