
MCU_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c8c  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  08005dc8  08005dc8  00015dc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ee8  08005ee8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005ee8  08005ee8  00015ee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ef0  08005ef0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ef0  08005ef0  00015ef0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005ef4  08005ef4  00015ef4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005ef8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a4  20000070  08005f68  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000314  08005f68  00020314  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d8e4  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002480  00000000  00000000  0002d9c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e50  00000000  00000000  0002fe40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000adf  00000000  00000000  00030c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ab32  00000000  00000000  0003176f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000416c  00000000  00000000  0003c2a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_frame  000042a4  00000000  00000000  00040410  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000006c  00000000  00000000  000446b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000070 	.word	0x20000070
 8000158:	00000000 	.word	0x00000000
 800015c:	08005db0 	.word	0x08005db0

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000074 	.word	0x20000074
 8000178:	08005db0 	.word	0x08005db0

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b972 	b.w	8000478 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	468e      	mov	lr, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14c      	bne.n	8000256 <__udivmoddi4+0xaa>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4694      	mov	ip, r2
 80001c0:	d967      	bls.n	8000292 <__udivmoddi4+0xe6>
 80001c2:	fab2 f382 	clz	r3, r2
 80001c6:	b153      	cbz	r3, 80001de <__udivmoddi4+0x32>
 80001c8:	fa02 fc03 	lsl.w	ip, r2, r3
 80001cc:	f1c3 0220 	rsb	r2, r3, #32
 80001d0:	fa01 fe03 	lsl.w	lr, r1, r3
 80001d4:	fa20 f202 	lsr.w	r2, r0, r2
 80001d8:	ea42 0e0e 	orr.w	lr, r2, lr
 80001dc:	409c      	lsls	r4, r3
 80001de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80001e2:	fbbe f1f7 	udiv	r1, lr, r7
 80001e6:	fa1f f58c 	uxth.w	r5, ip
 80001ea:	fb07 ee11 	mls	lr, r7, r1, lr
 80001ee:	fb01 f005 	mul.w	r0, r1, r5
 80001f2:	0c22      	lsrs	r2, r4, #16
 80001f4:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 80001f8:	4290      	cmp	r0, r2
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000200:	f101 3eff 	add.w	lr, r1, #4294967295
 8000204:	f080 8119 	bcs.w	800043a <__udivmoddi4+0x28e>
 8000208:	4290      	cmp	r0, r2
 800020a:	f240 8116 	bls.w	800043a <__udivmoddi4+0x28e>
 800020e:	3902      	subs	r1, #2
 8000210:	4462      	add	r2, ip
 8000212:	1a12      	subs	r2, r2, r0
 8000214:	fbb2 f0f7 	udiv	r0, r2, r7
 8000218:	fb07 2210 	mls	r2, r7, r0, r2
 800021c:	fb00 f505 	mul.w	r5, r0, r5
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000226:	42a5      	cmp	r5, r4
 8000228:	d90a      	bls.n	8000240 <__udivmoddi4+0x94>
 800022a:	eb1c 0404 	adds.w	r4, ip, r4
 800022e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000232:	f080 8104 	bcs.w	800043e <__udivmoddi4+0x292>
 8000236:	42a5      	cmp	r5, r4
 8000238:	f240 8101 	bls.w	800043e <__udivmoddi4+0x292>
 800023c:	4464      	add	r4, ip
 800023e:	3802      	subs	r0, #2
 8000240:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000244:	2100      	movs	r1, #0
 8000246:	1b64      	subs	r4, r4, r5
 8000248:	b11e      	cbz	r6, 8000252 <__udivmoddi4+0xa6>
 800024a:	40dc      	lsrs	r4, r3
 800024c:	2300      	movs	r3, #0
 800024e:	e9c6 4300 	strd	r4, r3, [r6]
 8000252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000256:	428b      	cmp	r3, r1
 8000258:	d908      	bls.n	800026c <__udivmoddi4+0xc0>
 800025a:	2e00      	cmp	r6, #0
 800025c:	f000 80ea 	beq.w	8000434 <__udivmoddi4+0x288>
 8000260:	2100      	movs	r1, #0
 8000262:	e9c6 0500 	strd	r0, r5, [r6]
 8000266:	4608      	mov	r0, r1
 8000268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026c:	fab3 f183 	clz	r1, r3
 8000270:	2900      	cmp	r1, #0
 8000272:	d148      	bne.n	8000306 <__udivmoddi4+0x15a>
 8000274:	42ab      	cmp	r3, r5
 8000276:	d302      	bcc.n	800027e <__udivmoddi4+0xd2>
 8000278:	4282      	cmp	r2, r0
 800027a:	f200 80f8 	bhi.w	800046e <__udivmoddi4+0x2c2>
 800027e:	1a84      	subs	r4, r0, r2
 8000280:	eb65 0203 	sbc.w	r2, r5, r3
 8000284:	2001      	movs	r0, #1
 8000286:	4696      	mov	lr, r2
 8000288:	2e00      	cmp	r6, #0
 800028a:	d0e2      	beq.n	8000252 <__udivmoddi4+0xa6>
 800028c:	e9c6 4e00 	strd	r4, lr, [r6]
 8000290:	e7df      	b.n	8000252 <__udivmoddi4+0xa6>
 8000292:	b902      	cbnz	r2, 8000296 <__udivmoddi4+0xea>
 8000294:	deff      	udf	#255	; 0xff
 8000296:	fab2 f382 	clz	r3, r2
 800029a:	2b00      	cmp	r3, #0
 800029c:	f040 808e 	bne.w	80003bc <__udivmoddi4+0x210>
 80002a0:	1a88      	subs	r0, r1, r2
 80002a2:	2101      	movs	r1, #1
 80002a4:	0c17      	lsrs	r7, r2, #16
 80002a6:	fa1f fe82 	uxth.w	lr, r2
 80002aa:	fbb0 f5f7 	udiv	r5, r0, r7
 80002ae:	fb07 0015 	mls	r0, r7, r5, r0
 80002b2:	0c22      	lsrs	r2, r4, #16
 80002b4:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80002b8:	fb0e f005 	mul.w	r0, lr, r5
 80002bc:	4290      	cmp	r0, r2
 80002be:	d908      	bls.n	80002d2 <__udivmoddi4+0x126>
 80002c0:	eb1c 0202 	adds.w	r2, ip, r2
 80002c4:	f105 38ff 	add.w	r8, r5, #4294967295
 80002c8:	d202      	bcs.n	80002d0 <__udivmoddi4+0x124>
 80002ca:	4290      	cmp	r0, r2
 80002cc:	f200 80cc 	bhi.w	8000468 <__udivmoddi4+0x2bc>
 80002d0:	4645      	mov	r5, r8
 80002d2:	1a12      	subs	r2, r2, r0
 80002d4:	fbb2 f0f7 	udiv	r0, r2, r7
 80002d8:	fb07 2210 	mls	r2, r7, r0, r2
 80002dc:	fb0e fe00 	mul.w	lr, lr, r0
 80002e0:	b2a4      	uxth	r4, r4
 80002e2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002e6:	45a6      	cmp	lr, r4
 80002e8:	d908      	bls.n	80002fc <__udivmoddi4+0x150>
 80002ea:	eb1c 0404 	adds.w	r4, ip, r4
 80002ee:	f100 32ff 	add.w	r2, r0, #4294967295
 80002f2:	d202      	bcs.n	80002fa <__udivmoddi4+0x14e>
 80002f4:	45a6      	cmp	lr, r4
 80002f6:	f200 80b4 	bhi.w	8000462 <__udivmoddi4+0x2b6>
 80002fa:	4610      	mov	r0, r2
 80002fc:	eba4 040e 	sub.w	r4, r4, lr
 8000300:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000304:	e7a0      	b.n	8000248 <__udivmoddi4+0x9c>
 8000306:	f1c1 0720 	rsb	r7, r1, #32
 800030a:	408b      	lsls	r3, r1
 800030c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000310:	ea4c 0c03 	orr.w	ip, ip, r3
 8000314:	fa25 fa07 	lsr.w	sl, r5, r7
 8000318:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800031c:	fbba f8f9 	udiv	r8, sl, r9
 8000320:	408d      	lsls	r5, r1
 8000322:	fa20 f307 	lsr.w	r3, r0, r7
 8000326:	fb09 aa18 	mls	sl, r9, r8, sl
 800032a:	fa1f fe8c 	uxth.w	lr, ip
 800032e:	432b      	orrs	r3, r5
 8000330:	fa00 f501 	lsl.w	r5, r0, r1
 8000334:	fb08 f00e 	mul.w	r0, r8, lr
 8000338:	0c1c      	lsrs	r4, r3, #16
 800033a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800033e:	42a0      	cmp	r0, r4
 8000340:	fa02 f201 	lsl.w	r2, r2, r1
 8000344:	d90b      	bls.n	800035e <__udivmoddi4+0x1b2>
 8000346:	eb1c 0404 	adds.w	r4, ip, r4
 800034a:	f108 3aff 	add.w	sl, r8, #4294967295
 800034e:	f080 8086 	bcs.w	800045e <__udivmoddi4+0x2b2>
 8000352:	42a0      	cmp	r0, r4
 8000354:	f240 8083 	bls.w	800045e <__udivmoddi4+0x2b2>
 8000358:	f1a8 0802 	sub.w	r8, r8, #2
 800035c:	4464      	add	r4, ip
 800035e:	1a24      	subs	r4, r4, r0
 8000360:	b298      	uxth	r0, r3
 8000362:	fbb4 f3f9 	udiv	r3, r4, r9
 8000366:	fb09 4413 	mls	r4, r9, r3, r4
 800036a:	fb03 fe0e 	mul.w	lr, r3, lr
 800036e:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000372:	45a6      	cmp	lr, r4
 8000374:	d908      	bls.n	8000388 <__udivmoddi4+0x1dc>
 8000376:	eb1c 0404 	adds.w	r4, ip, r4
 800037a:	f103 30ff 	add.w	r0, r3, #4294967295
 800037e:	d26a      	bcs.n	8000456 <__udivmoddi4+0x2aa>
 8000380:	45a6      	cmp	lr, r4
 8000382:	d968      	bls.n	8000456 <__udivmoddi4+0x2aa>
 8000384:	3b02      	subs	r3, #2
 8000386:	4464      	add	r4, ip
 8000388:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800038c:	fba0 9302 	umull	r9, r3, r0, r2
 8000390:	eba4 040e 	sub.w	r4, r4, lr
 8000394:	429c      	cmp	r4, r3
 8000396:	46c8      	mov	r8, r9
 8000398:	469e      	mov	lr, r3
 800039a:	d354      	bcc.n	8000446 <__udivmoddi4+0x29a>
 800039c:	d051      	beq.n	8000442 <__udivmoddi4+0x296>
 800039e:	2e00      	cmp	r6, #0
 80003a0:	d067      	beq.n	8000472 <__udivmoddi4+0x2c6>
 80003a2:	ebb5 0308 	subs.w	r3, r5, r8
 80003a6:	eb64 040e 	sbc.w	r4, r4, lr
 80003aa:	40cb      	lsrs	r3, r1
 80003ac:	fa04 f707 	lsl.w	r7, r4, r7
 80003b0:	431f      	orrs	r7, r3
 80003b2:	40cc      	lsrs	r4, r1
 80003b4:	e9c6 7400 	strd	r7, r4, [r6]
 80003b8:	2100      	movs	r1, #0
 80003ba:	e74a      	b.n	8000252 <__udivmoddi4+0xa6>
 80003bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80003c0:	f1c3 0020 	rsb	r0, r3, #32
 80003c4:	40c1      	lsrs	r1, r0
 80003c6:	409d      	lsls	r5, r3
 80003c8:	fa24 f000 	lsr.w	r0, r4, r0
 80003cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d0:	4328      	orrs	r0, r5
 80003d2:	fbb1 f5f7 	udiv	r5, r1, r7
 80003d6:	fb07 1115 	mls	r1, r7, r5, r1
 80003da:	fa1f fe8c 	uxth.w	lr, ip
 80003de:	0c02      	lsrs	r2, r0, #16
 80003e0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80003e4:	fb05 f10e 	mul.w	r1, r5, lr
 80003e8:	4291      	cmp	r1, r2
 80003ea:	fa04 f403 	lsl.w	r4, r4, r3
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x256>
 80003f0:	eb1c 0202 	adds.w	r2, ip, r2
 80003f4:	f105 38ff 	add.w	r8, r5, #4294967295
 80003f8:	d22f      	bcs.n	800045a <__udivmoddi4+0x2ae>
 80003fa:	4291      	cmp	r1, r2
 80003fc:	d92d      	bls.n	800045a <__udivmoddi4+0x2ae>
 80003fe:	3d02      	subs	r5, #2
 8000400:	4462      	add	r2, ip
 8000402:	1a52      	subs	r2, r2, r1
 8000404:	fbb2 f1f7 	udiv	r1, r2, r7
 8000408:	fb07 2211 	mls	r2, r7, r1, r2
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000412:	fb01 f20e 	mul.w	r2, r1, lr
 8000416:	4282      	cmp	r2, r0
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x280>
 800041a:	eb1c 0000 	adds.w	r0, ip, r0
 800041e:	f101 38ff 	add.w	r8, r1, #4294967295
 8000422:	d216      	bcs.n	8000452 <__udivmoddi4+0x2a6>
 8000424:	4282      	cmp	r2, r0
 8000426:	d914      	bls.n	8000452 <__udivmoddi4+0x2a6>
 8000428:	3902      	subs	r1, #2
 800042a:	4460      	add	r0, ip
 800042c:	1a80      	subs	r0, r0, r2
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	e73a      	b.n	80002aa <__udivmoddi4+0xfe>
 8000434:	4631      	mov	r1, r6
 8000436:	4630      	mov	r0, r6
 8000438:	e70b      	b.n	8000252 <__udivmoddi4+0xa6>
 800043a:	4671      	mov	r1, lr
 800043c:	e6e9      	b.n	8000212 <__udivmoddi4+0x66>
 800043e:	4610      	mov	r0, r2
 8000440:	e6fe      	b.n	8000240 <__udivmoddi4+0x94>
 8000442:	454d      	cmp	r5, r9
 8000444:	d2ab      	bcs.n	800039e <__udivmoddi4+0x1f2>
 8000446:	ebb9 0802 	subs.w	r8, r9, r2
 800044a:	eb63 0e0c 	sbc.w	lr, r3, ip
 800044e:	3801      	subs	r0, #1
 8000450:	e7a5      	b.n	800039e <__udivmoddi4+0x1f2>
 8000452:	4641      	mov	r1, r8
 8000454:	e7ea      	b.n	800042c <__udivmoddi4+0x280>
 8000456:	4603      	mov	r3, r0
 8000458:	e796      	b.n	8000388 <__udivmoddi4+0x1dc>
 800045a:	4645      	mov	r5, r8
 800045c:	e7d1      	b.n	8000402 <__udivmoddi4+0x256>
 800045e:	46d0      	mov	r8, sl
 8000460:	e77d      	b.n	800035e <__udivmoddi4+0x1b2>
 8000462:	4464      	add	r4, ip
 8000464:	3802      	subs	r0, #2
 8000466:	e749      	b.n	80002fc <__udivmoddi4+0x150>
 8000468:	3d02      	subs	r5, #2
 800046a:	4462      	add	r2, ip
 800046c:	e731      	b.n	80002d2 <__udivmoddi4+0x126>
 800046e:	4608      	mov	r0, r1
 8000470:	e70a      	b.n	8000288 <__udivmoddi4+0xdc>
 8000472:	4631      	mov	r1, r6
 8000474:	e6ed      	b.n	8000252 <__udivmoddi4+0xa6>
 8000476:	bf00      	nop

08000478 <__aeabi_idiv0>:
 8000478:	4770      	bx	lr
 800047a:	bf00      	nop

0800047c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800047c:	b480      	push	{r7}
 800047e:	b083      	sub	sp, #12
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000484:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000488:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800048c:	f003 0301 	and.w	r3, r3, #1
 8000490:	2b00      	cmp	r3, #0
 8000492:	d013      	beq.n	80004bc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000494:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000498:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800049c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d00b      	beq.n	80004bc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80004a4:	e000      	b.n	80004a8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80004a6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80004a8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d0f9      	beq.n	80004a6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80004b2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004b6:	687a      	ldr	r2, [r7, #4]
 80004b8:	b2d2      	uxtb	r2, r2
 80004ba:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80004bc:	687b      	ldr	r3, [r7, #4]
}
 80004be:	4618      	mov	r0, r3
 80004c0:	370c      	adds	r7, #12
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bc80      	pop	{r7}
 80004c6:	4770      	bx	lr

080004c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004cc:	f001 f8c7 	bl	800165e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d0:	f000 f810 	bl	80004f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d4:	f000 f9ea 	bl	80008ac <MX_GPIO_Init>
  MX_TIM3_Init();
 80004d8:	f000 f966 	bl	80007a8 <MX_TIM3_Init>
  MX_SPI1_Init();
 80004dc:	f000 f92e 	bl	800073c <MX_SPI1_Init>
  MX_ADC_Init();
 80004e0:	f000 f86c 	bl	80005bc <MX_ADC_Init>
  MX_RTC_Init();
 80004e4:	f000 f8d0 	bl	8000688 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

	affichemod();
 80004e8:	f000 fa7a 	bl	80009e0 <affichemod>
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		fonctionmod();
 80004ec:	f000 fafa 	bl	8000ae4 <fonctionmod>
 80004f0:	e7fc      	b.n	80004ec <main+0x24>
	...

080004f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b096      	sub	sp, #88	; 0x58
 80004f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80004fe:	2234      	movs	r2, #52	; 0x34
 8000500:	2100      	movs	r1, #0
 8000502:	4618      	mov	r0, r3
 8000504:	f004 fec2 	bl	800528c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000508:	f107 0310 	add.w	r3, r7, #16
 800050c:	2200      	movs	r2, #0
 800050e:	601a      	str	r2, [r3, #0]
 8000510:	605a      	str	r2, [r3, #4]
 8000512:	609a      	str	r2, [r3, #8]
 8000514:	60da      	str	r2, [r3, #12]
 8000516:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000518:	1d3b      	adds	r3, r7, #4
 800051a:	2200      	movs	r2, #0
 800051c:	601a      	str	r2, [r3, #0]
 800051e:	605a      	str	r2, [r3, #4]
 8000520:	609a      	str	r2, [r3, #8]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000522:	4b25      	ldr	r3, [pc, #148]	; (80005b8 <SystemClock_Config+0xc4>)
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800052a:	4a23      	ldr	r2, [pc, #140]	; (80005b8 <SystemClock_Config+0xc4>)
 800052c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000530:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000532:	230a      	movs	r3, #10
 8000534:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000536:	2301      	movs	r3, #1
 8000538:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800053a:	2310      	movs	r3, #16
 800053c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800053e:	2301      	movs	r3, #1
 8000540:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000542:	2302      	movs	r3, #2
 8000544:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000546:	2300      	movs	r3, #0
 8000548:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800054a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800054e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000550:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000554:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000556:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800055a:	4618      	mov	r0, r3
 800055c:	f002 f8cc 	bl	80026f8 <HAL_RCC_OscConfig>
 8000560:	4603      	mov	r3, r0
 8000562:	2b00      	cmp	r3, #0
 8000564:	d001      	beq.n	800056a <SystemClock_Config+0x76>
  {
    Error_Handler();
 8000566:	f000 fe47 	bl	80011f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800056a:	230f      	movs	r3, #15
 800056c:	613b      	str	r3, [r7, #16]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800056e:	2303      	movs	r3, #3
 8000570:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000572:	2300      	movs	r3, #0
 8000574:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000576:	2300      	movs	r3, #0
 8000578:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800057a:	2300      	movs	r3, #0
 800057c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800057e:	f107 0310 	add.w	r3, r7, #16
 8000582:	2101      	movs	r1, #1
 8000584:	4618      	mov	r0, r3
 8000586:	f002 fbe7 	bl	8002d58 <HAL_RCC_ClockConfig>
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	d001      	beq.n	8000594 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000590:	f000 fe32 	bl	80011f8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000594:	2301      	movs	r3, #1
 8000596:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000598:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800059c:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800059e:	1d3b      	adds	r3, r7, #4
 80005a0:	4618      	mov	r0, r3
 80005a2:	f002 fe2b 	bl	80031fc <HAL_RCCEx_PeriphCLKConfig>
 80005a6:	4603      	mov	r3, r0
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d001      	beq.n	80005b0 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80005ac:	f000 fe24 	bl	80011f8 <Error_Handler>
  }
}
 80005b0:	bf00      	nop
 80005b2:	3758      	adds	r7, #88	; 0x58
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	40007000 	.word	0x40007000

080005bc <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005c2:	1d3b      	adds	r3, r7, #4
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	605a      	str	r2, [r3, #4]
 80005ca:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80005cc:	4b2c      	ldr	r3, [pc, #176]	; (8000680 <MX_ADC_Init+0xc4>)
 80005ce:	4a2d      	ldr	r2, [pc, #180]	; (8000684 <MX_ADC_Init+0xc8>)
 80005d0:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80005d2:	4b2b      	ldr	r3, [pc, #172]	; (8000680 <MX_ADC_Init+0xc4>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80005d8:	4b29      	ldr	r3, [pc, #164]	; (8000680 <MX_ADC_Init+0xc4>)
 80005da:	2200      	movs	r2, #0
 80005dc:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005de:	4b28      	ldr	r3, [pc, #160]	; (8000680 <MX_ADC_Init+0xc4>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80005e4:	4b26      	ldr	r3, [pc, #152]	; (8000680 <MX_ADC_Init+0xc4>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80005ea:	4b25      	ldr	r3, [pc, #148]	; (8000680 <MX_ADC_Init+0xc4>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 80005f0:	4b23      	ldr	r3, [pc, #140]	; (8000680 <MX_ADC_Init+0xc4>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 80005f6:	4b22      	ldr	r3, [pc, #136]	; (8000680 <MX_ADC_Init+0xc4>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 80005fc:	4b20      	ldr	r3, [pc, #128]	; (8000680 <MX_ADC_Init+0xc4>)
 80005fe:	2200      	movs	r2, #0
 8000600:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000602:	4b1f      	ldr	r3, [pc, #124]	; (8000680 <MX_ADC_Init+0xc4>)
 8000604:	2200      	movs	r2, #0
 8000606:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 2;
 800060a:	4b1d      	ldr	r3, [pc, #116]	; (8000680 <MX_ADC_Init+0xc4>)
 800060c:	2202      	movs	r2, #2
 800060e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000610:	4b1b      	ldr	r3, [pc, #108]	; (8000680 <MX_ADC_Init+0xc4>)
 8000612:	2200      	movs	r2, #0
 8000614:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000618:	4b19      	ldr	r3, [pc, #100]	; (8000680 <MX_ADC_Init+0xc4>)
 800061a:	2210      	movs	r2, #16
 800061c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800061e:	4b18      	ldr	r3, [pc, #96]	; (8000680 <MX_ADC_Init+0xc4>)
 8000620:	2200      	movs	r2, #0
 8000622:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000624:	4b16      	ldr	r3, [pc, #88]	; (8000680 <MX_ADC_Init+0xc4>)
 8000626:	2200      	movs	r2, #0
 8000628:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800062c:	4814      	ldr	r0, [pc, #80]	; (8000680 <MX_ADC_Init+0xc4>)
 800062e:	f001 f8a7 	bl	8001780 <HAL_ADC_Init>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d001      	beq.n	800063c <MX_ADC_Init+0x80>
  {
    Error_Handler();
 8000638:	f000 fdde 	bl	80011f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800063c:	2300      	movs	r3, #0
 800063e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000640:	2301      	movs	r3, #1
 8000642:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_384CYCLES;
 8000644:	2307      	movs	r3, #7
 8000646:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000648:	1d3b      	adds	r3, r7, #4
 800064a:	4619      	mov	r1, r3
 800064c:	480c      	ldr	r0, [pc, #48]	; (8000680 <MX_ADC_Init+0xc4>)
 800064e:	f001 fb63 	bl	8001d18 <HAL_ADC_ConfigChannel>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <MX_ADC_Init+0xa0>
  {
    Error_Handler();
 8000658:	f000 fdce 	bl	80011f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800065c:	2301      	movs	r3, #1
 800065e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000660:	2302      	movs	r3, #2
 8000662:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000664:	1d3b      	adds	r3, r7, #4
 8000666:	4619      	mov	r1, r3
 8000668:	4805      	ldr	r0, [pc, #20]	; (8000680 <MX_ADC_Init+0xc4>)
 800066a:	f001 fb55 	bl	8001d18 <HAL_ADC_ConfigChannel>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_ADC_Init+0xbc>
  {
    Error_Handler();
 8000674:	f000 fdc0 	bl	80011f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000678:	bf00      	nop
 800067a:	3710      	adds	r7, #16
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	2000008c 	.word	0x2000008c
 8000684:	40012400 	.word	0x40012400

08000688 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b086      	sub	sp, #24
 800068c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800068e:	1d3b      	adds	r3, r7, #4
 8000690:	2200      	movs	r2, #0
 8000692:	601a      	str	r2, [r3, #0]
 8000694:	605a      	str	r2, [r3, #4]
 8000696:	609a      	str	r2, [r3, #8]
 8000698:	60da      	str	r2, [r3, #12]
 800069a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800069c:	2300      	movs	r3, #0
 800069e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80006a0:	4b24      	ldr	r3, [pc, #144]	; (8000734 <MX_RTC_Init+0xac>)
 80006a2:	4a25      	ldr	r2, [pc, #148]	; (8000738 <MX_RTC_Init+0xb0>)
 80006a4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80006a6:	4b23      	ldr	r3, [pc, #140]	; (8000734 <MX_RTC_Init+0xac>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80006ac:	4b21      	ldr	r3, [pc, #132]	; (8000734 <MX_RTC_Init+0xac>)
 80006ae:	227f      	movs	r2, #127	; 0x7f
 80006b0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80006b2:	4b20      	ldr	r3, [pc, #128]	; (8000734 <MX_RTC_Init+0xac>)
 80006b4:	22ff      	movs	r2, #255	; 0xff
 80006b6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80006b8:	4b1e      	ldr	r3, [pc, #120]	; (8000734 <MX_RTC_Init+0xac>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80006be:	4b1d      	ldr	r3, [pc, #116]	; (8000734 <MX_RTC_Init+0xac>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80006c4:	4b1b      	ldr	r3, [pc, #108]	; (8000734 <MX_RTC_Init+0xac>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80006ca:	481a      	ldr	r0, [pc, #104]	; (8000734 <MX_RTC_Init+0xac>)
 80006cc:	f002 fea0 	bl	8003410 <HAL_RTC_Init>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80006d6:	f000 fd8f 	bl	80011f8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x13;
 80006da:	2313      	movs	r3, #19
 80006dc:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x14;
 80006de:	2314      	movs	r3, #20
 80006e0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80006e2:	2300      	movs	r3, #0
 80006e4:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80006e6:	2300      	movs	r3, #0
 80006e8:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80006ea:	2300      	movs	r3, #0
 80006ec:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80006ee:	1d3b      	adds	r3, r7, #4
 80006f0:	2201      	movs	r2, #1
 80006f2:	4619      	mov	r1, r3
 80006f4:	480f      	ldr	r0, [pc, #60]	; (8000734 <MX_RTC_Init+0xac>)
 80006f6:	f002 ff0e 	bl	8003516 <HAL_RTC_SetTime>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000700:	f000 fd7a 	bl	80011f8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_THURSDAY;
 8000704:	2304      	movs	r3, #4
 8000706:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_FEBRUARY;
 8000708:	2302      	movs	r3, #2
 800070a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x22;
 800070c:	2322      	movs	r3, #34	; 0x22
 800070e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x24;
 8000710:	2324      	movs	r3, #36	; 0x24
 8000712:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000714:	463b      	mov	r3, r7
 8000716:	2201      	movs	r2, #1
 8000718:	4619      	mov	r1, r3
 800071a:	4806      	ldr	r0, [pc, #24]	; (8000734 <MX_RTC_Init+0xac>)
 800071c:	f002 fff3 	bl	8003706 <HAL_RTC_SetDate>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8000726:	f000 fd67 	bl	80011f8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800072a:	bf00      	nop
 800072c:	3718      	adds	r7, #24
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	200000e0 	.word	0x200000e0
 8000738:	40002800 	.word	0x40002800

0800073c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000740:	4b17      	ldr	r3, [pc, #92]	; (80007a0 <MX_SPI1_Init+0x64>)
 8000742:	4a18      	ldr	r2, [pc, #96]	; (80007a4 <MX_SPI1_Init+0x68>)
 8000744:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000746:	4b16      	ldr	r3, [pc, #88]	; (80007a0 <MX_SPI1_Init+0x64>)
 8000748:	f44f 7282 	mov.w	r2, #260	; 0x104
 800074c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800074e:	4b14      	ldr	r3, [pc, #80]	; (80007a0 <MX_SPI1_Init+0x64>)
 8000750:	2200      	movs	r2, #0
 8000752:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000754:	4b12      	ldr	r3, [pc, #72]	; (80007a0 <MX_SPI1_Init+0x64>)
 8000756:	2200      	movs	r2, #0
 8000758:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800075a:	4b11      	ldr	r3, [pc, #68]	; (80007a0 <MX_SPI1_Init+0x64>)
 800075c:	2200      	movs	r2, #0
 800075e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000760:	4b0f      	ldr	r3, [pc, #60]	; (80007a0 <MX_SPI1_Init+0x64>)
 8000762:	2200      	movs	r2, #0
 8000764:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000766:	4b0e      	ldr	r3, [pc, #56]	; (80007a0 <MX_SPI1_Init+0x64>)
 8000768:	f44f 7200 	mov.w	r2, #512	; 0x200
 800076c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800076e:	4b0c      	ldr	r3, [pc, #48]	; (80007a0 <MX_SPI1_Init+0x64>)
 8000770:	2200      	movs	r2, #0
 8000772:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000774:	4b0a      	ldr	r3, [pc, #40]	; (80007a0 <MX_SPI1_Init+0x64>)
 8000776:	2200      	movs	r2, #0
 8000778:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800077a:	4b09      	ldr	r3, [pc, #36]	; (80007a0 <MX_SPI1_Init+0x64>)
 800077c:	2200      	movs	r2, #0
 800077e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000780:	4b07      	ldr	r3, [pc, #28]	; (80007a0 <MX_SPI1_Init+0x64>)
 8000782:	2200      	movs	r2, #0
 8000784:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000786:	4b06      	ldr	r3, [pc, #24]	; (80007a0 <MX_SPI1_Init+0x64>)
 8000788:	220a      	movs	r2, #10
 800078a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800078c:	4804      	ldr	r0, [pc, #16]	; (80007a0 <MX_SPI1_Init+0x64>)
 800078e:	f003 f948 	bl	8003a22 <HAL_SPI_Init>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000798:	f000 fd2e 	bl	80011f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800079c:	bf00      	nop
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	20000100 	.word	0x20000100
 80007a4:	40013000 	.word	0x40013000

080007a8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b08a      	sub	sp, #40	; 0x28
 80007ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007ae:	f107 0318 	add.w	r3, r7, #24
 80007b2:	2200      	movs	r2, #0
 80007b4:	601a      	str	r2, [r3, #0]
 80007b6:	605a      	str	r2, [r3, #4]
 80007b8:	609a      	str	r2, [r3, #8]
 80007ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007bc:	f107 0310 	add.w	r3, r7, #16
 80007c0:	2200      	movs	r2, #0
 80007c2:	601a      	str	r2, [r3, #0]
 80007c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007c6:	463b      	mov	r3, r7
 80007c8:	2200      	movs	r2, #0
 80007ca:	601a      	str	r2, [r3, #0]
 80007cc:	605a      	str	r2, [r3, #4]
 80007ce:	609a      	str	r2, [r3, #8]
 80007d0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80007d2:	4b34      	ldr	r3, [pc, #208]	; (80008a4 <MX_TIM3_Init+0xfc>)
 80007d4:	4a34      	ldr	r2, [pc, #208]	; (80008a8 <MX_TIM3_Init+0x100>)
 80007d6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32000;
 80007d8:	4b32      	ldr	r3, [pc, #200]	; (80008a4 <MX_TIM3_Init+0xfc>)
 80007da:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 80007de:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007e0:	4b30      	ldr	r3, [pc, #192]	; (80008a4 <MX_TIM3_Init+0xfc>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80007e6:	4b2f      	ldr	r3, [pc, #188]	; (80008a4 <MX_TIM3_Init+0xfc>)
 80007e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80007ec:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007ee:	4b2d      	ldr	r3, [pc, #180]	; (80008a4 <MX_TIM3_Init+0xfc>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007f4:	4b2b      	ldr	r3, [pc, #172]	; (80008a4 <MX_TIM3_Init+0xfc>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80007fa:	482a      	ldr	r0, [pc, #168]	; (80008a4 <MX_TIM3_Init+0xfc>)
 80007fc:	f003 fba8 	bl	8003f50 <HAL_TIM_Base_Init>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <MX_TIM3_Init+0x62>
  {
    Error_Handler();
 8000806:	f000 fcf7 	bl	80011f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800080a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800080e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000810:	f107 0318 	add.w	r3, r7, #24
 8000814:	4619      	mov	r1, r3
 8000816:	4823      	ldr	r0, [pc, #140]	; (80008a4 <MX_TIM3_Init+0xfc>)
 8000818:	f003 fede 	bl	80045d8 <HAL_TIM_ConfigClockSource>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8000822:	f000 fce9 	bl	80011f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000826:	481f      	ldr	r0, [pc, #124]	; (80008a4 <MX_TIM3_Init+0xfc>)
 8000828:	f003 fc1c 	bl	8004064 <HAL_TIM_PWM_Init>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8000832:	f000 fce1 	bl	80011f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000836:	2300      	movs	r3, #0
 8000838:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800083a:	2300      	movs	r3, #0
 800083c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800083e:	f107 0310 	add.w	r3, r7, #16
 8000842:	4619      	mov	r1, r3
 8000844:	4817      	ldr	r0, [pc, #92]	; (80008a4 <MX_TIM3_Init+0xfc>)
 8000846:	f004 f9db 	bl	8004c00 <HAL_TIMEx_MasterConfigSynchronization>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 8000850:	f000 fcd2 	bl	80011f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000854:	2360      	movs	r3, #96	; 0x60
 8000856:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000858:	2300      	movs	r3, #0
 800085a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800085c:	2300      	movs	r3, #0
 800085e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000860:	2300      	movs	r3, #0
 8000862:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000864:	463b      	mov	r3, r7
 8000866:	2200      	movs	r2, #0
 8000868:	4619      	mov	r1, r3
 800086a:	480e      	ldr	r0, [pc, #56]	; (80008a4 <MX_TIM3_Init+0xfc>)
 800086c:	f003 fdf2 	bl	8004454 <HAL_TIM_PWM_ConfigChannel>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <MX_TIM3_Init+0xd2>
  {
    Error_Handler();
 8000876:	f000 fcbf 	bl	80011f8 <Error_Handler>
  }
  sConfigOC.Pulse = 500;
 800087a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800087e:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000880:	463b      	mov	r3, r7
 8000882:	2204      	movs	r2, #4
 8000884:	4619      	mov	r1, r3
 8000886:	4807      	ldr	r0, [pc, #28]	; (80008a4 <MX_TIM3_Init+0xfc>)
 8000888:	f003 fde4 	bl	8004454 <HAL_TIM_PWM_ConfigChannel>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8000892:	f000 fcb1 	bl	80011f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000896:	4803      	ldr	r0, [pc, #12]	; (80008a4 <MX_TIM3_Init+0xfc>)
 8000898:	f000 fda2 	bl	80013e0 <HAL_TIM_MspPostInit>

}
 800089c:	bf00      	nop
 800089e:	3728      	adds	r7, #40	; 0x28
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	20000158 	.word	0x20000158
 80008a8:	40000400 	.word	0x40000400

080008ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b088      	sub	sp, #32
 80008b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b2:	f107 030c 	add.w	r3, r7, #12
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
 80008ba:	605a      	str	r2, [r3, #4]
 80008bc:	609a      	str	r2, [r3, #8]
 80008be:	60da      	str	r2, [r3, #12]
 80008c0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008c2:	4b36      	ldr	r3, [pc, #216]	; (800099c <MX_GPIO_Init+0xf0>)
 80008c4:	69db      	ldr	r3, [r3, #28]
 80008c6:	4a35      	ldr	r2, [pc, #212]	; (800099c <MX_GPIO_Init+0xf0>)
 80008c8:	f043 0304 	orr.w	r3, r3, #4
 80008cc:	61d3      	str	r3, [r2, #28]
 80008ce:	4b33      	ldr	r3, [pc, #204]	; (800099c <MX_GPIO_Init+0xf0>)
 80008d0:	69db      	ldr	r3, [r3, #28]
 80008d2:	f003 0304 	and.w	r3, r3, #4
 80008d6:	60bb      	str	r3, [r7, #8]
 80008d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008da:	4b30      	ldr	r3, [pc, #192]	; (800099c <MX_GPIO_Init+0xf0>)
 80008dc:	69db      	ldr	r3, [r3, #28]
 80008de:	4a2f      	ldr	r2, [pc, #188]	; (800099c <MX_GPIO_Init+0xf0>)
 80008e0:	f043 0301 	orr.w	r3, r3, #1
 80008e4:	61d3      	str	r3, [r2, #28]
 80008e6:	4b2d      	ldr	r3, [pc, #180]	; (800099c <MX_GPIO_Init+0xf0>)
 80008e8:	69db      	ldr	r3, [r3, #28]
 80008ea:	f003 0301 	and.w	r3, r3, #1
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008f2:	4b2a      	ldr	r3, [pc, #168]	; (800099c <MX_GPIO_Init+0xf0>)
 80008f4:	69db      	ldr	r3, [r3, #28]
 80008f6:	4a29      	ldr	r2, [pc, #164]	; (800099c <MX_GPIO_Init+0xf0>)
 80008f8:	f043 0302 	orr.w	r3, r3, #2
 80008fc:	61d3      	str	r3, [r2, #28]
 80008fe:	4b27      	ldr	r3, [pc, #156]	; (800099c <MX_GPIO_Init+0xf0>)
 8000900:	69db      	ldr	r3, [r3, #28]
 8000902:	f003 0302 	and.w	r3, r3, #2
 8000906:	603b      	str	r3, [r7, #0]
 8000908:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 800090a:	2200      	movs	r2, #0
 800090c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000910:	4823      	ldr	r0, [pc, #140]	; (80009a0 <MX_GPIO_Init+0xf4>)
 8000912:	f001 fec0 	bl	8002696 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTNCarte_Pin */
  GPIO_InitStruct.Pin = BTNCarte_Pin;
 8000916:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800091a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800091c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000920:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000922:	2300      	movs	r3, #0
 8000924:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTNCarte_GPIO_Port, &GPIO_InitStruct);
 8000926:	f107 030c 	add.w	r3, r7, #12
 800092a:	4619      	mov	r1, r3
 800092c:	481d      	ldr	r0, [pc, #116]	; (80009a4 <MX_GPIO_Init+0xf8>)
 800092e:	f001 fd0b 	bl	8002348 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN4_Pin BTN3_Pin */
  GPIO_InitStruct.Pin = BTN4_Pin|BTN3_Pin;
 8000932:	2360      	movs	r3, #96	; 0x60
 8000934:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000936:	2300      	movs	r3, #0
 8000938:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093a:	2300      	movs	r3, #0
 800093c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800093e:	f107 030c 	add.w	r3, r7, #12
 8000942:	4619      	mov	r1, r3
 8000944:	4817      	ldr	r0, [pc, #92]	; (80009a4 <MX_GPIO_Init+0xf8>)
 8000946:	f001 fcff 	bl	8002348 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 800094a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800094e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000950:	2301      	movs	r3, #1
 8000952:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000954:	2301      	movs	r3, #1
 8000956:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000958:	2300      	movs	r3, #0
 800095a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 800095c:	f107 030c 	add.w	r3, r7, #12
 8000960:	4619      	mov	r1, r3
 8000962:	480f      	ldr	r0, [pc, #60]	; (80009a0 <MX_GPIO_Init+0xf4>)
 8000964:	f001 fcf0 	bl	8002348 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN1_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin|BTN2_Pin;
 8000968:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800096c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800096e:	2300      	movs	r3, #0
 8000970:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000976:	f107 030c 	add.w	r3, r7, #12
 800097a:	4619      	mov	r1, r3
 800097c:	4808      	ldr	r0, [pc, #32]	; (80009a0 <MX_GPIO_Init+0xf4>)
 800097e:	f001 fce3 	bl	8002348 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000982:	2200      	movs	r2, #0
 8000984:	2100      	movs	r1, #0
 8000986:	2028      	movs	r0, #40	; 0x28
 8000988:	f001 fca7 	bl	80022da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800098c:	2028      	movs	r0, #40	; 0x28
 800098e:	f001 fcc0 	bl	8002312 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000992:	bf00      	nop
 8000994:	3720      	adds	r7, #32
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	40023800 	.word	0x40023800
 80009a0:	40020000 	.word	0x40020000
 80009a4:	40020800 	.word	0x40020800

080009a8 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b086      	sub	sp, #24
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	60f8      	str	r0, [r7, #12]
 80009b0:	60b9      	str	r1, [r7, #8]
 80009b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009b4:	2300      	movs	r3, #0
 80009b6:	617b      	str	r3, [r7, #20]
 80009b8:	e009      	b.n	80009ce <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 80009ba:	68bb      	ldr	r3, [r7, #8]
 80009bc:	1c5a      	adds	r2, r3, #1
 80009be:	60ba      	str	r2, [r7, #8]
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	4618      	mov	r0, r3
 80009c4:	f7ff fd5a 	bl	800047c <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	3301      	adds	r3, #1
 80009cc:	617b      	str	r3, [r7, #20]
 80009ce:	697a      	ldr	r2, [r7, #20]
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	429a      	cmp	r2, r3
 80009d4:	dbf1      	blt.n	80009ba <_write+0x12>
	}
	return len;
 80009d6:	687b      	ldr	r3, [r7, #4]
}
 80009d8:	4618      	mov	r0, r3
 80009da:	3718      	adds	r7, #24
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}

080009e0 <affichemod>:



void affichemod(){
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
	MAX7219_Clear();
 80009e4:	f004 f9b9 	bl	8004d5a <MAX7219_Clear>
	MAX7219_Init();
 80009e8:	f004 f980 	bl	8004cec <MAX7219_Init>
	MAX7219_DisplayChar(1,'S', 0); // Pas de point décimal
 80009ec:	2200      	movs	r2, #0
 80009ee:	2153      	movs	r1, #83	; 0x53
 80009f0:	2001      	movs	r0, #1
 80009f2:	f004 f9c8 	bl	8004d86 <MAX7219_DisplayChar>
	MAX7219_DisplayChar(2,'E', 0); // Avec point décimal
 80009f6:	2200      	movs	r2, #0
 80009f8:	2145      	movs	r1, #69	; 0x45
 80009fa:	2002      	movs	r0, #2
 80009fc:	f004 f9c3 	bl	8004d86 <MAX7219_DisplayChar>
	MAX7219_DisplayChar(3,'T', 1); // Pas de point décimal
 8000a00:	2201      	movs	r2, #1
 8000a02:	2154      	movs	r1, #84	; 0x54
 8000a04:	2003      	movs	r0, #3
 8000a06:	f004 f9be 	bl	8004d86 <MAX7219_DisplayChar>
	switchmode();
 8000a0a:	f000 f985 	bl	8000d18 <switchmode>
}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
	...

08000a14 <affiche_num>:

void affiche_num(){
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
	MAX7219_Clear();
 8000a18:	f004 f99f 	bl	8004d5a <MAX7219_Clear>
	MAX7219_Init();
 8000a1c:	f004 f966 	bl	8004cec <MAX7219_Init>

	dizainesminutes = valeurMin / 10;
 8000a20:	4b29      	ldr	r3, [pc, #164]	; (8000ac8 <affiche_num+0xb4>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a29      	ldr	r2, [pc, #164]	; (8000acc <affiche_num+0xb8>)
 8000a26:	fb82 1203 	smull	r1, r2, r2, r3
 8000a2a:	1092      	asrs	r2, r2, #2
 8000a2c:	17db      	asrs	r3, r3, #31
 8000a2e:	1ad3      	subs	r3, r2, r3
 8000a30:	4a27      	ldr	r2, [pc, #156]	; (8000ad0 <affiche_num+0xbc>)
 8000a32:	6013      	str	r3, [r2, #0]
	minutes = valeurMin % 10;
 8000a34:	4b24      	ldr	r3, [pc, #144]	; (8000ac8 <affiche_num+0xb4>)
 8000a36:	6819      	ldr	r1, [r3, #0]
 8000a38:	4b24      	ldr	r3, [pc, #144]	; (8000acc <affiche_num+0xb8>)
 8000a3a:	fb83 2301 	smull	r2, r3, r3, r1
 8000a3e:	109a      	asrs	r2, r3, #2
 8000a40:	17cb      	asrs	r3, r1, #31
 8000a42:	1ad2      	subs	r2, r2, r3
 8000a44:	4613      	mov	r3, r2
 8000a46:	009b      	lsls	r3, r3, #2
 8000a48:	4413      	add	r3, r2
 8000a4a:	005b      	lsls	r3, r3, #1
 8000a4c:	1aca      	subs	r2, r1, r3
 8000a4e:	4b21      	ldr	r3, [pc, #132]	; (8000ad4 <affiche_num+0xc0>)
 8000a50:	601a      	str	r2, [r3, #0]
	dizaines = valeur / 10;
 8000a52:	4b21      	ldr	r3, [pc, #132]	; (8000ad8 <affiche_num+0xc4>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4a1d      	ldr	r2, [pc, #116]	; (8000acc <affiche_num+0xb8>)
 8000a58:	fb82 1203 	smull	r1, r2, r2, r3
 8000a5c:	1092      	asrs	r2, r2, #2
 8000a5e:	17db      	asrs	r3, r3, #31
 8000a60:	1ad3      	subs	r3, r2, r3
 8000a62:	4a1e      	ldr	r2, [pc, #120]	; (8000adc <affiche_num+0xc8>)
 8000a64:	6013      	str	r3, [r2, #0]
	unites = valeur % 10;
 8000a66:	4b1c      	ldr	r3, [pc, #112]	; (8000ad8 <affiche_num+0xc4>)
 8000a68:	6819      	ldr	r1, [r3, #0]
 8000a6a:	4b18      	ldr	r3, [pc, #96]	; (8000acc <affiche_num+0xb8>)
 8000a6c:	fb83 2301 	smull	r2, r3, r3, r1
 8000a70:	109a      	asrs	r2, r3, #2
 8000a72:	17cb      	asrs	r3, r1, #31
 8000a74:	1ad2      	subs	r2, r2, r3
 8000a76:	4613      	mov	r3, r2
 8000a78:	009b      	lsls	r3, r3, #2
 8000a7a:	4413      	add	r3, r2
 8000a7c:	005b      	lsls	r3, r3, #1
 8000a7e:	1aca      	subs	r2, r1, r3
 8000a80:	4b17      	ldr	r3, [pc, #92]	; (8000ae0 <affiche_num+0xcc>)
 8000a82:	601a      	str	r2, [r3, #0]

	MAX7219_DisplayChar(1, dizainesminutes + '0', 0);
 8000a84:	4b12      	ldr	r3, [pc, #72]	; (8000ad0 <affiche_num+0xbc>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	3330      	adds	r3, #48	; 0x30
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	2001      	movs	r0, #1
 8000a90:	f004 f979 	bl	8004d86 <MAX7219_DisplayChar>
	MAX7219_DisplayChar(2, minutes + '0', 1);
 8000a94:	4b0f      	ldr	r3, [pc, #60]	; (8000ad4 <affiche_num+0xc0>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	3330      	adds	r3, #48	; 0x30
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	2002      	movs	r0, #2
 8000aa0:	f004 f971 	bl	8004d86 <MAX7219_DisplayChar>
	MAX7219_DisplayChar(3, dizaines + '0', 0);
 8000aa4:	4b0d      	ldr	r3, [pc, #52]	; (8000adc <affiche_num+0xc8>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	3330      	adds	r3, #48	; 0x30
 8000aaa:	2200      	movs	r2, #0
 8000aac:	4619      	mov	r1, r3
 8000aae:	2003      	movs	r0, #3
 8000ab0:	f004 f969 	bl	8004d86 <MAX7219_DisplayChar>
	MAX7219_DisplayChar(4, unites + '0', 0);
 8000ab4:	4b0a      	ldr	r3, [pc, #40]	; (8000ae0 <affiche_num+0xcc>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	3330      	adds	r3, #48	; 0x30
 8000aba:	2200      	movs	r2, #0
 8000abc:	4619      	mov	r1, r3
 8000abe:	2004      	movs	r0, #4
 8000ac0:	f004 f961 	bl	8004d86 <MAX7219_DisplayChar>
}
 8000ac4:	bf00      	nop
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	200001a4 	.word	0x200001a4
 8000acc:	66666667 	.word	0x66666667
 8000ad0:	200001b0 	.word	0x200001b0
 8000ad4:	200001b4 	.word	0x200001b4
 8000ad8:	200001a0 	.word	0x200001a0
 8000adc:	200001a8 	.word	0x200001a8
 8000ae0:	200001ac 	.word	0x200001ac

08000ae4 <fonctionmod>:





void fonctionmod(){
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
	switch(mode){
 8000ae8:	4b31      	ldr	r3, [pc, #196]	; (8000bb0 <fonctionmod+0xcc>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	3b01      	subs	r3, #1
 8000aee:	2b03      	cmp	r3, #3
 8000af0:	d857      	bhi.n	8000ba2 <fonctionmod+0xbe>
 8000af2:	a201      	add	r2, pc, #4	; (adr r2, 8000af8 <fonctionmod+0x14>)
 8000af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000af8:	08000b09 	.word	0x08000b09
 8000afc:	08000b25 	.word	0x08000b25
 8000b00:	08000b87 	.word	0x08000b87
 8000b04:	08000ba3 	.word	0x08000ba3
	case 1:
		if (HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin) == GPIO_PIN_RESET) {
 8000b08:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b0c:	4829      	ldr	r0, [pc, #164]	; (8000bb4 <fonctionmod+0xd0>)
 8000b0e:	f001 fdab 	bl	8002668 <HAL_GPIO_ReadPin>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d146      	bne.n	8000ba6 <fonctionmod+0xc2>
			printf("Lancement du chronometre \n");
 8000b18:	4827      	ldr	r0, [pc, #156]	; (8000bb8 <fonctionmod+0xd4>)
 8000b1a:	f004 fad7 	bl	80050cc <puts>
			chronometre();
 8000b1e:	f000 f859 	bl	8000bd4 <chronometre>
		}
		break;
 8000b22:	e040      	b.n	8000ba6 <fonctionmod+0xc2>

	case 2:
		HAL_Delay(200);
 8000b24:	20c8      	movs	r0, #200	; 0xc8
 8000b26:	f000 fe09 	bl	800173c <HAL_Delay>
		if (mode == 2){
 8000b2a:	4b21      	ldr	r3, [pc, #132]	; (8000bb0 <fonctionmod+0xcc>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	2b02      	cmp	r3, #2
 8000b30:	d129      	bne.n	8000b86 <fonctionmod+0xa2>
			if (valide == 0){
 8000b32:	4b22      	ldr	r3, [pc, #136]	; (8000bbc <fonctionmod+0xd8>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d106      	bne.n	8000b48 <fonctionmod+0x64>
				//Faire un getTickCount pour eviter de spam le terminal.
				printf("Parametrage du minuteur\n");
 8000b3a:	4821      	ldr	r0, [pc, #132]	; (8000bc0 <fonctionmod+0xdc>)
 8000b3c:	f004 fac6 	bl	80050cc <puts>
				adcfunction();
 8000b40:	f000 f998 	bl	8000e74 <adcfunction>
				affiche_num();
 8000b44:	f7ff ff66 	bl	8000a14 <affiche_num>
			}
			if (HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin) == GPIO_PIN_RESET){
 8000b48:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b4c:	4819      	ldr	r0, [pc, #100]	; (8000bb4 <fonctionmod+0xd0>)
 8000b4e:	f001 fd8b 	bl	8002668 <HAL_GPIO_ReadPin>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d116      	bne.n	8000b86 <fonctionmod+0xa2>
				HAL_ADC_Stop(&hadc);
 8000b58:	481a      	ldr	r0, [pc, #104]	; (8000bc4 <fonctionmod+0xe0>)
 8000b5a:	f000 ffb7 	bl	8001acc <HAL_ADC_Stop>
				adccheck ++;
 8000b5e:	4b1a      	ldr	r3, [pc, #104]	; (8000bc8 <fonctionmod+0xe4>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	3301      	adds	r3, #1
 8000b64:	4a18      	ldr	r2, [pc, #96]	; (8000bc8 <fonctionmod+0xe4>)
 8000b66:	6013      	str	r3, [r2, #0]
				printf("Temps validé !\n");
 8000b68:	4818      	ldr	r0, [pc, #96]	; (8000bcc <fonctionmod+0xe8>)
 8000b6a:	f004 faaf 	bl	80050cc <puts>
				if (adccheck == 2){
 8000b6e:	4b16      	ldr	r3, [pc, #88]	; (8000bc8 <fonctionmod+0xe4>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	2b02      	cmp	r3, #2
 8000b74:	d107      	bne.n	8000b86 <fonctionmod+0xa2>
					valide = 1;
 8000b76:	4b11      	ldr	r3, [pc, #68]	; (8000bbc <fonctionmod+0xd8>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	601a      	str	r2, [r3, #0]
					printf("Lancement du minuteur\n");
 8000b7c:	4814      	ldr	r0, [pc, #80]	; (8000bd0 <fonctionmod+0xec>)
 8000b7e:	f004 faa5 	bl	80050cc <puts>
					minuteur();
 8000b82:	f000 fa5b 	bl	800103c <minuteur>
				}
			}
		}
	case 3:
		HAL_Delay(200);
 8000b86:	20c8      	movs	r0, #200	; 0xc8
 8000b88:	f000 fdd8 	bl	800173c <HAL_Delay>
		if (mode == 3){
 8000b8c:	4b08      	ldr	r3, [pc, #32]	; (8000bb0 <fonctionmod+0xcc>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	2b03      	cmp	r3, #3
 8000b92:	d10a      	bne.n	8000baa <fonctionmod+0xc6>
		horloge();
 8000b94:	f000 faa2 	bl	80010dc <horloge>
		HAL_Delay(1000);
 8000b98:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b9c:	f000 fdce 	bl	800173c <HAL_Delay>
		}

		break;
 8000ba0:	e003      	b.n	8000baa <fonctionmod+0xc6>
	case 4:
		break;
	default :
		break;
 8000ba2:	bf00      	nop
 8000ba4:	e002      	b.n	8000bac <fonctionmod+0xc8>
		break;
 8000ba6:	bf00      	nop
 8000ba8:	e000      	b.n	8000bac <fonctionmod+0xc8>
		break;
 8000baa:	bf00      	nop

		break;
	}

}
 8000bac:	bf00      	nop
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	20000000 	.word	0x20000000
 8000bb4:	40020000 	.word	0x40020000
 8000bb8:	08005dc8 	.word	0x08005dc8
 8000bbc:	200001b8 	.word	0x200001b8
 8000bc0:	08005de4 	.word	0x08005de4
 8000bc4:	2000008c 	.word	0x2000008c
 8000bc8:	200001bc 	.word	0x200001bc
 8000bcc:	08005dfc 	.word	0x08005dfc
 8000bd0:	08005e0c 	.word	0x08005e0c

08000bd4 <chronometre>:





void chronometre() {
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
	MAX7219_Clear();
 8000bda:	f004 f8be 	bl	8004d5a <MAX7219_Clear>
	MAX7219_Init();
 8000bde:	f004 f885 	bl	8004cec <MAX7219_Init>
	stopchrono = 1 ;
 8000be2:	4b3f      	ldr	r3, [pc, #252]	; (8000ce0 <chronometre+0x10c>)
 8000be4:	2201      	movs	r2, #1
 8000be6:	601a      	str	r2, [r3, #0]

	uint32_t start_time = HAL_GetTick(); // Temps de départ en millisecondes
 8000be8:	f000 fd9e 	bl	8001728 <HAL_GetTick>
 8000bec:	60b8      	str	r0, [r7, #8]

	uint32_t minutes = 0; // Initialisation des minutes à 0
 8000bee:	2300      	movs	r3, #0
 8000bf0:	60fb      	str	r3, [r7, #12]
	uint32_t seconds = 0; // Initialisation des secondes à 0
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	607b      	str	r3, [r7, #4]
	while ((minutes < 99)&&(stopchrono == 1)) { // Tant que moins de 99 minutes se sont écoulées
 8000bf6:	e068      	b.n	8000cca <chronometre+0xf6>
		uint32_t elapsed_time = HAL_GetTick() - start_time; // Temps écoulé depuis le début du chronomètre
 8000bf8:	f000 fd96 	bl	8001728 <HAL_GetTick>
 8000bfc:	4602      	mov	r2, r0
 8000bfe:	68bb      	ldr	r3, [r7, #8]
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	603b      	str	r3, [r7, #0]

		// Calculez les minutes et les secondes
		minutes = (elapsed_time / (1000 * 60)) % 100; // Limiter les minutes à 99
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	4a37      	ldr	r2, [pc, #220]	; (8000ce4 <chronometre+0x110>)
 8000c08:	fba2 2303 	umull	r2, r3, r2, r3
 8000c0c:	0b9b      	lsrs	r3, r3, #14
 8000c0e:	4a36      	ldr	r2, [pc, #216]	; (8000ce8 <chronometre+0x114>)
 8000c10:	fba2 1203 	umull	r1, r2, r2, r3
 8000c14:	0952      	lsrs	r2, r2, #5
 8000c16:	2164      	movs	r1, #100	; 0x64
 8000c18:	fb01 f202 	mul.w	r2, r1, r2
 8000c1c:	1a9b      	subs	r3, r3, r2
 8000c1e:	60fb      	str	r3, [r7, #12]
		seconds = (elapsed_time / 1000) % 60;
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	4a32      	ldr	r2, [pc, #200]	; (8000cec <chronometre+0x118>)
 8000c24:	fba2 2303 	umull	r2, r3, r2, r3
 8000c28:	099a      	lsrs	r2, r3, #6
 8000c2a:	4b31      	ldr	r3, [pc, #196]	; (8000cf0 <chronometre+0x11c>)
 8000c2c:	fba3 1302 	umull	r1, r3, r3, r2
 8000c30:	0959      	lsrs	r1, r3, #5
 8000c32:	460b      	mov	r3, r1
 8000c34:	011b      	lsls	r3, r3, #4
 8000c36:	1a5b      	subs	r3, r3, r1
 8000c38:	009b      	lsls	r3, r3, #2
 8000c3a:	1ad3      	subs	r3, r2, r3
 8000c3c:	607b      	str	r3, [r7, #4]

		// Affichez les valeurs calculées sur les afficheurs 7 segments
		MAX7219_DisplayChar(1, minutes / 10 + '0', 0); // Affiche les dizaines de minutes
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	4a2c      	ldr	r2, [pc, #176]	; (8000cf4 <chronometre+0x120>)
 8000c42:	fba2 2303 	umull	r2, r3, r2, r3
 8000c46:	08db      	lsrs	r3, r3, #3
 8000c48:	3330      	adds	r3, #48	; 0x30
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	2001      	movs	r0, #1
 8000c50:	f004 f899 	bl	8004d86 <MAX7219_DisplayChar>
		MAX7219_DisplayChar(2, minutes % 10 + '0', 1); // Affiche les minutes
 8000c54:	68f9      	ldr	r1, [r7, #12]
 8000c56:	4b27      	ldr	r3, [pc, #156]	; (8000cf4 <chronometre+0x120>)
 8000c58:	fba3 2301 	umull	r2, r3, r3, r1
 8000c5c:	08da      	lsrs	r2, r3, #3
 8000c5e:	4613      	mov	r3, r2
 8000c60:	009b      	lsls	r3, r3, #2
 8000c62:	4413      	add	r3, r2
 8000c64:	005b      	lsls	r3, r3, #1
 8000c66:	1aca      	subs	r2, r1, r3
 8000c68:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	4619      	mov	r1, r3
 8000c70:	2002      	movs	r0, #2
 8000c72:	f004 f888 	bl	8004d86 <MAX7219_DisplayChar>
		MAX7219_DisplayChar(3, seconds / 10 + '0', 0); // Affiche les dizaines de secondes
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	4a1e      	ldr	r2, [pc, #120]	; (8000cf4 <chronometre+0x120>)
 8000c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8000c7e:	08db      	lsrs	r3, r3, #3
 8000c80:	3330      	adds	r3, #48	; 0x30
 8000c82:	2200      	movs	r2, #0
 8000c84:	4619      	mov	r1, r3
 8000c86:	2003      	movs	r0, #3
 8000c88:	f004 f87d 	bl	8004d86 <MAX7219_DisplayChar>
		MAX7219_DisplayChar(4, seconds % 10 + '0', 0); // Affiche les secondes
 8000c8c:	6879      	ldr	r1, [r7, #4]
 8000c8e:	4b19      	ldr	r3, [pc, #100]	; (8000cf4 <chronometre+0x120>)
 8000c90:	fba3 2301 	umull	r2, r3, r3, r1
 8000c94:	08da      	lsrs	r2, r3, #3
 8000c96:	4613      	mov	r3, r2
 8000c98:	009b      	lsls	r3, r3, #2
 8000c9a:	4413      	add	r3, r2
 8000c9c:	005b      	lsls	r3, r3, #1
 8000c9e:	1aca      	subs	r2, r1, r3
 8000ca0:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	2004      	movs	r0, #4
 8000caa:	f004 f86c 	bl	8004d86 <MAX7219_DisplayChar>

		HAL_Delay(1000); // Attendez une seconde avant de mettre à jour l'affichage
 8000cae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cb2:	f000 fd43 	bl	800173c <HAL_Delay>

		//MAX7219_Clear(); // Effacez l'affichage une fois que 99 minutes se sont écoulées
		if (HAL_GPIO_ReadPin(BTN2_GPIO_Port, BTN2_Pin) == GPIO_PIN_RESET){
 8000cb6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cba:	480f      	ldr	r0, [pc, #60]	; (8000cf8 <chronometre+0x124>)
 8000cbc:	f001 fcd4 	bl	8002668 <HAL_GPIO_ReadPin>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d101      	bne.n	8000cca <chronometre+0xf6>
			arreter_chronometre();
 8000cc6:	f000 f819 	bl	8000cfc <arreter_chronometre>
	while ((minutes < 99)&&(stopchrono == 1)) { // Tant que moins de 99 minutes se sont écoulées
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	2b62      	cmp	r3, #98	; 0x62
 8000cce:	d803      	bhi.n	8000cd8 <chronometre+0x104>
 8000cd0:	4b03      	ldr	r3, [pc, #12]	; (8000ce0 <chronometre+0x10c>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d08f      	beq.n	8000bf8 <chronometre+0x24>
		}
	}
}
 8000cd8:	bf00      	nop
 8000cda:	3710      	adds	r7, #16
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	20000004 	.word	0x20000004
 8000ce4:	45e7b273 	.word	0x45e7b273
 8000ce8:	51eb851f 	.word	0x51eb851f
 8000cec:	10624dd3 	.word	0x10624dd3
 8000cf0:	88888889 	.word	0x88888889
 8000cf4:	cccccccd 	.word	0xcccccccd
 8000cf8:	40020000 	.word	0x40020000

08000cfc <arreter_chronometre>:





void arreter_chronometre() {
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
	printf("Arret du chronometre\n");
 8000d00:	4803      	ldr	r0, [pc, #12]	; (8000d10 <arreter_chronometre+0x14>)
 8000d02:	f004 f9e3 	bl	80050cc <puts>
	stopchrono = 0;
 8000d06:	4b03      	ldr	r3, [pc, #12]	; (8000d14 <arreter_chronometre+0x18>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	601a      	str	r2, [r3, #0]
	//MAX7219_DisplayChar(2, '0', 1);
	//MAX7219_DisplayChar(3, '0', 0);
	//MAX7219_DisplayChar(4, '0', 0);
	// Maintenant c'est dans la fonction affiche_clear();

}
 8000d0c:	bf00      	nop
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	08005e24 	.word	0x08005e24
 8000d14:	20000004 	.word	0x20000004

08000d18 <switchmode>:

void switchmode(){
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
	switch(mode){
 8000d1c:	4b14      	ldr	r3, [pc, #80]	; (8000d70 <switchmode+0x58>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	3b01      	subs	r3, #1
 8000d22:	2b03      	cmp	r3, #3
 8000d24:	d822      	bhi.n	8000d6c <switchmode+0x54>
 8000d26:	a201      	add	r2, pc, #4	; (adr r2, 8000d2c <switchmode+0x14>)
 8000d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d2c:	08000d3d 	.word	0x08000d3d
 8000d30:	08000d49 	.word	0x08000d49
 8000d34:	08000d55 	.word	0x08000d55
 8000d38:	08000d61 	.word	0x08000d61
	case 1:
		MAX7219_DisplayChar(4,'1', 0); // Pas de point décimal
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	2131      	movs	r1, #49	; 0x31
 8000d40:	2004      	movs	r0, #4
 8000d42:	f004 f820 	bl	8004d86 <MAX7219_DisplayChar>
		break;
 8000d46:	e011      	b.n	8000d6c <switchmode+0x54>
	case 2:
		MAX7219_DisplayChar(4,'2', 0);
 8000d48:	2200      	movs	r2, #0
 8000d4a:	2132      	movs	r1, #50	; 0x32
 8000d4c:	2004      	movs	r0, #4
 8000d4e:	f004 f81a 	bl	8004d86 <MAX7219_DisplayChar>
		break;
 8000d52:	e00b      	b.n	8000d6c <switchmode+0x54>
	case 3:
		MAX7219_DisplayChar(4,'3', 0); // Pas de point décimal
 8000d54:	2200      	movs	r2, #0
 8000d56:	2133      	movs	r1, #51	; 0x33
 8000d58:	2004      	movs	r0, #4
 8000d5a:	f004 f814 	bl	8004d86 <MAX7219_DisplayChar>
		break;
 8000d5e:	e005      	b.n	8000d6c <switchmode+0x54>
	case 4:
		MAX7219_DisplayChar(4,'4', 0);
 8000d60:	2200      	movs	r2, #0
 8000d62:	2134      	movs	r1, #52	; 0x34
 8000d64:	2004      	movs	r0, #4
 8000d66:	f004 f80e 	bl	8004d86 <MAX7219_DisplayChar>
		break;
 8000d6a:	bf00      	nop
	}
}
 8000d6c:	bf00      	nop
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	20000000 	.word	0x20000000

08000d74 <adcsecondes>:

void adcsecondes(){
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
	//Secondes
	HAL_ADC_Start(&hadc);
 8000d7a:	481a      	ldr	r0, [pc, #104]	; (8000de4 <adcsecondes+0x70>)
 8000d7c:	f000 fe46 	bl	8001a0c <HAL_ADC_Start>
	ADC_ChannelConfTypeDef sConfig = {0}; // Réinitialisation de la structure sConfig
 8000d80:	1d3b      	adds	r3, r7, #4
 8000d82:	2200      	movs	r2, #0
 8000d84:	601a      	str	r2, [r3, #0]
 8000d86:	605a      	str	r2, [r3, #4]
 8000d88:	609a      	str	r2, [r3, #8]
	sConfig.Channel = ADC_CHANNEL_0;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	607b      	str	r3, [r7, #4]
	HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000d8e:	1d3b      	adds	r3, r7, #4
 8000d90:	4619      	mov	r1, r3
 8000d92:	4814      	ldr	r0, [pc, #80]	; (8000de4 <adcsecondes+0x70>)
 8000d94:	f000 ffc0 	bl	8001d18 <HAL_ADC_ConfigChannel>
	HAL_ADC_PollForEvent(&hadc, ADC_AWD_EVENT, 1000);
 8000d98:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d9c:	2101      	movs	r1, #1
 8000d9e:	4811      	ldr	r0, [pc, #68]	; (8000de4 <adcsecondes+0x70>)
 8000da0:	f000 ff50 	bl	8001c44 <HAL_ADC_PollForEvent>
	HAL_ADC_PollForConversion(&hadc, 1000);
 8000da4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000da8:	480e      	ldr	r0, [pc, #56]	; (8000de4 <adcsecondes+0x70>)
 8000daa:	f000 febb 	bl	8001b24 <HAL_ADC_PollForConversion>
	analogValue = HAL_ADC_GetValue(&hadc);
 8000dae:	480d      	ldr	r0, [pc, #52]	; (8000de4 <adcsecondes+0x70>)
 8000db0:	f000 ffa5 	bl	8001cfe <HAL_ADC_GetValue>
 8000db4:	4603      	mov	r3, r0
 8000db6:	461a      	mov	r2, r3
 8000db8:	4b0b      	ldr	r3, [pc, #44]	; (8000de8 <adcsecondes+0x74>)
 8000dba:	601a      	str	r2, [r3, #0]
	valeur = analogValue / 68;
 8000dbc:	4b0a      	ldr	r3, [pc, #40]	; (8000de8 <adcsecondes+0x74>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a0a      	ldr	r2, [pc, #40]	; (8000dec <adcsecondes+0x78>)
 8000dc2:	fb82 1203 	smull	r1, r2, r2, r3
 8000dc6:	1152      	asrs	r2, r2, #5
 8000dc8:	17db      	asrs	r3, r3, #31
 8000dca:	1ad3      	subs	r3, r2, r3
 8000dcc:	4a08      	ldr	r2, [pc, #32]	; (8000df0 <adcsecondes+0x7c>)
 8000dce:	6013      	str	r3, [r2, #0]

	HAL_ADC_Stop(&hadc);
 8000dd0:	4804      	ldr	r0, [pc, #16]	; (8000de4 <adcsecondes+0x70>)
 8000dd2:	f000 fe7b 	bl	8001acc <HAL_ADC_Stop>
	//printf("ADC Value= %d\n", analogValue);
	//printf("Valeur 60 : %d\n",valeur);
	HAL_Delay(50);
 8000dd6:	2032      	movs	r0, #50	; 0x32
 8000dd8:	f000 fcb0 	bl	800173c <HAL_Delay>
}
 8000ddc:	bf00      	nop
 8000dde:	3710      	adds	r7, #16
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	2000008c 	.word	0x2000008c
 8000de8:	20000198 	.word	0x20000198
 8000dec:	78787879 	.word	0x78787879
 8000df0:	200001a0 	.word	0x200001a0

08000df4 <adcminutes>:

void adcminutes(){
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
	// Minutes
	HAL_ADC_Start(&hadc);
 8000dfa:	481a      	ldr	r0, [pc, #104]	; (8000e64 <adcminutes+0x70>)
 8000dfc:	f000 fe06 	bl	8001a0c <HAL_ADC_Start>
	ADC_ChannelConfTypeDef sConfig = {0};
 8000e00:	1d3b      	adds	r3, r7, #4
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
 8000e06:	605a      	str	r2, [r3, #4]
 8000e08:	609a      	str	r2, [r3, #8]
	sConfig.Channel = ADC_CHANNEL_1; // Réaffectation du canal ADC
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	607b      	str	r3, [r7, #4]
	HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000e0e:	1d3b      	adds	r3, r7, #4
 8000e10:	4619      	mov	r1, r3
 8000e12:	4814      	ldr	r0, [pc, #80]	; (8000e64 <adcminutes+0x70>)
 8000e14:	f000 ff80 	bl	8001d18 <HAL_ADC_ConfigChannel>
	HAL_ADC_PollForEvent(&hadc, ADC_AWD_EVENT, 1000);
 8000e18:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	4811      	ldr	r0, [pc, #68]	; (8000e64 <adcminutes+0x70>)
 8000e20:	f000 ff10 	bl	8001c44 <HAL_ADC_PollForEvent>
	HAL_ADC_PollForConversion(&hadc, 1000);
 8000e24:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e28:	480e      	ldr	r0, [pc, #56]	; (8000e64 <adcminutes+0x70>)
 8000e2a:	f000 fe7b 	bl	8001b24 <HAL_ADC_PollForConversion>
	analogValueMin = HAL_ADC_GetValue(&hadc);
 8000e2e:	480d      	ldr	r0, [pc, #52]	; (8000e64 <adcminutes+0x70>)
 8000e30:	f000 ff65 	bl	8001cfe <HAL_ADC_GetValue>
 8000e34:	4603      	mov	r3, r0
 8000e36:	461a      	mov	r2, r3
 8000e38:	4b0b      	ldr	r3, [pc, #44]	; (8000e68 <adcminutes+0x74>)
 8000e3a:	601a      	str	r2, [r3, #0]
	valeurMin = analogValueMin / 41;
 8000e3c:	4b0a      	ldr	r3, [pc, #40]	; (8000e68 <adcminutes+0x74>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a0a      	ldr	r2, [pc, #40]	; (8000e6c <adcminutes+0x78>)
 8000e42:	fb82 1203 	smull	r1, r2, r2, r3
 8000e46:	1112      	asrs	r2, r2, #4
 8000e48:	17db      	asrs	r3, r3, #31
 8000e4a:	1ad3      	subs	r3, r2, r3
 8000e4c:	4a08      	ldr	r2, [pc, #32]	; (8000e70 <adcminutes+0x7c>)
 8000e4e:	6013      	str	r3, [r2, #0]

	HAL_ADC_Stop(&hadc);
 8000e50:	4804      	ldr	r0, [pc, #16]	; (8000e64 <adcminutes+0x70>)
 8000e52:	f000 fe3b 	bl	8001acc <HAL_ADC_Stop>
	//printf("ADC ValueMin= %d\n", analogValueMin);
	//printf("Valeur 100 : %d\n",valeurMin);
	HAL_Delay(50);
 8000e56:	2032      	movs	r0, #50	; 0x32
 8000e58:	f000 fc70 	bl	800173c <HAL_Delay>
}
 8000e5c:	bf00      	nop
 8000e5e:	3710      	adds	r7, #16
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	2000008c 	.word	0x2000008c
 8000e68:	2000019c 	.word	0x2000019c
 8000e6c:	63e7063f 	.word	0x63e7063f
 8000e70:	200001a4 	.word	0x200001a4

08000e74 <adcfunction>:

void adcfunction(){
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
	if (adccheck == 0){
 8000e78:	4b07      	ldr	r3, [pc, #28]	; (8000e98 <adcfunction+0x24>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d102      	bne.n	8000e86 <adcfunction+0x12>
		adcsecondes();
 8000e80:	f7ff ff78 	bl	8000d74 <adcsecondes>
	}
	else if (adccheck == 1){
		adcminutes();
	}
}
 8000e84:	e005      	b.n	8000e92 <adcfunction+0x1e>
	else if (adccheck == 1){
 8000e86:	4b04      	ldr	r3, [pc, #16]	; (8000e98 <adcfunction+0x24>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d101      	bne.n	8000e92 <adcfunction+0x1e>
		adcminutes();
 8000e8e:	f7ff ffb1 	bl	8000df4 <adcminutes>
}
 8000e92:	bf00      	nop
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	200001bc 	.word	0x200001bc

08000e9c <decrementunites>:

void decrementunites(){
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
	while (unites > 0){
 8000ea0:	e010      	b.n	8000ec4 <decrementunites+0x28>
		unites --;
 8000ea2:	4b0c      	ldr	r3, [pc, #48]	; (8000ed4 <decrementunites+0x38>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	3b01      	subs	r3, #1
 8000ea8:	4a0a      	ldr	r2, [pc, #40]	; (8000ed4 <decrementunites+0x38>)
 8000eaa:	6013      	str	r3, [r2, #0]
		MAX7219_DisplayChar(4, unites + '0', 0);
 8000eac:	4b09      	ldr	r3, [pc, #36]	; (8000ed4 <decrementunites+0x38>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	3330      	adds	r3, #48	; 0x30
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	2004      	movs	r0, #4
 8000eb8:	f003 ff65 	bl	8004d86 <MAX7219_DisplayChar>
		HAL_Delay(1000);
 8000ebc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ec0:	f000 fc3c 	bl	800173c <HAL_Delay>
	while (unites > 0){
 8000ec4:	4b03      	ldr	r3, [pc, #12]	; (8000ed4 <decrementunites+0x38>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	dcea      	bgt.n	8000ea2 <decrementunites+0x6>
	}
}
 8000ecc:	bf00      	nop
 8000ece:	bf00      	nop
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	200001ac 	.word	0x200001ac

08000ed8 <decrementdizaines>:

void decrementdizaines(){
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
	while (dizaines > 0){
 8000edc:	e01f      	b.n	8000f1e <decrementdizaines+0x46>
		decrementunites();
 8000ede:	f7ff ffdd 	bl	8000e9c <decrementunites>
		dizaines --;
 8000ee2:	4b12      	ldr	r3, [pc, #72]	; (8000f2c <decrementdizaines+0x54>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	3b01      	subs	r3, #1
 8000ee8:	4a10      	ldr	r2, [pc, #64]	; (8000f2c <decrementdizaines+0x54>)
 8000eea:	6013      	str	r3, [r2, #0]
		unites = 9;
 8000eec:	4b10      	ldr	r3, [pc, #64]	; (8000f30 <decrementdizaines+0x58>)
 8000eee:	2209      	movs	r2, #9
 8000ef0:	601a      	str	r2, [r3, #0]
		MAX7219_DisplayChar(3, dizaines + '0', 0);
 8000ef2:	4b0e      	ldr	r3, [pc, #56]	; (8000f2c <decrementdizaines+0x54>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	3330      	adds	r3, #48	; 0x30
 8000ef8:	2200      	movs	r2, #0
 8000efa:	4619      	mov	r1, r3
 8000efc:	2003      	movs	r0, #3
 8000efe:	f003 ff42 	bl	8004d86 <MAX7219_DisplayChar>
		MAX7219_DisplayChar(4, unites + '0', 0);
 8000f02:	4b0b      	ldr	r3, [pc, #44]	; (8000f30 <decrementdizaines+0x58>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	3330      	adds	r3, #48	; 0x30
 8000f08:	2200      	movs	r2, #0
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	2004      	movs	r0, #4
 8000f0e:	f003 ff3a 	bl	8004d86 <MAX7219_DisplayChar>
		HAL_Delay(1000);
 8000f12:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f16:	f000 fc11 	bl	800173c <HAL_Delay>
		decrementunites();
 8000f1a:	f7ff ffbf 	bl	8000e9c <decrementunites>
	while (dizaines > 0){
 8000f1e:	4b03      	ldr	r3, [pc, #12]	; (8000f2c <decrementdizaines+0x54>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	dcdb      	bgt.n	8000ede <decrementdizaines+0x6>
	}
}
 8000f26:	bf00      	nop
 8000f28:	bf00      	nop
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	200001a8 	.word	0x200001a8
 8000f30:	200001ac 	.word	0x200001ac

08000f34 <decrementminutes>:

void decrementminutes(){
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
	while(minutes > 0){
 8000f38:	e01f      	b.n	8000f7a <decrementminutes+0x46>
		decrementunites();
 8000f3a:	f7ff ffaf 	bl	8000e9c <decrementunites>
		decrementdizaines();
 8000f3e:	f7ff ffcb 	bl	8000ed8 <decrementdizaines>
		minutes --;
 8000f42:	4b11      	ldr	r3, [pc, #68]	; (8000f88 <decrementminutes+0x54>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	3b01      	subs	r3, #1
 8000f48:	4a0f      	ldr	r2, [pc, #60]	; (8000f88 <decrementminutes+0x54>)
 8000f4a:	6013      	str	r3, [r2, #0]
		dizaines = 6;
 8000f4c:	4b0f      	ldr	r3, [pc, #60]	; (8000f8c <decrementminutes+0x58>)
 8000f4e:	2206      	movs	r2, #6
 8000f50:	601a      	str	r2, [r3, #0]
		MAX7219_DisplayChar(2, minutes + '0', 1);
 8000f52:	4b0d      	ldr	r3, [pc, #52]	; (8000f88 <decrementminutes+0x54>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	3330      	adds	r3, #48	; 0x30
 8000f58:	2201      	movs	r2, #1
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	2002      	movs	r0, #2
 8000f5e:	f003 ff12 	bl	8004d86 <MAX7219_DisplayChar>
		MAX7219_DisplayChar(3, dizaines + '0', 0);
 8000f62:	4b0a      	ldr	r3, [pc, #40]	; (8000f8c <decrementminutes+0x58>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	3330      	adds	r3, #48	; 0x30
 8000f68:	2200      	movs	r2, #0
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	2003      	movs	r0, #3
 8000f6e:	f003 ff0a 	bl	8004d86 <MAX7219_DisplayChar>
		decrementunites();
 8000f72:	f7ff ff93 	bl	8000e9c <decrementunites>
		decrementdizaines();
 8000f76:	f7ff ffaf 	bl	8000ed8 <decrementdizaines>
	while(minutes > 0){
 8000f7a:	4b03      	ldr	r3, [pc, #12]	; (8000f88 <decrementminutes+0x54>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	dcdb      	bgt.n	8000f3a <decrementminutes+0x6>
	}
}
 8000f82:	bf00      	nop
 8000f84:	bf00      	nop
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	200001b4 	.word	0x200001b4
 8000f8c:	200001a8 	.word	0x200001a8

08000f90 <decrementdizainesminutes>:

void decrementdizainesminutes(){
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
	while(dizainesminutes > 0){
 8000f94:	e023      	b.n	8000fde <decrementdizainesminutes+0x4e>
		decrementunites();
 8000f96:	f7ff ff81 	bl	8000e9c <decrementunites>
		decrementdizaines();
 8000f9a:	f7ff ff9d 	bl	8000ed8 <decrementdizaines>
		decrementminutes();
 8000f9e:	f7ff ffc9 	bl	8000f34 <decrementminutes>
		dizainesminutes --;
 8000fa2:	4b12      	ldr	r3, [pc, #72]	; (8000fec <decrementdizainesminutes+0x5c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	3b01      	subs	r3, #1
 8000fa8:	4a10      	ldr	r2, [pc, #64]	; (8000fec <decrementdizainesminutes+0x5c>)
 8000faa:	6013      	str	r3, [r2, #0]
		minutes = 10;
 8000fac:	4b10      	ldr	r3, [pc, #64]	; (8000ff0 <decrementdizainesminutes+0x60>)
 8000fae:	220a      	movs	r2, #10
 8000fb0:	601a      	str	r2, [r3, #0]
		MAX7219_DisplayChar(1, dizainesminutes + '0', 0);
 8000fb2:	4b0e      	ldr	r3, [pc, #56]	; (8000fec <decrementdizainesminutes+0x5c>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	3330      	adds	r3, #48	; 0x30
 8000fb8:	2200      	movs	r2, #0
 8000fba:	4619      	mov	r1, r3
 8000fbc:	2001      	movs	r0, #1
 8000fbe:	f003 fee2 	bl	8004d86 <MAX7219_DisplayChar>
		MAX7219_DisplayChar(2, minutes + '0', 1);
 8000fc2:	4b0b      	ldr	r3, [pc, #44]	; (8000ff0 <decrementdizainesminutes+0x60>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	3330      	adds	r3, #48	; 0x30
 8000fc8:	2201      	movs	r2, #1
 8000fca:	4619      	mov	r1, r3
 8000fcc:	2002      	movs	r0, #2
 8000fce:	f003 feda 	bl	8004d86 <MAX7219_DisplayChar>
		decrementunites();
 8000fd2:	f7ff ff63 	bl	8000e9c <decrementunites>
		decrementdizaines();
 8000fd6:	f7ff ff7f 	bl	8000ed8 <decrementdizaines>
		decrementminutes();
 8000fda:	f7ff ffab 	bl	8000f34 <decrementminutes>
	while(dizainesminutes > 0){
 8000fde:	4b03      	ldr	r3, [pc, #12]	; (8000fec <decrementdizainesminutes+0x5c>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	dcd7      	bgt.n	8000f96 <decrementdizainesminutes+0x6>
	}
}
 8000fe6:	bf00      	nop
 8000fe8:	bf00      	nop
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	200001b0 	.word	0x200001b0
 8000ff0:	200001b4 	.word	0x200001b4

08000ff4 <BUZZ>:

void BUZZ(int i){
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start(&htim3);
 8000ffc:	480e      	ldr	r0, [pc, #56]	; (8001038 <BUZZ+0x44>)
 8000ffe:	f002 ffe7 	bl	8003fd0 <HAL_TIM_Base_Start>
	for (int j=0; j<i;j++){
 8001002:	2300      	movs	r3, #0
 8001004:	60fb      	str	r3, [r7, #12]
 8001006:	e00e      	b.n	8001026 <BUZZ+0x32>
		HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 8001008:	2104      	movs	r1, #4
 800100a:	480b      	ldr	r0, [pc, #44]	; (8001038 <BUZZ+0x44>)
 800100c:	f003 f872 	bl	80040f4 <HAL_TIM_PWM_Start>
		HAL_Delay(2000);
 8001010:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001014:	f000 fb92 	bl	800173c <HAL_Delay>
		HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_2);
 8001018:	2104      	movs	r1, #4
 800101a:	4807      	ldr	r0, [pc, #28]	; (8001038 <BUZZ+0x44>)
 800101c:	f003 f900 	bl	8004220 <HAL_TIM_PWM_Stop>
	for (int j=0; j<i;j++){
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	3301      	adds	r3, #1
 8001024:	60fb      	str	r3, [r7, #12]
 8001026:	68fa      	ldr	r2, [r7, #12]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	429a      	cmp	r2, r3
 800102c:	dbec      	blt.n	8001008 <BUZZ+0x14>
	}
}
 800102e:	bf00      	nop
 8001030:	bf00      	nop
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	20000158 	.word	0x20000158

0800103c <minuteur>:
		htim3.Instance->CCR1 = 50;
	}
	HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_1);
}

void minuteur(){
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
	while ((dizainesminutes != 0) || (minutes != 0) || (dizaines != 0) || (unites !=0 )){
 8001040:	e017      	b.n	8001072 <minuteur+0x36>

		if (dizainesminutes != 0) {decrementdizainesminutes();}
 8001042:	4b20      	ldr	r3, [pc, #128]	; (80010c4 <minuteur+0x88>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <minuteur+0x12>
 800104a:	f7ff ffa1 	bl	8000f90 <decrementdizainesminutes>
		if (minutes !=0) {decrementminutes();}
 800104e:	4b1e      	ldr	r3, [pc, #120]	; (80010c8 <minuteur+0x8c>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <minuteur+0x1e>
 8001056:	f7ff ff6d 	bl	8000f34 <decrementminutes>
		if (dizaines !=0) {decrementdizaines();}
 800105a:	4b1c      	ldr	r3, [pc, #112]	; (80010cc <minuteur+0x90>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <minuteur+0x2a>
 8001062:	f7ff ff39 	bl	8000ed8 <decrementdizaines>
		if (unites !=0) {decrementunites();}
 8001066:	4b1a      	ldr	r3, [pc, #104]	; (80010d0 <minuteur+0x94>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <minuteur+0x36>
 800106e:	f7ff ff15 	bl	8000e9c <decrementunites>
	while ((dizainesminutes != 0) || (minutes != 0) || (dizaines != 0) || (unites !=0 )){
 8001072:	4b14      	ldr	r3, [pc, #80]	; (80010c4 <minuteur+0x88>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d1e3      	bne.n	8001042 <minuteur+0x6>
 800107a:	4b13      	ldr	r3, [pc, #76]	; (80010c8 <minuteur+0x8c>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d1df      	bne.n	8001042 <minuteur+0x6>
 8001082:	4b12      	ldr	r3, [pc, #72]	; (80010cc <minuteur+0x90>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d1db      	bne.n	8001042 <minuteur+0x6>
 800108a:	4b11      	ldr	r3, [pc, #68]	; (80010d0 <minuteur+0x94>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d1d7      	bne.n	8001042 <minuteur+0x6>
	}
	BUZZ(5);
 8001092:	2005      	movs	r0, #5
 8001094:	f7ff ffae 	bl	8000ff4 <BUZZ>
	//MOT(5);

	// Faut tout reset apres mais l'affichage marche pas
	unites = 0;
 8001098:	4b0d      	ldr	r3, [pc, #52]	; (80010d0 <minuteur+0x94>)
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
	dizaines = 0;
 800109e:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <minuteur+0x90>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
	minutes = 0;
 80010a4:	4b08      	ldr	r3, [pc, #32]	; (80010c8 <minuteur+0x8c>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	601a      	str	r2, [r3, #0]
	dizainesminutes = 0;
 80010aa:	4b06      	ldr	r3, [pc, #24]	; (80010c4 <minuteur+0x88>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	601a      	str	r2, [r3, #0]

	adccheck = 0;
 80010b0:	4b08      	ldr	r3, [pc, #32]	; (80010d4 <minuteur+0x98>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	601a      	str	r2, [r3, #0]
	valide = 0;
 80010b6:	4b08      	ldr	r3, [pc, #32]	; (80010d8 <minuteur+0x9c>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
	affiche_num();
 80010bc:	f7ff fcaa 	bl	8000a14 <affiche_num>
}
 80010c0:	bf00      	nop
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	200001b0 	.word	0x200001b0
 80010c8:	200001b4 	.word	0x200001b4
 80010cc:	200001a8 	.word	0x200001a8
 80010d0:	200001ac 	.word	0x200001ac
 80010d4:	200001bc 	.word	0x200001bc
 80010d8:	200001b8 	.word	0x200001b8

080010dc <horloge>:


void horloge(){
 80010dc:	b580      	push	{r7, lr}
 80010de:	b086      	sub	sp, #24
 80010e0:	af00      	add	r7, sp, #0
	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;

	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80010e2:	1d3b      	adds	r3, r7, #4
 80010e4:	2200      	movs	r2, #0
 80010e6:	4619      	mov	r1, r3
 80010e8:	4829      	ldr	r0, [pc, #164]	; (8001190 <horloge+0xb4>)
 80010ea:	f002 faae 	bl	800364a <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80010ee:	463b      	mov	r3, r7
 80010f0:	2200      	movs	r2, #0
 80010f2:	4619      	mov	r1, r3
 80010f4:	4826      	ldr	r0, [pc, #152]	; (8001190 <horloge+0xb4>)
 80010f6:	f002 fb8a 	bl	800380e <HAL_RTC_GetDate>

	MAX7219_Clear();
 80010fa:	f003 fe2e 	bl	8004d5a <MAX7219_Clear>
	MAX7219_Init();
 80010fe:	f003 fdf5 	bl	8004cec <MAX7219_Init>
	MAX7219_DisplayChar(1, sTime.Hours / 10 + '0', 0); // Affiche les dizaines de minutes
 8001102:	793b      	ldrb	r3, [r7, #4]
 8001104:	4a23      	ldr	r2, [pc, #140]	; (8001194 <horloge+0xb8>)
 8001106:	fba2 2303 	umull	r2, r3, r2, r3
 800110a:	08db      	lsrs	r3, r3, #3
 800110c:	b2db      	uxtb	r3, r3
 800110e:	3330      	adds	r3, #48	; 0x30
 8001110:	2200      	movs	r2, #0
 8001112:	4619      	mov	r1, r3
 8001114:	2001      	movs	r0, #1
 8001116:	f003 fe36 	bl	8004d86 <MAX7219_DisplayChar>
	MAX7219_DisplayChar(2, sTime.Hours % 10 + '0', 1); // Affiche les minutes
 800111a:	793a      	ldrb	r2, [r7, #4]
 800111c:	4b1d      	ldr	r3, [pc, #116]	; (8001194 <horloge+0xb8>)
 800111e:	fba3 1302 	umull	r1, r3, r3, r2
 8001122:	08d9      	lsrs	r1, r3, #3
 8001124:	460b      	mov	r3, r1
 8001126:	009b      	lsls	r3, r3, #2
 8001128:	440b      	add	r3, r1
 800112a:	005b      	lsls	r3, r3, #1
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	b2db      	uxtb	r3, r3
 8001130:	3330      	adds	r3, #48	; 0x30
 8001132:	2201      	movs	r2, #1
 8001134:	4619      	mov	r1, r3
 8001136:	2002      	movs	r0, #2
 8001138:	f003 fe25 	bl	8004d86 <MAX7219_DisplayChar>
	MAX7219_DisplayChar(3, sTime.Minutes / 10 + '0', 0); // Affiche les dizaines de secondes
 800113c:	797b      	ldrb	r3, [r7, #5]
 800113e:	4a15      	ldr	r2, [pc, #84]	; (8001194 <horloge+0xb8>)
 8001140:	fba2 2303 	umull	r2, r3, r2, r3
 8001144:	08db      	lsrs	r3, r3, #3
 8001146:	b2db      	uxtb	r3, r3
 8001148:	3330      	adds	r3, #48	; 0x30
 800114a:	2200      	movs	r2, #0
 800114c:	4619      	mov	r1, r3
 800114e:	2003      	movs	r0, #3
 8001150:	f003 fe19 	bl	8004d86 <MAX7219_DisplayChar>
	MAX7219_DisplayChar(4, sTime.Minutes % 10 + '0', 0);
 8001154:	797a      	ldrb	r2, [r7, #5]
 8001156:	4b0f      	ldr	r3, [pc, #60]	; (8001194 <horloge+0xb8>)
 8001158:	fba3 1302 	umull	r1, r3, r3, r2
 800115c:	08d9      	lsrs	r1, r3, #3
 800115e:	460b      	mov	r3, r1
 8001160:	009b      	lsls	r3, r3, #2
 8001162:	440b      	add	r3, r1
 8001164:	005b      	lsls	r3, r3, #1
 8001166:	1ad3      	subs	r3, r2, r3
 8001168:	b2db      	uxtb	r3, r3
 800116a:	3330      	adds	r3, #48	; 0x30
 800116c:	2200      	movs	r2, #0
 800116e:	4619      	mov	r1, r3
 8001170:	2004      	movs	r0, #4
 8001172:	f003 fe08 	bl	8004d86 <MAX7219_DisplayChar>
	printf("%02d:%02d:%02d\r\n", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8001176:	793b      	ldrb	r3, [r7, #4]
 8001178:	4619      	mov	r1, r3
 800117a:	797b      	ldrb	r3, [r7, #5]
 800117c:	461a      	mov	r2, r3
 800117e:	79bb      	ldrb	r3, [r7, #6]
 8001180:	4805      	ldr	r0, [pc, #20]	; (8001198 <horloge+0xbc>)
 8001182:	f003 ff3d 	bl	8005000 <iprintf>

}
 8001186:	bf00      	nop
 8001188:	3718      	adds	r7, #24
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	200000e0 	.word	0x200000e0
 8001194:	cccccccd 	.word	0xcccccccd
 8001198:	08005e3c 	.word	0x08005e3c

0800119c <HAL_GPIO_EXTI_Callback>:
void inithorloge(){
	horloge();
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4603      	mov	r3, r0
 80011a4:	80fb      	strh	r3, [r7, #6]

	switch (GPIO_Pin){
 80011a6:	88fb      	ldrh	r3, [r7, #6]
 80011a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80011ac:	d11b      	bne.n	80011e6 <HAL_GPIO_EXTI_Callback+0x4a>
	case BTNCarte_Pin :
		if (mode < 4){
 80011ae:	4b10      	ldr	r3, [pc, #64]	; (80011f0 <HAL_GPIO_EXTI_Callback+0x54>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	2b03      	cmp	r3, #3
 80011b4:	dc0b      	bgt.n	80011ce <HAL_GPIO_EXTI_Callback+0x32>
			mode ++;
 80011b6:	4b0e      	ldr	r3, [pc, #56]	; (80011f0 <HAL_GPIO_EXTI_Callback+0x54>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	3301      	adds	r3, #1
 80011bc:	4a0c      	ldr	r2, [pc, #48]	; (80011f0 <HAL_GPIO_EXTI_Callback+0x54>)
 80011be:	6013      	str	r3, [r2, #0]
			printf("Mode : %d\n", mode);
 80011c0:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <HAL_GPIO_EXTI_Callback+0x54>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4619      	mov	r1, r3
 80011c6:	480b      	ldr	r0, [pc, #44]	; (80011f4 <HAL_GPIO_EXTI_Callback+0x58>)
 80011c8:	f003 ff1a 	bl	8005000 <iprintf>
 80011cc:	e008      	b.n	80011e0 <HAL_GPIO_EXTI_Callback+0x44>
		}
		else{
			mode = 1;
 80011ce:	4b08      	ldr	r3, [pc, #32]	; (80011f0 <HAL_GPIO_EXTI_Callback+0x54>)
 80011d0:	2201      	movs	r2, #1
 80011d2:	601a      	str	r2, [r3, #0]
			printf("Mode : %d\n", mode);
 80011d4:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <HAL_GPIO_EXTI_Callback+0x54>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4619      	mov	r1, r3
 80011da:	4806      	ldr	r0, [pc, #24]	; (80011f4 <HAL_GPIO_EXTI_Callback+0x58>)
 80011dc:	f003 ff10 	bl	8005000 <iprintf>
		}
		affichemod();
 80011e0:	f7ff fbfe 	bl	80009e0 <affichemod>
		break;
 80011e4:	bf00      	nop
	}
}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20000000 	.word	0x20000000
 80011f4:	08005e50 	.word	0x08005e50

080011f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011fc:	b672      	cpsid	i
}
 80011fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001200:	e7fe      	b.n	8001200 <Error_Handler+0x8>
	...

08001204 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001204:	b480      	push	{r7}
 8001206:	b085      	sub	sp, #20
 8001208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800120a:	4b14      	ldr	r3, [pc, #80]	; (800125c <HAL_MspInit+0x58>)
 800120c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800120e:	4a13      	ldr	r2, [pc, #76]	; (800125c <HAL_MspInit+0x58>)
 8001210:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001214:	6253      	str	r3, [r2, #36]	; 0x24
 8001216:	4b11      	ldr	r3, [pc, #68]	; (800125c <HAL_MspInit+0x58>)
 8001218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800121a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001222:	4b0e      	ldr	r3, [pc, #56]	; (800125c <HAL_MspInit+0x58>)
 8001224:	6a1b      	ldr	r3, [r3, #32]
 8001226:	4a0d      	ldr	r2, [pc, #52]	; (800125c <HAL_MspInit+0x58>)
 8001228:	f043 0301 	orr.w	r3, r3, #1
 800122c:	6213      	str	r3, [r2, #32]
 800122e:	4b0b      	ldr	r3, [pc, #44]	; (800125c <HAL_MspInit+0x58>)
 8001230:	6a1b      	ldr	r3, [r3, #32]
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	60bb      	str	r3, [r7, #8]
 8001238:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800123a:	4b08      	ldr	r3, [pc, #32]	; (800125c <HAL_MspInit+0x58>)
 800123c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800123e:	4a07      	ldr	r2, [pc, #28]	; (800125c <HAL_MspInit+0x58>)
 8001240:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001244:	6253      	str	r3, [r2, #36]	; 0x24
 8001246:	4b05      	ldr	r3, [pc, #20]	; (800125c <HAL_MspInit+0x58>)
 8001248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800124a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001252:	bf00      	nop
 8001254:	3714      	adds	r7, #20
 8001256:	46bd      	mov	sp, r7
 8001258:	bc80      	pop	{r7}
 800125a:	4770      	bx	lr
 800125c:	40023800 	.word	0x40023800

08001260 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b08a      	sub	sp, #40	; 0x28
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001268:	f107 0314 	add.w	r3, r7, #20
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
 8001276:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a15      	ldr	r2, [pc, #84]	; (80012d4 <HAL_ADC_MspInit+0x74>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d123      	bne.n	80012ca <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001282:	4b15      	ldr	r3, [pc, #84]	; (80012d8 <HAL_ADC_MspInit+0x78>)
 8001284:	6a1b      	ldr	r3, [r3, #32]
 8001286:	4a14      	ldr	r2, [pc, #80]	; (80012d8 <HAL_ADC_MspInit+0x78>)
 8001288:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800128c:	6213      	str	r3, [r2, #32]
 800128e:	4b12      	ldr	r3, [pc, #72]	; (80012d8 <HAL_ADC_MspInit+0x78>)
 8001290:	6a1b      	ldr	r3, [r3, #32]
 8001292:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001296:	613b      	str	r3, [r7, #16]
 8001298:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800129a:	4b0f      	ldr	r3, [pc, #60]	; (80012d8 <HAL_ADC_MspInit+0x78>)
 800129c:	69db      	ldr	r3, [r3, #28]
 800129e:	4a0e      	ldr	r2, [pc, #56]	; (80012d8 <HAL_ADC_MspInit+0x78>)
 80012a0:	f043 0301 	orr.w	r3, r3, #1
 80012a4:	61d3      	str	r3, [r2, #28]
 80012a6:	4b0c      	ldr	r3, [pc, #48]	; (80012d8 <HAL_ADC_MspInit+0x78>)
 80012a8:	69db      	ldr	r3, [r3, #28]
 80012aa:	f003 0301 	and.w	r3, r3, #1
 80012ae:	60fb      	str	r3, [r7, #12]
 80012b0:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0-WKUP1     ------> ADC_IN0
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = RV1_Pin|RV2_Pin;
 80012b2:	2303      	movs	r3, #3
 80012b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012b6:	2303      	movs	r3, #3
 80012b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ba:	2300      	movs	r3, #0
 80012bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012be:	f107 0314 	add.w	r3, r7, #20
 80012c2:	4619      	mov	r1, r3
 80012c4:	4805      	ldr	r0, [pc, #20]	; (80012dc <HAL_ADC_MspInit+0x7c>)
 80012c6:	f001 f83f 	bl	8002348 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80012ca:	bf00      	nop
 80012cc:	3728      	adds	r7, #40	; 0x28
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	40012400 	.word	0x40012400
 80012d8:	40023800 	.word	0x40023800
 80012dc:	40020000 	.word	0x40020000

080012e0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a05      	ldr	r2, [pc, #20]	; (8001304 <HAL_RTC_MspInit+0x24>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d102      	bne.n	80012f8 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80012f2:	4b05      	ldr	r3, [pc, #20]	; (8001308 <HAL_RTC_MspInit+0x28>)
 80012f4:	2201      	movs	r2, #1
 80012f6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80012f8:	bf00      	nop
 80012fa:	370c      	adds	r7, #12
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bc80      	pop	{r7}
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	40002800 	.word	0x40002800
 8001308:	424706d8 	.word	0x424706d8

0800130c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b08a      	sub	sp, #40	; 0x28
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001314:	f107 0314 	add.w	r3, r7, #20
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	605a      	str	r2, [r3, #4]
 800131e:	609a      	str	r2, [r3, #8]
 8001320:	60da      	str	r2, [r3, #12]
 8001322:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a17      	ldr	r2, [pc, #92]	; (8001388 <HAL_SPI_MspInit+0x7c>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d127      	bne.n	800137e <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800132e:	4b17      	ldr	r3, [pc, #92]	; (800138c <HAL_SPI_MspInit+0x80>)
 8001330:	6a1b      	ldr	r3, [r3, #32]
 8001332:	4a16      	ldr	r2, [pc, #88]	; (800138c <HAL_SPI_MspInit+0x80>)
 8001334:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001338:	6213      	str	r3, [r2, #32]
 800133a:	4b14      	ldr	r3, [pc, #80]	; (800138c <HAL_SPI_MspInit+0x80>)
 800133c:	6a1b      	ldr	r3, [r3, #32]
 800133e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001342:	613b      	str	r3, [r7, #16]
 8001344:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001346:	4b11      	ldr	r3, [pc, #68]	; (800138c <HAL_SPI_MspInit+0x80>)
 8001348:	69db      	ldr	r3, [r3, #28]
 800134a:	4a10      	ldr	r2, [pc, #64]	; (800138c <HAL_SPI_MspInit+0x80>)
 800134c:	f043 0301 	orr.w	r3, r3, #1
 8001350:	61d3      	str	r3, [r2, #28]
 8001352:	4b0e      	ldr	r3, [pc, #56]	; (800138c <HAL_SPI_MspInit+0x80>)
 8001354:	69db      	ldr	r3, [r3, #28]
 8001356:	f003 0301 	and.w	r3, r3, #1
 800135a:	60fb      	str	r3, [r7, #12]
 800135c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI_SCK_Pin|SPI_MISO_Pin|SPI_MOSI_Pin;
 800135e:	23e0      	movs	r3, #224	; 0xe0
 8001360:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001362:	2302      	movs	r3, #2
 8001364:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001366:	2300      	movs	r3, #0
 8001368:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800136a:	2303      	movs	r3, #3
 800136c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800136e:	2305      	movs	r3, #5
 8001370:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001372:	f107 0314 	add.w	r3, r7, #20
 8001376:	4619      	mov	r1, r3
 8001378:	4805      	ldr	r0, [pc, #20]	; (8001390 <HAL_SPI_MspInit+0x84>)
 800137a:	f000 ffe5 	bl	8002348 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800137e:	bf00      	nop
 8001380:	3728      	adds	r7, #40	; 0x28
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40013000 	.word	0x40013000
 800138c:	40023800 	.word	0x40023800
 8001390:	40020000 	.word	0x40020000

08001394 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a0d      	ldr	r2, [pc, #52]	; (80013d8 <HAL_TIM_Base_MspInit+0x44>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d113      	bne.n	80013ce <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80013a6:	4b0d      	ldr	r3, [pc, #52]	; (80013dc <HAL_TIM_Base_MspInit+0x48>)
 80013a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013aa:	4a0c      	ldr	r2, [pc, #48]	; (80013dc <HAL_TIM_Base_MspInit+0x48>)
 80013ac:	f043 0302 	orr.w	r3, r3, #2
 80013b0:	6253      	str	r3, [r2, #36]	; 0x24
 80013b2:	4b0a      	ldr	r3, [pc, #40]	; (80013dc <HAL_TIM_Base_MspInit+0x48>)
 80013b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b6:	f003 0302 	and.w	r3, r3, #2
 80013ba:	60fb      	str	r3, [r7, #12]
 80013bc:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80013be:	2200      	movs	r2, #0
 80013c0:	2100      	movs	r1, #0
 80013c2:	201d      	movs	r0, #29
 80013c4:	f000 ff89 	bl	80022da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80013c8:	201d      	movs	r0, #29
 80013ca:	f000 ffa2 	bl	8002312 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80013ce:	bf00      	nop
 80013d0:	3710      	adds	r7, #16
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40000400 	.word	0x40000400
 80013dc:	40023800 	.word	0x40023800

080013e0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b08a      	sub	sp, #40	; 0x28
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e8:	f107 0314 	add.w	r3, r7, #20
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
 80013f6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a1f      	ldr	r2, [pc, #124]	; (800147c <HAL_TIM_MspPostInit+0x9c>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d137      	bne.n	8001472 <HAL_TIM_MspPostInit+0x92>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001402:	4b1f      	ldr	r3, [pc, #124]	; (8001480 <HAL_TIM_MspPostInit+0xa0>)
 8001404:	69db      	ldr	r3, [r3, #28]
 8001406:	4a1e      	ldr	r2, [pc, #120]	; (8001480 <HAL_TIM_MspPostInit+0xa0>)
 8001408:	f043 0304 	orr.w	r3, r3, #4
 800140c:	61d3      	str	r3, [r2, #28]
 800140e:	4b1c      	ldr	r3, [pc, #112]	; (8001480 <HAL_TIM_MspPostInit+0xa0>)
 8001410:	69db      	ldr	r3, [r3, #28]
 8001412:	f003 0304 	and.w	r3, r3, #4
 8001416:	613b      	str	r3, [r7, #16]
 8001418:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800141a:	4b19      	ldr	r3, [pc, #100]	; (8001480 <HAL_TIM_MspPostInit+0xa0>)
 800141c:	69db      	ldr	r3, [r3, #28]
 800141e:	4a18      	ldr	r2, [pc, #96]	; (8001480 <HAL_TIM_MspPostInit+0xa0>)
 8001420:	f043 0302 	orr.w	r3, r3, #2
 8001424:	61d3      	str	r3, [r2, #28]
 8001426:	4b16      	ldr	r3, [pc, #88]	; (8001480 <HAL_TIM_MspPostInit+0xa0>)
 8001428:	69db      	ldr	r3, [r3, #28]
 800142a:	f003 0302 	and.w	r3, r3, #2
 800142e:	60fb      	str	r3, [r7, #12]
 8001430:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = BUZZ_Pin;
 8001432:	2380      	movs	r3, #128	; 0x80
 8001434:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001436:	2302      	movs	r3, #2
 8001438:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143a:	2300      	movs	r3, #0
 800143c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143e:	2300      	movs	r3, #0
 8001440:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001442:	2302      	movs	r3, #2
 8001444:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 8001446:	f107 0314 	add.w	r3, r7, #20
 800144a:	4619      	mov	r1, r3
 800144c:	480d      	ldr	r0, [pc, #52]	; (8001484 <HAL_TIM_MspPostInit+0xa4>)
 800144e:	f000 ff7b 	bl	8002348 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOT_Pin;
 8001452:	2310      	movs	r3, #16
 8001454:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001456:	2302      	movs	r3, #2
 8001458:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145a:	2300      	movs	r3, #0
 800145c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145e:	2300      	movs	r3, #0
 8001460:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001462:	2302      	movs	r3, #2
 8001464:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOT_GPIO_Port, &GPIO_InitStruct);
 8001466:	f107 0314 	add.w	r3, r7, #20
 800146a:	4619      	mov	r1, r3
 800146c:	4806      	ldr	r0, [pc, #24]	; (8001488 <HAL_TIM_MspPostInit+0xa8>)
 800146e:	f000 ff6b 	bl	8002348 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001472:	bf00      	nop
 8001474:	3728      	adds	r7, #40	; 0x28
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40000400 	.word	0x40000400
 8001480:	40023800 	.word	0x40023800
 8001484:	40020800 	.word	0x40020800
 8001488:	40020400 	.word	0x40020400

0800148c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001490:	e7fe      	b.n	8001490 <NMI_Handler+0x4>

08001492 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001492:	b480      	push	{r7}
 8001494:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001496:	e7fe      	b.n	8001496 <HardFault_Handler+0x4>

08001498 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800149c:	e7fe      	b.n	800149c <MemManage_Handler+0x4>

0800149e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800149e:	b480      	push	{r7}
 80014a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014a2:	e7fe      	b.n	80014a2 <BusFault_Handler+0x4>

080014a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014a8:	e7fe      	b.n	80014a8 <UsageFault_Handler+0x4>

080014aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014aa:	b480      	push	{r7}
 80014ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80014ae:	bf00      	nop
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bc80      	pop	{r7}
 80014b4:	4770      	bx	lr

080014b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014b6:	b480      	push	{r7}
 80014b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014ba:	bf00      	nop
 80014bc:	46bd      	mov	sp, r7
 80014be:	bc80      	pop	{r7}
 80014c0:	4770      	bx	lr

080014c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014c2:	b480      	push	{r7}
 80014c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014c6:	bf00      	nop
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bc80      	pop	{r7}
 80014cc:	4770      	bx	lr

080014ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014ce:	b580      	push	{r7, lr}
 80014d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014d2:	f000 f917 	bl	8001704 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014d6:	bf00      	nop
 80014d8:	bd80      	pop	{r7, pc}
	...

080014dc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80014e0:	4802      	ldr	r0, [pc, #8]	; (80014ec <TIM3_IRQHandler+0x10>)
 80014e2:	f002 feda 	bl	800429a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	20000158 	.word	0x20000158

080014f0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTNCarte_Pin);
 80014f4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80014f8:	f001 f8e6 	bl	80026c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80014fc:	bf00      	nop
 80014fe:	bd80      	pop	{r7, pc}

08001500 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0
 8001506:	60f8      	str	r0, [r7, #12]
 8001508:	60b9      	str	r1, [r7, #8]
 800150a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800150c:	2300      	movs	r3, #0
 800150e:	617b      	str	r3, [r7, #20]
 8001510:	e00a      	b.n	8001528 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001512:	f3af 8000 	nop.w
 8001516:	4601      	mov	r1, r0
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	1c5a      	adds	r2, r3, #1
 800151c:	60ba      	str	r2, [r7, #8]
 800151e:	b2ca      	uxtb	r2, r1
 8001520:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	3301      	adds	r3, #1
 8001526:	617b      	str	r3, [r7, #20]
 8001528:	697a      	ldr	r2, [r7, #20]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	429a      	cmp	r2, r3
 800152e:	dbf0      	blt.n	8001512 <_read+0x12>
  }

  return len;
 8001530:	687b      	ldr	r3, [r7, #4]
}
 8001532:	4618      	mov	r0, r3
 8001534:	3718      	adds	r7, #24
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <_close>:
  }
  return len;
}

int _close(int file)
{
 800153a:	b480      	push	{r7}
 800153c:	b083      	sub	sp, #12
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001542:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001546:	4618      	mov	r0, r3
 8001548:	370c      	adds	r7, #12
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr

08001550 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001560:	605a      	str	r2, [r3, #4]
  return 0;
 8001562:	2300      	movs	r3, #0
}
 8001564:	4618      	mov	r0, r3
 8001566:	370c      	adds	r7, #12
 8001568:	46bd      	mov	sp, r7
 800156a:	bc80      	pop	{r7}
 800156c:	4770      	bx	lr

0800156e <_isatty>:

int _isatty(int file)
{
 800156e:	b480      	push	{r7}
 8001570:	b083      	sub	sp, #12
 8001572:	af00      	add	r7, sp, #0
 8001574:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001576:	2301      	movs	r3, #1
}
 8001578:	4618      	mov	r0, r3
 800157a:	370c      	adds	r7, #12
 800157c:	46bd      	mov	sp, r7
 800157e:	bc80      	pop	{r7}
 8001580:	4770      	bx	lr

08001582 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001582:	b480      	push	{r7}
 8001584:	b085      	sub	sp, #20
 8001586:	af00      	add	r7, sp, #0
 8001588:	60f8      	str	r0, [r7, #12]
 800158a:	60b9      	str	r1, [r7, #8]
 800158c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800158e:	2300      	movs	r3, #0
}
 8001590:	4618      	mov	r0, r3
 8001592:	3714      	adds	r7, #20
 8001594:	46bd      	mov	sp, r7
 8001596:	bc80      	pop	{r7}
 8001598:	4770      	bx	lr
	...

0800159c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015a4:	4a14      	ldr	r2, [pc, #80]	; (80015f8 <_sbrk+0x5c>)
 80015a6:	4b15      	ldr	r3, [pc, #84]	; (80015fc <_sbrk+0x60>)
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015b0:	4b13      	ldr	r3, [pc, #76]	; (8001600 <_sbrk+0x64>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d102      	bne.n	80015be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015b8:	4b11      	ldr	r3, [pc, #68]	; (8001600 <_sbrk+0x64>)
 80015ba:	4a12      	ldr	r2, [pc, #72]	; (8001604 <_sbrk+0x68>)
 80015bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015be:	4b10      	ldr	r3, [pc, #64]	; (8001600 <_sbrk+0x64>)
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4413      	add	r3, r2
 80015c6:	693a      	ldr	r2, [r7, #16]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d207      	bcs.n	80015dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015cc:	f003 feac 	bl	8005328 <__errno>
 80015d0:	4603      	mov	r3, r0
 80015d2:	220c      	movs	r2, #12
 80015d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015d6:	f04f 33ff 	mov.w	r3, #4294967295
 80015da:	e009      	b.n	80015f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015dc:	4b08      	ldr	r3, [pc, #32]	; (8001600 <_sbrk+0x64>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015e2:	4b07      	ldr	r3, [pc, #28]	; (8001600 <_sbrk+0x64>)
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4413      	add	r3, r2
 80015ea:	4a05      	ldr	r2, [pc, #20]	; (8001600 <_sbrk+0x64>)
 80015ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015ee:	68fb      	ldr	r3, [r7, #12]
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3718      	adds	r7, #24
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	20014000 	.word	0x20014000
 80015fc:	00000400 	.word	0x00000400
 8001600:	200001c0 	.word	0x200001c0
 8001604:	20000318 	.word	0x20000318

08001608 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	bc80      	pop	{r7}
 8001612:	4770      	bx	lr

08001614 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8001614:	f7ff fff8 	bl	8001608 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001618:	480b      	ldr	r0, [pc, #44]	; (8001648 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800161a:	490c      	ldr	r1, [pc, #48]	; (800164c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800161c:	4a0c      	ldr	r2, [pc, #48]	; (8001650 <LoopFillZerobss+0x16>)
  movs r3, #0
 800161e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001620:	e002      	b.n	8001628 <LoopCopyDataInit>

08001622 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001622:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001624:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001626:	3304      	adds	r3, #4

08001628 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001628:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800162a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800162c:	d3f9      	bcc.n	8001622 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800162e:	4a09      	ldr	r2, [pc, #36]	; (8001654 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001630:	4c09      	ldr	r4, [pc, #36]	; (8001658 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001632:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001634:	e001      	b.n	800163a <LoopFillZerobss>

08001636 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001636:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001638:	3204      	adds	r2, #4

0800163a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800163a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800163c:	d3fb      	bcc.n	8001636 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800163e:	f003 fe79 	bl	8005334 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001642:	f7fe ff41 	bl	80004c8 <main>
  bx lr
 8001646:	4770      	bx	lr
  ldr r0, =_sdata
 8001648:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800164c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001650:	08005ef8 	.word	0x08005ef8
  ldr r2, =_sbss
 8001654:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001658:	20000314 	.word	0x20000314

0800165c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800165c:	e7fe      	b.n	800165c <ADC1_IRQHandler>

0800165e <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	b082      	sub	sp, #8
 8001662:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001664:	2300      	movs	r3, #0
 8001666:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001668:	2003      	movs	r0, #3
 800166a:	f000 fe2b 	bl	80022c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800166e:	200f      	movs	r0, #15
 8001670:	f000 f80e 	bl	8001690 <HAL_InitTick>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d002      	beq.n	8001680 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	71fb      	strb	r3, [r7, #7]
 800167e:	e001      	b.n	8001684 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001680:	f7ff fdc0 	bl	8001204 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001684:	79fb      	ldrb	r3, [r7, #7]
}
 8001686:	4618      	mov	r0, r3
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
	...

08001690 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001698:	2300      	movs	r3, #0
 800169a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800169c:	4b16      	ldr	r3, [pc, #88]	; (80016f8 <HAL_InitTick+0x68>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d022      	beq.n	80016ea <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80016a4:	4b15      	ldr	r3, [pc, #84]	; (80016fc <HAL_InitTick+0x6c>)
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	4b13      	ldr	r3, [pc, #76]	; (80016f8 <HAL_InitTick+0x68>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80016b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80016b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80016b8:	4618      	mov	r0, r3
 80016ba:	f000 fe38 	bl	800232e <HAL_SYSTICK_Config>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d10f      	bne.n	80016e4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2b0f      	cmp	r3, #15
 80016c8:	d809      	bhi.n	80016de <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016ca:	2200      	movs	r2, #0
 80016cc:	6879      	ldr	r1, [r7, #4]
 80016ce:	f04f 30ff 	mov.w	r0, #4294967295
 80016d2:	f000 fe02 	bl	80022da <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016d6:	4a0a      	ldr	r2, [pc, #40]	; (8001700 <HAL_InitTick+0x70>)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6013      	str	r3, [r2, #0]
 80016dc:	e007      	b.n	80016ee <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	73fb      	strb	r3, [r7, #15]
 80016e2:	e004      	b.n	80016ee <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80016e4:	2301      	movs	r3, #1
 80016e6:	73fb      	strb	r3, [r7, #15]
 80016e8:	e001      	b.n	80016ee <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
 80016ec:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80016ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3710      	adds	r7, #16
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000010 	.word	0x20000010
 80016fc:	20000008 	.word	0x20000008
 8001700:	2000000c 	.word	0x2000000c

08001704 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001708:	4b05      	ldr	r3, [pc, #20]	; (8001720 <HAL_IncTick+0x1c>)
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	4b05      	ldr	r3, [pc, #20]	; (8001724 <HAL_IncTick+0x20>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4413      	add	r3, r2
 8001712:	4a03      	ldr	r2, [pc, #12]	; (8001720 <HAL_IncTick+0x1c>)
 8001714:	6013      	str	r3, [r2, #0]
}
 8001716:	bf00      	nop
 8001718:	46bd      	mov	sp, r7
 800171a:	bc80      	pop	{r7}
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	200001c4 	.word	0x200001c4
 8001724:	20000010 	.word	0x20000010

08001728 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  return uwTick;
 800172c:	4b02      	ldr	r3, [pc, #8]	; (8001738 <HAL_GetTick+0x10>)
 800172e:	681b      	ldr	r3, [r3, #0]
}
 8001730:	4618      	mov	r0, r3
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr
 8001738:	200001c4 	.word	0x200001c4

0800173c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001744:	f7ff fff0 	bl	8001728 <HAL_GetTick>
 8001748:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001754:	d004      	beq.n	8001760 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001756:	4b09      	ldr	r3, [pc, #36]	; (800177c <HAL_Delay+0x40>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	68fa      	ldr	r2, [r7, #12]
 800175c:	4413      	add	r3, r2
 800175e:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001760:	bf00      	nop
 8001762:	f7ff ffe1 	bl	8001728 <HAL_GetTick>
 8001766:	4602      	mov	r2, r0
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	68fa      	ldr	r2, [r7, #12]
 800176e:	429a      	cmp	r2, r3
 8001770:	d8f7      	bhi.n	8001762 <HAL_Delay+0x26>
  {
  }
}
 8001772:	bf00      	nop
 8001774:	bf00      	nop
 8001776:	3710      	adds	r7, #16
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	20000010 	.word	0x20000010

08001780 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b08e      	sub	sp, #56	; 0x38
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001788:	2300      	movs	r3, #0
 800178a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 800178e:	2300      	movs	r3, #0
 8001790:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 8001792:	2300      	movs	r3, #0
 8001794:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d101      	bne.n	80017a0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 800179c:	2301      	movs	r3, #1
 800179e:	e127      	b.n	80019f0 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	691b      	ldr	r3, [r3, #16]
 80017a4:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d115      	bne.n	80017da <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2200      	movs	r2, #0
 80017b2:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2200      	movs	r2, #0
 80017b8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017bc:	4b8e      	ldr	r3, [pc, #568]	; (80019f8 <HAL_ADC_Init+0x278>)
 80017be:	6a1b      	ldr	r3, [r3, #32]
 80017c0:	4a8d      	ldr	r2, [pc, #564]	; (80019f8 <HAL_ADC_Init+0x278>)
 80017c2:	f043 0301 	orr.w	r3, r3, #1
 80017c6:	6213      	str	r3, [r2, #32]
 80017c8:	4b8b      	ldr	r3, [pc, #556]	; (80019f8 <HAL_ADC_Init+0x278>)
 80017ca:	6a1b      	ldr	r3, [r3, #32]
 80017cc:	f003 0301 	and.w	r3, r3, #1
 80017d0:	60bb      	str	r3, [r7, #8]
 80017d2:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017d4:	6878      	ldr	r0, [r7, #4]
 80017d6:	f7ff fd43 	bl	8001260 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017de:	f003 0310 	and.w	r3, r3, #16
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	f040 80ff 	bne.w	80019e6 <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017ec:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80017f0:	f023 0302 	bic.w	r3, r3, #2
 80017f4:	f043 0202 	orr.w	r2, r3, #2
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 80017fc:	4b7f      	ldr	r3, [pc, #508]	; (80019fc <HAL_ADC_Init+0x27c>)
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	497c      	ldr	r1, [pc, #496]	; (80019fc <HAL_ADC_Init+0x27c>)
 800180a:	4313      	orrs	r3, r2
 800180c:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001816:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800181e:	4619      	mov	r1, r3
 8001820:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001824:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001826:	6a3b      	ldr	r3, [r7, #32]
 8001828:	fa93 f3a3 	rbit	r3, r3
 800182c:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	fab3 f383 	clz	r3, r3
 8001834:	b2db      	uxtb	r3, r3
 8001836:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 800183a:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001840:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001848:	4619      	mov	r1, r3
 800184a:	2302      	movs	r3, #2
 800184c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800184e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001850:	fa93 f3a3 	rbit	r3, r3
 8001854:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8001856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001858:	fab3 f383 	clz	r3, r3
 800185c:	b2db      	uxtb	r3, r3
 800185e:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 8001862:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001864:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001866:	4313      	orrs	r3, r2
 8001868:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800186e:	2b10      	cmp	r3, #16
 8001870:	d007      	beq.n	8001882 <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 800187a:	4313      	orrs	r3, r2
 800187c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800187e:	4313      	orrs	r3, r2
 8001880:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800188c:	2b40      	cmp	r3, #64	; 0x40
 800188e:	d04f      	beq.n	8001930 <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	699b      	ldr	r3, [r3, #24]
 8001894:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001896:	4313      	orrs	r3, r2
 8001898:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80018a2:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 80018a4:	687a      	ldr	r2, [r7, #4]
 80018a6:	6912      	ldr	r2, [r2, #16]
 80018a8:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80018ac:	d003      	beq.n	80018b6 <HAL_ADC_Init+0x136>
 80018ae:	687a      	ldr	r2, [r7, #4]
 80018b0:	6912      	ldr	r2, [r2, #16]
 80018b2:	2a01      	cmp	r2, #1
 80018b4:	d102      	bne.n	80018bc <HAL_ADC_Init+0x13c>
 80018b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018ba:	e000      	b.n	80018be <HAL_ADC_Init+0x13e>
 80018bc:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 80018be:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80018c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80018c2:	4313      	orrs	r3, r2
 80018c4:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d125      	bne.n	800191c <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d114      	bne.n	8001904 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018de:	3b01      	subs	r3, #1
 80018e0:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80018e4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018e6:	69ba      	ldr	r2, [r7, #24]
 80018e8:	fa92 f2a2 	rbit	r2, r2
 80018ec:	617a      	str	r2, [r7, #20]
  return result;
 80018ee:	697a      	ldr	r2, [r7, #20]
 80018f0:	fab2 f282 	clz	r2, r2
 80018f4:	b2d2      	uxtb	r2, r2
 80018f6:	4093      	lsls	r3, r2
 80018f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80018fe:	4313      	orrs	r3, r2
 8001900:	633b      	str	r3, [r7, #48]	; 0x30
 8001902:	e00b      	b.n	800191c <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001908:	f043 0220 	orr.w	r2, r3, #32
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001914:	f043 0201 	orr.w	r2, r3, #1
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	685a      	ldr	r2, [r3, #4]
 8001922:	4b37      	ldr	r3, [pc, #220]	; (8001a00 <HAL_ADC_Init+0x280>)
 8001924:	4013      	ands	r3, r2
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	6812      	ldr	r2, [r2, #0]
 800192a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800192c:	430b      	orrs	r3, r1
 800192e:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	689a      	ldr	r2, [r3, #8]
 8001936:	4b33      	ldr	r3, [pc, #204]	; (8001a04 <HAL_ADC_Init+0x284>)
 8001938:	4013      	ands	r3, r2
 800193a:	687a      	ldr	r2, [r7, #4]
 800193c:	6812      	ldr	r2, [r2, #0]
 800193e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001940:	430b      	orrs	r3, r1
 8001942:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	691b      	ldr	r3, [r3, #16]
 8001948:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800194c:	d003      	beq.n	8001956 <HAL_ADC_Init+0x1d6>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	691b      	ldr	r3, [r3, #16]
 8001952:	2b01      	cmp	r3, #1
 8001954:	d119      	bne.n	800198a <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195c:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001964:	3b01      	subs	r3, #1
 8001966:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 800196a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800196c:	693a      	ldr	r2, [r7, #16]
 800196e:	fa92 f2a2 	rbit	r2, r2
 8001972:	60fa      	str	r2, [r7, #12]
  return result;
 8001974:	68fa      	ldr	r2, [r7, #12]
 8001976:	fab2 f282 	clz	r2, r2
 800197a:	b2d2      	uxtb	r2, r2
 800197c:	fa03 f202 	lsl.w	r2, r3, r2
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	430a      	orrs	r2, r1
 8001986:	631a      	str	r2, [r3, #48]	; 0x30
 8001988:	e007      	b.n	800199a <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8001998:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	689a      	ldr	r2, [r3, #8]
 80019a0:	4b19      	ldr	r3, [pc, #100]	; (8001a08 <HAL_ADC_Init+0x288>)
 80019a2:	4013      	ands	r3, r2
 80019a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d10b      	bne.n	80019c2 <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2200      	movs	r2, #0
 80019ae:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019b4:	f023 0303 	bic.w	r3, r3, #3
 80019b8:	f043 0201 	orr.w	r2, r3, #1
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	64da      	str	r2, [r3, #76]	; 0x4c
 80019c0:	e014      	b.n	80019ec <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019c6:	f023 0312 	bic.w	r3, r3, #18
 80019ca:	f043 0210 	orr.w	r2, r3, #16
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019d6:	f043 0201 	orr.w	r2, r3, #1
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80019e4:	e002      	b.n	80019ec <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 80019ec:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3738      	adds	r7, #56	; 0x38
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	40023800 	.word	0x40023800
 80019fc:	40012700 	.word	0x40012700
 8001a00:	fcfc16ff 	.word	0xfcfc16ff
 8001a04:	c0fff189 	.word	0xc0fff189
 8001a08:	bf80fffe 	.word	0xbf80fffe

08001a0c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a14:	2300      	movs	r3, #0
 8001a16:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d101      	bne.n	8001a26 <HAL_ADC_Start+0x1a>
 8001a22:	2302      	movs	r3, #2
 8001a24:	e04e      	b.n	8001ac4 <HAL_ADC_Start+0xb8>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2201      	movs	r2, #1
 8001a2a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f000 fade 	bl	8001ff0 <ADC_Enable>
 8001a34:	4603      	mov	r3, r0
 8001a36:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001a38:	7bfb      	ldrb	r3, [r7, #15]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d141      	bne.n	8001ac2 <HAL_ADC_Start+0xb6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a42:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001a46:	f023 0301 	bic.w	r3, r3, #1
 8001a4a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	64da      	str	r2, [r3, #76]	; 0x4c
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d007      	beq.n	8001a70 <HAL_ADC_Start+0x64>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a64:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a68:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a7c:	d106      	bne.n	8001a8c <HAL_ADC_Start+0x80>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a82:	f023 0206 	bic.w	r2, r3, #6
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	651a      	str	r2, [r3, #80]	; 0x50
 8001a8a:	e002      	b.n	8001a92 <HAL_ADC_Start+0x86>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2200      	movs	r2, #0
 8001a90:	651a      	str	r2, [r3, #80]	; 0x50
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2200      	movs	r2, #0
 8001a96:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001aa2:	601a      	str	r2, [r3, #0]
    
    /* Enable conversion of regular group.                                    */
    /* If software start has been selected, conversion starts immediately.    */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d107      	bne.n	8001ac2 <HAL_ADC_Start+0xb6>
    {
      /* Start ADC conversion on regular group */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_SWSTART);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	689a      	ldr	r2, [r3, #8]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001ac0:	609a      	str	r2, [r3, #8]
    }
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ac2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3710      	adds	r7, #16
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}

08001acc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d101      	bne.n	8001ae6 <HAL_ADC_Stop+0x1a>
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	e01a      	b.n	8001b1c <HAL_ADC_Stop+0x50>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2201      	movs	r2, #1
 8001aea:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f000 fada 	bl	80020a8 <ADC_ConversionStop_Disable>
 8001af4:	4603      	mov	r3, r0
 8001af6:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001af8:	7bfb      	ldrb	r3, [r7, #15]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d109      	bne.n	8001b12 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b02:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001b06:	f023 0301 	bic.w	r3, r3, #1
 8001b0a:	f043 0201 	orr.w	r2, r3, #1
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	64da      	str	r2, [r3, #76]	; 0x4c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2200      	movs	r2, #0
 8001b16:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8001b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3710      	adds	r7, #16
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}

08001b24 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and and polling for end of each conversion. */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b40:	d113      	bne.n	8001b6a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001b4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b50:	d10b      	bne.n	8001b6a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b56:	f043 0220 	orr.w	r2, r3, #32
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2200      	movs	r2, #0
 8001b62:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e068      	b.n	8001c3c <HAL_ADC_PollForConversion+0x118>
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001b6a:	f7ff fddd 	bl	8001728 <HAL_GetTick>
 8001b6e:	60f8      	str	r0, [r7, #12]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001b70:	e021      	b.n	8001bb6 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b78:	d01d      	beq.n	8001bb6 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d007      	beq.n	8001b90 <HAL_ADC_PollForConversion+0x6c>
 8001b80:	f7ff fdd2 	bl	8001728 <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	683a      	ldr	r2, [r7, #0]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d212      	bcs.n	8001bb6 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0302 	and.w	r3, r3, #2
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d10b      	bne.n	8001bb6 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ba2:	f043 0204 	orr.w	r2, r3, #4
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2200      	movs	r2, #0
 8001bae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

          return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e042      	b.n	8001c3c <HAL_ADC_PollForConversion+0x118>
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0302 	and.w	r3, r3, #2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d0d6      	beq.n	8001b72 <HAL_ADC_PollForConversion+0x4e>
  }
  
  /* Clear end of conversion flag of regular group if low power feature     */
  /* "Auto Wait" is disabled, to not interfere with this feature until data */
  /* register is read using function HAL_ADC_GetValue().                    */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	699b      	ldr	r3, [r3, #24]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d104      	bne.n	8001bd6 <HAL_ADC_PollForConversion+0xb2>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f06f 0212 	mvn.w	r2, #18
 8001bd4:	601a      	str	r2, [r3, #0]
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bda:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	64da      	str	r2, [r3, #76]	; 0x4c
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32L1, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d124      	bne.n	8001c3a <HAL_ADC_PollForConversion+0x116>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d11f      	bne.n	8001c3a <HAL_ADC_PollForConversion+0x116>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c00:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d006      	beq.n	8001c16 <HAL_ADC_PollForConversion+0xf2>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d111      	bne.n	8001c3a <HAL_ADC_PollForConversion+0x116>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	64da      	str	r2, [r3, #76]	; 0x4c
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d105      	bne.n	8001c3a <HAL_ADC_PollForConversion+0x116>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c32:	f043 0201 	orr.w	r2, r3, #1
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	64da      	str	r2, [r3, #76]	; 0x4c
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001c3a:	2300      	movs	r3, #0
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3710      	adds	r7, #16
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <HAL_ADC_PollForEvent>:
  *            @arg ADC_OVR_EVENT: ADC Overrun event.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForEvent(ADC_HandleTypeDef* hadc, uint32_t EventType, uint32_t Timeout)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	60f8      	str	r0, [r7, #12]
 8001c4c:	60b9      	str	r1, [r7, #8]
 8001c4e:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 8001c50:	2300      	movs	r3, #0
 8001c52:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EVENT_TYPE(EventType));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001c54:	f7ff fd68 	bl	8001728 <HAL_GetTick>
 8001c58:	6178      	str	r0, [r7, #20]
  
  /* Check selected event flag */
  while(__HAL_ADC_GET_FLAG(hadc, EventType) == RESET)
 8001c5a:	e022      	b.n	8001ca2 <HAL_ADC_PollForEvent+0x5e>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c62:	d01e      	beq.n	8001ca2 <HAL_ADC_PollForEvent+0x5e>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d007      	beq.n	8001c7a <HAL_ADC_PollForEvent+0x36>
 8001c6a:	f7ff fd5d 	bl	8001728 <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d213      	bcs.n	8001ca2 <HAL_ADC_PollForEvent+0x5e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, EventType) == RESET)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	4013      	ands	r3, r2
 8001c84:	68ba      	ldr	r2, [r7, #8]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	d00b      	beq.n	8001ca2 <HAL_ADC_PollForEvent+0x5e>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c8e:	f043 0204 	orr.w	r2, r3, #4
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

          return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e029      	b.n	8001cf6 <HAL_ADC_PollForEvent+0xb2>
  while(__HAL_ADC_GET_FLAG(hadc, EventType) == RESET)
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	4013      	ands	r3, r2
 8001cac:	68ba      	ldr	r2, [r7, #8]
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	d1d4      	bne.n	8001c5c <HAL_ADC_PollForEvent+0x18>
        }
      }
    }
  }
  
  switch(EventType)
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d10b      	bne.n	8001cd0 <HAL_ADC_PollForEvent+0x8c>
  {
  /* Analog watchdog (level out of window) event */
  case ADC_AWD_EVENT:
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cbc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	64da      	str	r2, [r3, #76]	; 0x4c
      
    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f06f 0201 	mvn.w	r2, #1
 8001ccc:	601a      	str	r2, [r3, #0]
    break;
 8001cce:	e011      	b.n	8001cf4 <HAL_ADC_PollForEvent+0xb0>
    /* Note: On STM32L1, ADC overrun can be set through other parameters      */
    /*       refer to description of parameter "EOCSelection" for more        */
    /*       details.                                                         */

    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cd4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ce0:	f043 0202 	orr.w	r2, r3, #2
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f06f 0220 	mvn.w	r2, #32
 8001cf0:	601a      	str	r2, [r3, #0]
    break;
 8001cf2:	bf00      	nop
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001cf4:	2300      	movs	r3, #0
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3718      	adds	r7, #24
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001cfe:	b480      	push	{r7}
 8001d00:	b083      	sub	sp, #12
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bc80      	pop	{r7}
 8001d14:	4770      	bx	lr
	...

08001d18 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b085      	sub	sp, #20
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d22:	2300      	movs	r3, #0
 8001d24:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 8001d26:	2300      	movs	r3, #0
 8001d28:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d101      	bne.n	8001d38 <HAL_ADC_ConfigChannel+0x20>
 8001d34:	2302      	movs	r3, #2
 8001d36:	e14f      	b.n	8001fd8 <HAL_ADC_ConfigChannel+0x2c0>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	2b06      	cmp	r3, #6
 8001d46:	d81c      	bhi.n	8001d82 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685a      	ldr	r2, [r3, #4]
 8001d52:	4613      	mov	r3, r2
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	4413      	add	r3, r2
 8001d58:	3b05      	subs	r3, #5
 8001d5a:	221f      	movs	r2, #31
 8001d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d60:	43db      	mvns	r3, r3
 8001d62:	4019      	ands	r1, r3
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	6818      	ldr	r0, [r3, #0]
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	685a      	ldr	r2, [r3, #4]
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	4413      	add	r3, r2
 8001d72:	3b05      	subs	r3, #5
 8001d74:	fa00 f203 	lsl.w	r2, r0, r3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	430a      	orrs	r2, r1
 8001d7e:	641a      	str	r2, [r3, #64]	; 0x40
 8001d80:	e07e      	b.n	8001e80 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	2b0c      	cmp	r3, #12
 8001d88:	d81c      	bhi.n	8001dc4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685a      	ldr	r2, [r3, #4]
 8001d94:	4613      	mov	r3, r2
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	4413      	add	r3, r2
 8001d9a:	3b23      	subs	r3, #35	; 0x23
 8001d9c:	221f      	movs	r2, #31
 8001d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001da2:	43db      	mvns	r3, r3
 8001da4:	4019      	ands	r1, r3
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	6818      	ldr	r0, [r3, #0]
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	685a      	ldr	r2, [r3, #4]
 8001dae:	4613      	mov	r3, r2
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	4413      	add	r3, r2
 8001db4:	3b23      	subs	r3, #35	; 0x23
 8001db6:	fa00 f203 	lsl.w	r2, r0, r3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	430a      	orrs	r2, r1
 8001dc0:	63da      	str	r2, [r3, #60]	; 0x3c
 8001dc2:	e05d      	b.n	8001e80 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	2b12      	cmp	r3, #18
 8001dca:	d81c      	bhi.n	8001e06 <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	685a      	ldr	r2, [r3, #4]
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	4413      	add	r3, r2
 8001ddc:	3b41      	subs	r3, #65	; 0x41
 8001dde:	221f      	movs	r2, #31
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	43db      	mvns	r3, r3
 8001de6:	4019      	ands	r1, r3
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	6818      	ldr	r0, [r3, #0]
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	685a      	ldr	r2, [r3, #4]
 8001df0:	4613      	mov	r3, r2
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	4413      	add	r3, r2
 8001df6:	3b41      	subs	r3, #65	; 0x41
 8001df8:	fa00 f203 	lsl.w	r2, r0, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	430a      	orrs	r2, r1
 8001e02:	639a      	str	r2, [r3, #56]	; 0x38
 8001e04:	e03c      	b.n	8001e80 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	2b18      	cmp	r3, #24
 8001e0c:	d81c      	bhi.n	8001e48 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685a      	ldr	r2, [r3, #4]
 8001e18:	4613      	mov	r3, r2
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	4413      	add	r3, r2
 8001e1e:	3b5f      	subs	r3, #95	; 0x5f
 8001e20:	221f      	movs	r2, #31
 8001e22:	fa02 f303 	lsl.w	r3, r2, r3
 8001e26:	43db      	mvns	r3, r3
 8001e28:	4019      	ands	r1, r3
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	6818      	ldr	r0, [r3, #0]
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	685a      	ldr	r2, [r3, #4]
 8001e32:	4613      	mov	r3, r2
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	4413      	add	r3, r2
 8001e38:	3b5f      	subs	r3, #95	; 0x5f
 8001e3a:	fa00 f203 	lsl.w	r2, r0, r3
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	430a      	orrs	r2, r1
 8001e44:	635a      	str	r2, [r3, #52]	; 0x34
 8001e46:	e01b      	b.n	8001e80 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685a      	ldr	r2, [r3, #4]
 8001e52:	4613      	mov	r3, r2
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	4413      	add	r3, r2
 8001e58:	3b7d      	subs	r3, #125	; 0x7d
 8001e5a:	221f      	movs	r2, #31
 8001e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e60:	43db      	mvns	r3, r3
 8001e62:	4019      	ands	r1, r3
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	6818      	ldr	r0, [r3, #0]
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	685a      	ldr	r2, [r3, #4]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	4413      	add	r3, r2
 8001e72:	3b7d      	subs	r3, #125	; 0x7d
 8001e74:	fa00 f203 	lsl.w	r2, r0, r3
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	430a      	orrs	r2, r1
 8001e7e:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	2b09      	cmp	r3, #9
 8001e86:	d81a      	bhi.n	8001ebe <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	6959      	ldr	r1, [r3, #20]
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	4613      	mov	r3, r2
 8001e94:	005b      	lsls	r3, r3, #1
 8001e96:	4413      	add	r3, r2
 8001e98:	2207      	movs	r2, #7
 8001e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9e:	43db      	mvns	r3, r3
 8001ea0:	4019      	ands	r1, r3
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	6898      	ldr	r0, [r3, #8]
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	4613      	mov	r3, r2
 8001eac:	005b      	lsls	r3, r3, #1
 8001eae:	4413      	add	r3, r2
 8001eb0:	fa00 f203 	lsl.w	r2, r0, r3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	615a      	str	r2, [r3, #20]
 8001ebc:	e05d      	b.n	8001f7a <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2b13      	cmp	r3, #19
 8001ec4:	d81c      	bhi.n	8001f00 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	6919      	ldr	r1, [r3, #16]
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	4413      	add	r3, r2
 8001ed6:	3b1e      	subs	r3, #30
 8001ed8:	2207      	movs	r2, #7
 8001eda:	fa02 f303 	lsl.w	r3, r2, r3
 8001ede:	43db      	mvns	r3, r3
 8001ee0:	4019      	ands	r1, r3
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	6898      	ldr	r0, [r3, #8]
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	4613      	mov	r3, r2
 8001eec:	005b      	lsls	r3, r3, #1
 8001eee:	4413      	add	r3, r2
 8001ef0:	3b1e      	subs	r3, #30
 8001ef2:	fa00 f203 	lsl.w	r2, r0, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	430a      	orrs	r2, r1
 8001efc:	611a      	str	r2, [r3, #16]
 8001efe:	e03c      	b.n	8001f7a <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	2b1d      	cmp	r3, #29
 8001f06:	d81c      	bhi.n	8001f42 <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	68d9      	ldr	r1, [r3, #12]
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	4613      	mov	r3, r2
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	4413      	add	r3, r2
 8001f18:	3b3c      	subs	r3, #60	; 0x3c
 8001f1a:	2207      	movs	r2, #7
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	43db      	mvns	r3, r3
 8001f22:	4019      	ands	r1, r3
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	6898      	ldr	r0, [r3, #8]
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	005b      	lsls	r3, r3, #1
 8001f30:	4413      	add	r3, r2
 8001f32:	3b3c      	subs	r3, #60	; 0x3c
 8001f34:	fa00 f203 	lsl.w	r2, r0, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	60da      	str	r2, [r3, #12]
 8001f40:	e01b      	b.n	8001f7a <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	4413      	add	r3, r2
 8001f52:	3b5a      	subs	r3, #90	; 0x5a
 8001f54:	2207      	movs	r2, #7
 8001f56:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5a:	43db      	mvns	r3, r3
 8001f5c:	4019      	ands	r1, r3
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	6898      	ldr	r0, [r3, #8]
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	4613      	mov	r3, r2
 8001f68:	005b      	lsls	r3, r3, #1
 8001f6a:	4413      	add	r3, r2
 8001f6c:	3b5a      	subs	r3, #90	; 0x5a
 8001f6e:	fa00 f203 	lsl.w	r2, r0, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	430a      	orrs	r2, r1
 8001f78:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	2b10      	cmp	r3, #16
 8001f80:	d003      	beq.n	8001f8a <HAL_ADC_ConfigChannel+0x272>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001f86:	2b11      	cmp	r3, #17
 8001f88:	d121      	bne.n	8001fce <HAL_ADC_ConfigChannel+0x2b6>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8001f8a:	4b16      	ldr	r3, [pc, #88]	; (8001fe4 <HAL_ADC_ConfigChannel+0x2cc>)
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d11b      	bne.n	8001fce <HAL_ADC_ConfigChannel+0x2b6>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8001f96:	4b13      	ldr	r3, [pc, #76]	; (8001fe4 <HAL_ADC_ConfigChannel+0x2cc>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	4a12      	ldr	r2, [pc, #72]	; (8001fe4 <HAL_ADC_ConfigChannel+0x2cc>)
 8001f9c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001fa0:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2b10      	cmp	r3, #16
 8001fa8:	d111      	bne.n	8001fce <HAL_ADC_ConfigChannel+0x2b6>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001faa:	4b0f      	ldr	r3, [pc, #60]	; (8001fe8 <HAL_ADC_ConfigChannel+0x2d0>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a0f      	ldr	r2, [pc, #60]	; (8001fec <HAL_ADC_ConfigChannel+0x2d4>)
 8001fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb4:	0c9a      	lsrs	r2, r3, #18
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	4413      	add	r3, r2
 8001fbc:	005b      	lsls	r3, r3, #1
 8001fbe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8001fc0:	e002      	b.n	8001fc8 <HAL_ADC_ConfigChannel+0x2b0>
          {
            wait_loop_index--;
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	3b01      	subs	r3, #1
 8001fc6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d1f9      	bne.n	8001fc2 <HAL_ADC_ConfigChannel+0x2aa>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8001fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3714      	adds	r7, #20
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bc80      	pop	{r7}
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	40012700 	.word	0x40012700
 8001fe8:	20000008 	.word	0x20000008
 8001fec:	431bde83 	.word	0x431bde83

08001ff0 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800200a:	2b40      	cmp	r3, #64	; 0x40
 800200c:	d043      	beq.n	8002096 <ADC_Enable+0xa6>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	689a      	ldr	r2, [r3, #8]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f042 0201 	orr.w	r2, r2, #1
 800201c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800201e:	4b20      	ldr	r3, [pc, #128]	; (80020a0 <ADC_Enable+0xb0>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a20      	ldr	r2, [pc, #128]	; (80020a4 <ADC_Enable+0xb4>)
 8002024:	fba2 2303 	umull	r2, r3, r2, r3
 8002028:	0c9a      	lsrs	r2, r3, #18
 800202a:	4613      	mov	r3, r2
 800202c:	005b      	lsls	r3, r3, #1
 800202e:	4413      	add	r3, r2
 8002030:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 8002032:	e002      	b.n	800203a <ADC_Enable+0x4a>
    {
      wait_loop_index--;
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	3b01      	subs	r3, #1
 8002038:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d1f9      	bne.n	8002034 <ADC_Enable+0x44>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();    
 8002040:	f7ff fb72 	bl	8001728 <HAL_GetTick>
 8002044:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002046:	e01f      	b.n	8002088 <ADC_Enable+0x98>
    {
      if((HAL_GetTick() - tickstart ) > ADC_ENABLE_TIMEOUT)
 8002048:	f7ff fb6e 	bl	8001728 <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	2b02      	cmp	r3, #2
 8002054:	d918      	bls.n	8002088 <ADC_Enable+0x98>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002060:	2b40      	cmp	r3, #64	; 0x40
 8002062:	d011      	beq.n	8002088 <ADC_Enable+0x98>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002068:	f043 0210 	orr.w	r2, r3, #16
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002074:	f043 0201 	orr.w	r2, r3, #1
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	651a      	str	r2, [r3, #80]	; 0x50

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

          return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e007      	b.n	8002098 <ADC_Enable+0xa8>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002092:	2b40      	cmp	r3, #64	; 0x40
 8002094:	d1d8      	bne.n	8002048 <ADC_Enable+0x58>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002096:	2300      	movs	r3, #0
}
 8002098:	4618      	mov	r0, r3
 800209a:	3710      	adds	r7, #16
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	20000008 	.word	0x20000008
 80020a4:	431bde83 	.word	0x431bde83

080020a8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80020b0:	2300      	movs	r3, #0
 80020b2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020be:	2b40      	cmp	r3, #64	; 0x40
 80020c0:	d12e      	bne.n	8002120 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	689a      	ldr	r2, [r3, #8]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f022 0201 	bic.w	r2, r2, #1
 80020d0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80020d2:	f7ff fb29 	bl	8001728 <HAL_GetTick>
 80020d6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */    
    while(ADC_IS_ENABLE(hadc) != RESET)
 80020d8:	e01b      	b.n	8002112 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart ) > ADC_DISABLE_TIMEOUT)
 80020da:	f7ff fb25 	bl	8001728 <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d914      	bls.n	8002112 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020f2:	2b40      	cmp	r3, #64	; 0x40
 80020f4:	d10d      	bne.n	8002112 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020fa:	f043 0210 	orr.w	r2, r3, #16
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002106:	f043 0201 	orr.w	r2, r3, #1
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	651a      	str	r2, [r3, #80]	; 0x50

          return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e007      	b.n	8002122 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800211c:	2b40      	cmp	r3, #64	; 0x40
 800211e:	d0dc      	beq.n	80020da <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002120:	2300      	movs	r3, #0
}
 8002122:	4618      	mov	r0, r3
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
	...

0800212c <__NVIC_SetPriorityGrouping>:
{
 800212c:	b480      	push	{r7}
 800212e:	b085      	sub	sp, #20
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	f003 0307 	and.w	r3, r3, #7
 800213a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800213c:	4b0c      	ldr	r3, [pc, #48]	; (8002170 <__NVIC_SetPriorityGrouping+0x44>)
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002142:	68ba      	ldr	r2, [r7, #8]
 8002144:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002148:	4013      	ands	r3, r2
 800214a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002154:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002158:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800215c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800215e:	4a04      	ldr	r2, [pc, #16]	; (8002170 <__NVIC_SetPriorityGrouping+0x44>)
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	60d3      	str	r3, [r2, #12]
}
 8002164:	bf00      	nop
 8002166:	3714      	adds	r7, #20
 8002168:	46bd      	mov	sp, r7
 800216a:	bc80      	pop	{r7}
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop
 8002170:	e000ed00 	.word	0xe000ed00

08002174 <__NVIC_GetPriorityGrouping>:
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002178:	4b04      	ldr	r3, [pc, #16]	; (800218c <__NVIC_GetPriorityGrouping+0x18>)
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	0a1b      	lsrs	r3, r3, #8
 800217e:	f003 0307 	and.w	r3, r3, #7
}
 8002182:	4618      	mov	r0, r3
 8002184:	46bd      	mov	sp, r7
 8002186:	bc80      	pop	{r7}
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	e000ed00 	.word	0xe000ed00

08002190 <__NVIC_EnableIRQ>:
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	4603      	mov	r3, r0
 8002198:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800219a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	db0b      	blt.n	80021ba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021a2:	79fb      	ldrb	r3, [r7, #7]
 80021a4:	f003 021f 	and.w	r2, r3, #31
 80021a8:	4906      	ldr	r1, [pc, #24]	; (80021c4 <__NVIC_EnableIRQ+0x34>)
 80021aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ae:	095b      	lsrs	r3, r3, #5
 80021b0:	2001      	movs	r0, #1
 80021b2:	fa00 f202 	lsl.w	r2, r0, r2
 80021b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80021ba:	bf00      	nop
 80021bc:	370c      	adds	r7, #12
 80021be:	46bd      	mov	sp, r7
 80021c0:	bc80      	pop	{r7}
 80021c2:	4770      	bx	lr
 80021c4:	e000e100 	.word	0xe000e100

080021c8 <__NVIC_SetPriority>:
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	4603      	mov	r3, r0
 80021d0:	6039      	str	r1, [r7, #0]
 80021d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	db0a      	blt.n	80021f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	b2da      	uxtb	r2, r3
 80021e0:	490c      	ldr	r1, [pc, #48]	; (8002214 <__NVIC_SetPriority+0x4c>)
 80021e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e6:	0112      	lsls	r2, r2, #4
 80021e8:	b2d2      	uxtb	r2, r2
 80021ea:	440b      	add	r3, r1
 80021ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80021f0:	e00a      	b.n	8002208 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	b2da      	uxtb	r2, r3
 80021f6:	4908      	ldr	r1, [pc, #32]	; (8002218 <__NVIC_SetPriority+0x50>)
 80021f8:	79fb      	ldrb	r3, [r7, #7]
 80021fa:	f003 030f 	and.w	r3, r3, #15
 80021fe:	3b04      	subs	r3, #4
 8002200:	0112      	lsls	r2, r2, #4
 8002202:	b2d2      	uxtb	r2, r2
 8002204:	440b      	add	r3, r1
 8002206:	761a      	strb	r2, [r3, #24]
}
 8002208:	bf00      	nop
 800220a:	370c      	adds	r7, #12
 800220c:	46bd      	mov	sp, r7
 800220e:	bc80      	pop	{r7}
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	e000e100 	.word	0xe000e100
 8002218:	e000ed00 	.word	0xe000ed00

0800221c <NVIC_EncodePriority>:
{
 800221c:	b480      	push	{r7}
 800221e:	b089      	sub	sp, #36	; 0x24
 8002220:	af00      	add	r7, sp, #0
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	f003 0307 	and.w	r3, r3, #7
 800222e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	f1c3 0307 	rsb	r3, r3, #7
 8002236:	2b04      	cmp	r3, #4
 8002238:	bf28      	it	cs
 800223a:	2304      	movcs	r3, #4
 800223c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	3304      	adds	r3, #4
 8002242:	2b06      	cmp	r3, #6
 8002244:	d902      	bls.n	800224c <NVIC_EncodePriority+0x30>
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	3b03      	subs	r3, #3
 800224a:	e000      	b.n	800224e <NVIC_EncodePriority+0x32>
 800224c:	2300      	movs	r3, #0
 800224e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002250:	f04f 32ff 	mov.w	r2, #4294967295
 8002254:	69bb      	ldr	r3, [r7, #24]
 8002256:	fa02 f303 	lsl.w	r3, r2, r3
 800225a:	43da      	mvns	r2, r3
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	401a      	ands	r2, r3
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002264:	f04f 31ff 	mov.w	r1, #4294967295
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	fa01 f303 	lsl.w	r3, r1, r3
 800226e:	43d9      	mvns	r1, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002274:	4313      	orrs	r3, r2
}
 8002276:	4618      	mov	r0, r3
 8002278:	3724      	adds	r7, #36	; 0x24
 800227a:	46bd      	mov	sp, r7
 800227c:	bc80      	pop	{r7}
 800227e:	4770      	bx	lr

08002280 <SysTick_Config>:
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	3b01      	subs	r3, #1
 800228c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002290:	d301      	bcc.n	8002296 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002292:	2301      	movs	r3, #1
 8002294:	e00f      	b.n	80022b6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002296:	4a0a      	ldr	r2, [pc, #40]	; (80022c0 <SysTick_Config+0x40>)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	3b01      	subs	r3, #1
 800229c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800229e:	210f      	movs	r1, #15
 80022a0:	f04f 30ff 	mov.w	r0, #4294967295
 80022a4:	f7ff ff90 	bl	80021c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022a8:	4b05      	ldr	r3, [pc, #20]	; (80022c0 <SysTick_Config+0x40>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022ae:	4b04      	ldr	r3, [pc, #16]	; (80022c0 <SysTick_Config+0x40>)
 80022b0:	2207      	movs	r2, #7
 80022b2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3708      	adds	r7, #8
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	e000e010 	.word	0xe000e010

080022c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f7ff ff2d 	bl	800212c <__NVIC_SetPriorityGrouping>
}
 80022d2:	bf00      	nop
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}

080022da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022da:	b580      	push	{r7, lr}
 80022dc:	b086      	sub	sp, #24
 80022de:	af00      	add	r7, sp, #0
 80022e0:	4603      	mov	r3, r0
 80022e2:	60b9      	str	r1, [r7, #8]
 80022e4:	607a      	str	r2, [r7, #4]
 80022e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80022e8:	2300      	movs	r3, #0
 80022ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022ec:	f7ff ff42 	bl	8002174 <__NVIC_GetPriorityGrouping>
 80022f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	68b9      	ldr	r1, [r7, #8]
 80022f6:	6978      	ldr	r0, [r7, #20]
 80022f8:	f7ff ff90 	bl	800221c <NVIC_EncodePriority>
 80022fc:	4602      	mov	r2, r0
 80022fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002302:	4611      	mov	r1, r2
 8002304:	4618      	mov	r0, r3
 8002306:	f7ff ff5f 	bl	80021c8 <__NVIC_SetPriority>
}
 800230a:	bf00      	nop
 800230c:	3718      	adds	r7, #24
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}

08002312 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b082      	sub	sp, #8
 8002316:	af00      	add	r7, sp, #0
 8002318:	4603      	mov	r3, r0
 800231a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800231c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002320:	4618      	mov	r0, r3
 8002322:	f7ff ff35 	bl	8002190 <__NVIC_EnableIRQ>
}
 8002326:	bf00      	nop
 8002328:	3708      	adds	r7, #8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}

0800232e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800232e:	b580      	push	{r7, lr}
 8002330:	b082      	sub	sp, #8
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f7ff ffa2 	bl	8002280 <SysTick_Config>
 800233c:	4603      	mov	r3, r0
}
 800233e:	4618      	mov	r0, r3
 8002340:	3708      	adds	r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
	...

08002348 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002348:	b480      	push	{r7}
 800234a:	b087      	sub	sp, #28
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002352:	2300      	movs	r3, #0
 8002354:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002356:	2300      	movs	r3, #0
 8002358:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800235a:	2300      	movs	r3, #0
 800235c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800235e:	e160      	b.n	8002622 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	2101      	movs	r1, #1
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	fa01 f303 	lsl.w	r3, r1, r3
 800236c:	4013      	ands	r3, r2
 800236e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2b00      	cmp	r3, #0
 8002374:	f000 8152 	beq.w	800261c <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f003 0303 	and.w	r3, r3, #3
 8002380:	2b01      	cmp	r3, #1
 8002382:	d005      	beq.n	8002390 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800238c:	2b02      	cmp	r3, #2
 800238e:	d130      	bne.n	80023f2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	2203      	movs	r2, #3
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	43db      	mvns	r3, r3
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	4013      	ands	r3, r2
 80023a6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	68da      	ldr	r2, [r3, #12]
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	005b      	lsls	r3, r3, #1
 80023b0:	fa02 f303 	lsl.w	r3, r2, r3
 80023b4:	693a      	ldr	r2, [r7, #16]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	693a      	ldr	r2, [r7, #16]
 80023be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80023c6:	2201      	movs	r2, #1
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	43db      	mvns	r3, r3
 80023d0:	693a      	ldr	r2, [r7, #16]
 80023d2:	4013      	ands	r3, r2
 80023d4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	091b      	lsrs	r3, r3, #4
 80023dc:	f003 0201 	and.w	r2, r3, #1
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	fa02 f303 	lsl.w	r3, r2, r3
 80023e6:	693a      	ldr	r2, [r7, #16]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	693a      	ldr	r2, [r7, #16]
 80023f0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f003 0303 	and.w	r3, r3, #3
 80023fa:	2b03      	cmp	r3, #3
 80023fc:	d017      	beq.n	800242e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	68db      	ldr	r3, [r3, #12]
 8002402:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	005b      	lsls	r3, r3, #1
 8002408:	2203      	movs	r2, #3
 800240a:	fa02 f303 	lsl.w	r3, r2, r3
 800240e:	43db      	mvns	r3, r3
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	4013      	ands	r3, r2
 8002414:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	689a      	ldr	r2, [r3, #8]
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	005b      	lsls	r3, r3, #1
 800241e:	fa02 f303 	lsl.w	r3, r2, r3
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	4313      	orrs	r3, r2
 8002426:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f003 0303 	and.w	r3, r3, #3
 8002436:	2b02      	cmp	r3, #2
 8002438:	d123      	bne.n	8002482 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	08da      	lsrs	r2, r3, #3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	3208      	adds	r2, #8
 8002442:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002446:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	f003 0307 	and.w	r3, r3, #7
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	220f      	movs	r2, #15
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	43db      	mvns	r3, r3
 8002458:	693a      	ldr	r2, [r7, #16]
 800245a:	4013      	ands	r3, r2
 800245c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	691a      	ldr	r2, [r3, #16]
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	f003 0307 	and.w	r3, r3, #7
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	fa02 f303 	lsl.w	r3, r2, r3
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	4313      	orrs	r3, r2
 8002472:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	08da      	lsrs	r2, r3, #3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	3208      	adds	r2, #8
 800247c:	6939      	ldr	r1, [r7, #16]
 800247e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	005b      	lsls	r3, r3, #1
 800248c:	2203      	movs	r2, #3
 800248e:	fa02 f303 	lsl.w	r3, r2, r3
 8002492:	43db      	mvns	r3, r3
 8002494:	693a      	ldr	r2, [r7, #16]
 8002496:	4013      	ands	r3, r2
 8002498:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f003 0203 	and.w	r2, r3, #3
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	fa02 f303 	lsl.w	r3, r2, r3
 80024aa:	693a      	ldr	r2, [r7, #16]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	693a      	ldr	r2, [r7, #16]
 80024b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	f000 80ac 	beq.w	800261c <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024c4:	4b5e      	ldr	r3, [pc, #376]	; (8002640 <HAL_GPIO_Init+0x2f8>)
 80024c6:	6a1b      	ldr	r3, [r3, #32]
 80024c8:	4a5d      	ldr	r2, [pc, #372]	; (8002640 <HAL_GPIO_Init+0x2f8>)
 80024ca:	f043 0301 	orr.w	r3, r3, #1
 80024ce:	6213      	str	r3, [r2, #32]
 80024d0:	4b5b      	ldr	r3, [pc, #364]	; (8002640 <HAL_GPIO_Init+0x2f8>)
 80024d2:	6a1b      	ldr	r3, [r3, #32]
 80024d4:	f003 0301 	and.w	r3, r3, #1
 80024d8:	60bb      	str	r3, [r7, #8]
 80024da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80024dc:	4a59      	ldr	r2, [pc, #356]	; (8002644 <HAL_GPIO_Init+0x2fc>)
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	089b      	lsrs	r3, r3, #2
 80024e2:	3302      	adds	r3, #2
 80024e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024e8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	f003 0303 	and.w	r3, r3, #3
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	220f      	movs	r2, #15
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	43db      	mvns	r3, r3
 80024fa:	693a      	ldr	r2, [r7, #16]
 80024fc:	4013      	ands	r3, r2
 80024fe:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	4a51      	ldr	r2, [pc, #324]	; (8002648 <HAL_GPIO_Init+0x300>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d025      	beq.n	8002554 <HAL_GPIO_Init+0x20c>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	4a50      	ldr	r2, [pc, #320]	; (800264c <HAL_GPIO_Init+0x304>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d01f      	beq.n	8002550 <HAL_GPIO_Init+0x208>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	4a4f      	ldr	r2, [pc, #316]	; (8002650 <HAL_GPIO_Init+0x308>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d019      	beq.n	800254c <HAL_GPIO_Init+0x204>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	4a4e      	ldr	r2, [pc, #312]	; (8002654 <HAL_GPIO_Init+0x30c>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d013      	beq.n	8002548 <HAL_GPIO_Init+0x200>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	4a4d      	ldr	r2, [pc, #308]	; (8002658 <HAL_GPIO_Init+0x310>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d00d      	beq.n	8002544 <HAL_GPIO_Init+0x1fc>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4a4c      	ldr	r2, [pc, #304]	; (800265c <HAL_GPIO_Init+0x314>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d007      	beq.n	8002540 <HAL_GPIO_Init+0x1f8>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	4a4b      	ldr	r2, [pc, #300]	; (8002660 <HAL_GPIO_Init+0x318>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d101      	bne.n	800253c <HAL_GPIO_Init+0x1f4>
 8002538:	2306      	movs	r3, #6
 800253a:	e00c      	b.n	8002556 <HAL_GPIO_Init+0x20e>
 800253c:	2307      	movs	r3, #7
 800253e:	e00a      	b.n	8002556 <HAL_GPIO_Init+0x20e>
 8002540:	2305      	movs	r3, #5
 8002542:	e008      	b.n	8002556 <HAL_GPIO_Init+0x20e>
 8002544:	2304      	movs	r3, #4
 8002546:	e006      	b.n	8002556 <HAL_GPIO_Init+0x20e>
 8002548:	2303      	movs	r3, #3
 800254a:	e004      	b.n	8002556 <HAL_GPIO_Init+0x20e>
 800254c:	2302      	movs	r3, #2
 800254e:	e002      	b.n	8002556 <HAL_GPIO_Init+0x20e>
 8002550:	2301      	movs	r3, #1
 8002552:	e000      	b.n	8002556 <HAL_GPIO_Init+0x20e>
 8002554:	2300      	movs	r3, #0
 8002556:	697a      	ldr	r2, [r7, #20]
 8002558:	f002 0203 	and.w	r2, r2, #3
 800255c:	0092      	lsls	r2, r2, #2
 800255e:	4093      	lsls	r3, r2
 8002560:	693a      	ldr	r2, [r7, #16]
 8002562:	4313      	orrs	r3, r2
 8002564:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002566:	4937      	ldr	r1, [pc, #220]	; (8002644 <HAL_GPIO_Init+0x2fc>)
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	089b      	lsrs	r3, r3, #2
 800256c:	3302      	adds	r3, #2
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002574:	4b3b      	ldr	r3, [pc, #236]	; (8002664 <HAL_GPIO_Init+0x31c>)
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	43db      	mvns	r3, r3
 800257e:	693a      	ldr	r2, [r7, #16]
 8002580:	4013      	ands	r3, r2
 8002582:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d003      	beq.n	8002598 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8002590:	693a      	ldr	r2, [r7, #16]
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	4313      	orrs	r3, r2
 8002596:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002598:	4a32      	ldr	r2, [pc, #200]	; (8002664 <HAL_GPIO_Init+0x31c>)
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800259e:	4b31      	ldr	r3, [pc, #196]	; (8002664 <HAL_GPIO_Init+0x31c>)
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	43db      	mvns	r3, r3
 80025a8:	693a      	ldr	r2, [r7, #16]
 80025aa:	4013      	ands	r3, r2
 80025ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d003      	beq.n	80025c2 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	4313      	orrs	r3, r2
 80025c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80025c2:	4a28      	ldr	r2, [pc, #160]	; (8002664 <HAL_GPIO_Init+0x31c>)
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80025c8:	4b26      	ldr	r3, [pc, #152]	; (8002664 <HAL_GPIO_Init+0x31c>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	43db      	mvns	r3, r3
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	4013      	ands	r3, r2
 80025d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d003      	beq.n	80025ec <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 80025e4:	693a      	ldr	r2, [r7, #16]
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80025ec:	4a1d      	ldr	r2, [pc, #116]	; (8002664 <HAL_GPIO_Init+0x31c>)
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025f2:	4b1c      	ldr	r3, [pc, #112]	; (8002664 <HAL_GPIO_Init+0x31c>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	43db      	mvns	r3, r3
 80025fc:	693a      	ldr	r2, [r7, #16]
 80025fe:	4013      	ands	r3, r2
 8002600:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d003      	beq.n	8002616 <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 800260e:	693a      	ldr	r2, [r7, #16]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	4313      	orrs	r3, r2
 8002614:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002616:	4a13      	ldr	r2, [pc, #76]	; (8002664 <HAL_GPIO_Init+0x31c>)
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	3301      	adds	r3, #1
 8002620:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	fa22 f303 	lsr.w	r3, r2, r3
 800262c:	2b00      	cmp	r3, #0
 800262e:	f47f ae97 	bne.w	8002360 <HAL_GPIO_Init+0x18>
  }
}
 8002632:	bf00      	nop
 8002634:	bf00      	nop
 8002636:	371c      	adds	r7, #28
 8002638:	46bd      	mov	sp, r7
 800263a:	bc80      	pop	{r7}
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	40023800 	.word	0x40023800
 8002644:	40010000 	.word	0x40010000
 8002648:	40020000 	.word	0x40020000
 800264c:	40020400 	.word	0x40020400
 8002650:	40020800 	.word	0x40020800
 8002654:	40020c00 	.word	0x40020c00
 8002658:	40021000 	.word	0x40021000
 800265c:	40021400 	.word	0x40021400
 8002660:	40021800 	.word	0x40021800
 8002664:	40010400 	.word	0x40010400

08002668 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	460b      	mov	r3, r1
 8002672:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	691a      	ldr	r2, [r3, #16]
 8002678:	887b      	ldrh	r3, [r7, #2]
 800267a:	4013      	ands	r3, r2
 800267c:	2b00      	cmp	r3, #0
 800267e:	d002      	beq.n	8002686 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002680:	2301      	movs	r3, #1
 8002682:	73fb      	strb	r3, [r7, #15]
 8002684:	e001      	b.n	800268a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002686:	2300      	movs	r3, #0
 8002688:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800268a:	7bfb      	ldrb	r3, [r7, #15]
}
 800268c:	4618      	mov	r0, r3
 800268e:	3714      	adds	r7, #20
 8002690:	46bd      	mov	sp, r7
 8002692:	bc80      	pop	{r7}
 8002694:	4770      	bx	lr

08002696 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002696:	b480      	push	{r7}
 8002698:	b083      	sub	sp, #12
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
 800269e:	460b      	mov	r3, r1
 80026a0:	807b      	strh	r3, [r7, #2]
 80026a2:	4613      	mov	r3, r2
 80026a4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026a6:	787b      	ldrb	r3, [r7, #1]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d003      	beq.n	80026b4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80026ac:	887a      	ldrh	r2, [r7, #2]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 80026b2:	e003      	b.n	80026bc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 80026b4:	887b      	ldrh	r3, [r7, #2]
 80026b6:	041a      	lsls	r2, r3, #16
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	619a      	str	r2, [r3, #24]
}
 80026bc:	bf00      	nop
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bc80      	pop	{r7}
 80026c4:	4770      	bx	lr
	...

080026c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	4603      	mov	r3, r0
 80026d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80026d2:	4b08      	ldr	r3, [pc, #32]	; (80026f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026d4:	695a      	ldr	r2, [r3, #20]
 80026d6:	88fb      	ldrh	r3, [r7, #6]
 80026d8:	4013      	ands	r3, r2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d006      	beq.n	80026ec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80026de:	4a05      	ldr	r2, [pc, #20]	; (80026f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026e0:	88fb      	ldrh	r3, [r7, #6]
 80026e2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80026e4:	88fb      	ldrh	r3, [r7, #6]
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7fe fd58 	bl	800119c <HAL_GPIO_EXTI_Callback>
  }
}
 80026ec:	bf00      	nop
 80026ee:	3708      	adds	r7, #8
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	40010400 	.word	0x40010400

080026f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b088      	sub	sp, #32
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d101      	bne.n	800270a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e31d      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800270a:	4b94      	ldr	r3, [pc, #592]	; (800295c <HAL_RCC_OscConfig+0x264>)
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	f003 030c 	and.w	r3, r3, #12
 8002712:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002714:	4b91      	ldr	r3, [pc, #580]	; (800295c <HAL_RCC_OscConfig+0x264>)
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800271c:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	2b00      	cmp	r3, #0
 8002728:	d07b      	beq.n	8002822 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	2b08      	cmp	r3, #8
 800272e:	d006      	beq.n	800273e <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002730:	69bb      	ldr	r3, [r7, #24]
 8002732:	2b0c      	cmp	r3, #12
 8002734:	d10f      	bne.n	8002756 <HAL_RCC_OscConfig+0x5e>
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800273c:	d10b      	bne.n	8002756 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800273e:	4b87      	ldr	r3, [pc, #540]	; (800295c <HAL_RCC_OscConfig+0x264>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d06a      	beq.n	8002820 <HAL_RCC_OscConfig+0x128>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d166      	bne.n	8002820 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e2f7      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d106      	bne.n	800276c <HAL_RCC_OscConfig+0x74>
 800275e:	4b7f      	ldr	r3, [pc, #508]	; (800295c <HAL_RCC_OscConfig+0x264>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a7e      	ldr	r2, [pc, #504]	; (800295c <HAL_RCC_OscConfig+0x264>)
 8002764:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002768:	6013      	str	r3, [r2, #0]
 800276a:	e02d      	b.n	80027c8 <HAL_RCC_OscConfig+0xd0>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d10c      	bne.n	800278e <HAL_RCC_OscConfig+0x96>
 8002774:	4b79      	ldr	r3, [pc, #484]	; (800295c <HAL_RCC_OscConfig+0x264>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a78      	ldr	r2, [pc, #480]	; (800295c <HAL_RCC_OscConfig+0x264>)
 800277a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800277e:	6013      	str	r3, [r2, #0]
 8002780:	4b76      	ldr	r3, [pc, #472]	; (800295c <HAL_RCC_OscConfig+0x264>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a75      	ldr	r2, [pc, #468]	; (800295c <HAL_RCC_OscConfig+0x264>)
 8002786:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800278a:	6013      	str	r3, [r2, #0]
 800278c:	e01c      	b.n	80027c8 <HAL_RCC_OscConfig+0xd0>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	2b05      	cmp	r3, #5
 8002794:	d10c      	bne.n	80027b0 <HAL_RCC_OscConfig+0xb8>
 8002796:	4b71      	ldr	r3, [pc, #452]	; (800295c <HAL_RCC_OscConfig+0x264>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a70      	ldr	r2, [pc, #448]	; (800295c <HAL_RCC_OscConfig+0x264>)
 800279c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027a0:	6013      	str	r3, [r2, #0]
 80027a2:	4b6e      	ldr	r3, [pc, #440]	; (800295c <HAL_RCC_OscConfig+0x264>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a6d      	ldr	r2, [pc, #436]	; (800295c <HAL_RCC_OscConfig+0x264>)
 80027a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027ac:	6013      	str	r3, [r2, #0]
 80027ae:	e00b      	b.n	80027c8 <HAL_RCC_OscConfig+0xd0>
 80027b0:	4b6a      	ldr	r3, [pc, #424]	; (800295c <HAL_RCC_OscConfig+0x264>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a69      	ldr	r2, [pc, #420]	; (800295c <HAL_RCC_OscConfig+0x264>)
 80027b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027ba:	6013      	str	r3, [r2, #0]
 80027bc:	4b67      	ldr	r3, [pc, #412]	; (800295c <HAL_RCC_OscConfig+0x264>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a66      	ldr	r2, [pc, #408]	; (800295c <HAL_RCC_OscConfig+0x264>)
 80027c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d013      	beq.n	80027f8 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d0:	f7fe ffaa 	bl	8001728 <HAL_GetTick>
 80027d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027d8:	f7fe ffa6 	bl	8001728 <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b64      	cmp	r3, #100	; 0x64
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e2ad      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027ea:	4b5c      	ldr	r3, [pc, #368]	; (800295c <HAL_RCC_OscConfig+0x264>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d0f0      	beq.n	80027d8 <HAL_RCC_OscConfig+0xe0>
 80027f6:	e014      	b.n	8002822 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027f8:	f7fe ff96 	bl	8001728 <HAL_GetTick>
 80027fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80027fe:	e008      	b.n	8002812 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002800:	f7fe ff92 	bl	8001728 <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	2b64      	cmp	r3, #100	; 0x64
 800280c:	d901      	bls.n	8002812 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e299      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002812:	4b52      	ldr	r3, [pc, #328]	; (800295c <HAL_RCC_OscConfig+0x264>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d1f0      	bne.n	8002800 <HAL_RCC_OscConfig+0x108>
 800281e:	e000      	b.n	8002822 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002820:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0302 	and.w	r3, r3, #2
 800282a:	2b00      	cmp	r3, #0
 800282c:	d05a      	beq.n	80028e4 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800282e:	69bb      	ldr	r3, [r7, #24]
 8002830:	2b04      	cmp	r3, #4
 8002832:	d005      	beq.n	8002840 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002834:	69bb      	ldr	r3, [r7, #24]
 8002836:	2b0c      	cmp	r3, #12
 8002838:	d119      	bne.n	800286e <HAL_RCC_OscConfig+0x176>
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d116      	bne.n	800286e <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002840:	4b46      	ldr	r3, [pc, #280]	; (800295c <HAL_RCC_OscConfig+0x264>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f003 0302 	and.w	r3, r3, #2
 8002848:	2b00      	cmp	r3, #0
 800284a:	d005      	beq.n	8002858 <HAL_RCC_OscConfig+0x160>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	2b01      	cmp	r3, #1
 8002852:	d001      	beq.n	8002858 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	e276      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002858:	4b40      	ldr	r3, [pc, #256]	; (800295c <HAL_RCC_OscConfig+0x264>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	691b      	ldr	r3, [r3, #16]
 8002864:	021b      	lsls	r3, r3, #8
 8002866:	493d      	ldr	r1, [pc, #244]	; (800295c <HAL_RCC_OscConfig+0x264>)
 8002868:	4313      	orrs	r3, r2
 800286a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800286c:	e03a      	b.n	80028e4 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	68db      	ldr	r3, [r3, #12]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d020      	beq.n	80028b8 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002876:	4b3a      	ldr	r3, [pc, #232]	; (8002960 <HAL_RCC_OscConfig+0x268>)
 8002878:	2201      	movs	r2, #1
 800287a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800287c:	f7fe ff54 	bl	8001728 <HAL_GetTick>
 8002880:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002882:	e008      	b.n	8002896 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002884:	f7fe ff50 	bl	8001728 <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	2b02      	cmp	r3, #2
 8002890:	d901      	bls.n	8002896 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002892:	2303      	movs	r3, #3
 8002894:	e257      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002896:	4b31      	ldr	r3, [pc, #196]	; (800295c <HAL_RCC_OscConfig+0x264>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0302 	and.w	r3, r3, #2
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d0f0      	beq.n	8002884 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028a2:	4b2e      	ldr	r3, [pc, #184]	; (800295c <HAL_RCC_OscConfig+0x264>)
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	691b      	ldr	r3, [r3, #16]
 80028ae:	021b      	lsls	r3, r3, #8
 80028b0:	492a      	ldr	r1, [pc, #168]	; (800295c <HAL_RCC_OscConfig+0x264>)
 80028b2:	4313      	orrs	r3, r2
 80028b4:	604b      	str	r3, [r1, #4]
 80028b6:	e015      	b.n	80028e4 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028b8:	4b29      	ldr	r3, [pc, #164]	; (8002960 <HAL_RCC_OscConfig+0x268>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028be:	f7fe ff33 	bl	8001728 <HAL_GetTick>
 80028c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80028c4:	e008      	b.n	80028d8 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028c6:	f7fe ff2f 	bl	8001728 <HAL_GetTick>
 80028ca:	4602      	mov	r2, r0
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d901      	bls.n	80028d8 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 80028d4:	2303      	movs	r3, #3
 80028d6:	e236      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80028d8:	4b20      	ldr	r3, [pc, #128]	; (800295c <HAL_RCC_OscConfig+0x264>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 0302 	and.w	r3, r3, #2
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d1f0      	bne.n	80028c6 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0310 	and.w	r3, r3, #16
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	f000 80b8 	beq.w	8002a62 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d170      	bne.n	80029da <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80028f8:	4b18      	ldr	r3, [pc, #96]	; (800295c <HAL_RCC_OscConfig+0x264>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002900:	2b00      	cmp	r3, #0
 8002902:	d005      	beq.n	8002910 <HAL_RCC_OscConfig+0x218>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	699b      	ldr	r3, [r3, #24]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d101      	bne.n	8002910 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e21a      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6a1a      	ldr	r2, [r3, #32]
 8002914:	4b11      	ldr	r3, [pc, #68]	; (800295c <HAL_RCC_OscConfig+0x264>)
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800291c:	429a      	cmp	r2, r3
 800291e:	d921      	bls.n	8002964 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6a1b      	ldr	r3, [r3, #32]
 8002924:	4618      	mov	r0, r3
 8002926:	f000 fc09 	bl	800313c <RCC_SetFlashLatencyFromMSIRange>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d001      	beq.n	8002934 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e208      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002934:	4b09      	ldr	r3, [pc, #36]	; (800295c <HAL_RCC_OscConfig+0x264>)
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a1b      	ldr	r3, [r3, #32]
 8002940:	4906      	ldr	r1, [pc, #24]	; (800295c <HAL_RCC_OscConfig+0x264>)
 8002942:	4313      	orrs	r3, r2
 8002944:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002946:	4b05      	ldr	r3, [pc, #20]	; (800295c <HAL_RCC_OscConfig+0x264>)
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	69db      	ldr	r3, [r3, #28]
 8002952:	061b      	lsls	r3, r3, #24
 8002954:	4901      	ldr	r1, [pc, #4]	; (800295c <HAL_RCC_OscConfig+0x264>)
 8002956:	4313      	orrs	r3, r2
 8002958:	604b      	str	r3, [r1, #4]
 800295a:	e020      	b.n	800299e <HAL_RCC_OscConfig+0x2a6>
 800295c:	40023800 	.word	0x40023800
 8002960:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002964:	4b99      	ldr	r3, [pc, #612]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6a1b      	ldr	r3, [r3, #32]
 8002970:	4996      	ldr	r1, [pc, #600]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002972:	4313      	orrs	r3, r2
 8002974:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002976:	4b95      	ldr	r3, [pc, #596]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	69db      	ldr	r3, [r3, #28]
 8002982:	061b      	lsls	r3, r3, #24
 8002984:	4991      	ldr	r1, [pc, #580]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002986:	4313      	orrs	r3, r2
 8002988:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6a1b      	ldr	r3, [r3, #32]
 800298e:	4618      	mov	r0, r3
 8002990:	f000 fbd4 	bl	800313c <RCC_SetFlashLatencyFromMSIRange>
 8002994:	4603      	mov	r3, r0
 8002996:	2b00      	cmp	r3, #0
 8002998:	d001      	beq.n	800299e <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e1d3      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a1b      	ldr	r3, [r3, #32]
 80029a2:	0b5b      	lsrs	r3, r3, #13
 80029a4:	3301      	adds	r3, #1
 80029a6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80029aa:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80029ae:	4a87      	ldr	r2, [pc, #540]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 80029b0:	6892      	ldr	r2, [r2, #8]
 80029b2:	0912      	lsrs	r2, r2, #4
 80029b4:	f002 020f 	and.w	r2, r2, #15
 80029b8:	4985      	ldr	r1, [pc, #532]	; (8002bd0 <HAL_RCC_OscConfig+0x4d8>)
 80029ba:	5c8a      	ldrb	r2, [r1, r2]
 80029bc:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80029be:	4a85      	ldr	r2, [pc, #532]	; (8002bd4 <HAL_RCC_OscConfig+0x4dc>)
 80029c0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80029c2:	4b85      	ldr	r3, [pc, #532]	; (8002bd8 <HAL_RCC_OscConfig+0x4e0>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4618      	mov	r0, r3
 80029c8:	f7fe fe62 	bl	8001690 <HAL_InitTick>
 80029cc:	4603      	mov	r3, r0
 80029ce:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80029d0:	7bfb      	ldrb	r3, [r7, #15]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d045      	beq.n	8002a62 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 80029d6:	7bfb      	ldrb	r3, [r7, #15]
 80029d8:	e1b5      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	699b      	ldr	r3, [r3, #24]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d029      	beq.n	8002a36 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80029e2:	4b7e      	ldr	r3, [pc, #504]	; (8002bdc <HAL_RCC_OscConfig+0x4e4>)
 80029e4:	2201      	movs	r2, #1
 80029e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e8:	f7fe fe9e 	bl	8001728 <HAL_GetTick>
 80029ec:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80029ee:	e008      	b.n	8002a02 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80029f0:	f7fe fe9a 	bl	8001728 <HAL_GetTick>
 80029f4:	4602      	mov	r2, r0
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e1a1      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002a02:	4b72      	ldr	r3, [pc, #456]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d0f0      	beq.n	80029f0 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a0e:	4b6f      	ldr	r3, [pc, #444]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6a1b      	ldr	r3, [r3, #32]
 8002a1a:	496c      	ldr	r1, [pc, #432]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a20:	4b6a      	ldr	r3, [pc, #424]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	69db      	ldr	r3, [r3, #28]
 8002a2c:	061b      	lsls	r3, r3, #24
 8002a2e:	4967      	ldr	r1, [pc, #412]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	604b      	str	r3, [r1, #4]
 8002a34:	e015      	b.n	8002a62 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002a36:	4b69      	ldr	r3, [pc, #420]	; (8002bdc <HAL_RCC_OscConfig+0x4e4>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a3c:	f7fe fe74 	bl	8001728 <HAL_GetTick>
 8002a40:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002a42:	e008      	b.n	8002a56 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a44:	f7fe fe70 	bl	8001728 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e177      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002a56:	4b5d      	ldr	r3, [pc, #372]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d1f0      	bne.n	8002a44 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0308 	and.w	r3, r3, #8
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d030      	beq.n	8002ad0 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	695b      	ldr	r3, [r3, #20]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d016      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a76:	4b5a      	ldr	r3, [pc, #360]	; (8002be0 <HAL_RCC_OscConfig+0x4e8>)
 8002a78:	2201      	movs	r2, #1
 8002a7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a7c:	f7fe fe54 	bl	8001728 <HAL_GetTick>
 8002a80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a82:	e008      	b.n	8002a96 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a84:	f7fe fe50 	bl	8001728 <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e157      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a96:	4b4d      	ldr	r3, [pc, #308]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002a98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a9a:	f003 0302 	and.w	r3, r3, #2
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d0f0      	beq.n	8002a84 <HAL_RCC_OscConfig+0x38c>
 8002aa2:	e015      	b.n	8002ad0 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002aa4:	4b4e      	ldr	r3, [pc, #312]	; (8002be0 <HAL_RCC_OscConfig+0x4e8>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002aaa:	f7fe fe3d 	bl	8001728 <HAL_GetTick>
 8002aae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002ab0:	e008      	b.n	8002ac4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ab2:	f7fe fe39 	bl	8001728 <HAL_GetTick>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d901      	bls.n	8002ac4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	e140      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002ac4:	4b41      	ldr	r3, [pc, #260]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002ac6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ac8:	f003 0302 	and.w	r3, r3, #2
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d1f0      	bne.n	8002ab2 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0304 	and.w	r3, r3, #4
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	f000 80b5 	beq.w	8002c48 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ae2:	4b3a      	ldr	r3, [pc, #232]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d10d      	bne.n	8002b0a <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002aee:	4b37      	ldr	r3, [pc, #220]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af2:	4a36      	ldr	r2, [pc, #216]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002af4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002af8:	6253      	str	r3, [r2, #36]	; 0x24
 8002afa:	4b34      	ldr	r3, [pc, #208]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b02:	60bb      	str	r3, [r7, #8]
 8002b04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b06:	2301      	movs	r3, #1
 8002b08:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b0a:	4b36      	ldr	r3, [pc, #216]	; (8002be4 <HAL_RCC_OscConfig+0x4ec>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d118      	bne.n	8002b48 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b16:	4b33      	ldr	r3, [pc, #204]	; (8002be4 <HAL_RCC_OscConfig+0x4ec>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a32      	ldr	r2, [pc, #200]	; (8002be4 <HAL_RCC_OscConfig+0x4ec>)
 8002b1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b22:	f7fe fe01 	bl	8001728 <HAL_GetTick>
 8002b26:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b28:	e008      	b.n	8002b3c <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b2a:	f7fe fdfd 	bl	8001728 <HAL_GetTick>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	2b64      	cmp	r3, #100	; 0x64
 8002b36:	d901      	bls.n	8002b3c <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8002b38:	2303      	movs	r3, #3
 8002b3a:	e104      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b3c:	4b29      	ldr	r3, [pc, #164]	; (8002be4 <HAL_RCC_OscConfig+0x4ec>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d0f0      	beq.n	8002b2a <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d106      	bne.n	8002b5e <HAL_RCC_OscConfig+0x466>
 8002b50:	4b1e      	ldr	r3, [pc, #120]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002b52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b54:	4a1d      	ldr	r2, [pc, #116]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002b56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b5a:	6353      	str	r3, [r2, #52]	; 0x34
 8002b5c:	e02d      	b.n	8002bba <HAL_RCC_OscConfig+0x4c2>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d10c      	bne.n	8002b80 <HAL_RCC_OscConfig+0x488>
 8002b66:	4b19      	ldr	r3, [pc, #100]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002b68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b6a:	4a18      	ldr	r2, [pc, #96]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002b6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b70:	6353      	str	r3, [r2, #52]	; 0x34
 8002b72:	4b16      	ldr	r3, [pc, #88]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002b74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b76:	4a15      	ldr	r2, [pc, #84]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002b78:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002b7c:	6353      	str	r3, [r2, #52]	; 0x34
 8002b7e:	e01c      	b.n	8002bba <HAL_RCC_OscConfig+0x4c2>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	2b05      	cmp	r3, #5
 8002b86:	d10c      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x4aa>
 8002b88:	4b10      	ldr	r3, [pc, #64]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002b8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b8c:	4a0f      	ldr	r2, [pc, #60]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002b8e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b92:	6353      	str	r3, [r2, #52]	; 0x34
 8002b94:	4b0d      	ldr	r3, [pc, #52]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002b96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b98:	4a0c      	ldr	r2, [pc, #48]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002b9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b9e:	6353      	str	r3, [r2, #52]	; 0x34
 8002ba0:	e00b      	b.n	8002bba <HAL_RCC_OscConfig+0x4c2>
 8002ba2:	4b0a      	ldr	r3, [pc, #40]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002ba4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ba6:	4a09      	ldr	r2, [pc, #36]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002ba8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002bac:	6353      	str	r3, [r2, #52]	; 0x34
 8002bae:	4b07      	ldr	r3, [pc, #28]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002bb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bb2:	4a06      	ldr	r2, [pc, #24]	; (8002bcc <HAL_RCC_OscConfig+0x4d4>)
 8002bb4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002bb8:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d024      	beq.n	8002c0c <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bc2:	f7fe fdb1 	bl	8001728 <HAL_GetTick>
 8002bc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bc8:	e019      	b.n	8002bfe <HAL_RCC_OscConfig+0x506>
 8002bca:	bf00      	nop
 8002bcc:	40023800 	.word	0x40023800
 8002bd0:	08005e68 	.word	0x08005e68
 8002bd4:	20000008 	.word	0x20000008
 8002bd8:	2000000c 	.word	0x2000000c
 8002bdc:	42470020 	.word	0x42470020
 8002be0:	42470680 	.word	0x42470680
 8002be4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002be8:	f7fe fd9e 	bl	8001728 <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e0a3      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bfe:	4b54      	ldr	r3, [pc, #336]	; (8002d50 <HAL_RCC_OscConfig+0x658>)
 8002c00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d0ee      	beq.n	8002be8 <HAL_RCC_OscConfig+0x4f0>
 8002c0a:	e014      	b.n	8002c36 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c0c:	f7fe fd8c 	bl	8001728 <HAL_GetTick>
 8002c10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002c12:	e00a      	b.n	8002c2a <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c14:	f7fe fd88 	bl	8001728 <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e08d      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002c2a:	4b49      	ldr	r3, [pc, #292]	; (8002d50 <HAL_RCC_OscConfig+0x658>)
 8002c2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c2e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d1ee      	bne.n	8002c14 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002c36:	7ffb      	ldrb	r3, [r7, #31]
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d105      	bne.n	8002c48 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c3c:	4b44      	ldr	r3, [pc, #272]	; (8002d50 <HAL_RCC_OscConfig+0x658>)
 8002c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c40:	4a43      	ldr	r2, [pc, #268]	; (8002d50 <HAL_RCC_OscConfig+0x658>)
 8002c42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c46:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d079      	beq.n	8002d44 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c50:	69bb      	ldr	r3, [r7, #24]
 8002c52:	2b0c      	cmp	r3, #12
 8002c54:	d056      	beq.n	8002d04 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	d13b      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c5e:	4b3d      	ldr	r3, [pc, #244]	; (8002d54 <HAL_RCC_OscConfig+0x65c>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c64:	f7fe fd60 	bl	8001728 <HAL_GetTick>
 8002c68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c6a:	e008      	b.n	8002c7e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c6c:	f7fe fd5c 	bl	8001728 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	2b02      	cmp	r3, #2
 8002c78:	d901      	bls.n	8002c7e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e063      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c7e:	4b34      	ldr	r3, [pc, #208]	; (8002d50 <HAL_RCC_OscConfig+0x658>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d1f0      	bne.n	8002c6c <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c8a:	4b31      	ldr	r3, [pc, #196]	; (8002d50 <HAL_RCC_OscConfig+0x658>)
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c9a:	4319      	orrs	r1, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca0:	430b      	orrs	r3, r1
 8002ca2:	492b      	ldr	r1, [pc, #172]	; (8002d50 <HAL_RCC_OscConfig+0x658>)
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ca8:	4b2a      	ldr	r3, [pc, #168]	; (8002d54 <HAL_RCC_OscConfig+0x65c>)
 8002caa:	2201      	movs	r2, #1
 8002cac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cae:	f7fe fd3b 	bl	8001728 <HAL_GetTick>
 8002cb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002cb4:	e008      	b.n	8002cc8 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cb6:	f7fe fd37 	bl	8001728 <HAL_GetTick>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	1ad3      	subs	r3, r2, r3
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d901      	bls.n	8002cc8 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8002cc4:	2303      	movs	r3, #3
 8002cc6:	e03e      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002cc8:	4b21      	ldr	r3, [pc, #132]	; (8002d50 <HAL_RCC_OscConfig+0x658>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d0f0      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x5be>
 8002cd4:	e036      	b.n	8002d44 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cd6:	4b1f      	ldr	r3, [pc, #124]	; (8002d54 <HAL_RCC_OscConfig+0x65c>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cdc:	f7fe fd24 	bl	8001728 <HAL_GetTick>
 8002ce0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ce2:	e008      	b.n	8002cf6 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ce4:	f7fe fd20 	bl	8001728 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e027      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002cf6:	4b16      	ldr	r3, [pc, #88]	; (8002d50 <HAL_RCC_OscConfig+0x658>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d1f0      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x5ec>
 8002d02:	e01f      	b.n	8002d44 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d101      	bne.n	8002d10 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e01a      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002d10:	4b0f      	ldr	r3, [pc, #60]	; (8002d50 <HAL_RCC_OscConfig+0x658>)
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d16:	697b      	ldr	r3, [r7, #20]
 8002d18:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d10d      	bne.n	8002d40 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d106      	bne.n	8002d40 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d001      	beq.n	8002d44 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e000      	b.n	8002d46 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8002d44:	2300      	movs	r3, #0
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3720      	adds	r7, #32
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	40023800 	.word	0x40023800
 8002d54:	42470060 	.word	0x42470060

08002d58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d101      	bne.n	8002d6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e11a      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d6c:	4b8f      	ldr	r3, [pc, #572]	; (8002fac <HAL_RCC_ClockConfig+0x254>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0301 	and.w	r3, r3, #1
 8002d74:	683a      	ldr	r2, [r7, #0]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d919      	bls.n	8002dae <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d105      	bne.n	8002d8c <HAL_RCC_ClockConfig+0x34>
 8002d80:	4b8a      	ldr	r3, [pc, #552]	; (8002fac <HAL_RCC_ClockConfig+0x254>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a89      	ldr	r2, [pc, #548]	; (8002fac <HAL_RCC_ClockConfig+0x254>)
 8002d86:	f043 0304 	orr.w	r3, r3, #4
 8002d8a:	6013      	str	r3, [r2, #0]
 8002d8c:	4b87      	ldr	r3, [pc, #540]	; (8002fac <HAL_RCC_ClockConfig+0x254>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f023 0201 	bic.w	r2, r3, #1
 8002d94:	4985      	ldr	r1, [pc, #532]	; (8002fac <HAL_RCC_ClockConfig+0x254>)
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d9c:	4b83      	ldr	r3, [pc, #524]	; (8002fac <HAL_RCC_ClockConfig+0x254>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 0301 	and.w	r3, r3, #1
 8002da4:	683a      	ldr	r2, [r7, #0]
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d001      	beq.n	8002dae <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e0f9      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0302 	and.w	r3, r3, #2
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d008      	beq.n	8002dcc <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dba:	4b7d      	ldr	r3, [pc, #500]	; (8002fb0 <HAL_RCC_ClockConfig+0x258>)
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	497a      	ldr	r1, [pc, #488]	; (8002fb0 <HAL_RCC_ClockConfig+0x258>)
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 0301 	and.w	r3, r3, #1
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	f000 808e 	beq.w	8002ef6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	d107      	bne.n	8002df2 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002de2:	4b73      	ldr	r3, [pc, #460]	; (8002fb0 <HAL_RCC_ClockConfig+0x258>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d121      	bne.n	8002e32 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e0d7      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	2b03      	cmp	r3, #3
 8002df8:	d107      	bne.n	8002e0a <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002dfa:	4b6d      	ldr	r3, [pc, #436]	; (8002fb0 <HAL_RCC_ClockConfig+0x258>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d115      	bne.n	8002e32 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e0cb      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d107      	bne.n	8002e22 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e12:	4b67      	ldr	r3, [pc, #412]	; (8002fb0 <HAL_RCC_ClockConfig+0x258>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d109      	bne.n	8002e32 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e0bf      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002e22:	4b63      	ldr	r3, [pc, #396]	; (8002fb0 <HAL_RCC_ClockConfig+0x258>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d101      	bne.n	8002e32 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e0b7      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e32:	4b5f      	ldr	r3, [pc, #380]	; (8002fb0 <HAL_RCC_ClockConfig+0x258>)
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	f023 0203 	bic.w	r2, r3, #3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	495c      	ldr	r1, [pc, #368]	; (8002fb0 <HAL_RCC_ClockConfig+0x258>)
 8002e40:	4313      	orrs	r3, r2
 8002e42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e44:	f7fe fc70 	bl	8001728 <HAL_GetTick>
 8002e48:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	2b02      	cmp	r3, #2
 8002e50:	d112      	bne.n	8002e78 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e52:	e00a      	b.n	8002e6a <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e54:	f7fe fc68 	bl	8001728 <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d901      	bls.n	8002e6a <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8002e66:	2303      	movs	r3, #3
 8002e68:	e09b      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e6a:	4b51      	ldr	r3, [pc, #324]	; (8002fb0 <HAL_RCC_ClockConfig+0x258>)
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	f003 030c 	and.w	r3, r3, #12
 8002e72:	2b08      	cmp	r3, #8
 8002e74:	d1ee      	bne.n	8002e54 <HAL_RCC_ClockConfig+0xfc>
 8002e76:	e03e      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	2b03      	cmp	r3, #3
 8002e7e:	d112      	bne.n	8002ea6 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e80:	e00a      	b.n	8002e98 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e82:	f7fe fc51 	bl	8001728 <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d901      	bls.n	8002e98 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	e084      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e98:	4b45      	ldr	r3, [pc, #276]	; (8002fb0 <HAL_RCC_ClockConfig+0x258>)
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f003 030c 	and.w	r3, r3, #12
 8002ea0:	2b0c      	cmp	r3, #12
 8002ea2:	d1ee      	bne.n	8002e82 <HAL_RCC_ClockConfig+0x12a>
 8002ea4:	e027      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d11d      	bne.n	8002eea <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002eae:	e00a      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002eb0:	f7fe fc3a 	bl	8001728 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e06d      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ec6:	4b3a      	ldr	r3, [pc, #232]	; (8002fb0 <HAL_RCC_ClockConfig+0x258>)
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	f003 030c 	and.w	r3, r3, #12
 8002ece:	2b04      	cmp	r3, #4
 8002ed0:	d1ee      	bne.n	8002eb0 <HAL_RCC_ClockConfig+0x158>
 8002ed2:	e010      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ed4:	f7fe fc28 	bl	8001728 <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d901      	bls.n	8002eea <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e05b      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002eea:	4b31      	ldr	r3, [pc, #196]	; (8002fb0 <HAL_RCC_ClockConfig+0x258>)
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f003 030c 	and.w	r3, r3, #12
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1ee      	bne.n	8002ed4 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ef6:	4b2d      	ldr	r3, [pc, #180]	; (8002fac <HAL_RCC_ClockConfig+0x254>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 0301 	and.w	r3, r3, #1
 8002efe:	683a      	ldr	r2, [r7, #0]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d219      	bcs.n	8002f38 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d105      	bne.n	8002f16 <HAL_RCC_ClockConfig+0x1be>
 8002f0a:	4b28      	ldr	r3, [pc, #160]	; (8002fac <HAL_RCC_ClockConfig+0x254>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a27      	ldr	r2, [pc, #156]	; (8002fac <HAL_RCC_ClockConfig+0x254>)
 8002f10:	f043 0304 	orr.w	r3, r3, #4
 8002f14:	6013      	str	r3, [r2, #0]
 8002f16:	4b25      	ldr	r3, [pc, #148]	; (8002fac <HAL_RCC_ClockConfig+0x254>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f023 0201 	bic.w	r2, r3, #1
 8002f1e:	4923      	ldr	r1, [pc, #140]	; (8002fac <HAL_RCC_ClockConfig+0x254>)
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f26:	4b21      	ldr	r3, [pc, #132]	; (8002fac <HAL_RCC_ClockConfig+0x254>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	683a      	ldr	r2, [r7, #0]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d001      	beq.n	8002f38 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e034      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0304 	and.w	r3, r3, #4
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d008      	beq.n	8002f56 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f44:	4b1a      	ldr	r3, [pc, #104]	; (8002fb0 <HAL_RCC_ClockConfig+0x258>)
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	4917      	ldr	r1, [pc, #92]	; (8002fb0 <HAL_RCC_ClockConfig+0x258>)
 8002f52:	4313      	orrs	r3, r2
 8002f54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0308 	and.w	r3, r3, #8
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d009      	beq.n	8002f76 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f62:	4b13      	ldr	r3, [pc, #76]	; (8002fb0 <HAL_RCC_ClockConfig+0x258>)
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	691b      	ldr	r3, [r3, #16]
 8002f6e:	00db      	lsls	r3, r3, #3
 8002f70:	490f      	ldr	r1, [pc, #60]	; (8002fb0 <HAL_RCC_ClockConfig+0x258>)
 8002f72:	4313      	orrs	r3, r2
 8002f74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002f76:	f000 f823 	bl	8002fc0 <HAL_RCC_GetSysClockFreq>
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	4b0c      	ldr	r3, [pc, #48]	; (8002fb0 <HAL_RCC_ClockConfig+0x258>)
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	091b      	lsrs	r3, r3, #4
 8002f82:	f003 030f 	and.w	r3, r3, #15
 8002f86:	490b      	ldr	r1, [pc, #44]	; (8002fb4 <HAL_RCC_ClockConfig+0x25c>)
 8002f88:	5ccb      	ldrb	r3, [r1, r3]
 8002f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f8e:	4a0a      	ldr	r2, [pc, #40]	; (8002fb8 <HAL_RCC_ClockConfig+0x260>)
 8002f90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f92:	4b0a      	ldr	r3, [pc, #40]	; (8002fbc <HAL_RCC_ClockConfig+0x264>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4618      	mov	r0, r3
 8002f98:	f7fe fb7a 	bl	8001690 <HAL_InitTick>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	72fb      	strb	r3, [r7, #11]

  return status;
 8002fa0:	7afb      	ldrb	r3, [r7, #11]
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3710      	adds	r7, #16
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	40023c00 	.word	0x40023c00
 8002fb0:	40023800 	.word	0x40023800
 8002fb4:	08005e68 	.word	0x08005e68
 8002fb8:	20000008 	.word	0x20000008
 8002fbc:	2000000c 	.word	0x2000000c

08002fc0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fc4:	b08e      	sub	sp, #56	; 0x38
 8002fc6:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8002fc8:	4b58      	ldr	r3, [pc, #352]	; (800312c <HAL_RCC_GetSysClockFreq+0x16c>)
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fd0:	f003 030c 	and.w	r3, r3, #12
 8002fd4:	2b0c      	cmp	r3, #12
 8002fd6:	d00d      	beq.n	8002ff4 <HAL_RCC_GetSysClockFreq+0x34>
 8002fd8:	2b0c      	cmp	r3, #12
 8002fda:	f200 8092 	bhi.w	8003102 <HAL_RCC_GetSysClockFreq+0x142>
 8002fde:	2b04      	cmp	r3, #4
 8002fe0:	d002      	beq.n	8002fe8 <HAL_RCC_GetSysClockFreq+0x28>
 8002fe2:	2b08      	cmp	r3, #8
 8002fe4:	d003      	beq.n	8002fee <HAL_RCC_GetSysClockFreq+0x2e>
 8002fe6:	e08c      	b.n	8003102 <HAL_RCC_GetSysClockFreq+0x142>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002fe8:	4b51      	ldr	r3, [pc, #324]	; (8003130 <HAL_RCC_GetSysClockFreq+0x170>)
 8002fea:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002fec:	e097      	b.n	800311e <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002fee:	4b51      	ldr	r3, [pc, #324]	; (8003134 <HAL_RCC_GetSysClockFreq+0x174>)
 8002ff0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002ff2:	e094      	b.n	800311e <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ff6:	0c9b      	lsrs	r3, r3, #18
 8002ff8:	f003 020f 	and.w	r2, r3, #15
 8002ffc:	4b4e      	ldr	r3, [pc, #312]	; (8003138 <HAL_RCC_GetSysClockFreq+0x178>)
 8002ffe:	5c9b      	ldrb	r3, [r3, r2]
 8003000:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003004:	0d9b      	lsrs	r3, r3, #22
 8003006:	f003 0303 	and.w	r3, r3, #3
 800300a:	3301      	adds	r3, #1
 800300c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800300e:	4b47      	ldr	r3, [pc, #284]	; (800312c <HAL_RCC_GetSysClockFreq+0x16c>)
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003016:	2b00      	cmp	r3, #0
 8003018:	d021      	beq.n	800305e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800301a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800301c:	2200      	movs	r2, #0
 800301e:	61bb      	str	r3, [r7, #24]
 8003020:	61fa      	str	r2, [r7, #28]
 8003022:	4b44      	ldr	r3, [pc, #272]	; (8003134 <HAL_RCC_GetSysClockFreq+0x174>)
 8003024:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8003028:	464a      	mov	r2, r9
 800302a:	fb03 f202 	mul.w	r2, r3, r2
 800302e:	2300      	movs	r3, #0
 8003030:	4644      	mov	r4, r8
 8003032:	fb04 f303 	mul.w	r3, r4, r3
 8003036:	4413      	add	r3, r2
 8003038:	4a3e      	ldr	r2, [pc, #248]	; (8003134 <HAL_RCC_GetSysClockFreq+0x174>)
 800303a:	4644      	mov	r4, r8
 800303c:	fba4 0102 	umull	r0, r1, r4, r2
 8003040:	440b      	add	r3, r1
 8003042:	4619      	mov	r1, r3
 8003044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003046:	2200      	movs	r2, #0
 8003048:	613b      	str	r3, [r7, #16]
 800304a:	617a      	str	r2, [r7, #20]
 800304c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003050:	f7fd f894 	bl	800017c <__aeabi_uldivmod>
 8003054:	4602      	mov	r2, r0
 8003056:	460b      	mov	r3, r1
 8003058:	4613      	mov	r3, r2
 800305a:	637b      	str	r3, [r7, #52]	; 0x34
 800305c:	e04e      	b.n	80030fc <HAL_RCC_GetSysClockFreq+0x13c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800305e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003060:	2200      	movs	r2, #0
 8003062:	469a      	mov	sl, r3
 8003064:	4693      	mov	fp, r2
 8003066:	4652      	mov	r2, sl
 8003068:	465b      	mov	r3, fp
 800306a:	f04f 0000 	mov.w	r0, #0
 800306e:	f04f 0100 	mov.w	r1, #0
 8003072:	0159      	lsls	r1, r3, #5
 8003074:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003078:	0150      	lsls	r0, r2, #5
 800307a:	4602      	mov	r2, r0
 800307c:	460b      	mov	r3, r1
 800307e:	ebb2 080a 	subs.w	r8, r2, sl
 8003082:	eb63 090b 	sbc.w	r9, r3, fp
 8003086:	f04f 0200 	mov.w	r2, #0
 800308a:	f04f 0300 	mov.w	r3, #0
 800308e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003092:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003096:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800309a:	ebb2 0408 	subs.w	r4, r2, r8
 800309e:	eb63 0509 	sbc.w	r5, r3, r9
 80030a2:	f04f 0200 	mov.w	r2, #0
 80030a6:	f04f 0300 	mov.w	r3, #0
 80030aa:	00eb      	lsls	r3, r5, #3
 80030ac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80030b0:	00e2      	lsls	r2, r4, #3
 80030b2:	4614      	mov	r4, r2
 80030b4:	461d      	mov	r5, r3
 80030b6:	eb14 030a 	adds.w	r3, r4, sl
 80030ba:	603b      	str	r3, [r7, #0]
 80030bc:	eb45 030b 	adc.w	r3, r5, fp
 80030c0:	607b      	str	r3, [r7, #4]
 80030c2:	f04f 0200 	mov.w	r2, #0
 80030c6:	f04f 0300 	mov.w	r3, #0
 80030ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80030ce:	4629      	mov	r1, r5
 80030d0:	028b      	lsls	r3, r1, #10
 80030d2:	4620      	mov	r0, r4
 80030d4:	4629      	mov	r1, r5
 80030d6:	4604      	mov	r4, r0
 80030d8:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80030dc:	4601      	mov	r1, r0
 80030de:	028a      	lsls	r2, r1, #10
 80030e0:	4610      	mov	r0, r2
 80030e2:	4619      	mov	r1, r3
 80030e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e6:	2200      	movs	r2, #0
 80030e8:	60bb      	str	r3, [r7, #8]
 80030ea:	60fa      	str	r2, [r7, #12]
 80030ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80030f0:	f7fd f844 	bl	800017c <__aeabi_uldivmod>
 80030f4:	4602      	mov	r2, r0
 80030f6:	460b      	mov	r3, r1
 80030f8:	4613      	mov	r3, r2
 80030fa:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllvco;
 80030fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030fe:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003100:	e00d      	b.n	800311e <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003102:	4b0a      	ldr	r3, [pc, #40]	; (800312c <HAL_RCC_GetSysClockFreq+0x16c>)
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	0b5b      	lsrs	r3, r3, #13
 8003108:	f003 0307 	and.w	r3, r3, #7
 800310c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800310e:	6a3b      	ldr	r3, [r7, #32]
 8003110:	3301      	adds	r3, #1
 8003112:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003116:	fa02 f303 	lsl.w	r3, r2, r3
 800311a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800311c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800311e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003120:	4618      	mov	r0, r3
 8003122:	3738      	adds	r7, #56	; 0x38
 8003124:	46bd      	mov	sp, r7
 8003126:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800312a:	bf00      	nop
 800312c:	40023800 	.word	0x40023800
 8003130:	00f42400 	.word	0x00f42400
 8003134:	016e3600 	.word	0x016e3600
 8003138:	08005e5c 	.word	0x08005e5c

0800313c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 800313c:	b480      	push	{r7}
 800313e:	b087      	sub	sp, #28
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003144:	2300      	movs	r3, #0
 8003146:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003148:	4b29      	ldr	r3, [pc, #164]	; (80031f0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d12c      	bne.n	80031ae <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003154:	4b26      	ldr	r3, [pc, #152]	; (80031f0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003158:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800315c:	2b00      	cmp	r3, #0
 800315e:	d005      	beq.n	800316c <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003160:	4b24      	ldr	r3, [pc, #144]	; (80031f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003168:	617b      	str	r3, [r7, #20]
 800316a:	e016      	b.n	800319a <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800316c:	4b20      	ldr	r3, [pc, #128]	; (80031f0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800316e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003170:	4a1f      	ldr	r2, [pc, #124]	; (80031f0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003172:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003176:	6253      	str	r3, [r2, #36]	; 0x24
 8003178:	4b1d      	ldr	r3, [pc, #116]	; (80031f0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800317a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800317c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003180:	60fb      	str	r3, [r7, #12]
 8003182:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003184:	4b1b      	ldr	r3, [pc, #108]	; (80031f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 800318c:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 800318e:	4b18      	ldr	r3, [pc, #96]	; (80031f0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003192:	4a17      	ldr	r2, [pc, #92]	; (80031f0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003194:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003198:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80031a0:	d105      	bne.n	80031ae <RCC_SetFlashLatencyFromMSIRange+0x72>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80031a8:	d101      	bne.n	80031ae <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 80031aa:	2301      	movs	r3, #1
 80031ac:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d105      	bne.n	80031c0 <RCC_SetFlashLatencyFromMSIRange+0x84>
 80031b4:	4b10      	ldr	r3, [pc, #64]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a0f      	ldr	r2, [pc, #60]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031ba:	f043 0304 	orr.w	r3, r3, #4
 80031be:	6013      	str	r3, [r2, #0]
 80031c0:	4b0d      	ldr	r3, [pc, #52]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f023 0201 	bic.w	r2, r3, #1
 80031c8:	490b      	ldr	r1, [pc, #44]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	4313      	orrs	r3, r2
 80031ce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80031d0:	4b09      	ldr	r3, [pc, #36]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0301 	and.w	r3, r3, #1
 80031d8:	693a      	ldr	r2, [r7, #16]
 80031da:	429a      	cmp	r2, r3
 80031dc:	d001      	beq.n	80031e2 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e000      	b.n	80031e4 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 80031e2:	2300      	movs	r3, #0
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	371c      	adds	r7, #28
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bc80      	pop	{r7}
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop
 80031f0:	40023800 	.word	0x40023800
 80031f4:	40007000 	.word	0x40007000
 80031f8:	40023c00 	.word	0x40023c00

080031fc <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b086      	sub	sp, #24
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0301 	and.w	r3, r3, #1
 800320c:	2b00      	cmp	r3, #0
 800320e:	d106      	bne.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x22>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0302 	and.w	r3, r3, #2
 8003218:	2b00      	cmp	r3, #0
 800321a:	f000 80ed 	beq.w	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 800321e:	2300      	movs	r3, #0
 8003220:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003222:	4b78      	ldr	r3, [pc, #480]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d10d      	bne.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800322e:	4b75      	ldr	r3, [pc, #468]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003232:	4a74      	ldr	r2, [pc, #464]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003234:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003238:	6253      	str	r3, [r2, #36]	; 0x24
 800323a:	4b72      	ldr	r3, [pc, #456]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800323c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003242:	60bb      	str	r3, [r7, #8]
 8003244:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003246:	2301      	movs	r3, #1
 8003248:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800324a:	4b6f      	ldr	r3, [pc, #444]	; (8003408 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003252:	2b00      	cmp	r3, #0
 8003254:	d118      	bne.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003256:	4b6c      	ldr	r3, [pc, #432]	; (8003408 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a6b      	ldr	r2, [pc, #428]	; (8003408 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800325c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003260:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003262:	f7fe fa61 	bl	8001728 <HAL_GetTick>
 8003266:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003268:	e008      	b.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800326a:	f7fe fa5d 	bl	8001728 <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	2b64      	cmp	r3, #100	; 0x64
 8003276:	d901      	bls.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e0be      	b.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800327c:	4b62      	ldr	r3, [pc, #392]	; (8003408 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003284:	2b00      	cmp	r3, #0
 8003286:	d0f0      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003288:	4b5e      	ldr	r3, [pc, #376]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003290:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800329a:	68fa      	ldr	r2, [r7, #12]
 800329c:	429a      	cmp	r2, r3
 800329e:	d106      	bne.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0xb2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80032a8:	68fa      	ldr	r2, [r7, #12]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d00f      	beq.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0xd2>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80032b6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80032ba:	d108      	bne.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0xd2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80032bc:	4b51      	ldr	r3, [pc, #324]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032c4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80032c8:	d101      	bne.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0xd2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e095      	b.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80032ce:	4b4d      	ldr	r3, [pc, #308]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80032d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032d2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80032d6:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d041      	beq.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80032e6:	68fa      	ldr	r2, [r7, #12]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d005      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 0301 	and.w	r3, r3, #1
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d10c      	bne.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x116>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003300:	68fa      	ldr	r2, [r7, #12]
 8003302:	429a      	cmp	r2, r3
 8003304:	d02d      	beq.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x166>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d027      	beq.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x166>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003312:	4b3c      	ldr	r3, [pc, #240]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003314:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003316:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800331a:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800331c:	4b3b      	ldr	r3, [pc, #236]	; (800340c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800331e:	2201      	movs	r2, #1
 8003320:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003322:	4b3a      	ldr	r3, [pc, #232]	; (800340c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003324:	2200      	movs	r2, #0
 8003326:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003328:	4a36      	ldr	r2, [pc, #216]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003334:	2b00      	cmp	r3, #0
 8003336:	d014      	beq.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003338:	f7fe f9f6 	bl	8001728 <HAL_GetTick>
 800333c:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800333e:	e00a      	b.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003340:	f7fe f9f2 	bl	8001728 <HAL_GetTick>
 8003344:	4602      	mov	r2, r0
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	f241 3288 	movw	r2, #5000	; 0x1388
 800334e:	4293      	cmp	r3, r2
 8003350:	d901      	bls.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8003352:	2303      	movs	r3, #3
 8003354:	e051      	b.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003356:	4b2b      	ldr	r3, [pc, #172]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003358:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800335a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800335e:	2b00      	cmp	r3, #0
 8003360:	d0ee      	beq.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0302 	and.w	r3, r3, #2
 800336a:	2b00      	cmp	r3, #0
 800336c:	d01a      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003376:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800337a:	d10a      	bne.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800337c:	4b21      	ldr	r3, [pc, #132]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800338c:	491d      	ldr	r1, [pc, #116]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800338e:	4313      	orrs	r3, r2
 8003390:	600b      	str	r3, [r1, #0]
 8003392:	4b1c      	ldr	r3, [pc, #112]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003394:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800339e:	4919      	ldr	r1, [pc, #100]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80033a0:	4313      	orrs	r3, r2
 80033a2:	634b      	str	r3, [r1, #52]	; 0x34
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0301 	and.w	r3, r3, #1
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d01a      	beq.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80033b8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80033bc:	d10a      	bne.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 80033be:	4b11      	ldr	r3, [pc, #68]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80033ce:	490d      	ldr	r1, [pc, #52]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80033d0:	4313      	orrs	r3, r2
 80033d2:	600b      	str	r3, [r1, #0]
 80033d4:	4b0b      	ldr	r3, [pc, #44]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80033d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80033e0:	4908      	ldr	r1, [pc, #32]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80033e2:	4313      	orrs	r3, r2
 80033e4:	634b      	str	r3, [r1, #52]	; 0x34
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80033e6:	7dfb      	ldrb	r3, [r7, #23]
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d105      	bne.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033ec:	4b05      	ldr	r3, [pc, #20]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80033ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f0:	4a04      	ldr	r2, [pc, #16]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80033f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033f6:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  return HAL_OK;
 80033f8:	2300      	movs	r3, #0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3718      	adds	r7, #24
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	40023800 	.word	0x40023800
 8003408:	40007000 	.word	0x40007000
 800340c:	424706dc 	.word	0x424706dc

08003410 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d101      	bne.n	8003426 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e073      	b.n	800350e <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	7f5b      	ldrb	r3, [r3, #29]
 800342a:	b2db      	uxtb	r3, r3
 800342c:	2b00      	cmp	r3, #0
 800342e:	d105      	bne.n	800343c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2200      	movs	r2, #0
 8003434:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	f7fd ff52 	bl	80012e0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2202      	movs	r2, #2
 8003440:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	f003 0310 	and.w	r3, r3, #16
 800344c:	2b10      	cmp	r3, #16
 800344e:	d055      	beq.n	80034fc <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	22ca      	movs	r2, #202	; 0xca
 8003456:	625a      	str	r2, [r3, #36]	; 0x24
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	2253      	movs	r2, #83	; 0x53
 800345e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f000 fa48 	bl	80038f6 <RTC_EnterInitMode>
 8003466:	4603      	mov	r3, r0
 8003468:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800346a:	7bfb      	ldrb	r3, [r7, #15]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d12c      	bne.n	80034ca <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	6812      	ldr	r2, [r2, #0]
 800347a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800347e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003482:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	6899      	ldr	r1, [r3, #8]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685a      	ldr	r2, [r3, #4]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	691b      	ldr	r3, [r3, #16]
 8003492:	431a      	orrs	r2, r3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	695b      	ldr	r3, [r3, #20]
 8003498:	431a      	orrs	r2, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	430a      	orrs	r2, r1
 80034a0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	68d2      	ldr	r2, [r2, #12]
 80034aa:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	6919      	ldr	r1, [r3, #16]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	041a      	lsls	r2, r3, #16
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	430a      	orrs	r2, r1
 80034be:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f000 fa4f 	bl	8003964 <RTC_ExitInitMode>
 80034c6:	4603      	mov	r3, r0
 80034c8:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80034ca:	7bfb      	ldrb	r3, [r7, #15]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d110      	bne.n	80034f2 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80034de:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	699a      	ldr	r2, [r3, #24]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	430a      	orrs	r2, r1
 80034f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	22ff      	movs	r2, #255	; 0xff
 80034f8:	625a      	str	r2, [r3, #36]	; 0x24
 80034fa:	e001      	b.n	8003500 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80034fc:	2300      	movs	r3, #0
 80034fe:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8003500:	7bfb      	ldrb	r3, [r7, #15]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d102      	bne.n	800350c <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2201      	movs	r2, #1
 800350a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800350c:	7bfb      	ldrb	r3, [r7, #15]
}
 800350e:	4618      	mov	r0, r3
 8003510:	3710      	adds	r7, #16
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}

08003516 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003516:	b590      	push	{r4, r7, lr}
 8003518:	b087      	sub	sp, #28
 800351a:	af00      	add	r7, sp, #0
 800351c:	60f8      	str	r0, [r7, #12]
 800351e:	60b9      	str	r1, [r7, #8]
 8003520:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003522:	2300      	movs	r3, #0
 8003524:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	7f1b      	ldrb	r3, [r3, #28]
 800352a:	2b01      	cmp	r3, #1
 800352c:	d101      	bne.n	8003532 <HAL_RTC_SetTime+0x1c>
 800352e:	2302      	movs	r3, #2
 8003530:	e087      	b.n	8003642 <HAL_RTC_SetTime+0x12c>
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2201      	movs	r2, #1
 8003536:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2202      	movs	r2, #2
 800353c:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d126      	bne.n	8003592 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800354e:	2b00      	cmp	r3, #0
 8003550:	d102      	bne.n	8003558 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	2200      	movs	r2, #0
 8003556:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	4618      	mov	r0, r3
 800355e:	f000 fa26 	bl	80039ae <RTC_ByteToBcd2>
 8003562:	4603      	mov	r3, r0
 8003564:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	785b      	ldrb	r3, [r3, #1]
 800356a:	4618      	mov	r0, r3
 800356c:	f000 fa1f 	bl	80039ae <RTC_ByteToBcd2>
 8003570:	4603      	mov	r3, r0
 8003572:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003574:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	789b      	ldrb	r3, [r3, #2]
 800357a:	4618      	mov	r0, r3
 800357c:	f000 fa17 	bl	80039ae <RTC_ByteToBcd2>
 8003580:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003582:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	78db      	ldrb	r3, [r3, #3]
 800358a:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800358c:	4313      	orrs	r3, r2
 800358e:	617b      	str	r3, [r7, #20]
 8003590:	e018      	b.n	80035c4 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800359c:	2b00      	cmp	r3, #0
 800359e:	d102      	bne.n	80035a6 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	2200      	movs	r2, #0
 80035a4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	781b      	ldrb	r3, [r3, #0]
 80035aa:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	785b      	ldrb	r3, [r3, #1]
 80035b0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80035b2:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80035b4:	68ba      	ldr	r2, [r7, #8]
 80035b6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80035b8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	78db      	ldrb	r3, [r3, #3]
 80035be:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80035c0:	4313      	orrs	r3, r2
 80035c2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	22ca      	movs	r2, #202	; 0xca
 80035ca:	625a      	str	r2, [r3, #36]	; 0x24
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2253      	movs	r2, #83	; 0x53
 80035d2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80035d4:	68f8      	ldr	r0, [r7, #12]
 80035d6:	f000 f98e 	bl	80038f6 <RTC_EnterInitMode>
 80035da:	4603      	mov	r3, r0
 80035dc:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80035de:	7cfb      	ldrb	r3, [r7, #19]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d120      	bne.n	8003626 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80035ee:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80035f2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	689a      	ldr	r2, [r3, #8]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003602:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	6899      	ldr	r1, [r3, #8]
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	68da      	ldr	r2, [r3, #12]
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	691b      	ldr	r3, [r3, #16]
 8003612:	431a      	orrs	r2, r3
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	430a      	orrs	r2, r1
 800361a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800361c:	68f8      	ldr	r0, [r7, #12]
 800361e:	f000 f9a1 	bl	8003964 <RTC_ExitInitMode>
 8003622:	4603      	mov	r3, r0
 8003624:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003626:	7cfb      	ldrb	r3, [r7, #19]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d102      	bne.n	8003632 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2201      	movs	r2, #1
 8003630:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	22ff      	movs	r2, #255	; 0xff
 8003638:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2200      	movs	r2, #0
 800363e:	771a      	strb	r2, [r3, #28]

  return status;
 8003640:	7cfb      	ldrb	r3, [r7, #19]
}
 8003642:	4618      	mov	r0, r3
 8003644:	371c      	adds	r7, #28
 8003646:	46bd      	mov	sp, r7
 8003648:	bd90      	pop	{r4, r7, pc}

0800364a <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800364a:	b580      	push	{r7, lr}
 800364c:	b086      	sub	sp, #24
 800364e:	af00      	add	r7, sp, #0
 8003650:	60f8      	str	r0, [r7, #12]
 8003652:	60b9      	str	r1, [r7, #8]
 8003654:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003656:	2300      	movs	r3, #0
 8003658:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

#if defined(RTC_SUBSECOND_SUPPORT)
  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	691b      	ldr	r3, [r3, #16]
 800366a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	609a      	str	r2, [r3, #8]
#endif /* RTC_SUBSECOND_SUPPORT */

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800367c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003680:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	0c1b      	lsrs	r3, r3, #16
 8003686:	b2db      	uxtb	r3, r3
 8003688:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800368c:	b2da      	uxtb	r2, r3
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	0a1b      	lsrs	r3, r3, #8
 8003696:	b2db      	uxtb	r3, r3
 8003698:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800369c:	b2da      	uxtb	r2, r3
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036aa:	b2da      	uxtb	r2, r3
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	0d9b      	lsrs	r3, r3, #22
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	f003 0301 	and.w	r3, r3, #1
 80036ba:	b2da      	uxtb	r2, r3
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d11a      	bne.n	80036fc <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	4618      	mov	r0, r3
 80036cc:	f000 f98c 	bl	80039e8 <RTC_Bcd2ToByte>
 80036d0:	4603      	mov	r3, r0
 80036d2:	461a      	mov	r2, r3
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	785b      	ldrb	r3, [r3, #1]
 80036dc:	4618      	mov	r0, r3
 80036de:	f000 f983 	bl	80039e8 <RTC_Bcd2ToByte>
 80036e2:	4603      	mov	r3, r0
 80036e4:	461a      	mov	r2, r3
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	789b      	ldrb	r3, [r3, #2]
 80036ee:	4618      	mov	r0, r3
 80036f0:	f000 f97a 	bl	80039e8 <RTC_Bcd2ToByte>
 80036f4:	4603      	mov	r3, r0
 80036f6:	461a      	mov	r2, r3
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80036fc:	2300      	movs	r3, #0
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3718      	adds	r7, #24
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}

08003706 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003706:	b590      	push	{r4, r7, lr}
 8003708:	b087      	sub	sp, #28
 800370a:	af00      	add	r7, sp, #0
 800370c:	60f8      	str	r0, [r7, #12]
 800370e:	60b9      	str	r1, [r7, #8]
 8003710:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003712:	2300      	movs	r3, #0
 8003714:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	7f1b      	ldrb	r3, [r3, #28]
 800371a:	2b01      	cmp	r3, #1
 800371c:	d101      	bne.n	8003722 <HAL_RTC_SetDate+0x1c>
 800371e:	2302      	movs	r3, #2
 8003720:	e071      	b.n	8003806 <HAL_RTC_SetDate+0x100>
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2201      	movs	r2, #1
 8003726:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2202      	movs	r2, #2
 800372c:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d10e      	bne.n	8003752 <HAL_RTC_SetDate+0x4c>
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	785b      	ldrb	r3, [r3, #1]
 8003738:	f003 0310 	and.w	r3, r3, #16
 800373c:	2b00      	cmp	r3, #0
 800373e:	d008      	beq.n	8003752 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	785b      	ldrb	r3, [r3, #1]
 8003744:	f023 0310 	bic.w	r3, r3, #16
 8003748:	b2db      	uxtb	r3, r3
 800374a:	330a      	adds	r3, #10
 800374c:	b2da      	uxtb	r2, r3
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d11c      	bne.n	8003792 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	78db      	ldrb	r3, [r3, #3]
 800375c:	4618      	mov	r0, r3
 800375e:	f000 f926 	bl	80039ae <RTC_ByteToBcd2>
 8003762:	4603      	mov	r3, r0
 8003764:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	785b      	ldrb	r3, [r3, #1]
 800376a:	4618      	mov	r0, r3
 800376c:	f000 f91f 	bl	80039ae <RTC_ByteToBcd2>
 8003770:	4603      	mov	r3, r0
 8003772:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003774:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	789b      	ldrb	r3, [r3, #2]
 800377a:	4618      	mov	r0, r3
 800377c:	f000 f917 	bl	80039ae <RTC_ByteToBcd2>
 8003780:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003782:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800378c:	4313      	orrs	r3, r2
 800378e:	617b      	str	r3, [r7, #20]
 8003790:	e00e      	b.n	80037b0 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	78db      	ldrb	r3, [r3, #3]
 8003796:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	785b      	ldrb	r3, [r3, #1]
 800379c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800379e:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80037a0:	68ba      	ldr	r2, [r7, #8]
 80037a2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80037a4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80037ac:	4313      	orrs	r3, r2
 80037ae:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	22ca      	movs	r2, #202	; 0xca
 80037b6:	625a      	str	r2, [r3, #36]	; 0x24
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	2253      	movs	r2, #83	; 0x53
 80037be:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80037c0:	68f8      	ldr	r0, [r7, #12]
 80037c2:	f000 f898 	bl	80038f6 <RTC_EnterInitMode>
 80037c6:	4603      	mov	r3, r0
 80037c8:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80037ca:	7cfb      	ldrb	r3, [r7, #19]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d10c      	bne.n	80037ea <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80037da:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80037de:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80037e0:	68f8      	ldr	r0, [r7, #12]
 80037e2:	f000 f8bf 	bl	8003964 <RTC_ExitInitMode>
 80037e6:	4603      	mov	r3, r0
 80037e8:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80037ea:	7cfb      	ldrb	r3, [r7, #19]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d102      	bne.n	80037f6 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2201      	movs	r2, #1
 80037f4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	22ff      	movs	r2, #255	; 0xff
 80037fc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2200      	movs	r2, #0
 8003802:	771a      	strb	r2, [r3, #28]

  return status;
 8003804:	7cfb      	ldrb	r3, [r7, #19]
}
 8003806:	4618      	mov	r0, r3
 8003808:	371c      	adds	r7, #28
 800380a:	46bd      	mov	sp, r7
 800380c:	bd90      	pop	{r4, r7, pc}

0800380e <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800380e:	b580      	push	{r7, lr}
 8003810:	b086      	sub	sp, #24
 8003812:	af00      	add	r7, sp, #0
 8003814:	60f8      	str	r0, [r7, #12]
 8003816:	60b9      	str	r1, [r7, #8]
 8003818:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800381a:	2300      	movs	r3, #0
 800381c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003828:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800382c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	0c1b      	lsrs	r3, r3, #16
 8003832:	b2da      	uxtb	r2, r3
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	0a1b      	lsrs	r3, r3, #8
 800383c:	b2db      	uxtb	r3, r3
 800383e:	f003 031f 	and.w	r3, r3, #31
 8003842:	b2da      	uxtb	r2, r3
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	b2db      	uxtb	r3, r3
 800384c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003850:	b2da      	uxtb	r2, r3
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	0b5b      	lsrs	r3, r3, #13
 800385a:	b2db      	uxtb	r3, r3
 800385c:	f003 0307 	and.w	r3, r3, #7
 8003860:	b2da      	uxtb	r2, r3
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d11a      	bne.n	80038a2 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	78db      	ldrb	r3, [r3, #3]
 8003870:	4618      	mov	r0, r3
 8003872:	f000 f8b9 	bl	80039e8 <RTC_Bcd2ToByte>
 8003876:	4603      	mov	r3, r0
 8003878:	461a      	mov	r2, r3
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	785b      	ldrb	r3, [r3, #1]
 8003882:	4618      	mov	r0, r3
 8003884:	f000 f8b0 	bl	80039e8 <RTC_Bcd2ToByte>
 8003888:	4603      	mov	r3, r0
 800388a:	461a      	mov	r2, r3
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	789b      	ldrb	r3, [r3, #2]
 8003894:	4618      	mov	r0, r3
 8003896:	f000 f8a7 	bl	80039e8 <RTC_Bcd2ToByte>
 800389a:	4603      	mov	r3, r0
 800389c:	461a      	mov	r2, r3
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3718      	adds	r7, #24
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038b4:	2300      	movs	r3, #0
 80038b6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f64f 7257 	movw	r2, #65367	; 0xff57
 80038c0:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80038c2:	f7fd ff31 	bl	8001728 <HAL_GetTick>
 80038c6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80038c8:	e009      	b.n	80038de <HAL_RTC_WaitForSynchro+0x32>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80038ca:	f7fd ff2d 	bl	8001728 <HAL_GetTick>
 80038ce:	4602      	mov	r2, r0
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80038d8:	d901      	bls.n	80038de <HAL_RTC_WaitForSynchro+0x32>
    {
      return HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	e007      	b.n	80038ee <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	f003 0320 	and.w	r3, r3, #32
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d0ee      	beq.n	80038ca <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 80038ec:	2300      	movs	r3, #0
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3710      	adds	r7, #16
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}

080038f6 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80038f6:	b580      	push	{r7, lr}
 80038f8:	b084      	sub	sp, #16
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038fe:	2300      	movs	r3, #0
 8003900:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003902:	2300      	movs	r3, #0
 8003904:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003910:	2b00      	cmp	r3, #0
 8003912:	d122      	bne.n	800395a <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	68da      	ldr	r2, [r3, #12]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003922:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003924:	f7fd ff00 	bl	8001728 <HAL_GetTick>
 8003928:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800392a:	e00c      	b.n	8003946 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800392c:	f7fd fefc 	bl	8001728 <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800393a:	d904      	bls.n	8003946 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2204      	movs	r2, #4
 8003940:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003950:	2b00      	cmp	r3, #0
 8003952:	d102      	bne.n	800395a <RTC_EnterInitMode+0x64>
 8003954:	7bfb      	ldrb	r3, [r7, #15]
 8003956:	2b01      	cmp	r3, #1
 8003958:	d1e8      	bne.n	800392c <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800395a:	7bfb      	ldrb	r3, [r7, #15]
}
 800395c:	4618      	mov	r0, r3
 800395e:	3710      	adds	r7, #16
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}

08003964 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800396c:	2300      	movs	r3, #0
 800396e:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	68da      	ldr	r2, [r3, #12]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800397e:	60da      	str	r2, [r3, #12]

#if defined(RTC_CR_BYPSHAD)
  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	f003 0320 	and.w	r3, r3, #32
 800398a:	2b00      	cmp	r3, #0
 800398c:	d10a      	bne.n	80039a4 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f7ff ff8c 	bl	80038ac <HAL_RTC_WaitForSynchro>
 8003994:	4603      	mov	r3, r0
 8003996:	2b00      	cmp	r3, #0
 8003998:	d004      	beq.n	80039a4 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2204      	movs	r2, #4
 800399e:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	73fb      	strb	r3, [r7, #15]
    hrtc->State = HAL_RTC_STATE_ERROR;
    status = HAL_ERROR;
  }
#endif /* RTC_CR_BYPSHAD */

  return status;
 80039a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3710      	adds	r7, #16
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}

080039ae <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80039ae:	b480      	push	{r7}
 80039b0:	b085      	sub	sp, #20
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	4603      	mov	r3, r0
 80039b6:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80039b8:	2300      	movs	r3, #0
 80039ba:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80039bc:	e005      	b.n	80039ca <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	3301      	adds	r3, #1
 80039c2:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80039c4:	79fb      	ldrb	r3, [r7, #7]
 80039c6:	3b0a      	subs	r3, #10
 80039c8:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80039ca:	79fb      	ldrb	r3, [r7, #7]
 80039cc:	2b09      	cmp	r3, #9
 80039ce:	d8f6      	bhi.n	80039be <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	011b      	lsls	r3, r3, #4
 80039d6:	b2da      	uxtb	r2, r3
 80039d8:	79fb      	ldrb	r3, [r7, #7]
 80039da:	4313      	orrs	r3, r2
 80039dc:	b2db      	uxtb	r3, r3
}
 80039de:	4618      	mov	r0, r3
 80039e0:	3714      	adds	r7, #20
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bc80      	pop	{r7}
 80039e6:	4770      	bx	lr

080039e8 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b085      	sub	sp, #20
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	4603      	mov	r3, r0
 80039f0:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80039f2:	2300      	movs	r3, #0
 80039f4:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80039f6:	79fb      	ldrb	r3, [r7, #7]
 80039f8:	091b      	lsrs	r3, r3, #4
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	461a      	mov	r2, r3
 80039fe:	4613      	mov	r3, r2
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	4413      	add	r3, r2
 8003a04:	005b      	lsls	r3, r3, #1
 8003a06:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	b2da      	uxtb	r2, r3
 8003a0c:	79fb      	ldrb	r3, [r7, #7]
 8003a0e:	f003 030f 	and.w	r3, r3, #15
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	4413      	add	r3, r2
 8003a16:	b2db      	uxtb	r3, r3
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3714      	adds	r7, #20
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bc80      	pop	{r7}
 8003a20:	4770      	bx	lr

08003a22 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003a22:	b580      	push	{r7, lr}
 8003a24:	b082      	sub	sp, #8
 8003a26:	af00      	add	r7, sp, #0
 8003a28:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d101      	bne.n	8003a34 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e07b      	b.n	8003b2c <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx series.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d108      	bne.n	8003a4e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a44:	d009      	beq.n	8003a5a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	61da      	str	r2, [r3, #28]
 8003a4c:	e005      	b.n	8003a5a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2200      	movs	r2, #0
 8003a58:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d106      	bne.n	8003a7a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	f7fd fc49 	bl	800130c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2202      	movs	r2, #2
 8003a7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a90:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003aa2:	431a      	orrs	r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003aac:	431a      	orrs	r2, r3
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	431a      	orrs	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	695b      	ldr	r3, [r3, #20]
 8003abc:	f003 0301 	and.w	r3, r3, #1
 8003ac0:	431a      	orrs	r2, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003aca:	431a      	orrs	r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	69db      	ldr	r3, [r3, #28]
 8003ad0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003ad4:	431a      	orrs	r2, r3
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a1b      	ldr	r3, [r3, #32]
 8003ada:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ade:	ea42 0103 	orr.w	r1, r2, r3
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ae6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	430a      	orrs	r2, r1
 8003af0:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	699b      	ldr	r3, [r3, #24]
 8003af6:	0c1b      	lsrs	r3, r3, #16
 8003af8:	f003 0104 	and.w	r1, r3, #4
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b00:	f003 0210 	and.w	r2, r3, #16
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	430a      	orrs	r2, r1
 8003b0a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	69da      	ldr	r2, [r3, #28]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b1a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2201      	movs	r2, #1
 8003b26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003b2a:	2300      	movs	r3, #0
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3708      	adds	r7, #8
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b088      	sub	sp, #32
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	60f8      	str	r0, [r7, #12]
 8003b3c:	60b9      	str	r1, [r7, #8]
 8003b3e:	603b      	str	r3, [r7, #0]
 8003b40:	4613      	mov	r3, r2
 8003b42:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003b44:	2300      	movs	r3, #0
 8003b46:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d101      	bne.n	8003b56 <HAL_SPI_Transmit+0x22>
 8003b52:	2302      	movs	r3, #2
 8003b54:	e12d      	b.n	8003db2 <HAL_SPI_Transmit+0x27e>
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2201      	movs	r2, #1
 8003b5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b5e:	f7fd fde3 	bl	8001728 <HAL_GetTick>
 8003b62:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003b64:	88fb      	ldrh	r3, [r7, #6]
 8003b66:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d002      	beq.n	8003b7a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003b74:	2302      	movs	r3, #2
 8003b76:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003b78:	e116      	b.n	8003da8 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d002      	beq.n	8003b86 <HAL_SPI_Transmit+0x52>
 8003b80:	88fb      	ldrh	r3, [r7, #6]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d102      	bne.n	8003b8c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003b8a:	e10d      	b.n	8003da8 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2203      	movs	r2, #3
 8003b90:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2200      	movs	r2, #0
 8003b98:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	68ba      	ldr	r2, [r7, #8]
 8003b9e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	88fa      	ldrh	r2, [r7, #6]
 8003ba4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	88fa      	ldrh	r2, [r7, #6]
 8003baa:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bd2:	d10f      	bne.n	8003bf4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003be2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003bf2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bfe:	2b40      	cmp	r3, #64	; 0x40
 8003c00:	d007      	beq.n	8003c12 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c10:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c1a:	d14f      	bne.n	8003cbc <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d002      	beq.n	8003c2a <HAL_SPI_Transmit+0xf6>
 8003c24:	8afb      	ldrh	r3, [r7, #22]
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d142      	bne.n	8003cb0 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c2e:	881a      	ldrh	r2, [r3, #0]
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c3a:	1c9a      	adds	r2, r3, #2
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	3b01      	subs	r3, #1
 8003c48:	b29a      	uxth	r2, r3
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003c4e:	e02f      	b.n	8003cb0 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	f003 0302 	and.w	r3, r3, #2
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d112      	bne.n	8003c84 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c62:	881a      	ldrh	r2, [r3, #0]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c6e:	1c9a      	adds	r2, r3, #2
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	3b01      	subs	r3, #1
 8003c7c:	b29a      	uxth	r2, r3
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	86da      	strh	r2, [r3, #54]	; 0x36
 8003c82:	e015      	b.n	8003cb0 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c84:	f7fd fd50 	bl	8001728 <HAL_GetTick>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	69bb      	ldr	r3, [r7, #24]
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	683a      	ldr	r2, [r7, #0]
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d803      	bhi.n	8003c9c <HAL_SPI_Transmit+0x168>
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c9a:	d102      	bne.n	8003ca2 <HAL_SPI_Transmit+0x16e>
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d106      	bne.n	8003cb0 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003cae:	e07b      	b.n	8003da8 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1ca      	bne.n	8003c50 <HAL_SPI_Transmit+0x11c>
 8003cba:	e050      	b.n	8003d5e <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d002      	beq.n	8003cca <HAL_SPI_Transmit+0x196>
 8003cc4:	8afb      	ldrh	r3, [r7, #22]
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d144      	bne.n	8003d54 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	330c      	adds	r3, #12
 8003cd4:	7812      	ldrb	r2, [r2, #0]
 8003cd6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cdc:	1c5a      	adds	r2, r3, #1
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	3b01      	subs	r3, #1
 8003cea:	b29a      	uxth	r2, r3
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003cf0:	e030      	b.n	8003d54 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	f003 0302 	and.w	r3, r3, #2
 8003cfc:	2b02      	cmp	r3, #2
 8003cfe:	d113      	bne.n	8003d28 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	330c      	adds	r3, #12
 8003d0a:	7812      	ldrb	r2, [r2, #0]
 8003d0c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d12:	1c5a      	adds	r2, r3, #1
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	b29a      	uxth	r2, r3
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	86da      	strh	r2, [r3, #54]	; 0x36
 8003d26:	e015      	b.n	8003d54 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d28:	f7fd fcfe 	bl	8001728 <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	69bb      	ldr	r3, [r7, #24]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	683a      	ldr	r2, [r7, #0]
 8003d34:	429a      	cmp	r2, r3
 8003d36:	d803      	bhi.n	8003d40 <HAL_SPI_Transmit+0x20c>
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d3e:	d102      	bne.n	8003d46 <HAL_SPI_Transmit+0x212>
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d106      	bne.n	8003d54 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003d52:	e029      	b.n	8003da8 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d58:	b29b      	uxth	r3, r3
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d1c9      	bne.n	8003cf2 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d5e:	69ba      	ldr	r2, [r7, #24]
 8003d60:	6839      	ldr	r1, [r7, #0]
 8003d62:	68f8      	ldr	r0, [r7, #12]
 8003d64:	f000 f8b2 	bl	8003ecc <SPI_EndRxTxTransaction>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d002      	beq.n	8003d74 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2220      	movs	r2, #32
 8003d72:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d10a      	bne.n	8003d92 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	613b      	str	r3, [r7, #16]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	68db      	ldr	r3, [r3, #12]
 8003d86:	613b      	str	r3, [r7, #16]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	613b      	str	r3, [r7, #16]
 8003d90:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d002      	beq.n	8003da0 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	77fb      	strb	r3, [r7, #31]
 8003d9e:	e003      	b.n	8003da8 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2201      	movs	r2, #1
 8003da4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2200      	movs	r2, #0
 8003dac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003db0:	7ffb      	ldrb	r3, [r7, #31]
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3720      	adds	r7, #32
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
	...

08003dbc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b088      	sub	sp, #32
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	60f8      	str	r0, [r7, #12]
 8003dc4:	60b9      	str	r1, [r7, #8]
 8003dc6:	603b      	str	r3, [r7, #0]
 8003dc8:	4613      	mov	r3, r2
 8003dca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003dcc:	f7fd fcac 	bl	8001728 <HAL_GetTick>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dd4:	1a9b      	subs	r3, r3, r2
 8003dd6:	683a      	ldr	r2, [r7, #0]
 8003dd8:	4413      	add	r3, r2
 8003dda:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003ddc:	f7fd fca4 	bl	8001728 <HAL_GetTick>
 8003de0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003de2:	4b39      	ldr	r3, [pc, #228]	; (8003ec8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	015b      	lsls	r3, r3, #5
 8003de8:	0d1b      	lsrs	r3, r3, #20
 8003dea:	69fa      	ldr	r2, [r7, #28]
 8003dec:	fb02 f303 	mul.w	r3, r2, r3
 8003df0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003df2:	e054      	b.n	8003e9e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dfa:	d050      	beq.n	8003e9e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003dfc:	f7fd fc94 	bl	8001728 <HAL_GetTick>
 8003e00:	4602      	mov	r2, r0
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	69fa      	ldr	r2, [r7, #28]
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d902      	bls.n	8003e12 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003e0c:	69fb      	ldr	r3, [r7, #28]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d13d      	bne.n	8003e8e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	685a      	ldr	r2, [r3, #4]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003e20:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e2a:	d111      	bne.n	8003e50 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e34:	d004      	beq.n	8003e40 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e3e:	d107      	bne.n	8003e50 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e4e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e58:	d10f      	bne.n	8003e7a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e68:	601a      	str	r2, [r3, #0]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e78:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2200      	movs	r2, #0
 8003e86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003e8a:	2303      	movs	r3, #3
 8003e8c:	e017      	b.n	8003ebe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d101      	bne.n	8003e98 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003e94:	2300      	movs	r3, #0
 8003e96:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	3b01      	subs	r3, #1
 8003e9c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	689a      	ldr	r2, [r3, #8]
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	68ba      	ldr	r2, [r7, #8]
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	bf0c      	ite	eq
 8003eae:	2301      	moveq	r3, #1
 8003eb0:	2300      	movne	r3, #0
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	461a      	mov	r2, r3
 8003eb6:	79fb      	ldrb	r3, [r7, #7]
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d19b      	bne.n	8003df4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003ebc:	2300      	movs	r3, #0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3720      	adds	r7, #32
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	20000008 	.word	0x20000008

08003ecc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b088      	sub	sp, #32
 8003ed0:	af02      	add	r7, sp, #8
 8003ed2:	60f8      	str	r0, [r7, #12]
 8003ed4:	60b9      	str	r1, [r7, #8]
 8003ed6:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003ed8:	4b1b      	ldr	r3, [pc, #108]	; (8003f48 <SPI_EndRxTxTransaction+0x7c>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a1b      	ldr	r2, [pc, #108]	; (8003f4c <SPI_EndRxTxTransaction+0x80>)
 8003ede:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee2:	0d5b      	lsrs	r3, r3, #21
 8003ee4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003ee8:	fb02 f303 	mul.w	r3, r2, r3
 8003eec:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ef6:	d112      	bne.n	8003f1e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	9300      	str	r3, [sp, #0]
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	2200      	movs	r2, #0
 8003f00:	2180      	movs	r1, #128	; 0x80
 8003f02:	68f8      	ldr	r0, [r7, #12]
 8003f04:	f7ff ff5a 	bl	8003dbc <SPI_WaitFlagStateUntilTimeout>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d016      	beq.n	8003f3c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f12:	f043 0220 	orr.w	r2, r3, #32
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e00f      	b.n	8003f3e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d00a      	beq.n	8003f3a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	3b01      	subs	r3, #1
 8003f28:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f34:	2b80      	cmp	r3, #128	; 0x80
 8003f36:	d0f2      	beq.n	8003f1e <SPI_EndRxTxTransaction+0x52>
 8003f38:	e000      	b.n	8003f3c <SPI_EndRxTxTransaction+0x70>
        break;
 8003f3a:	bf00      	nop
  }

  return HAL_OK;
 8003f3c:	2300      	movs	r3, #0
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3718      	adds	r7, #24
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	20000008 	.word	0x20000008
 8003f4c:	165e9f81 	.word	0x165e9f81

08003f50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b082      	sub	sp, #8
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d101      	bne.n	8003f62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e031      	b.n	8003fc6 <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003f68:	b2db      	uxtb	r3, r3
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d106      	bne.n	8003f7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f7fd fa0c 	bl	8001394 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2202      	movs	r2, #2
 8003f80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	3304      	adds	r3, #4
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	4610      	mov	r0, r2
 8003f90:	f000 fc16 	bl	80047c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8003fc4:	2300      	movs	r3, #0
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3708      	adds	r7, #8
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
	...

08003fd0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b085      	sub	sp, #20
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d001      	beq.n	8003fe8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e032      	b.n	800404e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2202      	movs	r2, #2
 8003fec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ff8:	d00e      	beq.n	8004018 <HAL_TIM_Base_Start+0x48>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a16      	ldr	r2, [pc, #88]	; (8004058 <HAL_TIM_Base_Start+0x88>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d009      	beq.n	8004018 <HAL_TIM_Base_Start+0x48>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a14      	ldr	r2, [pc, #80]	; (800405c <HAL_TIM_Base_Start+0x8c>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d004      	beq.n	8004018 <HAL_TIM_Base_Start+0x48>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a13      	ldr	r2, [pc, #76]	; (8004060 <HAL_TIM_Base_Start+0x90>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d111      	bne.n	800403c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	f003 0307 	and.w	r3, r3, #7
 8004022:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2b06      	cmp	r3, #6
 8004028:	d010      	beq.n	800404c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f042 0201 	orr.w	r2, r2, #1
 8004038:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800403a:	e007      	b.n	800404c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f042 0201 	orr.w	r2, r2, #1
 800404a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3714      	adds	r7, #20
 8004052:	46bd      	mov	sp, r7
 8004054:	bc80      	pop	{r7}
 8004056:	4770      	bx	lr
 8004058:	40000400 	.word	0x40000400
 800405c:	40000800 	.word	0x40000800
 8004060:	40010800 	.word	0x40010800

08004064 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d101      	bne.n	8004076 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e031      	b.n	80040da <HAL_TIM_PWM_Init+0x76>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800407c:	b2db      	uxtb	r3, r3
 800407e:	2b00      	cmp	r3, #0
 8004080:	d106      	bne.n	8004090 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f000 f829 	bl	80040e2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2202      	movs	r2, #2
 8004094:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	3304      	adds	r3, #4
 80040a0:	4619      	mov	r1, r3
 80040a2:	4610      	mov	r0, r2
 80040a4:	f000 fb8c 	bl	80047c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80040d8:	2300      	movs	r3, #0
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3708      	adds	r7, #8
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}

080040e2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80040e2:	b480      	push	{r7}
 80040e4:	b083      	sub	sp, #12
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80040ea:	bf00      	nop
 80040ec:	370c      	adds	r7, #12
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bc80      	pop	{r7}
 80040f2:	4770      	bx	lr

080040f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b084      	sub	sp, #16
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d109      	bne.n	8004118 <HAL_TIM_PWM_Start+0x24>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800410a:	b2db      	uxtb	r3, r3
 800410c:	2b01      	cmp	r3, #1
 800410e:	bf14      	ite	ne
 8004110:	2301      	movne	r3, #1
 8004112:	2300      	moveq	r3, #0
 8004114:	b2db      	uxtb	r3, r3
 8004116:	e022      	b.n	800415e <HAL_TIM_PWM_Start+0x6a>
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	2b04      	cmp	r3, #4
 800411c:	d109      	bne.n	8004132 <HAL_TIM_PWM_Start+0x3e>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8004124:	b2db      	uxtb	r3, r3
 8004126:	2b01      	cmp	r3, #1
 8004128:	bf14      	ite	ne
 800412a:	2301      	movne	r3, #1
 800412c:	2300      	moveq	r3, #0
 800412e:	b2db      	uxtb	r3, r3
 8004130:	e015      	b.n	800415e <HAL_TIM_PWM_Start+0x6a>
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	2b08      	cmp	r3, #8
 8004136:	d109      	bne.n	800414c <HAL_TIM_PWM_Start+0x58>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800413e:	b2db      	uxtb	r3, r3
 8004140:	2b01      	cmp	r3, #1
 8004142:	bf14      	ite	ne
 8004144:	2301      	movne	r3, #1
 8004146:	2300      	moveq	r3, #0
 8004148:	b2db      	uxtb	r3, r3
 800414a:	e008      	b.n	800415e <HAL_TIM_PWM_Start+0x6a>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004152:	b2db      	uxtb	r3, r3
 8004154:	2b01      	cmp	r3, #1
 8004156:	bf14      	ite	ne
 8004158:	2301      	movne	r3, #1
 800415a:	2300      	moveq	r3, #0
 800415c:	b2db      	uxtb	r3, r3
 800415e:	2b00      	cmp	r3, #0
 8004160:	d001      	beq.n	8004166 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e051      	b.n	800420a <HAL_TIM_PWM_Start+0x116>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d104      	bne.n	8004176 <HAL_TIM_PWM_Start+0x82>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2202      	movs	r2, #2
 8004170:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8004174:	e013      	b.n	800419e <HAL_TIM_PWM_Start+0xaa>
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	2b04      	cmp	r3, #4
 800417a:	d104      	bne.n	8004186 <HAL_TIM_PWM_Start+0x92>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2202      	movs	r2, #2
 8004180:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8004184:	e00b      	b.n	800419e <HAL_TIM_PWM_Start+0xaa>
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	2b08      	cmp	r3, #8
 800418a:	d104      	bne.n	8004196 <HAL_TIM_PWM_Start+0xa2>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2202      	movs	r2, #2
 8004190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004194:	e003      	b.n	800419e <HAL_TIM_PWM_Start+0xaa>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2202      	movs	r2, #2
 800419a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	2201      	movs	r2, #1
 80041a4:	6839      	ldr	r1, [r7, #0]
 80041a6:	4618      	mov	r0, r3
 80041a8:	f000 fd05 	bl	8004bb6 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041b4:	d00e      	beq.n	80041d4 <HAL_TIM_PWM_Start+0xe0>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a16      	ldr	r2, [pc, #88]	; (8004214 <HAL_TIM_PWM_Start+0x120>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d009      	beq.n	80041d4 <HAL_TIM_PWM_Start+0xe0>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a14      	ldr	r2, [pc, #80]	; (8004218 <HAL_TIM_PWM_Start+0x124>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d004      	beq.n	80041d4 <HAL_TIM_PWM_Start+0xe0>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a13      	ldr	r2, [pc, #76]	; (800421c <HAL_TIM_PWM_Start+0x128>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d111      	bne.n	80041f8 <HAL_TIM_PWM_Start+0x104>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	f003 0307 	and.w	r3, r3, #7
 80041de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2b06      	cmp	r3, #6
 80041e4:	d010      	beq.n	8004208 <HAL_TIM_PWM_Start+0x114>
    {
      __HAL_TIM_ENABLE(htim);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f042 0201 	orr.w	r2, r2, #1
 80041f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041f6:	e007      	b.n	8004208 <HAL_TIM_PWM_Start+0x114>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f042 0201 	orr.w	r2, r2, #1
 8004206:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004208:	2300      	movs	r3, #0
}
 800420a:	4618      	mov	r0, r3
 800420c:	3710      	adds	r7, #16
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
 8004212:	bf00      	nop
 8004214:	40000400 	.word	0x40000400
 8004218:	40000800 	.word	0x40000800
 800421c:	40010800 	.word	0x40010800

08004220 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2200      	movs	r2, #0
 8004230:	6839      	ldr	r1, [r7, #0]
 8004232:	4618      	mov	r0, r3
 8004234:	f000 fcbf 	bl	8004bb6 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	6a1a      	ldr	r2, [r3, #32]
 800423e:	f241 1311 	movw	r3, #4369	; 0x1111
 8004242:	4013      	ands	r3, r2
 8004244:	2b00      	cmp	r3, #0
 8004246:	d107      	bne.n	8004258 <HAL_TIM_PWM_Stop+0x38>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f022 0201 	bic.w	r2, r2, #1
 8004256:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d104      	bne.n	8004268 <HAL_TIM_PWM_Stop+0x48>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2201      	movs	r2, #1
 8004262:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8004266:	e013      	b.n	8004290 <HAL_TIM_PWM_Stop+0x70>
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	2b04      	cmp	r3, #4
 800426c:	d104      	bne.n	8004278 <HAL_TIM_PWM_Stop+0x58>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2201      	movs	r2, #1
 8004272:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8004276:	e00b      	b.n	8004290 <HAL_TIM_PWM_Stop+0x70>
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	2b08      	cmp	r3, #8
 800427c:	d104      	bne.n	8004288 <HAL_TIM_PWM_Stop+0x68>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2201      	movs	r2, #1
 8004282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004286:	e003      	b.n	8004290 <HAL_TIM_PWM_Stop+0x70>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2201      	movs	r2, #1
 800428c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004290:	2300      	movs	r3, #0
}
 8004292:	4618      	mov	r0, r3
 8004294:	3708      	adds	r7, #8
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}

0800429a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800429a:	b580      	push	{r7, lr}
 800429c:	b082      	sub	sp, #8
 800429e:	af00      	add	r7, sp, #0
 80042a0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	691b      	ldr	r3, [r3, #16]
 80042a8:	f003 0302 	and.w	r3, r3, #2
 80042ac:	2b02      	cmp	r3, #2
 80042ae:	d122      	bne.n	80042f6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	f003 0302 	and.w	r3, r3, #2
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d11b      	bne.n	80042f6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f06f 0202 	mvn.w	r2, #2
 80042c6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	699b      	ldr	r3, [r3, #24]
 80042d4:	f003 0303 	and.w	r3, r3, #3
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d003      	beq.n	80042e4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f000 fa54 	bl	800478a <HAL_TIM_IC_CaptureCallback>
 80042e2:	e005      	b.n	80042f0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f000 fa47 	bl	8004778 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f000 fa56 	bl	800479c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2200      	movs	r2, #0
 80042f4:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	691b      	ldr	r3, [r3, #16]
 80042fc:	f003 0304 	and.w	r3, r3, #4
 8004300:	2b04      	cmp	r3, #4
 8004302:	d122      	bne.n	800434a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	f003 0304 	and.w	r3, r3, #4
 800430e:	2b04      	cmp	r3, #4
 8004310:	d11b      	bne.n	800434a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f06f 0204 	mvn.w	r2, #4
 800431a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2202      	movs	r2, #2
 8004320:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	699b      	ldr	r3, [r3, #24]
 8004328:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800432c:	2b00      	cmp	r3, #0
 800432e:	d003      	beq.n	8004338 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	f000 fa2a 	bl	800478a <HAL_TIM_IC_CaptureCallback>
 8004336:	e005      	b.n	8004344 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f000 fa1d 	bl	8004778 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f000 fa2c 	bl	800479c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	691b      	ldr	r3, [r3, #16]
 8004350:	f003 0308 	and.w	r3, r3, #8
 8004354:	2b08      	cmp	r3, #8
 8004356:	d122      	bne.n	800439e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	68db      	ldr	r3, [r3, #12]
 800435e:	f003 0308 	and.w	r3, r3, #8
 8004362:	2b08      	cmp	r3, #8
 8004364:	d11b      	bne.n	800439e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f06f 0208 	mvn.w	r2, #8
 800436e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2204      	movs	r2, #4
 8004374:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	69db      	ldr	r3, [r3, #28]
 800437c:	f003 0303 	and.w	r3, r3, #3
 8004380:	2b00      	cmp	r3, #0
 8004382:	d003      	beq.n	800438c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f000 fa00 	bl	800478a <HAL_TIM_IC_CaptureCallback>
 800438a:	e005      	b.n	8004398 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	f000 f9f3 	bl	8004778 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f000 fa02 	bl	800479c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	691b      	ldr	r3, [r3, #16]
 80043a4:	f003 0310 	and.w	r3, r3, #16
 80043a8:	2b10      	cmp	r3, #16
 80043aa:	d122      	bne.n	80043f2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	68db      	ldr	r3, [r3, #12]
 80043b2:	f003 0310 	and.w	r3, r3, #16
 80043b6:	2b10      	cmp	r3, #16
 80043b8:	d11b      	bne.n	80043f2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f06f 0210 	mvn.w	r2, #16
 80043c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2208      	movs	r2, #8
 80043c8:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	69db      	ldr	r3, [r3, #28]
 80043d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d003      	beq.n	80043e0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f000 f9d6 	bl	800478a <HAL_TIM_IC_CaptureCallback>
 80043de:	e005      	b.n	80043ec <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f000 f9c9 	bl	8004778 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f000 f9d8 	bl	800479c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2200      	movs	r2, #0
 80043f0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	691b      	ldr	r3, [r3, #16]
 80043f8:	f003 0301 	and.w	r3, r3, #1
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d10e      	bne.n	800441e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	68db      	ldr	r3, [r3, #12]
 8004406:	f003 0301 	and.w	r3, r3, #1
 800440a:	2b01      	cmp	r3, #1
 800440c:	d107      	bne.n	800441e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f06f 0201 	mvn.w	r2, #1
 8004416:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	f000 f9a4 	bl	8004766 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	691b      	ldr	r3, [r3, #16]
 8004424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004428:	2b40      	cmp	r3, #64	; 0x40
 800442a:	d10e      	bne.n	800444a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004436:	2b40      	cmp	r3, #64	; 0x40
 8004438:	d107      	bne.n	800444a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004442:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f000 f9b2 	bl	80047ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800444a:	bf00      	nop
 800444c:	3708      	adds	r7, #8
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}
	...

08004454 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b086      	sub	sp, #24
 8004458:	af00      	add	r7, sp, #0
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	60b9      	str	r1, [r7, #8]
 800445e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004460:	2300      	movs	r3, #0
 8004462:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800446a:	2b01      	cmp	r3, #1
 800446c:	d101      	bne.n	8004472 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800446e:	2302      	movs	r3, #2
 8004470:	e0ae      	b.n	80045d0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2201      	movs	r2, #1
 8004476:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  switch (Channel)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2b0c      	cmp	r3, #12
 800447e:	f200 809f 	bhi.w	80045c0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004482:	a201      	add	r2, pc, #4	; (adr r2, 8004488 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004488:	080044bd 	.word	0x080044bd
 800448c:	080045c1 	.word	0x080045c1
 8004490:	080045c1 	.word	0x080045c1
 8004494:	080045c1 	.word	0x080045c1
 8004498:	080044fd 	.word	0x080044fd
 800449c:	080045c1 	.word	0x080045c1
 80044a0:	080045c1 	.word	0x080045c1
 80044a4:	080045c1 	.word	0x080045c1
 80044a8:	0800453f 	.word	0x0800453f
 80044ac:	080045c1 	.word	0x080045c1
 80044b0:	080045c1 	.word	0x080045c1
 80044b4:	080045c1 	.word	0x080045c1
 80044b8:	0800457f 	.word	0x0800457f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	68b9      	ldr	r1, [r7, #8]
 80044c2:	4618      	mov	r0, r3
 80044c4:	f000 f9ec 	bl	80048a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	699a      	ldr	r2, [r3, #24]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f042 0208 	orr.w	r2, r2, #8
 80044d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	699a      	ldr	r2, [r3, #24]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f022 0204 	bic.w	r2, r2, #4
 80044e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	6999      	ldr	r1, [r3, #24]
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	68da      	ldr	r2, [r3, #12]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	430a      	orrs	r2, r1
 80044f8:	619a      	str	r2, [r3, #24]
      break;
 80044fa:	e064      	b.n	80045c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	68b9      	ldr	r1, [r7, #8]
 8004502:	4618      	mov	r0, r3
 8004504:	f000 fa08 	bl	8004918 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	699a      	ldr	r2, [r3, #24]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004516:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	699a      	ldr	r2, [r3, #24]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004526:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	6999      	ldr	r1, [r3, #24]
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	021a      	lsls	r2, r3, #8
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	430a      	orrs	r2, r1
 800453a:	619a      	str	r2, [r3, #24]
      break;
 800453c:	e043      	b.n	80045c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	68b9      	ldr	r1, [r7, #8]
 8004544:	4618      	mov	r0, r3
 8004546:	f000 fa25 	bl	8004994 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	69da      	ldr	r2, [r3, #28]
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f042 0208 	orr.w	r2, r2, #8
 8004558:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	69da      	ldr	r2, [r3, #28]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f022 0204 	bic.w	r2, r2, #4
 8004568:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	69d9      	ldr	r1, [r3, #28]
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	68da      	ldr	r2, [r3, #12]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	430a      	orrs	r2, r1
 800457a:	61da      	str	r2, [r3, #28]
      break;
 800457c:	e023      	b.n	80045c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	68b9      	ldr	r1, [r7, #8]
 8004584:	4618      	mov	r0, r3
 8004586:	f000 fa42 	bl	8004a0e <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	69da      	ldr	r2, [r3, #28]
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004598:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	69da      	ldr	r2, [r3, #28]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	69d9      	ldr	r1, [r3, #28]
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	021a      	lsls	r2, r3, #8
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	430a      	orrs	r2, r1
 80045bc:	61da      	str	r2, [r3, #28]
      break;
 80045be:	e002      	b.n	80045c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	75fb      	strb	r3, [r7, #23]
      break;
 80045c4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2200      	movs	r2, #0
 80045ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 80045ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3718      	adds	r7, #24
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b084      	sub	sp, #16
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045e2:	2300      	movs	r3, #0
 80045e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d101      	bne.n	80045f4 <HAL_TIM_ConfigClockSource+0x1c>
 80045f0:	2302      	movs	r3, #2
 80045f2:	e0b4      	b.n	800475e <HAL_TIM_ConfigClockSource+0x186>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2201      	movs	r2, #1
 80045f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2202      	movs	r2, #2
 8004600:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004612:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800461a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	68ba      	ldr	r2, [r7, #8]
 8004622:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800462c:	d03e      	beq.n	80046ac <HAL_TIM_ConfigClockSource+0xd4>
 800462e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004632:	f200 8087 	bhi.w	8004744 <HAL_TIM_ConfigClockSource+0x16c>
 8004636:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800463a:	f000 8086 	beq.w	800474a <HAL_TIM_ConfigClockSource+0x172>
 800463e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004642:	d87f      	bhi.n	8004744 <HAL_TIM_ConfigClockSource+0x16c>
 8004644:	2b70      	cmp	r3, #112	; 0x70
 8004646:	d01a      	beq.n	800467e <HAL_TIM_ConfigClockSource+0xa6>
 8004648:	2b70      	cmp	r3, #112	; 0x70
 800464a:	d87b      	bhi.n	8004744 <HAL_TIM_ConfigClockSource+0x16c>
 800464c:	2b60      	cmp	r3, #96	; 0x60
 800464e:	d050      	beq.n	80046f2 <HAL_TIM_ConfigClockSource+0x11a>
 8004650:	2b60      	cmp	r3, #96	; 0x60
 8004652:	d877      	bhi.n	8004744 <HAL_TIM_ConfigClockSource+0x16c>
 8004654:	2b50      	cmp	r3, #80	; 0x50
 8004656:	d03c      	beq.n	80046d2 <HAL_TIM_ConfigClockSource+0xfa>
 8004658:	2b50      	cmp	r3, #80	; 0x50
 800465a:	d873      	bhi.n	8004744 <HAL_TIM_ConfigClockSource+0x16c>
 800465c:	2b40      	cmp	r3, #64	; 0x40
 800465e:	d058      	beq.n	8004712 <HAL_TIM_ConfigClockSource+0x13a>
 8004660:	2b40      	cmp	r3, #64	; 0x40
 8004662:	d86f      	bhi.n	8004744 <HAL_TIM_ConfigClockSource+0x16c>
 8004664:	2b30      	cmp	r3, #48	; 0x30
 8004666:	d064      	beq.n	8004732 <HAL_TIM_ConfigClockSource+0x15a>
 8004668:	2b30      	cmp	r3, #48	; 0x30
 800466a:	d86b      	bhi.n	8004744 <HAL_TIM_ConfigClockSource+0x16c>
 800466c:	2b20      	cmp	r3, #32
 800466e:	d060      	beq.n	8004732 <HAL_TIM_ConfigClockSource+0x15a>
 8004670:	2b20      	cmp	r3, #32
 8004672:	d867      	bhi.n	8004744 <HAL_TIM_ConfigClockSource+0x16c>
 8004674:	2b00      	cmp	r3, #0
 8004676:	d05c      	beq.n	8004732 <HAL_TIM_ConfigClockSource+0x15a>
 8004678:	2b10      	cmp	r3, #16
 800467a:	d05a      	beq.n	8004732 <HAL_TIM_ConfigClockSource+0x15a>
 800467c:	e062      	b.n	8004744 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800468e:	f000 fa73 	bl	8004b78 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80046a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	68ba      	ldr	r2, [r7, #8]
 80046a8:	609a      	str	r2, [r3, #8]
      break;
 80046aa:	e04f      	b.n	800474c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80046bc:	f000 fa5c 	bl	8004b78 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	689a      	ldr	r2, [r3, #8]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046ce:	609a      	str	r2, [r3, #8]
      break;
 80046d0:	e03c      	b.n	800474c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046de:	461a      	mov	r2, r3
 80046e0:	f000 f9d3 	bl	8004a8a <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2150      	movs	r1, #80	; 0x50
 80046ea:	4618      	mov	r0, r3
 80046ec:	f000 fa2a 	bl	8004b44 <TIM_ITRx_SetConfig>
      break;
 80046f0:	e02c      	b.n	800474c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80046fe:	461a      	mov	r2, r3
 8004700:	f000 f9f1 	bl	8004ae6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2160      	movs	r1, #96	; 0x60
 800470a:	4618      	mov	r0, r3
 800470c:	f000 fa1a 	bl	8004b44 <TIM_ITRx_SetConfig>
      break;
 8004710:	e01c      	b.n	800474c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800471e:	461a      	mov	r2, r3
 8004720:	f000 f9b3 	bl	8004a8a <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	2140      	movs	r1, #64	; 0x40
 800472a:	4618      	mov	r0, r3
 800472c:	f000 fa0a 	bl	8004b44 <TIM_ITRx_SetConfig>
      break;
 8004730:	e00c      	b.n	800474c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4619      	mov	r1, r3
 800473c:	4610      	mov	r0, r2
 800473e:	f000 fa01 	bl	8004b44 <TIM_ITRx_SetConfig>
      break;
 8004742:	e003      	b.n	800474c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	73fb      	strb	r3, [r7, #15]
      break;
 8004748:	e000      	b.n	800474c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800474a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2200      	movs	r2, #0
 8004758:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 800475c:	7bfb      	ldrb	r3, [r7, #15]
}
 800475e:	4618      	mov	r0, r3
 8004760:	3710      	adds	r7, #16
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}

08004766 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004766:	b480      	push	{r7}
 8004768:	b083      	sub	sp, #12
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800476e:	bf00      	nop
 8004770:	370c      	adds	r7, #12
 8004772:	46bd      	mov	sp, r7
 8004774:	bc80      	pop	{r7}
 8004776:	4770      	bx	lr

08004778 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004778:	b480      	push	{r7}
 800477a:	b083      	sub	sp, #12
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004780:	bf00      	nop
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	bc80      	pop	{r7}
 8004788:	4770      	bx	lr

0800478a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800478a:	b480      	push	{r7}
 800478c:	b083      	sub	sp, #12
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004792:	bf00      	nop
 8004794:	370c      	adds	r7, #12
 8004796:	46bd      	mov	sp, r7
 8004798:	bc80      	pop	{r7}
 800479a:	4770      	bx	lr

0800479c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047a4:	bf00      	nop
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bc80      	pop	{r7}
 80047ac:	4770      	bx	lr

080047ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047ae:	b480      	push	{r7}
 80047b0:	b083      	sub	sp, #12
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047b6:	bf00      	nop
 80047b8:	370c      	adds	r7, #12
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bc80      	pop	{r7}
 80047be:	4770      	bx	lr

080047c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b085      	sub	sp, #20
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047d6:	d00f      	beq.n	80047f8 <TIM_Base_SetConfig+0x38>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	4a2b      	ldr	r2, [pc, #172]	; (8004888 <TIM_Base_SetConfig+0xc8>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d00b      	beq.n	80047f8 <TIM_Base_SetConfig+0x38>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a2a      	ldr	r2, [pc, #168]	; (800488c <TIM_Base_SetConfig+0xcc>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d007      	beq.n	80047f8 <TIM_Base_SetConfig+0x38>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a29      	ldr	r2, [pc, #164]	; (8004890 <TIM_Base_SetConfig+0xd0>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d003      	beq.n	80047f8 <TIM_Base_SetConfig+0x38>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a28      	ldr	r2, [pc, #160]	; (8004894 <TIM_Base_SetConfig+0xd4>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d108      	bne.n	800480a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	68fa      	ldr	r2, [r7, #12]
 8004806:	4313      	orrs	r3, r2
 8004808:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004810:	d017      	beq.n	8004842 <TIM_Base_SetConfig+0x82>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	4a1c      	ldr	r2, [pc, #112]	; (8004888 <TIM_Base_SetConfig+0xc8>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d013      	beq.n	8004842 <TIM_Base_SetConfig+0x82>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4a1b      	ldr	r2, [pc, #108]	; (800488c <TIM_Base_SetConfig+0xcc>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d00f      	beq.n	8004842 <TIM_Base_SetConfig+0x82>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4a1a      	ldr	r2, [pc, #104]	; (8004890 <TIM_Base_SetConfig+0xd0>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d00b      	beq.n	8004842 <TIM_Base_SetConfig+0x82>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a19      	ldr	r2, [pc, #100]	; (8004894 <TIM_Base_SetConfig+0xd4>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d007      	beq.n	8004842 <TIM_Base_SetConfig+0x82>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a18      	ldr	r2, [pc, #96]	; (8004898 <TIM_Base_SetConfig+0xd8>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d003      	beq.n	8004842 <TIM_Base_SetConfig+0x82>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a17      	ldr	r2, [pc, #92]	; (800489c <TIM_Base_SetConfig+0xdc>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d108      	bne.n	8004854 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004848:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	68fa      	ldr	r2, [r7, #12]
 8004850:	4313      	orrs	r3, r2
 8004852:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	691b      	ldr	r3, [r3, #16]
 800485e:	4313      	orrs	r3, r2
 8004860:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	68fa      	ldr	r2, [r7, #12]
 8004866:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	689a      	ldr	r2, [r3, #8]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	615a      	str	r2, [r3, #20]
}
 800487e:	bf00      	nop
 8004880:	3714      	adds	r7, #20
 8004882:	46bd      	mov	sp, r7
 8004884:	bc80      	pop	{r7}
 8004886:	4770      	bx	lr
 8004888:	40000400 	.word	0x40000400
 800488c:	40000800 	.word	0x40000800
 8004890:	40000c00 	.word	0x40000c00
 8004894:	40010800 	.word	0x40010800
 8004898:	40010c00 	.word	0x40010c00
 800489c:	40011000 	.word	0x40011000

080048a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b087      	sub	sp, #28
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6a1b      	ldr	r3, [r3, #32]
 80048ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6a1b      	ldr	r3, [r3, #32]
 80048b4:	f023 0201 	bic.w	r2, r3, #1
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	699b      	ldr	r3, [r3, #24]
 80048c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f023 0303 	bic.w	r3, r3, #3
 80048d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	68fa      	ldr	r2, [r7, #12]
 80048de:	4313      	orrs	r3, r2
 80048e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	f023 0302 	bic.w	r3, r3, #2
 80048e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	697a      	ldr	r2, [r7, #20]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	693a      	ldr	r2, [r7, #16]
 80048f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	68fa      	ldr	r2, [r7, #12]
 80048fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	685a      	ldr	r2, [r3, #4]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	697a      	ldr	r2, [r7, #20]
 800490c:	621a      	str	r2, [r3, #32]
}
 800490e:	bf00      	nop
 8004910:	371c      	adds	r7, #28
 8004912:	46bd      	mov	sp, r7
 8004914:	bc80      	pop	{r7}
 8004916:	4770      	bx	lr

08004918 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004918:	b480      	push	{r7}
 800491a:	b087      	sub	sp, #28
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
 8004920:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6a1b      	ldr	r3, [r3, #32]
 800492c:	f023 0210 	bic.w	r2, r3, #16
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	699b      	ldr	r3, [r3, #24]
 800493e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004946:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800494e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	021b      	lsls	r3, r3, #8
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	4313      	orrs	r3, r2
 800495a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	f023 0320 	bic.w	r3, r3, #32
 8004962:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	011b      	lsls	r3, r3, #4
 800496a:	697a      	ldr	r2, [r7, #20]
 800496c:	4313      	orrs	r3, r2
 800496e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	693a      	ldr	r2, [r7, #16]
 8004974:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	68fa      	ldr	r2, [r7, #12]
 800497a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	685a      	ldr	r2, [r3, #4]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	697a      	ldr	r2, [r7, #20]
 8004988:	621a      	str	r2, [r3, #32]
}
 800498a:	bf00      	nop
 800498c:	371c      	adds	r7, #28
 800498e:	46bd      	mov	sp, r7
 8004990:	bc80      	pop	{r7}
 8004992:	4770      	bx	lr

08004994 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004994:	b480      	push	{r7}
 8004996:	b087      	sub	sp, #28
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6a1b      	ldr	r3, [r3, #32]
 80049a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6a1b      	ldr	r3, [r3, #32]
 80049a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	69db      	ldr	r3, [r3, #28]
 80049ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f023 0303 	bic.w	r3, r3, #3
 80049ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68fa      	ldr	r2, [r7, #12]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80049dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	021b      	lsls	r3, r3, #8
 80049e4:	697a      	ldr	r2, [r7, #20]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	693a      	ldr	r2, [r7, #16]
 80049ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	68fa      	ldr	r2, [r7, #12]
 80049f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	685a      	ldr	r2, [r3, #4]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	697a      	ldr	r2, [r7, #20]
 8004a02:	621a      	str	r2, [r3, #32]
}
 8004a04:	bf00      	nop
 8004a06:	371c      	adds	r7, #28
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bc80      	pop	{r7}
 8004a0c:	4770      	bx	lr

08004a0e <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a0e:	b480      	push	{r7}
 8004a10:	b087      	sub	sp, #28
 8004a12:	af00      	add	r7, sp, #0
 8004a14:	6078      	str	r0, [r7, #4]
 8004a16:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6a1b      	ldr	r3, [r3, #32]
 8004a1c:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a1b      	ldr	r3, [r3, #32]
 8004a22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	69db      	ldr	r3, [r3, #28]
 8004a34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a3c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a44:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	021b      	lsls	r3, r3, #8
 8004a4c:	68fa      	ldr	r2, [r7, #12]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	031b      	lsls	r3, r3, #12
 8004a60:	697a      	ldr	r2, [r7, #20]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	693a      	ldr	r2, [r7, #16]
 8004a6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	68fa      	ldr	r2, [r7, #12]
 8004a70:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	685a      	ldr	r2, [r3, #4]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	697a      	ldr	r2, [r7, #20]
 8004a7e:	621a      	str	r2, [r3, #32]
}
 8004a80:	bf00      	nop
 8004a82:	371c      	adds	r7, #28
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bc80      	pop	{r7}
 8004a88:	4770      	bx	lr

08004a8a <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a8a:	b480      	push	{r7}
 8004a8c:	b087      	sub	sp, #28
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	60f8      	str	r0, [r7, #12]
 8004a92:	60b9      	str	r1, [r7, #8]
 8004a94:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	6a1b      	ldr	r3, [r3, #32]
 8004a9a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6a1b      	ldr	r3, [r3, #32]
 8004aa0:	f023 0201 	bic.w	r2, r3, #1
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	699b      	ldr	r3, [r3, #24]
 8004aac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ab4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	011b      	lsls	r3, r3, #4
 8004aba:	693a      	ldr	r2, [r7, #16]
 8004abc:	4313      	orrs	r3, r2
 8004abe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	f023 030a 	bic.w	r3, r3, #10
 8004ac6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ac8:	697a      	ldr	r2, [r7, #20]
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	4313      	orrs	r3, r2
 8004ace:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	693a      	ldr	r2, [r7, #16]
 8004ad4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	697a      	ldr	r2, [r7, #20]
 8004ada:	621a      	str	r2, [r3, #32]
}
 8004adc:	bf00      	nop
 8004ade:	371c      	adds	r7, #28
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bc80      	pop	{r7}
 8004ae4:	4770      	bx	lr

08004ae6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ae6:	b480      	push	{r7}
 8004ae8:	b087      	sub	sp, #28
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	60f8      	str	r0, [r7, #12]
 8004aee:	60b9      	str	r1, [r7, #8]
 8004af0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	6a1b      	ldr	r3, [r3, #32]
 8004af6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6a1b      	ldr	r3, [r3, #32]
 8004afc:	f023 0210 	bic.w	r2, r3, #16
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	699b      	ldr	r3, [r3, #24]
 8004b08:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	031b      	lsls	r3, r3, #12
 8004b16:	693a      	ldr	r2, [r7, #16]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b22:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	011b      	lsls	r3, r3, #4
 8004b28:	697a      	ldr	r2, [r7, #20]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	693a      	ldr	r2, [r7, #16]
 8004b32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	697a      	ldr	r2, [r7, #20]
 8004b38:	621a      	str	r2, [r3, #32]
}
 8004b3a:	bf00      	nop
 8004b3c:	371c      	adds	r7, #28
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bc80      	pop	{r7}
 8004b42:	4770      	bx	lr

08004b44 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b085      	sub	sp, #20
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b5a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b5c:	683a      	ldr	r2, [r7, #0]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	4313      	orrs	r3, r2
 8004b62:	f043 0307 	orr.w	r3, r3, #7
 8004b66:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	68fa      	ldr	r2, [r7, #12]
 8004b6c:	609a      	str	r2, [r3, #8]
}
 8004b6e:	bf00      	nop
 8004b70:	3714      	adds	r7, #20
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bc80      	pop	{r7}
 8004b76:	4770      	bx	lr

08004b78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b087      	sub	sp, #28
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	60f8      	str	r0, [r7, #12]
 8004b80:	60b9      	str	r1, [r7, #8]
 8004b82:	607a      	str	r2, [r7, #4]
 8004b84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	021a      	lsls	r2, r3, #8
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	431a      	orrs	r2, r3
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	697a      	ldr	r2, [r7, #20]
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	697a      	ldr	r2, [r7, #20]
 8004baa:	609a      	str	r2, [r3, #8]
}
 8004bac:	bf00      	nop
 8004bae:	371c      	adds	r7, #28
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bc80      	pop	{r7}
 8004bb4:	4770      	bx	lr

08004bb6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004bb6:	b480      	push	{r7}
 8004bb8:	b087      	sub	sp, #28
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	60f8      	str	r0, [r7, #12]
 8004bbe:	60b9      	str	r1, [r7, #8]
 8004bc0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	f003 031f 	and.w	r3, r3, #31
 8004bc8:	2201      	movs	r2, #1
 8004bca:	fa02 f303 	lsl.w	r3, r2, r3
 8004bce:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6a1a      	ldr	r2, [r3, #32]
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	43db      	mvns	r3, r3
 8004bd8:	401a      	ands	r2, r3
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6a1a      	ldr	r2, [r3, #32]
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	f003 031f 	and.w	r3, r3, #31
 8004be8:	6879      	ldr	r1, [r7, #4]
 8004bea:	fa01 f303 	lsl.w	r3, r1, r3
 8004bee:	431a      	orrs	r2, r3
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	621a      	str	r2, [r3, #32]
}
 8004bf4:	bf00      	nop
 8004bf6:	371c      	adds	r7, #28
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bc80      	pop	{r7}
 8004bfc:	4770      	bx	lr
	...

08004c00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b085      	sub	sp, #20
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d101      	bne.n	8004c18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c14:	2302      	movs	r3, #2
 8004c16:	e046      	b.n	8004ca6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2202      	movs	r2, #2
 8004c24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c5a:	d00e      	beq.n	8004c7a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a13      	ldr	r2, [pc, #76]	; (8004cb0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d009      	beq.n	8004c7a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a12      	ldr	r2, [pc, #72]	; (8004cb4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d004      	beq.n	8004c7a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a10      	ldr	r2, [pc, #64]	; (8004cb8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d10c      	bne.n	8004c94 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	68ba      	ldr	r2, [r7, #8]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	68ba      	ldr	r2, [r7, #8]
 8004c92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004ca4:	2300      	movs	r3, #0
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3714      	adds	r7, #20
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bc80      	pop	{r7}
 8004cae:	4770      	bx	lr
 8004cb0:	40000400 	.word	0x40000400
 8004cb4:	40000800 	.word	0x40000800
 8004cb8:	40010800 	.word	0x40010800

08004cbc <SPI_CS_High>:
#define LOAD_0()      SPI_CS_High()
#define LOAD_1()      SPI_CS_Low()


 void SPI_CS_High()
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004cc6:	4802      	ldr	r0, [pc, #8]	; (8004cd0 <SPI_CS_High+0x14>)
 8004cc8:	f7fd fce5 	bl	8002696 <HAL_GPIO_WritePin>
}
 8004ccc:	bf00      	nop
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	40020000 	.word	0x40020000

08004cd4 <SPI_CS_Low>:

 void SPI_CS_Low()
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004cde:	4802      	ldr	r0, [pc, #8]	; (8004ce8 <SPI_CS_Low+0x14>)
 8004ce0:	f7fd fcd9 	bl	8002696 <HAL_GPIO_WritePin>
}
 8004ce4:	bf00      	nop
 8004ce6:	bd80      	pop	{r7, pc}
 8004ce8:	40020000 	.word	0x40020000

08004cec <MAX7219_Init>:
* Arguments  : none
* Returns    : none
*********************************************************************************************************
*/
void MAX7219_Init (void)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	af00      	add	r7, sp, #0
  //DATA_DDR |= DATA_BIT;                               // configure "DATA" as output
  //CLK_DDR  |= CLK_BIT;                                // configure "CLK"  as output
  //LOAD_DDR |= LOAD_BIT;                               // configure "LOAD" as output

  MAX7219_Write(REG_SCAN_LIMIT, 7);                   // set up to scan all eight digits
 8004cf0:	2107      	movs	r1, #7
 8004cf2:	200b      	movs	r0, #11
 8004cf4:	f000 f896 	bl	8004e24 <MAX7219_Write>
  MAX7219_Write(REG_DECODE, 0x00);                    // set to "no decode" for all digits
 8004cf8:	2100      	movs	r1, #0
 8004cfa:	2009      	movs	r0, #9
 8004cfc:	f000 f892 	bl	8004e24 <MAX7219_Write>
  MAX7219_ShutdownStop();                             // select normal operation (i.e. not shutdown)
 8004d00:	f000 f809 	bl	8004d16 <MAX7219_ShutdownStop>
  MAX7219_DisplayTestStop();                          // select normal operation (i.e. not test mode)
 8004d04:	f000 f80f 	bl	8004d26 <MAX7219_DisplayTestStop>
  MAX7219_Clear();                                    // clear all digits
 8004d08:	f000 f827 	bl	8004d5a <MAX7219_Clear>
  MAX7219_SetBrightness(INTENSITY_MAX);               // set to maximum intensity
 8004d0c:	200f      	movs	r0, #15
 8004d0e:	f000 f812 	bl	8004d36 <MAX7219_SetBrightness>
}
 8004d12:	bf00      	nop
 8004d14:	bd80      	pop	{r7, pc}

08004d16 <MAX7219_ShutdownStop>:
* Arguments  : none
* Returns    : none
*********************************************************************************************************
*/
void MAX7219_ShutdownStop (void)
{
 8004d16:	b580      	push	{r7, lr}
 8004d18:	af00      	add	r7, sp, #0
  MAX7219_Write(REG_SHUTDOWN, 1);                     // put MAX7219 into "normal" mode
 8004d1a:	2101      	movs	r1, #1
 8004d1c:	200c      	movs	r0, #12
 8004d1e:	f000 f881 	bl	8004e24 <MAX7219_Write>
}
 8004d22:	bf00      	nop
 8004d24:	bd80      	pop	{r7, pc}

08004d26 <MAX7219_DisplayTestStop>:
* Arguments  : none
* Returns    : none
*********************************************************************************************************
*/
void MAX7219_DisplayTestStop (void)
{
 8004d26:	b580      	push	{r7, lr}
 8004d28:	af00      	add	r7, sp, #0
  MAX7219_Write(REG_DISPLAY_TEST, 0);                 // put MAX7219 into "normal" mode
 8004d2a:	2100      	movs	r1, #0
 8004d2c:	200f      	movs	r0, #15
 8004d2e:	f000 f879 	bl	8004e24 <MAX7219_Write>
}
 8004d32:	bf00      	nop
 8004d34:	bd80      	pop	{r7, pc}

08004d36 <MAX7219_SetBrightness>:
* Arguments  : brightness (0-15)
* Returns    : none
*********************************************************************************************************
*/
void MAX7219_SetBrightness (char brightness)
{
 8004d36:	b580      	push	{r7, lr}
 8004d38:	b082      	sub	sp, #8
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	71fb      	strb	r3, [r7, #7]
  brightness &= 0x0f;                                 // mask off extra bits
 8004d40:	79fb      	ldrb	r3, [r7, #7]
 8004d42:	f003 030f 	and.w	r3, r3, #15
 8004d46:	71fb      	strb	r3, [r7, #7]
  MAX7219_Write(REG_INTENSITY, brightness);           // set brightness
 8004d48:	79fb      	ldrb	r3, [r7, #7]
 8004d4a:	4619      	mov	r1, r3
 8004d4c:	200a      	movs	r0, #10
 8004d4e:	f000 f869 	bl	8004e24 <MAX7219_Write>
}
 8004d52:	bf00      	nop
 8004d54:	3708      	adds	r7, #8
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}

08004d5a <MAX7219_Clear>:
* Arguments  : none
* Returns    : none
*********************************************************************************************************
*/
void MAX7219_Clear (void)
{
 8004d5a:	b580      	push	{r7, lr}
 8004d5c:	b082      	sub	sp, #8
 8004d5e:	af00      	add	r7, sp, #0
  char i;
  for (i=0; i < 8; i++)
 8004d60:	2300      	movs	r3, #0
 8004d62:	71fb      	strb	r3, [r7, #7]
 8004d64:	e007      	b.n	8004d76 <MAX7219_Clear+0x1c>
    MAX7219_Write(i, 0x00);                           // turn all segments off
 8004d66:	79fb      	ldrb	r3, [r7, #7]
 8004d68:	2100      	movs	r1, #0
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f000 f85a 	bl	8004e24 <MAX7219_Write>
  for (i=0; i < 8; i++)
 8004d70:	79fb      	ldrb	r3, [r7, #7]
 8004d72:	3301      	adds	r3, #1
 8004d74:	71fb      	strb	r3, [r7, #7]
 8004d76:	79fb      	ldrb	r3, [r7, #7]
 8004d78:	2b07      	cmp	r3, #7
 8004d7a:	d9f4      	bls.n	8004d66 <MAX7219_Clear+0xc>
}
 8004d7c:	bf00      	nop
 8004d7e:	bf00      	nop
 8004d80:	3708      	adds	r7, #8
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}

08004d86 <MAX7219_DisplayChar>:
* Arguments  : digit = digit number (0-7)
*              character = character to display (0-9, A-Z)
* Returns    : none
*********************************************************************************************************
*/
void MAX7219_DisplayChar (char digit, char character, char dp) {
 8004d86:	b580      	push	{r7, lr}
 8004d88:	b082      	sub	sp, #8
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	71fb      	strb	r3, [r7, #7]
 8004d90:	460b      	mov	r3, r1
 8004d92:	71bb      	strb	r3, [r7, #6]
 8004d94:	4613      	mov	r3, r2
 8004d96:	717b      	strb	r3, [r7, #5]
    if (dp) {
 8004d98:	797b      	ldrb	r3, [r7, #5]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d00d      	beq.n	8004dba <MAX7219_DisplayChar+0x34>
        MAX7219_Write(digit, MAX7219_LookupCode(character) | 0x80); // Active le bit 7 pour le point décimal
 8004d9e:	79bb      	ldrb	r3, [r7, #6]
 8004da0:	4618      	mov	r0, r3
 8004da2:	f000 f819 	bl	8004dd8 <MAX7219_LookupCode>
 8004da6:	4603      	mov	r3, r0
 8004da8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004dac:	b2da      	uxtb	r2, r3
 8004dae:	79fb      	ldrb	r3, [r7, #7]
 8004db0:	4611      	mov	r1, r2
 8004db2:	4618      	mov	r0, r3
 8004db4:	f000 f836 	bl	8004e24 <MAX7219_Write>
    } else {
        MAX7219_Write(digit, MAX7219_LookupCode(character)); // Pas de point décimal
    }
}
 8004db8:	e00a      	b.n	8004dd0 <MAX7219_DisplayChar+0x4a>
        MAX7219_Write(digit, MAX7219_LookupCode(character)); // Pas de point décimal
 8004dba:	79bb      	ldrb	r3, [r7, #6]
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f000 f80b 	bl	8004dd8 <MAX7219_LookupCode>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	79fb      	ldrb	r3, [r7, #7]
 8004dc8:	4611      	mov	r1, r2
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f000 f82a 	bl	8004e24 <MAX7219_Write>
}
 8004dd0:	bf00      	nop
 8004dd2:	3708      	adds	r7, #8
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <MAX7219_LookupCode>:
* Arguments  : character to display
* Returns    : segment code
*********************************************************************************************************
*/
static unsigned char MAX7219_LookupCode (char character)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b085      	sub	sp, #20
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	4603      	mov	r3, r0
 8004de0:	71fb      	strb	r3, [r7, #7]
  char i;
  for (i = 0; MAX7219_Font[i].ascii; i++)             // scan font table for ascii code
 8004de2:	2300      	movs	r3, #0
 8004de4:	73fb      	strb	r3, [r7, #15]
 8004de6:	e00f      	b.n	8004e08 <MAX7219_LookupCode+0x30>
    if (character == MAX7219_Font[i].ascii)
 8004de8:	7bfb      	ldrb	r3, [r7, #15]
 8004dea:	4a0d      	ldr	r2, [pc, #52]	; (8004e20 <MAX7219_LookupCode+0x48>)
 8004dec:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8004df0:	79fa      	ldrb	r2, [r7, #7]
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d105      	bne.n	8004e02 <MAX7219_LookupCode+0x2a>
      return MAX7219_Font[i].segs;                    // return segments code
 8004df6:	7bfb      	ldrb	r3, [r7, #15]
 8004df8:	4a09      	ldr	r2, [pc, #36]	; (8004e20 <MAX7219_LookupCode+0x48>)
 8004dfa:	005b      	lsls	r3, r3, #1
 8004dfc:	4413      	add	r3, r2
 8004dfe:	785b      	ldrb	r3, [r3, #1]
 8004e00:	e009      	b.n	8004e16 <MAX7219_LookupCode+0x3e>
  for (i = 0; MAX7219_Font[i].ascii; i++)             // scan font table for ascii code
 8004e02:	7bfb      	ldrb	r3, [r7, #15]
 8004e04:	3301      	adds	r3, #1
 8004e06:	73fb      	strb	r3, [r7, #15]
 8004e08:	7bfb      	ldrb	r3, [r7, #15]
 8004e0a:	4a05      	ldr	r2, [pc, #20]	; (8004e20 <MAX7219_LookupCode+0x48>)
 8004e0c:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d1e9      	bne.n	8004de8 <MAX7219_LookupCode+0x10>
  return 0;                                           // code not found, return null (blank)
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3714      	adds	r7, #20
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bc80      	pop	{r7}
 8004e1e:	4770      	bx	lr
 8004e20:	08005e78 	.word	0x08005e78

08004e24 <MAX7219_Write>:
*              dataout = data to write to MAX7219
* Returns    : none
*********************************************************************************************************
*/
static void MAX7219_Write (unsigned char reg_number, unsigned char dataout)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b082      	sub	sp, #8
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	460a      	mov	r2, r1
 8004e2e:	71fb      	strb	r3, [r7, #7]
 8004e30:	4613      	mov	r3, r2
 8004e32:	71bb      	strb	r3, [r7, #6]
  LOAD_1();                                           // take LOAD high to begin
 8004e34:	f7ff ff4e 	bl	8004cd4 <SPI_CS_Low>
  MAX7219_SendByte(reg_number);                       // write register number to MAX7219
 8004e38:	79fb      	ldrb	r3, [r7, #7]
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f000 f80c 	bl	8004e58 <MAX7219_SendByte>
  MAX7219_SendByte(dataout);                          // write data to MAX7219
 8004e40:	79bb      	ldrb	r3, [r7, #6]
 8004e42:	4618      	mov	r0, r3
 8004e44:	f000 f808 	bl	8004e58 <MAX7219_SendByte>
  LOAD_0();                                           // take LOAD low to latch in data
 8004e48:	f7ff ff38 	bl	8004cbc <SPI_CS_High>
  LOAD_1();                                           // take LOAD high to end
 8004e4c:	f7ff ff42 	bl	8004cd4 <SPI_CS_Low>
}
 8004e50:	bf00      	nop
 8004e52:	3708      	adds	r7, #8
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <MAX7219_SendByte>:
      DATA_0();                                       //  "0"
    CLK_1();                                          // bring CLK high
	}
}*/
static void MAX7219_SendByte (unsigned char dataout)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b082      	sub	sp, #8
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	4603      	mov	r3, r0
 8004e60:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, &dataout, 1, 1000);
 8004e62:	1df9      	adds	r1, r7, #7
 8004e64:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004e68:	2201      	movs	r2, #1
 8004e6a:	4803      	ldr	r0, [pc, #12]	; (8004e78 <MAX7219_SendByte+0x20>)
 8004e6c:	f7fe fe62 	bl	8003b34 <HAL_SPI_Transmit>
}
 8004e70:	bf00      	nop
 8004e72:	3708      	adds	r7, #8
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bd80      	pop	{r7, pc}
 8004e78:	20000100 	.word	0x20000100

08004e7c <std>:
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	b510      	push	{r4, lr}
 8004e80:	4604      	mov	r4, r0
 8004e82:	e9c0 3300 	strd	r3, r3, [r0]
 8004e86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e8a:	6083      	str	r3, [r0, #8]
 8004e8c:	8181      	strh	r1, [r0, #12]
 8004e8e:	6643      	str	r3, [r0, #100]	; 0x64
 8004e90:	81c2      	strh	r2, [r0, #14]
 8004e92:	6183      	str	r3, [r0, #24]
 8004e94:	4619      	mov	r1, r3
 8004e96:	2208      	movs	r2, #8
 8004e98:	305c      	adds	r0, #92	; 0x5c
 8004e9a:	f000 f9f7 	bl	800528c <memset>
 8004e9e:	4b0d      	ldr	r3, [pc, #52]	; (8004ed4 <std+0x58>)
 8004ea0:	6224      	str	r4, [r4, #32]
 8004ea2:	6263      	str	r3, [r4, #36]	; 0x24
 8004ea4:	4b0c      	ldr	r3, [pc, #48]	; (8004ed8 <std+0x5c>)
 8004ea6:	62a3      	str	r3, [r4, #40]	; 0x28
 8004ea8:	4b0c      	ldr	r3, [pc, #48]	; (8004edc <std+0x60>)
 8004eaa:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004eac:	4b0c      	ldr	r3, [pc, #48]	; (8004ee0 <std+0x64>)
 8004eae:	6323      	str	r3, [r4, #48]	; 0x30
 8004eb0:	4b0c      	ldr	r3, [pc, #48]	; (8004ee4 <std+0x68>)
 8004eb2:	429c      	cmp	r4, r3
 8004eb4:	d006      	beq.n	8004ec4 <std+0x48>
 8004eb6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004eba:	4294      	cmp	r4, r2
 8004ebc:	d002      	beq.n	8004ec4 <std+0x48>
 8004ebe:	33d0      	adds	r3, #208	; 0xd0
 8004ec0:	429c      	cmp	r4, r3
 8004ec2:	d105      	bne.n	8004ed0 <std+0x54>
 8004ec4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004ec8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ecc:	f000 ba56 	b.w	800537c <__retarget_lock_init_recursive>
 8004ed0:	bd10      	pop	{r4, pc}
 8004ed2:	bf00      	nop
 8004ed4:	080050dd 	.word	0x080050dd
 8004ed8:	080050ff 	.word	0x080050ff
 8004edc:	08005137 	.word	0x08005137
 8004ee0:	0800515b 	.word	0x0800515b
 8004ee4:	200001c8 	.word	0x200001c8

08004ee8 <stdio_exit_handler>:
 8004ee8:	4a02      	ldr	r2, [pc, #8]	; (8004ef4 <stdio_exit_handler+0xc>)
 8004eea:	4903      	ldr	r1, [pc, #12]	; (8004ef8 <stdio_exit_handler+0x10>)
 8004eec:	4803      	ldr	r0, [pc, #12]	; (8004efc <stdio_exit_handler+0x14>)
 8004eee:	f000 b869 	b.w	8004fc4 <_fwalk_sglue>
 8004ef2:	bf00      	nop
 8004ef4:	20000014 	.word	0x20000014
 8004ef8:	08005c1d 	.word	0x08005c1d
 8004efc:	20000020 	.word	0x20000020

08004f00 <cleanup_stdio>:
 8004f00:	6841      	ldr	r1, [r0, #4]
 8004f02:	4b0c      	ldr	r3, [pc, #48]	; (8004f34 <cleanup_stdio+0x34>)
 8004f04:	b510      	push	{r4, lr}
 8004f06:	4299      	cmp	r1, r3
 8004f08:	4604      	mov	r4, r0
 8004f0a:	d001      	beq.n	8004f10 <cleanup_stdio+0x10>
 8004f0c:	f000 fe86 	bl	8005c1c <_fflush_r>
 8004f10:	68a1      	ldr	r1, [r4, #8]
 8004f12:	4b09      	ldr	r3, [pc, #36]	; (8004f38 <cleanup_stdio+0x38>)
 8004f14:	4299      	cmp	r1, r3
 8004f16:	d002      	beq.n	8004f1e <cleanup_stdio+0x1e>
 8004f18:	4620      	mov	r0, r4
 8004f1a:	f000 fe7f 	bl	8005c1c <_fflush_r>
 8004f1e:	68e1      	ldr	r1, [r4, #12]
 8004f20:	4b06      	ldr	r3, [pc, #24]	; (8004f3c <cleanup_stdio+0x3c>)
 8004f22:	4299      	cmp	r1, r3
 8004f24:	d004      	beq.n	8004f30 <cleanup_stdio+0x30>
 8004f26:	4620      	mov	r0, r4
 8004f28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f2c:	f000 be76 	b.w	8005c1c <_fflush_r>
 8004f30:	bd10      	pop	{r4, pc}
 8004f32:	bf00      	nop
 8004f34:	200001c8 	.word	0x200001c8
 8004f38:	20000230 	.word	0x20000230
 8004f3c:	20000298 	.word	0x20000298

08004f40 <global_stdio_init.part.0>:
 8004f40:	b510      	push	{r4, lr}
 8004f42:	4b0b      	ldr	r3, [pc, #44]	; (8004f70 <global_stdio_init.part.0+0x30>)
 8004f44:	4c0b      	ldr	r4, [pc, #44]	; (8004f74 <global_stdio_init.part.0+0x34>)
 8004f46:	4a0c      	ldr	r2, [pc, #48]	; (8004f78 <global_stdio_init.part.0+0x38>)
 8004f48:	4620      	mov	r0, r4
 8004f4a:	601a      	str	r2, [r3, #0]
 8004f4c:	2104      	movs	r1, #4
 8004f4e:	2200      	movs	r2, #0
 8004f50:	f7ff ff94 	bl	8004e7c <std>
 8004f54:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004f58:	2201      	movs	r2, #1
 8004f5a:	2109      	movs	r1, #9
 8004f5c:	f7ff ff8e 	bl	8004e7c <std>
 8004f60:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004f64:	2202      	movs	r2, #2
 8004f66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f6a:	2112      	movs	r1, #18
 8004f6c:	f7ff bf86 	b.w	8004e7c <std>
 8004f70:	20000300 	.word	0x20000300
 8004f74:	200001c8 	.word	0x200001c8
 8004f78:	08004ee9 	.word	0x08004ee9

08004f7c <__sfp_lock_acquire>:
 8004f7c:	4801      	ldr	r0, [pc, #4]	; (8004f84 <__sfp_lock_acquire+0x8>)
 8004f7e:	f000 b9fe 	b.w	800537e <__retarget_lock_acquire_recursive>
 8004f82:	bf00      	nop
 8004f84:	20000309 	.word	0x20000309

08004f88 <__sfp_lock_release>:
 8004f88:	4801      	ldr	r0, [pc, #4]	; (8004f90 <__sfp_lock_release+0x8>)
 8004f8a:	f000 b9f9 	b.w	8005380 <__retarget_lock_release_recursive>
 8004f8e:	bf00      	nop
 8004f90:	20000309 	.word	0x20000309

08004f94 <__sinit>:
 8004f94:	b510      	push	{r4, lr}
 8004f96:	4604      	mov	r4, r0
 8004f98:	f7ff fff0 	bl	8004f7c <__sfp_lock_acquire>
 8004f9c:	6a23      	ldr	r3, [r4, #32]
 8004f9e:	b11b      	cbz	r3, 8004fa8 <__sinit+0x14>
 8004fa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fa4:	f7ff bff0 	b.w	8004f88 <__sfp_lock_release>
 8004fa8:	4b04      	ldr	r3, [pc, #16]	; (8004fbc <__sinit+0x28>)
 8004faa:	6223      	str	r3, [r4, #32]
 8004fac:	4b04      	ldr	r3, [pc, #16]	; (8004fc0 <__sinit+0x2c>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d1f5      	bne.n	8004fa0 <__sinit+0xc>
 8004fb4:	f7ff ffc4 	bl	8004f40 <global_stdio_init.part.0>
 8004fb8:	e7f2      	b.n	8004fa0 <__sinit+0xc>
 8004fba:	bf00      	nop
 8004fbc:	08004f01 	.word	0x08004f01
 8004fc0:	20000300 	.word	0x20000300

08004fc4 <_fwalk_sglue>:
 8004fc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fc8:	4607      	mov	r7, r0
 8004fca:	4688      	mov	r8, r1
 8004fcc:	4614      	mov	r4, r2
 8004fce:	2600      	movs	r6, #0
 8004fd0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004fd4:	f1b9 0901 	subs.w	r9, r9, #1
 8004fd8:	d505      	bpl.n	8004fe6 <_fwalk_sglue+0x22>
 8004fda:	6824      	ldr	r4, [r4, #0]
 8004fdc:	2c00      	cmp	r4, #0
 8004fde:	d1f7      	bne.n	8004fd0 <_fwalk_sglue+0xc>
 8004fe0:	4630      	mov	r0, r6
 8004fe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fe6:	89ab      	ldrh	r3, [r5, #12]
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d907      	bls.n	8004ffc <_fwalk_sglue+0x38>
 8004fec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	d003      	beq.n	8004ffc <_fwalk_sglue+0x38>
 8004ff4:	4629      	mov	r1, r5
 8004ff6:	4638      	mov	r0, r7
 8004ff8:	47c0      	blx	r8
 8004ffa:	4306      	orrs	r6, r0
 8004ffc:	3568      	adds	r5, #104	; 0x68
 8004ffe:	e7e9      	b.n	8004fd4 <_fwalk_sglue+0x10>

08005000 <iprintf>:
 8005000:	b40f      	push	{r0, r1, r2, r3}
 8005002:	b507      	push	{r0, r1, r2, lr}
 8005004:	4906      	ldr	r1, [pc, #24]	; (8005020 <iprintf+0x20>)
 8005006:	ab04      	add	r3, sp, #16
 8005008:	6808      	ldr	r0, [r1, #0]
 800500a:	f853 2b04 	ldr.w	r2, [r3], #4
 800500e:	6881      	ldr	r1, [r0, #8]
 8005010:	9301      	str	r3, [sp, #4]
 8005012:	f000 fad3 	bl	80055bc <_vfiprintf_r>
 8005016:	b003      	add	sp, #12
 8005018:	f85d eb04 	ldr.w	lr, [sp], #4
 800501c:	b004      	add	sp, #16
 800501e:	4770      	bx	lr
 8005020:	2000006c 	.word	0x2000006c

08005024 <_puts_r>:
 8005024:	6a03      	ldr	r3, [r0, #32]
 8005026:	b570      	push	{r4, r5, r6, lr}
 8005028:	4605      	mov	r5, r0
 800502a:	460e      	mov	r6, r1
 800502c:	6884      	ldr	r4, [r0, #8]
 800502e:	b90b      	cbnz	r3, 8005034 <_puts_r+0x10>
 8005030:	f7ff ffb0 	bl	8004f94 <__sinit>
 8005034:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005036:	07db      	lsls	r3, r3, #31
 8005038:	d405      	bmi.n	8005046 <_puts_r+0x22>
 800503a:	89a3      	ldrh	r3, [r4, #12]
 800503c:	0598      	lsls	r0, r3, #22
 800503e:	d402      	bmi.n	8005046 <_puts_r+0x22>
 8005040:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005042:	f000 f99c 	bl	800537e <__retarget_lock_acquire_recursive>
 8005046:	89a3      	ldrh	r3, [r4, #12]
 8005048:	0719      	lsls	r1, r3, #28
 800504a:	d513      	bpl.n	8005074 <_puts_r+0x50>
 800504c:	6923      	ldr	r3, [r4, #16]
 800504e:	b18b      	cbz	r3, 8005074 <_puts_r+0x50>
 8005050:	3e01      	subs	r6, #1
 8005052:	68a3      	ldr	r3, [r4, #8]
 8005054:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005058:	3b01      	subs	r3, #1
 800505a:	60a3      	str	r3, [r4, #8]
 800505c:	b9e9      	cbnz	r1, 800509a <_puts_r+0x76>
 800505e:	2b00      	cmp	r3, #0
 8005060:	da2e      	bge.n	80050c0 <_puts_r+0x9c>
 8005062:	4622      	mov	r2, r4
 8005064:	210a      	movs	r1, #10
 8005066:	4628      	mov	r0, r5
 8005068:	f000 f87b 	bl	8005162 <__swbuf_r>
 800506c:	3001      	adds	r0, #1
 800506e:	d007      	beq.n	8005080 <_puts_r+0x5c>
 8005070:	250a      	movs	r5, #10
 8005072:	e007      	b.n	8005084 <_puts_r+0x60>
 8005074:	4621      	mov	r1, r4
 8005076:	4628      	mov	r0, r5
 8005078:	f000 f8b0 	bl	80051dc <__swsetup_r>
 800507c:	2800      	cmp	r0, #0
 800507e:	d0e7      	beq.n	8005050 <_puts_r+0x2c>
 8005080:	f04f 35ff 	mov.w	r5, #4294967295
 8005084:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005086:	07da      	lsls	r2, r3, #31
 8005088:	d405      	bmi.n	8005096 <_puts_r+0x72>
 800508a:	89a3      	ldrh	r3, [r4, #12]
 800508c:	059b      	lsls	r3, r3, #22
 800508e:	d402      	bmi.n	8005096 <_puts_r+0x72>
 8005090:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005092:	f000 f975 	bl	8005380 <__retarget_lock_release_recursive>
 8005096:	4628      	mov	r0, r5
 8005098:	bd70      	pop	{r4, r5, r6, pc}
 800509a:	2b00      	cmp	r3, #0
 800509c:	da04      	bge.n	80050a8 <_puts_r+0x84>
 800509e:	69a2      	ldr	r2, [r4, #24]
 80050a0:	429a      	cmp	r2, r3
 80050a2:	dc06      	bgt.n	80050b2 <_puts_r+0x8e>
 80050a4:	290a      	cmp	r1, #10
 80050a6:	d004      	beq.n	80050b2 <_puts_r+0x8e>
 80050a8:	6823      	ldr	r3, [r4, #0]
 80050aa:	1c5a      	adds	r2, r3, #1
 80050ac:	6022      	str	r2, [r4, #0]
 80050ae:	7019      	strb	r1, [r3, #0]
 80050b0:	e7cf      	b.n	8005052 <_puts_r+0x2e>
 80050b2:	4622      	mov	r2, r4
 80050b4:	4628      	mov	r0, r5
 80050b6:	f000 f854 	bl	8005162 <__swbuf_r>
 80050ba:	3001      	adds	r0, #1
 80050bc:	d1c9      	bne.n	8005052 <_puts_r+0x2e>
 80050be:	e7df      	b.n	8005080 <_puts_r+0x5c>
 80050c0:	250a      	movs	r5, #10
 80050c2:	6823      	ldr	r3, [r4, #0]
 80050c4:	1c5a      	adds	r2, r3, #1
 80050c6:	6022      	str	r2, [r4, #0]
 80050c8:	701d      	strb	r5, [r3, #0]
 80050ca:	e7db      	b.n	8005084 <_puts_r+0x60>

080050cc <puts>:
 80050cc:	4b02      	ldr	r3, [pc, #8]	; (80050d8 <puts+0xc>)
 80050ce:	4601      	mov	r1, r0
 80050d0:	6818      	ldr	r0, [r3, #0]
 80050d2:	f7ff bfa7 	b.w	8005024 <_puts_r>
 80050d6:	bf00      	nop
 80050d8:	2000006c 	.word	0x2000006c

080050dc <__sread>:
 80050dc:	b510      	push	{r4, lr}
 80050de:	460c      	mov	r4, r1
 80050e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050e4:	f000 f8fc 	bl	80052e0 <_read_r>
 80050e8:	2800      	cmp	r0, #0
 80050ea:	bfab      	itete	ge
 80050ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80050ee:	89a3      	ldrhlt	r3, [r4, #12]
 80050f0:	181b      	addge	r3, r3, r0
 80050f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80050f6:	bfac      	ite	ge
 80050f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80050fa:	81a3      	strhlt	r3, [r4, #12]
 80050fc:	bd10      	pop	{r4, pc}

080050fe <__swrite>:
 80050fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005102:	461f      	mov	r7, r3
 8005104:	898b      	ldrh	r3, [r1, #12]
 8005106:	4605      	mov	r5, r0
 8005108:	05db      	lsls	r3, r3, #23
 800510a:	460c      	mov	r4, r1
 800510c:	4616      	mov	r6, r2
 800510e:	d505      	bpl.n	800511c <__swrite+0x1e>
 8005110:	2302      	movs	r3, #2
 8005112:	2200      	movs	r2, #0
 8005114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005118:	f000 f8d0 	bl	80052bc <_lseek_r>
 800511c:	89a3      	ldrh	r3, [r4, #12]
 800511e:	4632      	mov	r2, r6
 8005120:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005124:	81a3      	strh	r3, [r4, #12]
 8005126:	4628      	mov	r0, r5
 8005128:	463b      	mov	r3, r7
 800512a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800512e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005132:	f000 b8e7 	b.w	8005304 <_write_r>

08005136 <__sseek>:
 8005136:	b510      	push	{r4, lr}
 8005138:	460c      	mov	r4, r1
 800513a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800513e:	f000 f8bd 	bl	80052bc <_lseek_r>
 8005142:	1c43      	adds	r3, r0, #1
 8005144:	89a3      	ldrh	r3, [r4, #12]
 8005146:	bf15      	itete	ne
 8005148:	6560      	strne	r0, [r4, #84]	; 0x54
 800514a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800514e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005152:	81a3      	strheq	r3, [r4, #12]
 8005154:	bf18      	it	ne
 8005156:	81a3      	strhne	r3, [r4, #12]
 8005158:	bd10      	pop	{r4, pc}

0800515a <__sclose>:
 800515a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800515e:	f000 b89d 	b.w	800529c <_close_r>

08005162 <__swbuf_r>:
 8005162:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005164:	460e      	mov	r6, r1
 8005166:	4614      	mov	r4, r2
 8005168:	4605      	mov	r5, r0
 800516a:	b118      	cbz	r0, 8005174 <__swbuf_r+0x12>
 800516c:	6a03      	ldr	r3, [r0, #32]
 800516e:	b90b      	cbnz	r3, 8005174 <__swbuf_r+0x12>
 8005170:	f7ff ff10 	bl	8004f94 <__sinit>
 8005174:	69a3      	ldr	r3, [r4, #24]
 8005176:	60a3      	str	r3, [r4, #8]
 8005178:	89a3      	ldrh	r3, [r4, #12]
 800517a:	071a      	lsls	r2, r3, #28
 800517c:	d525      	bpl.n	80051ca <__swbuf_r+0x68>
 800517e:	6923      	ldr	r3, [r4, #16]
 8005180:	b31b      	cbz	r3, 80051ca <__swbuf_r+0x68>
 8005182:	6823      	ldr	r3, [r4, #0]
 8005184:	6922      	ldr	r2, [r4, #16]
 8005186:	b2f6      	uxtb	r6, r6
 8005188:	1a98      	subs	r0, r3, r2
 800518a:	6963      	ldr	r3, [r4, #20]
 800518c:	4637      	mov	r7, r6
 800518e:	4283      	cmp	r3, r0
 8005190:	dc04      	bgt.n	800519c <__swbuf_r+0x3a>
 8005192:	4621      	mov	r1, r4
 8005194:	4628      	mov	r0, r5
 8005196:	f000 fd41 	bl	8005c1c <_fflush_r>
 800519a:	b9e0      	cbnz	r0, 80051d6 <__swbuf_r+0x74>
 800519c:	68a3      	ldr	r3, [r4, #8]
 800519e:	3b01      	subs	r3, #1
 80051a0:	60a3      	str	r3, [r4, #8]
 80051a2:	6823      	ldr	r3, [r4, #0]
 80051a4:	1c5a      	adds	r2, r3, #1
 80051a6:	6022      	str	r2, [r4, #0]
 80051a8:	701e      	strb	r6, [r3, #0]
 80051aa:	6962      	ldr	r2, [r4, #20]
 80051ac:	1c43      	adds	r3, r0, #1
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d004      	beq.n	80051bc <__swbuf_r+0x5a>
 80051b2:	89a3      	ldrh	r3, [r4, #12]
 80051b4:	07db      	lsls	r3, r3, #31
 80051b6:	d506      	bpl.n	80051c6 <__swbuf_r+0x64>
 80051b8:	2e0a      	cmp	r6, #10
 80051ba:	d104      	bne.n	80051c6 <__swbuf_r+0x64>
 80051bc:	4621      	mov	r1, r4
 80051be:	4628      	mov	r0, r5
 80051c0:	f000 fd2c 	bl	8005c1c <_fflush_r>
 80051c4:	b938      	cbnz	r0, 80051d6 <__swbuf_r+0x74>
 80051c6:	4638      	mov	r0, r7
 80051c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051ca:	4621      	mov	r1, r4
 80051cc:	4628      	mov	r0, r5
 80051ce:	f000 f805 	bl	80051dc <__swsetup_r>
 80051d2:	2800      	cmp	r0, #0
 80051d4:	d0d5      	beq.n	8005182 <__swbuf_r+0x20>
 80051d6:	f04f 37ff 	mov.w	r7, #4294967295
 80051da:	e7f4      	b.n	80051c6 <__swbuf_r+0x64>

080051dc <__swsetup_r>:
 80051dc:	b538      	push	{r3, r4, r5, lr}
 80051de:	4b2a      	ldr	r3, [pc, #168]	; (8005288 <__swsetup_r+0xac>)
 80051e0:	4605      	mov	r5, r0
 80051e2:	6818      	ldr	r0, [r3, #0]
 80051e4:	460c      	mov	r4, r1
 80051e6:	b118      	cbz	r0, 80051f0 <__swsetup_r+0x14>
 80051e8:	6a03      	ldr	r3, [r0, #32]
 80051ea:	b90b      	cbnz	r3, 80051f0 <__swsetup_r+0x14>
 80051ec:	f7ff fed2 	bl	8004f94 <__sinit>
 80051f0:	89a3      	ldrh	r3, [r4, #12]
 80051f2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80051f6:	0718      	lsls	r0, r3, #28
 80051f8:	d422      	bmi.n	8005240 <__swsetup_r+0x64>
 80051fa:	06d9      	lsls	r1, r3, #27
 80051fc:	d407      	bmi.n	800520e <__swsetup_r+0x32>
 80051fe:	2309      	movs	r3, #9
 8005200:	602b      	str	r3, [r5, #0]
 8005202:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005206:	f04f 30ff 	mov.w	r0, #4294967295
 800520a:	81a3      	strh	r3, [r4, #12]
 800520c:	e034      	b.n	8005278 <__swsetup_r+0x9c>
 800520e:	0758      	lsls	r0, r3, #29
 8005210:	d512      	bpl.n	8005238 <__swsetup_r+0x5c>
 8005212:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005214:	b141      	cbz	r1, 8005228 <__swsetup_r+0x4c>
 8005216:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800521a:	4299      	cmp	r1, r3
 800521c:	d002      	beq.n	8005224 <__swsetup_r+0x48>
 800521e:	4628      	mov	r0, r5
 8005220:	f000 f8b0 	bl	8005384 <_free_r>
 8005224:	2300      	movs	r3, #0
 8005226:	6363      	str	r3, [r4, #52]	; 0x34
 8005228:	89a3      	ldrh	r3, [r4, #12]
 800522a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800522e:	81a3      	strh	r3, [r4, #12]
 8005230:	2300      	movs	r3, #0
 8005232:	6063      	str	r3, [r4, #4]
 8005234:	6923      	ldr	r3, [r4, #16]
 8005236:	6023      	str	r3, [r4, #0]
 8005238:	89a3      	ldrh	r3, [r4, #12]
 800523a:	f043 0308 	orr.w	r3, r3, #8
 800523e:	81a3      	strh	r3, [r4, #12]
 8005240:	6923      	ldr	r3, [r4, #16]
 8005242:	b94b      	cbnz	r3, 8005258 <__swsetup_r+0x7c>
 8005244:	89a3      	ldrh	r3, [r4, #12]
 8005246:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800524a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800524e:	d003      	beq.n	8005258 <__swsetup_r+0x7c>
 8005250:	4621      	mov	r1, r4
 8005252:	4628      	mov	r0, r5
 8005254:	f000 fd2f 	bl	8005cb6 <__smakebuf_r>
 8005258:	89a0      	ldrh	r0, [r4, #12]
 800525a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800525e:	f010 0301 	ands.w	r3, r0, #1
 8005262:	d00a      	beq.n	800527a <__swsetup_r+0x9e>
 8005264:	2300      	movs	r3, #0
 8005266:	60a3      	str	r3, [r4, #8]
 8005268:	6963      	ldr	r3, [r4, #20]
 800526a:	425b      	negs	r3, r3
 800526c:	61a3      	str	r3, [r4, #24]
 800526e:	6923      	ldr	r3, [r4, #16]
 8005270:	b943      	cbnz	r3, 8005284 <__swsetup_r+0xa8>
 8005272:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005276:	d1c4      	bne.n	8005202 <__swsetup_r+0x26>
 8005278:	bd38      	pop	{r3, r4, r5, pc}
 800527a:	0781      	lsls	r1, r0, #30
 800527c:	bf58      	it	pl
 800527e:	6963      	ldrpl	r3, [r4, #20]
 8005280:	60a3      	str	r3, [r4, #8]
 8005282:	e7f4      	b.n	800526e <__swsetup_r+0x92>
 8005284:	2000      	movs	r0, #0
 8005286:	e7f7      	b.n	8005278 <__swsetup_r+0x9c>
 8005288:	2000006c 	.word	0x2000006c

0800528c <memset>:
 800528c:	4603      	mov	r3, r0
 800528e:	4402      	add	r2, r0
 8005290:	4293      	cmp	r3, r2
 8005292:	d100      	bne.n	8005296 <memset+0xa>
 8005294:	4770      	bx	lr
 8005296:	f803 1b01 	strb.w	r1, [r3], #1
 800529a:	e7f9      	b.n	8005290 <memset+0x4>

0800529c <_close_r>:
 800529c:	b538      	push	{r3, r4, r5, lr}
 800529e:	2300      	movs	r3, #0
 80052a0:	4d05      	ldr	r5, [pc, #20]	; (80052b8 <_close_r+0x1c>)
 80052a2:	4604      	mov	r4, r0
 80052a4:	4608      	mov	r0, r1
 80052a6:	602b      	str	r3, [r5, #0]
 80052a8:	f7fc f947 	bl	800153a <_close>
 80052ac:	1c43      	adds	r3, r0, #1
 80052ae:	d102      	bne.n	80052b6 <_close_r+0x1a>
 80052b0:	682b      	ldr	r3, [r5, #0]
 80052b2:	b103      	cbz	r3, 80052b6 <_close_r+0x1a>
 80052b4:	6023      	str	r3, [r4, #0]
 80052b6:	bd38      	pop	{r3, r4, r5, pc}
 80052b8:	20000304 	.word	0x20000304

080052bc <_lseek_r>:
 80052bc:	b538      	push	{r3, r4, r5, lr}
 80052be:	4604      	mov	r4, r0
 80052c0:	4608      	mov	r0, r1
 80052c2:	4611      	mov	r1, r2
 80052c4:	2200      	movs	r2, #0
 80052c6:	4d05      	ldr	r5, [pc, #20]	; (80052dc <_lseek_r+0x20>)
 80052c8:	602a      	str	r2, [r5, #0]
 80052ca:	461a      	mov	r2, r3
 80052cc:	f7fc f959 	bl	8001582 <_lseek>
 80052d0:	1c43      	adds	r3, r0, #1
 80052d2:	d102      	bne.n	80052da <_lseek_r+0x1e>
 80052d4:	682b      	ldr	r3, [r5, #0]
 80052d6:	b103      	cbz	r3, 80052da <_lseek_r+0x1e>
 80052d8:	6023      	str	r3, [r4, #0]
 80052da:	bd38      	pop	{r3, r4, r5, pc}
 80052dc:	20000304 	.word	0x20000304

080052e0 <_read_r>:
 80052e0:	b538      	push	{r3, r4, r5, lr}
 80052e2:	4604      	mov	r4, r0
 80052e4:	4608      	mov	r0, r1
 80052e6:	4611      	mov	r1, r2
 80052e8:	2200      	movs	r2, #0
 80052ea:	4d05      	ldr	r5, [pc, #20]	; (8005300 <_read_r+0x20>)
 80052ec:	602a      	str	r2, [r5, #0]
 80052ee:	461a      	mov	r2, r3
 80052f0:	f7fc f906 	bl	8001500 <_read>
 80052f4:	1c43      	adds	r3, r0, #1
 80052f6:	d102      	bne.n	80052fe <_read_r+0x1e>
 80052f8:	682b      	ldr	r3, [r5, #0]
 80052fa:	b103      	cbz	r3, 80052fe <_read_r+0x1e>
 80052fc:	6023      	str	r3, [r4, #0]
 80052fe:	bd38      	pop	{r3, r4, r5, pc}
 8005300:	20000304 	.word	0x20000304

08005304 <_write_r>:
 8005304:	b538      	push	{r3, r4, r5, lr}
 8005306:	4604      	mov	r4, r0
 8005308:	4608      	mov	r0, r1
 800530a:	4611      	mov	r1, r2
 800530c:	2200      	movs	r2, #0
 800530e:	4d05      	ldr	r5, [pc, #20]	; (8005324 <_write_r+0x20>)
 8005310:	602a      	str	r2, [r5, #0]
 8005312:	461a      	mov	r2, r3
 8005314:	f7fb fb48 	bl	80009a8 <_write>
 8005318:	1c43      	adds	r3, r0, #1
 800531a:	d102      	bne.n	8005322 <_write_r+0x1e>
 800531c:	682b      	ldr	r3, [r5, #0]
 800531e:	b103      	cbz	r3, 8005322 <_write_r+0x1e>
 8005320:	6023      	str	r3, [r4, #0]
 8005322:	bd38      	pop	{r3, r4, r5, pc}
 8005324:	20000304 	.word	0x20000304

08005328 <__errno>:
 8005328:	4b01      	ldr	r3, [pc, #4]	; (8005330 <__errno+0x8>)
 800532a:	6818      	ldr	r0, [r3, #0]
 800532c:	4770      	bx	lr
 800532e:	bf00      	nop
 8005330:	2000006c 	.word	0x2000006c

08005334 <__libc_init_array>:
 8005334:	b570      	push	{r4, r5, r6, lr}
 8005336:	2600      	movs	r6, #0
 8005338:	4d0c      	ldr	r5, [pc, #48]	; (800536c <__libc_init_array+0x38>)
 800533a:	4c0d      	ldr	r4, [pc, #52]	; (8005370 <__libc_init_array+0x3c>)
 800533c:	1b64      	subs	r4, r4, r5
 800533e:	10a4      	asrs	r4, r4, #2
 8005340:	42a6      	cmp	r6, r4
 8005342:	d109      	bne.n	8005358 <__libc_init_array+0x24>
 8005344:	f000 fd34 	bl	8005db0 <_init>
 8005348:	2600      	movs	r6, #0
 800534a:	4d0a      	ldr	r5, [pc, #40]	; (8005374 <__libc_init_array+0x40>)
 800534c:	4c0a      	ldr	r4, [pc, #40]	; (8005378 <__libc_init_array+0x44>)
 800534e:	1b64      	subs	r4, r4, r5
 8005350:	10a4      	asrs	r4, r4, #2
 8005352:	42a6      	cmp	r6, r4
 8005354:	d105      	bne.n	8005362 <__libc_init_array+0x2e>
 8005356:	bd70      	pop	{r4, r5, r6, pc}
 8005358:	f855 3b04 	ldr.w	r3, [r5], #4
 800535c:	4798      	blx	r3
 800535e:	3601      	adds	r6, #1
 8005360:	e7ee      	b.n	8005340 <__libc_init_array+0xc>
 8005362:	f855 3b04 	ldr.w	r3, [r5], #4
 8005366:	4798      	blx	r3
 8005368:	3601      	adds	r6, #1
 800536a:	e7f2      	b.n	8005352 <__libc_init_array+0x1e>
 800536c:	08005ef0 	.word	0x08005ef0
 8005370:	08005ef0 	.word	0x08005ef0
 8005374:	08005ef0 	.word	0x08005ef0
 8005378:	08005ef4 	.word	0x08005ef4

0800537c <__retarget_lock_init_recursive>:
 800537c:	4770      	bx	lr

0800537e <__retarget_lock_acquire_recursive>:
 800537e:	4770      	bx	lr

08005380 <__retarget_lock_release_recursive>:
 8005380:	4770      	bx	lr
	...

08005384 <_free_r>:
 8005384:	b538      	push	{r3, r4, r5, lr}
 8005386:	4605      	mov	r5, r0
 8005388:	2900      	cmp	r1, #0
 800538a:	d040      	beq.n	800540e <_free_r+0x8a>
 800538c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005390:	1f0c      	subs	r4, r1, #4
 8005392:	2b00      	cmp	r3, #0
 8005394:	bfb8      	it	lt
 8005396:	18e4      	addlt	r4, r4, r3
 8005398:	f000 f8dc 	bl	8005554 <__malloc_lock>
 800539c:	4a1c      	ldr	r2, [pc, #112]	; (8005410 <_free_r+0x8c>)
 800539e:	6813      	ldr	r3, [r2, #0]
 80053a0:	b933      	cbnz	r3, 80053b0 <_free_r+0x2c>
 80053a2:	6063      	str	r3, [r4, #4]
 80053a4:	6014      	str	r4, [r2, #0]
 80053a6:	4628      	mov	r0, r5
 80053a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80053ac:	f000 b8d8 	b.w	8005560 <__malloc_unlock>
 80053b0:	42a3      	cmp	r3, r4
 80053b2:	d908      	bls.n	80053c6 <_free_r+0x42>
 80053b4:	6820      	ldr	r0, [r4, #0]
 80053b6:	1821      	adds	r1, r4, r0
 80053b8:	428b      	cmp	r3, r1
 80053ba:	bf01      	itttt	eq
 80053bc:	6819      	ldreq	r1, [r3, #0]
 80053be:	685b      	ldreq	r3, [r3, #4]
 80053c0:	1809      	addeq	r1, r1, r0
 80053c2:	6021      	streq	r1, [r4, #0]
 80053c4:	e7ed      	b.n	80053a2 <_free_r+0x1e>
 80053c6:	461a      	mov	r2, r3
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	b10b      	cbz	r3, 80053d0 <_free_r+0x4c>
 80053cc:	42a3      	cmp	r3, r4
 80053ce:	d9fa      	bls.n	80053c6 <_free_r+0x42>
 80053d0:	6811      	ldr	r1, [r2, #0]
 80053d2:	1850      	adds	r0, r2, r1
 80053d4:	42a0      	cmp	r0, r4
 80053d6:	d10b      	bne.n	80053f0 <_free_r+0x6c>
 80053d8:	6820      	ldr	r0, [r4, #0]
 80053da:	4401      	add	r1, r0
 80053dc:	1850      	adds	r0, r2, r1
 80053de:	4283      	cmp	r3, r0
 80053e0:	6011      	str	r1, [r2, #0]
 80053e2:	d1e0      	bne.n	80053a6 <_free_r+0x22>
 80053e4:	6818      	ldr	r0, [r3, #0]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	4408      	add	r0, r1
 80053ea:	6010      	str	r0, [r2, #0]
 80053ec:	6053      	str	r3, [r2, #4]
 80053ee:	e7da      	b.n	80053a6 <_free_r+0x22>
 80053f0:	d902      	bls.n	80053f8 <_free_r+0x74>
 80053f2:	230c      	movs	r3, #12
 80053f4:	602b      	str	r3, [r5, #0]
 80053f6:	e7d6      	b.n	80053a6 <_free_r+0x22>
 80053f8:	6820      	ldr	r0, [r4, #0]
 80053fa:	1821      	adds	r1, r4, r0
 80053fc:	428b      	cmp	r3, r1
 80053fe:	bf01      	itttt	eq
 8005400:	6819      	ldreq	r1, [r3, #0]
 8005402:	685b      	ldreq	r3, [r3, #4]
 8005404:	1809      	addeq	r1, r1, r0
 8005406:	6021      	streq	r1, [r4, #0]
 8005408:	6063      	str	r3, [r4, #4]
 800540a:	6054      	str	r4, [r2, #4]
 800540c:	e7cb      	b.n	80053a6 <_free_r+0x22>
 800540e:	bd38      	pop	{r3, r4, r5, pc}
 8005410:	2000030c 	.word	0x2000030c

08005414 <sbrk_aligned>:
 8005414:	b570      	push	{r4, r5, r6, lr}
 8005416:	4e0e      	ldr	r6, [pc, #56]	; (8005450 <sbrk_aligned+0x3c>)
 8005418:	460c      	mov	r4, r1
 800541a:	6831      	ldr	r1, [r6, #0]
 800541c:	4605      	mov	r5, r0
 800541e:	b911      	cbnz	r1, 8005426 <sbrk_aligned+0x12>
 8005420:	f000 fca8 	bl	8005d74 <_sbrk_r>
 8005424:	6030      	str	r0, [r6, #0]
 8005426:	4621      	mov	r1, r4
 8005428:	4628      	mov	r0, r5
 800542a:	f000 fca3 	bl	8005d74 <_sbrk_r>
 800542e:	1c43      	adds	r3, r0, #1
 8005430:	d00a      	beq.n	8005448 <sbrk_aligned+0x34>
 8005432:	1cc4      	adds	r4, r0, #3
 8005434:	f024 0403 	bic.w	r4, r4, #3
 8005438:	42a0      	cmp	r0, r4
 800543a:	d007      	beq.n	800544c <sbrk_aligned+0x38>
 800543c:	1a21      	subs	r1, r4, r0
 800543e:	4628      	mov	r0, r5
 8005440:	f000 fc98 	bl	8005d74 <_sbrk_r>
 8005444:	3001      	adds	r0, #1
 8005446:	d101      	bne.n	800544c <sbrk_aligned+0x38>
 8005448:	f04f 34ff 	mov.w	r4, #4294967295
 800544c:	4620      	mov	r0, r4
 800544e:	bd70      	pop	{r4, r5, r6, pc}
 8005450:	20000310 	.word	0x20000310

08005454 <_malloc_r>:
 8005454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005458:	1ccd      	adds	r5, r1, #3
 800545a:	f025 0503 	bic.w	r5, r5, #3
 800545e:	3508      	adds	r5, #8
 8005460:	2d0c      	cmp	r5, #12
 8005462:	bf38      	it	cc
 8005464:	250c      	movcc	r5, #12
 8005466:	2d00      	cmp	r5, #0
 8005468:	4607      	mov	r7, r0
 800546a:	db01      	blt.n	8005470 <_malloc_r+0x1c>
 800546c:	42a9      	cmp	r1, r5
 800546e:	d905      	bls.n	800547c <_malloc_r+0x28>
 8005470:	230c      	movs	r3, #12
 8005472:	2600      	movs	r6, #0
 8005474:	603b      	str	r3, [r7, #0]
 8005476:	4630      	mov	r0, r6
 8005478:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800547c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005550 <_malloc_r+0xfc>
 8005480:	f000 f868 	bl	8005554 <__malloc_lock>
 8005484:	f8d8 3000 	ldr.w	r3, [r8]
 8005488:	461c      	mov	r4, r3
 800548a:	bb5c      	cbnz	r4, 80054e4 <_malloc_r+0x90>
 800548c:	4629      	mov	r1, r5
 800548e:	4638      	mov	r0, r7
 8005490:	f7ff ffc0 	bl	8005414 <sbrk_aligned>
 8005494:	1c43      	adds	r3, r0, #1
 8005496:	4604      	mov	r4, r0
 8005498:	d155      	bne.n	8005546 <_malloc_r+0xf2>
 800549a:	f8d8 4000 	ldr.w	r4, [r8]
 800549e:	4626      	mov	r6, r4
 80054a0:	2e00      	cmp	r6, #0
 80054a2:	d145      	bne.n	8005530 <_malloc_r+0xdc>
 80054a4:	2c00      	cmp	r4, #0
 80054a6:	d048      	beq.n	800553a <_malloc_r+0xe6>
 80054a8:	6823      	ldr	r3, [r4, #0]
 80054aa:	4631      	mov	r1, r6
 80054ac:	4638      	mov	r0, r7
 80054ae:	eb04 0903 	add.w	r9, r4, r3
 80054b2:	f000 fc5f 	bl	8005d74 <_sbrk_r>
 80054b6:	4581      	cmp	r9, r0
 80054b8:	d13f      	bne.n	800553a <_malloc_r+0xe6>
 80054ba:	6821      	ldr	r1, [r4, #0]
 80054bc:	4638      	mov	r0, r7
 80054be:	1a6d      	subs	r5, r5, r1
 80054c0:	4629      	mov	r1, r5
 80054c2:	f7ff ffa7 	bl	8005414 <sbrk_aligned>
 80054c6:	3001      	adds	r0, #1
 80054c8:	d037      	beq.n	800553a <_malloc_r+0xe6>
 80054ca:	6823      	ldr	r3, [r4, #0]
 80054cc:	442b      	add	r3, r5
 80054ce:	6023      	str	r3, [r4, #0]
 80054d0:	f8d8 3000 	ldr.w	r3, [r8]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d038      	beq.n	800554a <_malloc_r+0xf6>
 80054d8:	685a      	ldr	r2, [r3, #4]
 80054da:	42a2      	cmp	r2, r4
 80054dc:	d12b      	bne.n	8005536 <_malloc_r+0xe2>
 80054de:	2200      	movs	r2, #0
 80054e0:	605a      	str	r2, [r3, #4]
 80054e2:	e00f      	b.n	8005504 <_malloc_r+0xb0>
 80054e4:	6822      	ldr	r2, [r4, #0]
 80054e6:	1b52      	subs	r2, r2, r5
 80054e8:	d41f      	bmi.n	800552a <_malloc_r+0xd6>
 80054ea:	2a0b      	cmp	r2, #11
 80054ec:	d917      	bls.n	800551e <_malloc_r+0xca>
 80054ee:	1961      	adds	r1, r4, r5
 80054f0:	42a3      	cmp	r3, r4
 80054f2:	6025      	str	r5, [r4, #0]
 80054f4:	bf18      	it	ne
 80054f6:	6059      	strne	r1, [r3, #4]
 80054f8:	6863      	ldr	r3, [r4, #4]
 80054fa:	bf08      	it	eq
 80054fc:	f8c8 1000 	streq.w	r1, [r8]
 8005500:	5162      	str	r2, [r4, r5]
 8005502:	604b      	str	r3, [r1, #4]
 8005504:	4638      	mov	r0, r7
 8005506:	f104 060b 	add.w	r6, r4, #11
 800550a:	f000 f829 	bl	8005560 <__malloc_unlock>
 800550e:	f026 0607 	bic.w	r6, r6, #7
 8005512:	1d23      	adds	r3, r4, #4
 8005514:	1af2      	subs	r2, r6, r3
 8005516:	d0ae      	beq.n	8005476 <_malloc_r+0x22>
 8005518:	1b9b      	subs	r3, r3, r6
 800551a:	50a3      	str	r3, [r4, r2]
 800551c:	e7ab      	b.n	8005476 <_malloc_r+0x22>
 800551e:	42a3      	cmp	r3, r4
 8005520:	6862      	ldr	r2, [r4, #4]
 8005522:	d1dd      	bne.n	80054e0 <_malloc_r+0x8c>
 8005524:	f8c8 2000 	str.w	r2, [r8]
 8005528:	e7ec      	b.n	8005504 <_malloc_r+0xb0>
 800552a:	4623      	mov	r3, r4
 800552c:	6864      	ldr	r4, [r4, #4]
 800552e:	e7ac      	b.n	800548a <_malloc_r+0x36>
 8005530:	4634      	mov	r4, r6
 8005532:	6876      	ldr	r6, [r6, #4]
 8005534:	e7b4      	b.n	80054a0 <_malloc_r+0x4c>
 8005536:	4613      	mov	r3, r2
 8005538:	e7cc      	b.n	80054d4 <_malloc_r+0x80>
 800553a:	230c      	movs	r3, #12
 800553c:	4638      	mov	r0, r7
 800553e:	603b      	str	r3, [r7, #0]
 8005540:	f000 f80e 	bl	8005560 <__malloc_unlock>
 8005544:	e797      	b.n	8005476 <_malloc_r+0x22>
 8005546:	6025      	str	r5, [r4, #0]
 8005548:	e7dc      	b.n	8005504 <_malloc_r+0xb0>
 800554a:	605b      	str	r3, [r3, #4]
 800554c:	deff      	udf	#255	; 0xff
 800554e:	bf00      	nop
 8005550:	2000030c 	.word	0x2000030c

08005554 <__malloc_lock>:
 8005554:	4801      	ldr	r0, [pc, #4]	; (800555c <__malloc_lock+0x8>)
 8005556:	f7ff bf12 	b.w	800537e <__retarget_lock_acquire_recursive>
 800555a:	bf00      	nop
 800555c:	20000308 	.word	0x20000308

08005560 <__malloc_unlock>:
 8005560:	4801      	ldr	r0, [pc, #4]	; (8005568 <__malloc_unlock+0x8>)
 8005562:	f7ff bf0d 	b.w	8005380 <__retarget_lock_release_recursive>
 8005566:	bf00      	nop
 8005568:	20000308 	.word	0x20000308

0800556c <__sfputc_r>:
 800556c:	6893      	ldr	r3, [r2, #8]
 800556e:	b410      	push	{r4}
 8005570:	3b01      	subs	r3, #1
 8005572:	2b00      	cmp	r3, #0
 8005574:	6093      	str	r3, [r2, #8]
 8005576:	da07      	bge.n	8005588 <__sfputc_r+0x1c>
 8005578:	6994      	ldr	r4, [r2, #24]
 800557a:	42a3      	cmp	r3, r4
 800557c:	db01      	blt.n	8005582 <__sfputc_r+0x16>
 800557e:	290a      	cmp	r1, #10
 8005580:	d102      	bne.n	8005588 <__sfputc_r+0x1c>
 8005582:	bc10      	pop	{r4}
 8005584:	f7ff bded 	b.w	8005162 <__swbuf_r>
 8005588:	6813      	ldr	r3, [r2, #0]
 800558a:	1c58      	adds	r0, r3, #1
 800558c:	6010      	str	r0, [r2, #0]
 800558e:	7019      	strb	r1, [r3, #0]
 8005590:	4608      	mov	r0, r1
 8005592:	bc10      	pop	{r4}
 8005594:	4770      	bx	lr

08005596 <__sfputs_r>:
 8005596:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005598:	4606      	mov	r6, r0
 800559a:	460f      	mov	r7, r1
 800559c:	4614      	mov	r4, r2
 800559e:	18d5      	adds	r5, r2, r3
 80055a0:	42ac      	cmp	r4, r5
 80055a2:	d101      	bne.n	80055a8 <__sfputs_r+0x12>
 80055a4:	2000      	movs	r0, #0
 80055a6:	e007      	b.n	80055b8 <__sfputs_r+0x22>
 80055a8:	463a      	mov	r2, r7
 80055aa:	4630      	mov	r0, r6
 80055ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055b0:	f7ff ffdc 	bl	800556c <__sfputc_r>
 80055b4:	1c43      	adds	r3, r0, #1
 80055b6:	d1f3      	bne.n	80055a0 <__sfputs_r+0xa>
 80055b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080055bc <_vfiprintf_r>:
 80055bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055c0:	460d      	mov	r5, r1
 80055c2:	4614      	mov	r4, r2
 80055c4:	4698      	mov	r8, r3
 80055c6:	4606      	mov	r6, r0
 80055c8:	b09d      	sub	sp, #116	; 0x74
 80055ca:	b118      	cbz	r0, 80055d4 <_vfiprintf_r+0x18>
 80055cc:	6a03      	ldr	r3, [r0, #32]
 80055ce:	b90b      	cbnz	r3, 80055d4 <_vfiprintf_r+0x18>
 80055d0:	f7ff fce0 	bl	8004f94 <__sinit>
 80055d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80055d6:	07d9      	lsls	r1, r3, #31
 80055d8:	d405      	bmi.n	80055e6 <_vfiprintf_r+0x2a>
 80055da:	89ab      	ldrh	r3, [r5, #12]
 80055dc:	059a      	lsls	r2, r3, #22
 80055de:	d402      	bmi.n	80055e6 <_vfiprintf_r+0x2a>
 80055e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80055e2:	f7ff fecc 	bl	800537e <__retarget_lock_acquire_recursive>
 80055e6:	89ab      	ldrh	r3, [r5, #12]
 80055e8:	071b      	lsls	r3, r3, #28
 80055ea:	d501      	bpl.n	80055f0 <_vfiprintf_r+0x34>
 80055ec:	692b      	ldr	r3, [r5, #16]
 80055ee:	b99b      	cbnz	r3, 8005618 <_vfiprintf_r+0x5c>
 80055f0:	4629      	mov	r1, r5
 80055f2:	4630      	mov	r0, r6
 80055f4:	f7ff fdf2 	bl	80051dc <__swsetup_r>
 80055f8:	b170      	cbz	r0, 8005618 <_vfiprintf_r+0x5c>
 80055fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80055fc:	07dc      	lsls	r4, r3, #31
 80055fe:	d504      	bpl.n	800560a <_vfiprintf_r+0x4e>
 8005600:	f04f 30ff 	mov.w	r0, #4294967295
 8005604:	b01d      	add	sp, #116	; 0x74
 8005606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800560a:	89ab      	ldrh	r3, [r5, #12]
 800560c:	0598      	lsls	r0, r3, #22
 800560e:	d4f7      	bmi.n	8005600 <_vfiprintf_r+0x44>
 8005610:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005612:	f7ff feb5 	bl	8005380 <__retarget_lock_release_recursive>
 8005616:	e7f3      	b.n	8005600 <_vfiprintf_r+0x44>
 8005618:	2300      	movs	r3, #0
 800561a:	9309      	str	r3, [sp, #36]	; 0x24
 800561c:	2320      	movs	r3, #32
 800561e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005622:	2330      	movs	r3, #48	; 0x30
 8005624:	f04f 0901 	mov.w	r9, #1
 8005628:	f8cd 800c 	str.w	r8, [sp, #12]
 800562c:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80057dc <_vfiprintf_r+0x220>
 8005630:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005634:	4623      	mov	r3, r4
 8005636:	469a      	mov	sl, r3
 8005638:	f813 2b01 	ldrb.w	r2, [r3], #1
 800563c:	b10a      	cbz	r2, 8005642 <_vfiprintf_r+0x86>
 800563e:	2a25      	cmp	r2, #37	; 0x25
 8005640:	d1f9      	bne.n	8005636 <_vfiprintf_r+0x7a>
 8005642:	ebba 0b04 	subs.w	fp, sl, r4
 8005646:	d00b      	beq.n	8005660 <_vfiprintf_r+0xa4>
 8005648:	465b      	mov	r3, fp
 800564a:	4622      	mov	r2, r4
 800564c:	4629      	mov	r1, r5
 800564e:	4630      	mov	r0, r6
 8005650:	f7ff ffa1 	bl	8005596 <__sfputs_r>
 8005654:	3001      	adds	r0, #1
 8005656:	f000 80a9 	beq.w	80057ac <_vfiprintf_r+0x1f0>
 800565a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800565c:	445a      	add	r2, fp
 800565e:	9209      	str	r2, [sp, #36]	; 0x24
 8005660:	f89a 3000 	ldrb.w	r3, [sl]
 8005664:	2b00      	cmp	r3, #0
 8005666:	f000 80a1 	beq.w	80057ac <_vfiprintf_r+0x1f0>
 800566a:	2300      	movs	r3, #0
 800566c:	f04f 32ff 	mov.w	r2, #4294967295
 8005670:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005674:	f10a 0a01 	add.w	sl, sl, #1
 8005678:	9304      	str	r3, [sp, #16]
 800567a:	9307      	str	r3, [sp, #28]
 800567c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005680:	931a      	str	r3, [sp, #104]	; 0x68
 8005682:	4654      	mov	r4, sl
 8005684:	2205      	movs	r2, #5
 8005686:	f814 1b01 	ldrb.w	r1, [r4], #1
 800568a:	4854      	ldr	r0, [pc, #336]	; (80057dc <_vfiprintf_r+0x220>)
 800568c:	f000 fb82 	bl	8005d94 <memchr>
 8005690:	9a04      	ldr	r2, [sp, #16]
 8005692:	b9d8      	cbnz	r0, 80056cc <_vfiprintf_r+0x110>
 8005694:	06d1      	lsls	r1, r2, #27
 8005696:	bf44      	itt	mi
 8005698:	2320      	movmi	r3, #32
 800569a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800569e:	0713      	lsls	r3, r2, #28
 80056a0:	bf44      	itt	mi
 80056a2:	232b      	movmi	r3, #43	; 0x2b
 80056a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80056a8:	f89a 3000 	ldrb.w	r3, [sl]
 80056ac:	2b2a      	cmp	r3, #42	; 0x2a
 80056ae:	d015      	beq.n	80056dc <_vfiprintf_r+0x120>
 80056b0:	4654      	mov	r4, sl
 80056b2:	2000      	movs	r0, #0
 80056b4:	f04f 0c0a 	mov.w	ip, #10
 80056b8:	9a07      	ldr	r2, [sp, #28]
 80056ba:	4621      	mov	r1, r4
 80056bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80056c0:	3b30      	subs	r3, #48	; 0x30
 80056c2:	2b09      	cmp	r3, #9
 80056c4:	d94d      	bls.n	8005762 <_vfiprintf_r+0x1a6>
 80056c6:	b1b0      	cbz	r0, 80056f6 <_vfiprintf_r+0x13a>
 80056c8:	9207      	str	r2, [sp, #28]
 80056ca:	e014      	b.n	80056f6 <_vfiprintf_r+0x13a>
 80056cc:	eba0 0308 	sub.w	r3, r0, r8
 80056d0:	fa09 f303 	lsl.w	r3, r9, r3
 80056d4:	4313      	orrs	r3, r2
 80056d6:	46a2      	mov	sl, r4
 80056d8:	9304      	str	r3, [sp, #16]
 80056da:	e7d2      	b.n	8005682 <_vfiprintf_r+0xc6>
 80056dc:	9b03      	ldr	r3, [sp, #12]
 80056de:	1d19      	adds	r1, r3, #4
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	9103      	str	r1, [sp, #12]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	bfbb      	ittet	lt
 80056e8:	425b      	neglt	r3, r3
 80056ea:	f042 0202 	orrlt.w	r2, r2, #2
 80056ee:	9307      	strge	r3, [sp, #28]
 80056f0:	9307      	strlt	r3, [sp, #28]
 80056f2:	bfb8      	it	lt
 80056f4:	9204      	strlt	r2, [sp, #16]
 80056f6:	7823      	ldrb	r3, [r4, #0]
 80056f8:	2b2e      	cmp	r3, #46	; 0x2e
 80056fa:	d10c      	bne.n	8005716 <_vfiprintf_r+0x15a>
 80056fc:	7863      	ldrb	r3, [r4, #1]
 80056fe:	2b2a      	cmp	r3, #42	; 0x2a
 8005700:	d134      	bne.n	800576c <_vfiprintf_r+0x1b0>
 8005702:	9b03      	ldr	r3, [sp, #12]
 8005704:	3402      	adds	r4, #2
 8005706:	1d1a      	adds	r2, r3, #4
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	9203      	str	r2, [sp, #12]
 800570c:	2b00      	cmp	r3, #0
 800570e:	bfb8      	it	lt
 8005710:	f04f 33ff 	movlt.w	r3, #4294967295
 8005714:	9305      	str	r3, [sp, #20]
 8005716:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80057e0 <_vfiprintf_r+0x224>
 800571a:	2203      	movs	r2, #3
 800571c:	4650      	mov	r0, sl
 800571e:	7821      	ldrb	r1, [r4, #0]
 8005720:	f000 fb38 	bl	8005d94 <memchr>
 8005724:	b138      	cbz	r0, 8005736 <_vfiprintf_r+0x17a>
 8005726:	2240      	movs	r2, #64	; 0x40
 8005728:	9b04      	ldr	r3, [sp, #16]
 800572a:	eba0 000a 	sub.w	r0, r0, sl
 800572e:	4082      	lsls	r2, r0
 8005730:	4313      	orrs	r3, r2
 8005732:	3401      	adds	r4, #1
 8005734:	9304      	str	r3, [sp, #16]
 8005736:	f814 1b01 	ldrb.w	r1, [r4], #1
 800573a:	2206      	movs	r2, #6
 800573c:	4829      	ldr	r0, [pc, #164]	; (80057e4 <_vfiprintf_r+0x228>)
 800573e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005742:	f000 fb27 	bl	8005d94 <memchr>
 8005746:	2800      	cmp	r0, #0
 8005748:	d03f      	beq.n	80057ca <_vfiprintf_r+0x20e>
 800574a:	4b27      	ldr	r3, [pc, #156]	; (80057e8 <_vfiprintf_r+0x22c>)
 800574c:	bb1b      	cbnz	r3, 8005796 <_vfiprintf_r+0x1da>
 800574e:	9b03      	ldr	r3, [sp, #12]
 8005750:	3307      	adds	r3, #7
 8005752:	f023 0307 	bic.w	r3, r3, #7
 8005756:	3308      	adds	r3, #8
 8005758:	9303      	str	r3, [sp, #12]
 800575a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800575c:	443b      	add	r3, r7
 800575e:	9309      	str	r3, [sp, #36]	; 0x24
 8005760:	e768      	b.n	8005634 <_vfiprintf_r+0x78>
 8005762:	460c      	mov	r4, r1
 8005764:	2001      	movs	r0, #1
 8005766:	fb0c 3202 	mla	r2, ip, r2, r3
 800576a:	e7a6      	b.n	80056ba <_vfiprintf_r+0xfe>
 800576c:	2300      	movs	r3, #0
 800576e:	f04f 0c0a 	mov.w	ip, #10
 8005772:	4619      	mov	r1, r3
 8005774:	3401      	adds	r4, #1
 8005776:	9305      	str	r3, [sp, #20]
 8005778:	4620      	mov	r0, r4
 800577a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800577e:	3a30      	subs	r2, #48	; 0x30
 8005780:	2a09      	cmp	r2, #9
 8005782:	d903      	bls.n	800578c <_vfiprintf_r+0x1d0>
 8005784:	2b00      	cmp	r3, #0
 8005786:	d0c6      	beq.n	8005716 <_vfiprintf_r+0x15a>
 8005788:	9105      	str	r1, [sp, #20]
 800578a:	e7c4      	b.n	8005716 <_vfiprintf_r+0x15a>
 800578c:	4604      	mov	r4, r0
 800578e:	2301      	movs	r3, #1
 8005790:	fb0c 2101 	mla	r1, ip, r1, r2
 8005794:	e7f0      	b.n	8005778 <_vfiprintf_r+0x1bc>
 8005796:	ab03      	add	r3, sp, #12
 8005798:	9300      	str	r3, [sp, #0]
 800579a:	462a      	mov	r2, r5
 800579c:	4630      	mov	r0, r6
 800579e:	4b13      	ldr	r3, [pc, #76]	; (80057ec <_vfiprintf_r+0x230>)
 80057a0:	a904      	add	r1, sp, #16
 80057a2:	f3af 8000 	nop.w
 80057a6:	4607      	mov	r7, r0
 80057a8:	1c78      	adds	r0, r7, #1
 80057aa:	d1d6      	bne.n	800575a <_vfiprintf_r+0x19e>
 80057ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80057ae:	07d9      	lsls	r1, r3, #31
 80057b0:	d405      	bmi.n	80057be <_vfiprintf_r+0x202>
 80057b2:	89ab      	ldrh	r3, [r5, #12]
 80057b4:	059a      	lsls	r2, r3, #22
 80057b6:	d402      	bmi.n	80057be <_vfiprintf_r+0x202>
 80057b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80057ba:	f7ff fde1 	bl	8005380 <__retarget_lock_release_recursive>
 80057be:	89ab      	ldrh	r3, [r5, #12]
 80057c0:	065b      	lsls	r3, r3, #25
 80057c2:	f53f af1d 	bmi.w	8005600 <_vfiprintf_r+0x44>
 80057c6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80057c8:	e71c      	b.n	8005604 <_vfiprintf_r+0x48>
 80057ca:	ab03      	add	r3, sp, #12
 80057cc:	9300      	str	r3, [sp, #0]
 80057ce:	462a      	mov	r2, r5
 80057d0:	4630      	mov	r0, r6
 80057d2:	4b06      	ldr	r3, [pc, #24]	; (80057ec <_vfiprintf_r+0x230>)
 80057d4:	a904      	add	r1, sp, #16
 80057d6:	f000 f87d 	bl	80058d4 <_printf_i>
 80057da:	e7e4      	b.n	80057a6 <_vfiprintf_r+0x1ea>
 80057dc:	08005eb2 	.word	0x08005eb2
 80057e0:	08005eb8 	.word	0x08005eb8
 80057e4:	08005ebc 	.word	0x08005ebc
 80057e8:	00000000 	.word	0x00000000
 80057ec:	08005597 	.word	0x08005597

080057f0 <_printf_common>:
 80057f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057f4:	4616      	mov	r6, r2
 80057f6:	4699      	mov	r9, r3
 80057f8:	688a      	ldr	r2, [r1, #8]
 80057fa:	690b      	ldr	r3, [r1, #16]
 80057fc:	4607      	mov	r7, r0
 80057fe:	4293      	cmp	r3, r2
 8005800:	bfb8      	it	lt
 8005802:	4613      	movlt	r3, r2
 8005804:	6033      	str	r3, [r6, #0]
 8005806:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800580a:	460c      	mov	r4, r1
 800580c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005810:	b10a      	cbz	r2, 8005816 <_printf_common+0x26>
 8005812:	3301      	adds	r3, #1
 8005814:	6033      	str	r3, [r6, #0]
 8005816:	6823      	ldr	r3, [r4, #0]
 8005818:	0699      	lsls	r1, r3, #26
 800581a:	bf42      	ittt	mi
 800581c:	6833      	ldrmi	r3, [r6, #0]
 800581e:	3302      	addmi	r3, #2
 8005820:	6033      	strmi	r3, [r6, #0]
 8005822:	6825      	ldr	r5, [r4, #0]
 8005824:	f015 0506 	ands.w	r5, r5, #6
 8005828:	d106      	bne.n	8005838 <_printf_common+0x48>
 800582a:	f104 0a19 	add.w	sl, r4, #25
 800582e:	68e3      	ldr	r3, [r4, #12]
 8005830:	6832      	ldr	r2, [r6, #0]
 8005832:	1a9b      	subs	r3, r3, r2
 8005834:	42ab      	cmp	r3, r5
 8005836:	dc2b      	bgt.n	8005890 <_printf_common+0xa0>
 8005838:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800583c:	1e13      	subs	r3, r2, #0
 800583e:	6822      	ldr	r2, [r4, #0]
 8005840:	bf18      	it	ne
 8005842:	2301      	movne	r3, #1
 8005844:	0692      	lsls	r2, r2, #26
 8005846:	d430      	bmi.n	80058aa <_printf_common+0xba>
 8005848:	4649      	mov	r1, r9
 800584a:	4638      	mov	r0, r7
 800584c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005850:	47c0      	blx	r8
 8005852:	3001      	adds	r0, #1
 8005854:	d023      	beq.n	800589e <_printf_common+0xae>
 8005856:	6823      	ldr	r3, [r4, #0]
 8005858:	6922      	ldr	r2, [r4, #16]
 800585a:	f003 0306 	and.w	r3, r3, #6
 800585e:	2b04      	cmp	r3, #4
 8005860:	bf14      	ite	ne
 8005862:	2500      	movne	r5, #0
 8005864:	6833      	ldreq	r3, [r6, #0]
 8005866:	f04f 0600 	mov.w	r6, #0
 800586a:	bf08      	it	eq
 800586c:	68e5      	ldreq	r5, [r4, #12]
 800586e:	f104 041a 	add.w	r4, r4, #26
 8005872:	bf08      	it	eq
 8005874:	1aed      	subeq	r5, r5, r3
 8005876:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800587a:	bf08      	it	eq
 800587c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005880:	4293      	cmp	r3, r2
 8005882:	bfc4      	itt	gt
 8005884:	1a9b      	subgt	r3, r3, r2
 8005886:	18ed      	addgt	r5, r5, r3
 8005888:	42b5      	cmp	r5, r6
 800588a:	d11a      	bne.n	80058c2 <_printf_common+0xd2>
 800588c:	2000      	movs	r0, #0
 800588e:	e008      	b.n	80058a2 <_printf_common+0xb2>
 8005890:	2301      	movs	r3, #1
 8005892:	4652      	mov	r2, sl
 8005894:	4649      	mov	r1, r9
 8005896:	4638      	mov	r0, r7
 8005898:	47c0      	blx	r8
 800589a:	3001      	adds	r0, #1
 800589c:	d103      	bne.n	80058a6 <_printf_common+0xb6>
 800589e:	f04f 30ff 	mov.w	r0, #4294967295
 80058a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058a6:	3501      	adds	r5, #1
 80058a8:	e7c1      	b.n	800582e <_printf_common+0x3e>
 80058aa:	2030      	movs	r0, #48	; 0x30
 80058ac:	18e1      	adds	r1, r4, r3
 80058ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80058b2:	1c5a      	adds	r2, r3, #1
 80058b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80058b8:	4422      	add	r2, r4
 80058ba:	3302      	adds	r3, #2
 80058bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80058c0:	e7c2      	b.n	8005848 <_printf_common+0x58>
 80058c2:	2301      	movs	r3, #1
 80058c4:	4622      	mov	r2, r4
 80058c6:	4649      	mov	r1, r9
 80058c8:	4638      	mov	r0, r7
 80058ca:	47c0      	blx	r8
 80058cc:	3001      	adds	r0, #1
 80058ce:	d0e6      	beq.n	800589e <_printf_common+0xae>
 80058d0:	3601      	adds	r6, #1
 80058d2:	e7d9      	b.n	8005888 <_printf_common+0x98>

080058d4 <_printf_i>:
 80058d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80058d8:	7e0f      	ldrb	r7, [r1, #24]
 80058da:	4691      	mov	r9, r2
 80058dc:	2f78      	cmp	r7, #120	; 0x78
 80058de:	4680      	mov	r8, r0
 80058e0:	460c      	mov	r4, r1
 80058e2:	469a      	mov	sl, r3
 80058e4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80058e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80058ea:	d807      	bhi.n	80058fc <_printf_i+0x28>
 80058ec:	2f62      	cmp	r7, #98	; 0x62
 80058ee:	d80a      	bhi.n	8005906 <_printf_i+0x32>
 80058f0:	2f00      	cmp	r7, #0
 80058f2:	f000 80d5 	beq.w	8005aa0 <_printf_i+0x1cc>
 80058f6:	2f58      	cmp	r7, #88	; 0x58
 80058f8:	f000 80c1 	beq.w	8005a7e <_printf_i+0x1aa>
 80058fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005900:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005904:	e03a      	b.n	800597c <_printf_i+0xa8>
 8005906:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800590a:	2b15      	cmp	r3, #21
 800590c:	d8f6      	bhi.n	80058fc <_printf_i+0x28>
 800590e:	a101      	add	r1, pc, #4	; (adr r1, 8005914 <_printf_i+0x40>)
 8005910:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005914:	0800596d 	.word	0x0800596d
 8005918:	08005981 	.word	0x08005981
 800591c:	080058fd 	.word	0x080058fd
 8005920:	080058fd 	.word	0x080058fd
 8005924:	080058fd 	.word	0x080058fd
 8005928:	080058fd 	.word	0x080058fd
 800592c:	08005981 	.word	0x08005981
 8005930:	080058fd 	.word	0x080058fd
 8005934:	080058fd 	.word	0x080058fd
 8005938:	080058fd 	.word	0x080058fd
 800593c:	080058fd 	.word	0x080058fd
 8005940:	08005a87 	.word	0x08005a87
 8005944:	080059ad 	.word	0x080059ad
 8005948:	08005a41 	.word	0x08005a41
 800594c:	080058fd 	.word	0x080058fd
 8005950:	080058fd 	.word	0x080058fd
 8005954:	08005aa9 	.word	0x08005aa9
 8005958:	080058fd 	.word	0x080058fd
 800595c:	080059ad 	.word	0x080059ad
 8005960:	080058fd 	.word	0x080058fd
 8005964:	080058fd 	.word	0x080058fd
 8005968:	08005a49 	.word	0x08005a49
 800596c:	682b      	ldr	r3, [r5, #0]
 800596e:	1d1a      	adds	r2, r3, #4
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	602a      	str	r2, [r5, #0]
 8005974:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005978:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800597c:	2301      	movs	r3, #1
 800597e:	e0a0      	b.n	8005ac2 <_printf_i+0x1ee>
 8005980:	6820      	ldr	r0, [r4, #0]
 8005982:	682b      	ldr	r3, [r5, #0]
 8005984:	0607      	lsls	r7, r0, #24
 8005986:	f103 0104 	add.w	r1, r3, #4
 800598a:	6029      	str	r1, [r5, #0]
 800598c:	d501      	bpl.n	8005992 <_printf_i+0xbe>
 800598e:	681e      	ldr	r6, [r3, #0]
 8005990:	e003      	b.n	800599a <_printf_i+0xc6>
 8005992:	0646      	lsls	r6, r0, #25
 8005994:	d5fb      	bpl.n	800598e <_printf_i+0xba>
 8005996:	f9b3 6000 	ldrsh.w	r6, [r3]
 800599a:	2e00      	cmp	r6, #0
 800599c:	da03      	bge.n	80059a6 <_printf_i+0xd2>
 800599e:	232d      	movs	r3, #45	; 0x2d
 80059a0:	4276      	negs	r6, r6
 80059a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059a6:	230a      	movs	r3, #10
 80059a8:	4859      	ldr	r0, [pc, #356]	; (8005b10 <_printf_i+0x23c>)
 80059aa:	e012      	b.n	80059d2 <_printf_i+0xfe>
 80059ac:	682b      	ldr	r3, [r5, #0]
 80059ae:	6820      	ldr	r0, [r4, #0]
 80059b0:	1d19      	adds	r1, r3, #4
 80059b2:	6029      	str	r1, [r5, #0]
 80059b4:	0605      	lsls	r5, r0, #24
 80059b6:	d501      	bpl.n	80059bc <_printf_i+0xe8>
 80059b8:	681e      	ldr	r6, [r3, #0]
 80059ba:	e002      	b.n	80059c2 <_printf_i+0xee>
 80059bc:	0641      	lsls	r1, r0, #25
 80059be:	d5fb      	bpl.n	80059b8 <_printf_i+0xe4>
 80059c0:	881e      	ldrh	r6, [r3, #0]
 80059c2:	2f6f      	cmp	r7, #111	; 0x6f
 80059c4:	bf0c      	ite	eq
 80059c6:	2308      	moveq	r3, #8
 80059c8:	230a      	movne	r3, #10
 80059ca:	4851      	ldr	r0, [pc, #324]	; (8005b10 <_printf_i+0x23c>)
 80059cc:	2100      	movs	r1, #0
 80059ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80059d2:	6865      	ldr	r5, [r4, #4]
 80059d4:	2d00      	cmp	r5, #0
 80059d6:	bfa8      	it	ge
 80059d8:	6821      	ldrge	r1, [r4, #0]
 80059da:	60a5      	str	r5, [r4, #8]
 80059dc:	bfa4      	itt	ge
 80059de:	f021 0104 	bicge.w	r1, r1, #4
 80059e2:	6021      	strge	r1, [r4, #0]
 80059e4:	b90e      	cbnz	r6, 80059ea <_printf_i+0x116>
 80059e6:	2d00      	cmp	r5, #0
 80059e8:	d04b      	beq.n	8005a82 <_printf_i+0x1ae>
 80059ea:	4615      	mov	r5, r2
 80059ec:	fbb6 f1f3 	udiv	r1, r6, r3
 80059f0:	fb03 6711 	mls	r7, r3, r1, r6
 80059f4:	5dc7      	ldrb	r7, [r0, r7]
 80059f6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80059fa:	4637      	mov	r7, r6
 80059fc:	42bb      	cmp	r3, r7
 80059fe:	460e      	mov	r6, r1
 8005a00:	d9f4      	bls.n	80059ec <_printf_i+0x118>
 8005a02:	2b08      	cmp	r3, #8
 8005a04:	d10b      	bne.n	8005a1e <_printf_i+0x14a>
 8005a06:	6823      	ldr	r3, [r4, #0]
 8005a08:	07de      	lsls	r6, r3, #31
 8005a0a:	d508      	bpl.n	8005a1e <_printf_i+0x14a>
 8005a0c:	6923      	ldr	r3, [r4, #16]
 8005a0e:	6861      	ldr	r1, [r4, #4]
 8005a10:	4299      	cmp	r1, r3
 8005a12:	bfde      	ittt	le
 8005a14:	2330      	movle	r3, #48	; 0x30
 8005a16:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005a1a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005a1e:	1b52      	subs	r2, r2, r5
 8005a20:	6122      	str	r2, [r4, #16]
 8005a22:	464b      	mov	r3, r9
 8005a24:	4621      	mov	r1, r4
 8005a26:	4640      	mov	r0, r8
 8005a28:	f8cd a000 	str.w	sl, [sp]
 8005a2c:	aa03      	add	r2, sp, #12
 8005a2e:	f7ff fedf 	bl	80057f0 <_printf_common>
 8005a32:	3001      	adds	r0, #1
 8005a34:	d14a      	bne.n	8005acc <_printf_i+0x1f8>
 8005a36:	f04f 30ff 	mov.w	r0, #4294967295
 8005a3a:	b004      	add	sp, #16
 8005a3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a40:	6823      	ldr	r3, [r4, #0]
 8005a42:	f043 0320 	orr.w	r3, r3, #32
 8005a46:	6023      	str	r3, [r4, #0]
 8005a48:	2778      	movs	r7, #120	; 0x78
 8005a4a:	4832      	ldr	r0, [pc, #200]	; (8005b14 <_printf_i+0x240>)
 8005a4c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005a50:	6823      	ldr	r3, [r4, #0]
 8005a52:	6829      	ldr	r1, [r5, #0]
 8005a54:	061f      	lsls	r7, r3, #24
 8005a56:	f851 6b04 	ldr.w	r6, [r1], #4
 8005a5a:	d402      	bmi.n	8005a62 <_printf_i+0x18e>
 8005a5c:	065f      	lsls	r7, r3, #25
 8005a5e:	bf48      	it	mi
 8005a60:	b2b6      	uxthmi	r6, r6
 8005a62:	07df      	lsls	r7, r3, #31
 8005a64:	bf48      	it	mi
 8005a66:	f043 0320 	orrmi.w	r3, r3, #32
 8005a6a:	6029      	str	r1, [r5, #0]
 8005a6c:	bf48      	it	mi
 8005a6e:	6023      	strmi	r3, [r4, #0]
 8005a70:	b91e      	cbnz	r6, 8005a7a <_printf_i+0x1a6>
 8005a72:	6823      	ldr	r3, [r4, #0]
 8005a74:	f023 0320 	bic.w	r3, r3, #32
 8005a78:	6023      	str	r3, [r4, #0]
 8005a7a:	2310      	movs	r3, #16
 8005a7c:	e7a6      	b.n	80059cc <_printf_i+0xf8>
 8005a7e:	4824      	ldr	r0, [pc, #144]	; (8005b10 <_printf_i+0x23c>)
 8005a80:	e7e4      	b.n	8005a4c <_printf_i+0x178>
 8005a82:	4615      	mov	r5, r2
 8005a84:	e7bd      	b.n	8005a02 <_printf_i+0x12e>
 8005a86:	682b      	ldr	r3, [r5, #0]
 8005a88:	6826      	ldr	r6, [r4, #0]
 8005a8a:	1d18      	adds	r0, r3, #4
 8005a8c:	6961      	ldr	r1, [r4, #20]
 8005a8e:	6028      	str	r0, [r5, #0]
 8005a90:	0635      	lsls	r5, r6, #24
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	d501      	bpl.n	8005a9a <_printf_i+0x1c6>
 8005a96:	6019      	str	r1, [r3, #0]
 8005a98:	e002      	b.n	8005aa0 <_printf_i+0x1cc>
 8005a9a:	0670      	lsls	r0, r6, #25
 8005a9c:	d5fb      	bpl.n	8005a96 <_printf_i+0x1c2>
 8005a9e:	8019      	strh	r1, [r3, #0]
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	4615      	mov	r5, r2
 8005aa4:	6123      	str	r3, [r4, #16]
 8005aa6:	e7bc      	b.n	8005a22 <_printf_i+0x14e>
 8005aa8:	682b      	ldr	r3, [r5, #0]
 8005aaa:	2100      	movs	r1, #0
 8005aac:	1d1a      	adds	r2, r3, #4
 8005aae:	602a      	str	r2, [r5, #0]
 8005ab0:	681d      	ldr	r5, [r3, #0]
 8005ab2:	6862      	ldr	r2, [r4, #4]
 8005ab4:	4628      	mov	r0, r5
 8005ab6:	f000 f96d 	bl	8005d94 <memchr>
 8005aba:	b108      	cbz	r0, 8005ac0 <_printf_i+0x1ec>
 8005abc:	1b40      	subs	r0, r0, r5
 8005abe:	6060      	str	r0, [r4, #4]
 8005ac0:	6863      	ldr	r3, [r4, #4]
 8005ac2:	6123      	str	r3, [r4, #16]
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005aca:	e7aa      	b.n	8005a22 <_printf_i+0x14e>
 8005acc:	462a      	mov	r2, r5
 8005ace:	4649      	mov	r1, r9
 8005ad0:	4640      	mov	r0, r8
 8005ad2:	6923      	ldr	r3, [r4, #16]
 8005ad4:	47d0      	blx	sl
 8005ad6:	3001      	adds	r0, #1
 8005ad8:	d0ad      	beq.n	8005a36 <_printf_i+0x162>
 8005ada:	6823      	ldr	r3, [r4, #0]
 8005adc:	079b      	lsls	r3, r3, #30
 8005ade:	d413      	bmi.n	8005b08 <_printf_i+0x234>
 8005ae0:	68e0      	ldr	r0, [r4, #12]
 8005ae2:	9b03      	ldr	r3, [sp, #12]
 8005ae4:	4298      	cmp	r0, r3
 8005ae6:	bfb8      	it	lt
 8005ae8:	4618      	movlt	r0, r3
 8005aea:	e7a6      	b.n	8005a3a <_printf_i+0x166>
 8005aec:	2301      	movs	r3, #1
 8005aee:	4632      	mov	r2, r6
 8005af0:	4649      	mov	r1, r9
 8005af2:	4640      	mov	r0, r8
 8005af4:	47d0      	blx	sl
 8005af6:	3001      	adds	r0, #1
 8005af8:	d09d      	beq.n	8005a36 <_printf_i+0x162>
 8005afa:	3501      	adds	r5, #1
 8005afc:	68e3      	ldr	r3, [r4, #12]
 8005afe:	9903      	ldr	r1, [sp, #12]
 8005b00:	1a5b      	subs	r3, r3, r1
 8005b02:	42ab      	cmp	r3, r5
 8005b04:	dcf2      	bgt.n	8005aec <_printf_i+0x218>
 8005b06:	e7eb      	b.n	8005ae0 <_printf_i+0x20c>
 8005b08:	2500      	movs	r5, #0
 8005b0a:	f104 0619 	add.w	r6, r4, #25
 8005b0e:	e7f5      	b.n	8005afc <_printf_i+0x228>
 8005b10:	08005ec3 	.word	0x08005ec3
 8005b14:	08005ed4 	.word	0x08005ed4

08005b18 <__sflush_r>:
 8005b18:	898a      	ldrh	r2, [r1, #12]
 8005b1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b1c:	4605      	mov	r5, r0
 8005b1e:	0710      	lsls	r0, r2, #28
 8005b20:	460c      	mov	r4, r1
 8005b22:	d457      	bmi.n	8005bd4 <__sflush_r+0xbc>
 8005b24:	684b      	ldr	r3, [r1, #4]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	dc04      	bgt.n	8005b34 <__sflush_r+0x1c>
 8005b2a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	dc01      	bgt.n	8005b34 <__sflush_r+0x1c>
 8005b30:	2000      	movs	r0, #0
 8005b32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005b36:	2e00      	cmp	r6, #0
 8005b38:	d0fa      	beq.n	8005b30 <__sflush_r+0x18>
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005b40:	682f      	ldr	r7, [r5, #0]
 8005b42:	6a21      	ldr	r1, [r4, #32]
 8005b44:	602b      	str	r3, [r5, #0]
 8005b46:	d032      	beq.n	8005bae <__sflush_r+0x96>
 8005b48:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005b4a:	89a3      	ldrh	r3, [r4, #12]
 8005b4c:	075a      	lsls	r2, r3, #29
 8005b4e:	d505      	bpl.n	8005b5c <__sflush_r+0x44>
 8005b50:	6863      	ldr	r3, [r4, #4]
 8005b52:	1ac0      	subs	r0, r0, r3
 8005b54:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005b56:	b10b      	cbz	r3, 8005b5c <__sflush_r+0x44>
 8005b58:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005b5a:	1ac0      	subs	r0, r0, r3
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	4602      	mov	r2, r0
 8005b60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005b62:	4628      	mov	r0, r5
 8005b64:	6a21      	ldr	r1, [r4, #32]
 8005b66:	47b0      	blx	r6
 8005b68:	1c43      	adds	r3, r0, #1
 8005b6a:	89a3      	ldrh	r3, [r4, #12]
 8005b6c:	d106      	bne.n	8005b7c <__sflush_r+0x64>
 8005b6e:	6829      	ldr	r1, [r5, #0]
 8005b70:	291d      	cmp	r1, #29
 8005b72:	d82b      	bhi.n	8005bcc <__sflush_r+0xb4>
 8005b74:	4a28      	ldr	r2, [pc, #160]	; (8005c18 <__sflush_r+0x100>)
 8005b76:	410a      	asrs	r2, r1
 8005b78:	07d6      	lsls	r6, r2, #31
 8005b7a:	d427      	bmi.n	8005bcc <__sflush_r+0xb4>
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	6062      	str	r2, [r4, #4]
 8005b80:	6922      	ldr	r2, [r4, #16]
 8005b82:	04d9      	lsls	r1, r3, #19
 8005b84:	6022      	str	r2, [r4, #0]
 8005b86:	d504      	bpl.n	8005b92 <__sflush_r+0x7a>
 8005b88:	1c42      	adds	r2, r0, #1
 8005b8a:	d101      	bne.n	8005b90 <__sflush_r+0x78>
 8005b8c:	682b      	ldr	r3, [r5, #0]
 8005b8e:	b903      	cbnz	r3, 8005b92 <__sflush_r+0x7a>
 8005b90:	6560      	str	r0, [r4, #84]	; 0x54
 8005b92:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005b94:	602f      	str	r7, [r5, #0]
 8005b96:	2900      	cmp	r1, #0
 8005b98:	d0ca      	beq.n	8005b30 <__sflush_r+0x18>
 8005b9a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005b9e:	4299      	cmp	r1, r3
 8005ba0:	d002      	beq.n	8005ba8 <__sflush_r+0x90>
 8005ba2:	4628      	mov	r0, r5
 8005ba4:	f7ff fbee 	bl	8005384 <_free_r>
 8005ba8:	2000      	movs	r0, #0
 8005baa:	6360      	str	r0, [r4, #52]	; 0x34
 8005bac:	e7c1      	b.n	8005b32 <__sflush_r+0x1a>
 8005bae:	2301      	movs	r3, #1
 8005bb0:	4628      	mov	r0, r5
 8005bb2:	47b0      	blx	r6
 8005bb4:	1c41      	adds	r1, r0, #1
 8005bb6:	d1c8      	bne.n	8005b4a <__sflush_r+0x32>
 8005bb8:	682b      	ldr	r3, [r5, #0]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d0c5      	beq.n	8005b4a <__sflush_r+0x32>
 8005bbe:	2b1d      	cmp	r3, #29
 8005bc0:	d001      	beq.n	8005bc6 <__sflush_r+0xae>
 8005bc2:	2b16      	cmp	r3, #22
 8005bc4:	d101      	bne.n	8005bca <__sflush_r+0xb2>
 8005bc6:	602f      	str	r7, [r5, #0]
 8005bc8:	e7b2      	b.n	8005b30 <__sflush_r+0x18>
 8005bca:	89a3      	ldrh	r3, [r4, #12]
 8005bcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005bd0:	81a3      	strh	r3, [r4, #12]
 8005bd2:	e7ae      	b.n	8005b32 <__sflush_r+0x1a>
 8005bd4:	690f      	ldr	r7, [r1, #16]
 8005bd6:	2f00      	cmp	r7, #0
 8005bd8:	d0aa      	beq.n	8005b30 <__sflush_r+0x18>
 8005bda:	0793      	lsls	r3, r2, #30
 8005bdc:	bf18      	it	ne
 8005bde:	2300      	movne	r3, #0
 8005be0:	680e      	ldr	r6, [r1, #0]
 8005be2:	bf08      	it	eq
 8005be4:	694b      	ldreq	r3, [r1, #20]
 8005be6:	1bf6      	subs	r6, r6, r7
 8005be8:	600f      	str	r7, [r1, #0]
 8005bea:	608b      	str	r3, [r1, #8]
 8005bec:	2e00      	cmp	r6, #0
 8005bee:	dd9f      	ble.n	8005b30 <__sflush_r+0x18>
 8005bf0:	4633      	mov	r3, r6
 8005bf2:	463a      	mov	r2, r7
 8005bf4:	4628      	mov	r0, r5
 8005bf6:	6a21      	ldr	r1, [r4, #32]
 8005bf8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8005bfc:	47e0      	blx	ip
 8005bfe:	2800      	cmp	r0, #0
 8005c00:	dc06      	bgt.n	8005c10 <__sflush_r+0xf8>
 8005c02:	89a3      	ldrh	r3, [r4, #12]
 8005c04:	f04f 30ff 	mov.w	r0, #4294967295
 8005c08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c0c:	81a3      	strh	r3, [r4, #12]
 8005c0e:	e790      	b.n	8005b32 <__sflush_r+0x1a>
 8005c10:	4407      	add	r7, r0
 8005c12:	1a36      	subs	r6, r6, r0
 8005c14:	e7ea      	b.n	8005bec <__sflush_r+0xd4>
 8005c16:	bf00      	nop
 8005c18:	dfbffffe 	.word	0xdfbffffe

08005c1c <_fflush_r>:
 8005c1c:	b538      	push	{r3, r4, r5, lr}
 8005c1e:	690b      	ldr	r3, [r1, #16]
 8005c20:	4605      	mov	r5, r0
 8005c22:	460c      	mov	r4, r1
 8005c24:	b913      	cbnz	r3, 8005c2c <_fflush_r+0x10>
 8005c26:	2500      	movs	r5, #0
 8005c28:	4628      	mov	r0, r5
 8005c2a:	bd38      	pop	{r3, r4, r5, pc}
 8005c2c:	b118      	cbz	r0, 8005c36 <_fflush_r+0x1a>
 8005c2e:	6a03      	ldr	r3, [r0, #32]
 8005c30:	b90b      	cbnz	r3, 8005c36 <_fflush_r+0x1a>
 8005c32:	f7ff f9af 	bl	8004f94 <__sinit>
 8005c36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d0f3      	beq.n	8005c26 <_fflush_r+0xa>
 8005c3e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005c40:	07d0      	lsls	r0, r2, #31
 8005c42:	d404      	bmi.n	8005c4e <_fflush_r+0x32>
 8005c44:	0599      	lsls	r1, r3, #22
 8005c46:	d402      	bmi.n	8005c4e <_fflush_r+0x32>
 8005c48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005c4a:	f7ff fb98 	bl	800537e <__retarget_lock_acquire_recursive>
 8005c4e:	4628      	mov	r0, r5
 8005c50:	4621      	mov	r1, r4
 8005c52:	f7ff ff61 	bl	8005b18 <__sflush_r>
 8005c56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005c58:	4605      	mov	r5, r0
 8005c5a:	07da      	lsls	r2, r3, #31
 8005c5c:	d4e4      	bmi.n	8005c28 <_fflush_r+0xc>
 8005c5e:	89a3      	ldrh	r3, [r4, #12]
 8005c60:	059b      	lsls	r3, r3, #22
 8005c62:	d4e1      	bmi.n	8005c28 <_fflush_r+0xc>
 8005c64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005c66:	f7ff fb8b 	bl	8005380 <__retarget_lock_release_recursive>
 8005c6a:	e7dd      	b.n	8005c28 <_fflush_r+0xc>

08005c6c <__swhatbuf_r>:
 8005c6c:	b570      	push	{r4, r5, r6, lr}
 8005c6e:	460c      	mov	r4, r1
 8005c70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c74:	4615      	mov	r5, r2
 8005c76:	2900      	cmp	r1, #0
 8005c78:	461e      	mov	r6, r3
 8005c7a:	b096      	sub	sp, #88	; 0x58
 8005c7c:	da0c      	bge.n	8005c98 <__swhatbuf_r+0x2c>
 8005c7e:	89a3      	ldrh	r3, [r4, #12]
 8005c80:	2100      	movs	r1, #0
 8005c82:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005c86:	bf0c      	ite	eq
 8005c88:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005c8c:	2340      	movne	r3, #64	; 0x40
 8005c8e:	2000      	movs	r0, #0
 8005c90:	6031      	str	r1, [r6, #0]
 8005c92:	602b      	str	r3, [r5, #0]
 8005c94:	b016      	add	sp, #88	; 0x58
 8005c96:	bd70      	pop	{r4, r5, r6, pc}
 8005c98:	466a      	mov	r2, sp
 8005c9a:	f000 f849 	bl	8005d30 <_fstat_r>
 8005c9e:	2800      	cmp	r0, #0
 8005ca0:	dbed      	blt.n	8005c7e <__swhatbuf_r+0x12>
 8005ca2:	9901      	ldr	r1, [sp, #4]
 8005ca4:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005ca8:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005cac:	4259      	negs	r1, r3
 8005cae:	4159      	adcs	r1, r3
 8005cb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005cb4:	e7eb      	b.n	8005c8e <__swhatbuf_r+0x22>

08005cb6 <__smakebuf_r>:
 8005cb6:	898b      	ldrh	r3, [r1, #12]
 8005cb8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005cba:	079d      	lsls	r5, r3, #30
 8005cbc:	4606      	mov	r6, r0
 8005cbe:	460c      	mov	r4, r1
 8005cc0:	d507      	bpl.n	8005cd2 <__smakebuf_r+0x1c>
 8005cc2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005cc6:	6023      	str	r3, [r4, #0]
 8005cc8:	6123      	str	r3, [r4, #16]
 8005cca:	2301      	movs	r3, #1
 8005ccc:	6163      	str	r3, [r4, #20]
 8005cce:	b002      	add	sp, #8
 8005cd0:	bd70      	pop	{r4, r5, r6, pc}
 8005cd2:	466a      	mov	r2, sp
 8005cd4:	ab01      	add	r3, sp, #4
 8005cd6:	f7ff ffc9 	bl	8005c6c <__swhatbuf_r>
 8005cda:	9900      	ldr	r1, [sp, #0]
 8005cdc:	4605      	mov	r5, r0
 8005cde:	4630      	mov	r0, r6
 8005ce0:	f7ff fbb8 	bl	8005454 <_malloc_r>
 8005ce4:	b948      	cbnz	r0, 8005cfa <__smakebuf_r+0x44>
 8005ce6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cea:	059a      	lsls	r2, r3, #22
 8005cec:	d4ef      	bmi.n	8005cce <__smakebuf_r+0x18>
 8005cee:	f023 0303 	bic.w	r3, r3, #3
 8005cf2:	f043 0302 	orr.w	r3, r3, #2
 8005cf6:	81a3      	strh	r3, [r4, #12]
 8005cf8:	e7e3      	b.n	8005cc2 <__smakebuf_r+0xc>
 8005cfa:	89a3      	ldrh	r3, [r4, #12]
 8005cfc:	6020      	str	r0, [r4, #0]
 8005cfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d02:	81a3      	strh	r3, [r4, #12]
 8005d04:	9b00      	ldr	r3, [sp, #0]
 8005d06:	6120      	str	r0, [r4, #16]
 8005d08:	6163      	str	r3, [r4, #20]
 8005d0a:	9b01      	ldr	r3, [sp, #4]
 8005d0c:	b15b      	cbz	r3, 8005d26 <__smakebuf_r+0x70>
 8005d0e:	4630      	mov	r0, r6
 8005d10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d14:	f000 f81e 	bl	8005d54 <_isatty_r>
 8005d18:	b128      	cbz	r0, 8005d26 <__smakebuf_r+0x70>
 8005d1a:	89a3      	ldrh	r3, [r4, #12]
 8005d1c:	f023 0303 	bic.w	r3, r3, #3
 8005d20:	f043 0301 	orr.w	r3, r3, #1
 8005d24:	81a3      	strh	r3, [r4, #12]
 8005d26:	89a3      	ldrh	r3, [r4, #12]
 8005d28:	431d      	orrs	r5, r3
 8005d2a:	81a5      	strh	r5, [r4, #12]
 8005d2c:	e7cf      	b.n	8005cce <__smakebuf_r+0x18>
	...

08005d30 <_fstat_r>:
 8005d30:	b538      	push	{r3, r4, r5, lr}
 8005d32:	2300      	movs	r3, #0
 8005d34:	4d06      	ldr	r5, [pc, #24]	; (8005d50 <_fstat_r+0x20>)
 8005d36:	4604      	mov	r4, r0
 8005d38:	4608      	mov	r0, r1
 8005d3a:	4611      	mov	r1, r2
 8005d3c:	602b      	str	r3, [r5, #0]
 8005d3e:	f7fb fc07 	bl	8001550 <_fstat>
 8005d42:	1c43      	adds	r3, r0, #1
 8005d44:	d102      	bne.n	8005d4c <_fstat_r+0x1c>
 8005d46:	682b      	ldr	r3, [r5, #0]
 8005d48:	b103      	cbz	r3, 8005d4c <_fstat_r+0x1c>
 8005d4a:	6023      	str	r3, [r4, #0]
 8005d4c:	bd38      	pop	{r3, r4, r5, pc}
 8005d4e:	bf00      	nop
 8005d50:	20000304 	.word	0x20000304

08005d54 <_isatty_r>:
 8005d54:	b538      	push	{r3, r4, r5, lr}
 8005d56:	2300      	movs	r3, #0
 8005d58:	4d05      	ldr	r5, [pc, #20]	; (8005d70 <_isatty_r+0x1c>)
 8005d5a:	4604      	mov	r4, r0
 8005d5c:	4608      	mov	r0, r1
 8005d5e:	602b      	str	r3, [r5, #0]
 8005d60:	f7fb fc05 	bl	800156e <_isatty>
 8005d64:	1c43      	adds	r3, r0, #1
 8005d66:	d102      	bne.n	8005d6e <_isatty_r+0x1a>
 8005d68:	682b      	ldr	r3, [r5, #0]
 8005d6a:	b103      	cbz	r3, 8005d6e <_isatty_r+0x1a>
 8005d6c:	6023      	str	r3, [r4, #0]
 8005d6e:	bd38      	pop	{r3, r4, r5, pc}
 8005d70:	20000304 	.word	0x20000304

08005d74 <_sbrk_r>:
 8005d74:	b538      	push	{r3, r4, r5, lr}
 8005d76:	2300      	movs	r3, #0
 8005d78:	4d05      	ldr	r5, [pc, #20]	; (8005d90 <_sbrk_r+0x1c>)
 8005d7a:	4604      	mov	r4, r0
 8005d7c:	4608      	mov	r0, r1
 8005d7e:	602b      	str	r3, [r5, #0]
 8005d80:	f7fb fc0c 	bl	800159c <_sbrk>
 8005d84:	1c43      	adds	r3, r0, #1
 8005d86:	d102      	bne.n	8005d8e <_sbrk_r+0x1a>
 8005d88:	682b      	ldr	r3, [r5, #0]
 8005d8a:	b103      	cbz	r3, 8005d8e <_sbrk_r+0x1a>
 8005d8c:	6023      	str	r3, [r4, #0]
 8005d8e:	bd38      	pop	{r3, r4, r5, pc}
 8005d90:	20000304 	.word	0x20000304

08005d94 <memchr>:
 8005d94:	4603      	mov	r3, r0
 8005d96:	b510      	push	{r4, lr}
 8005d98:	b2c9      	uxtb	r1, r1
 8005d9a:	4402      	add	r2, r0
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	4618      	mov	r0, r3
 8005da0:	d101      	bne.n	8005da6 <memchr+0x12>
 8005da2:	2000      	movs	r0, #0
 8005da4:	e003      	b.n	8005dae <memchr+0x1a>
 8005da6:	7804      	ldrb	r4, [r0, #0]
 8005da8:	3301      	adds	r3, #1
 8005daa:	428c      	cmp	r4, r1
 8005dac:	d1f6      	bne.n	8005d9c <memchr+0x8>
 8005dae:	bd10      	pop	{r4, pc}

08005db0 <_init>:
 8005db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005db2:	bf00      	nop
 8005db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005db6:	bc08      	pop	{r3}
 8005db8:	469e      	mov	lr, r3
 8005dba:	4770      	bx	lr

08005dbc <_fini>:
 8005dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dbe:	bf00      	nop
 8005dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dc2:	bc08      	pop	{r3}
 8005dc4:	469e      	mov	lr, r3
 8005dc6:	4770      	bx	lr
