

================================================================
== Vitis HLS Report for 'store_output_tile_to_DRAM'
================================================================
* Date:           Mon Mar 27 21:27:13 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1850|     1850|  18.500 us|  18.500 us|  1850|  1850|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                            Loop Name                           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH  |     1848|     1848|        10|          1|          1|  1840|       yes|
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 12 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.90>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_group_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %kernel_group"   --->   Operation 13 'read' 'kernel_group_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tj_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tj"   --->   Operation 14 'read' 'tj_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ti_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %ti"   --->   Operation 15 'read' 'ti_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%out_fm_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_fm"   --->   Operation 16 'read' 'out_fm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ti_cast = zext i4 %ti_read"   --->   Operation 17 'zext' 'ti_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 1, void @empty_18, void @empty_1, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%depth_offset = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %kernel_group_read, i2 0" [utils.cpp:114]   --->   Operation 19 'bitconcatenate' 'depth_offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.74ns)   --->   "%mul_ln115 = mul i10 %ti_cast, i10 46" [utils.cpp:115]   --->   Operation 20 'mul' 'mul_ln115' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%height_offset = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %mul_ln115, i32 1, i32 9" [utils.cpp:115]   --->   Operation 21 'partselect' 'height_offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tj_read, i5 0" [utils.cpp:116]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i10 %shl_ln" [utils.cpp:116]   --->   Operation 23 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln116_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %tj_read, i3 0" [utils.cpp:116]   --->   Operation 24 'bitconcatenate' 'shl_ln116_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i8 %shl_ln116_1" [utils.cpp:116]   --->   Operation 25 'zext' 'zext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln116 = add i11 %zext_ln116, i11 %zext_ln116_1" [utils.cpp:116]   --->   Operation 26 'add' 'add_ln116' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%width_offset = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln116, i32 1, i32 10" [utils.cpp:116]   --->   Operation 27 'partselect' 'width_offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln134_1_mid = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %height_offset, i10 0" [utils.cpp:134]   --->   Operation 28 'bitconcatenate' 'shl_ln134_1_mid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln134_2_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %height_offset, i8 0" [utils.cpp:134]   --->   Operation 29 'bitconcatenate' 'shl_ln134_2_mid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i17 %shl_ln134_2_mid" [utils.cpp:125]   --->   Operation 30 'zext' 'zext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.16ns)   --->   "%add_ln134_4 = add i19 %zext_ln125_1, i19 %shl_ln134_1_mid" [utils.cpp:134]   --->   Operation 31 'add' 'add_ln134_4' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%br_ln119 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [utils.cpp:119]   --->   Operation 32 'br' 'br_ln119' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.57>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i11 0, void, i11 %add_ln119_2, void %.split3" [utils.cpp:119]   --->   Operation 33 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%f = phi i3 0, void, i3 %select_ln119_1, void %.split3" [utils.cpp:119]   --->   Operation 34 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 0, void, i10 %select_ln122_3, void %.split3" [utils.cpp:122]   --->   Operation 35 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.63ns)   --->   "%add_ln119_2 = add i11 %indvar_flatten35, i11 1" [utils.cpp:119]   --->   Operation 36 'add' 'add_ln119_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.88ns)   --->   "%icmp_ln119 = icmp_eq  i11 %indvar_flatten35, i11 1840" [utils.cpp:119]   --->   Operation 37 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %.split3, void" [utils.cpp:119]   --->   Operation 38 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.65ns)   --->   "%add_ln119 = add i3 %f, i3 1" [utils.cpp:119]   --->   Operation 39 'add' 'add_ln119' <Predicate = (!icmp_ln119)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.77ns)   --->   "%icmp_ln122 = icmp_eq  i10 %indvar_flatten, i10 460" [utils.cpp:122]   --->   Operation 40 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln119)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.98ns)   --->   "%select_ln119_1 = select i1 %icmp_ln122, i3 %add_ln119, i3 %f" [utils.cpp:119]   --->   Operation 41 'select' 'select_ln119_1' <Predicate = (!icmp_ln119)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i3 %select_ln119_1" [utils.cpp:119]   --->   Operation 42 'zext' 'zext_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.82ns)   --->   "%add_ln119_1 = add i6 %zext_ln119, i6 %depth_offset" [utils.cpp:119]   --->   Operation 43 'add' 'add_ln119_1' <Predicate = (!icmp_ln119)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.73ns)   --->   "%add_ln122_1 = add i10 %indvar_flatten, i10 1" [utils.cpp:122]   --->   Operation 44 'add' 'add_ln122_1' <Predicate = (!icmp_ln119)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.68ns)   --->   "%select_ln122_3 = select i1 %icmp_ln122, i10 1, i10 %add_ln122_1" [utils.cpp:122]   --->   Operation 45 'select' 'select_ln122_3' <Predicate = (!icmp_ln119)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.23>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%i = phi i5 0, void, i5 %select_ln122_1, void %.split3" [utils.cpp:122]   --->   Operation 46 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%j = phi i5 0, void, i5 %add_ln125, void %.split3" [utils.cpp:134]   --->   Operation 47 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i5 %i" [utils.cpp:122]   --->   Operation 48 'zext' 'zext_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.82ns)   --->   "%empty = add i9 %zext_ln122, i9 %height_offset" [utils.cpp:122]   --->   Operation 49 'add' 'empty' <Predicate = (!icmp_ln122)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln134_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %empty, i10 0" [utils.cpp:134]   --->   Operation 50 'bitconcatenate' 'shl_ln134_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln134_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %empty, i8 0" [utils.cpp:134]   --->   Operation 51 'bitconcatenate' 'shl_ln134_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i17 %shl_ln134_2" [utils.cpp:125]   --->   Operation 52 'zext' 'zext_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.16ns)   --->   "%add_ln134_1 = add i19 %zext_ln125, i19 %shl_ln134_1" [utils.cpp:134]   --->   Operation 53 'add' 'add_ln134_1' <Predicate = (!icmp_ln122)> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.21ns)   --->   "%select_ln119 = select i1 %icmp_ln122, i5 0, i5 %i" [utils.cpp:119]   --->   Operation 55 'select' 'select_ln119' <Predicate = (!icmp_ln119)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i3 %select_ln119_1"   --->   Operation 56 'zext' 'zext_ln1495' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.36ns) (grouped into DSP with root node add_ln1495)   --->   "%mul_ln1495 = mul i8 %zext_ln1495, i8 23"   --->   Operation 57 'mul' 'mul_ln1495' <Predicate = (!icmp_ln119)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i6 %add_ln119_1" [utils.cpp:119]   --->   Operation 58 'zext' 'zext_ln119_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln119 = mul i25 %zext_ln119_1, i25 471040" [utils.cpp:119]   --->   Operation 59 'mul' 'mul_ln119' <Predicate = (!icmp_ln119)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln119)   --->   "%xor_ln119 = xor i1 %icmp_ln122, i1 1" [utils.cpp:119]   --->   Operation 60 'xor' 'xor_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.36ns)   --->   "%icmp_ln125 = icmp_eq  i5 %j, i5 20" [utils.cpp:125]   --->   Operation 61 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln119)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln119 = and i1 %icmp_ln125, i1 %xor_ln119" [utils.cpp:119]   --->   Operation 62 'and' 'and_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.78ns)   --->   "%add_ln122 = add i5 %select_ln119, i5 1" [utils.cpp:122]   --->   Operation 63 'add' 'add_ln122' <Predicate = (!icmp_ln119)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln122)   --->   "%or_ln122 = or i1 %and_ln119, i1 %icmp_ln122" [utils.cpp:122]   --->   Operation 64 'or' 'or_ln122' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln122 = select i1 %or_ln122, i5 0, i5 %j" [utils.cpp:122]   --->   Operation 65 'select' 'select_ln122' <Predicate = (!icmp_ln119)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.21ns)   --->   "%select_ln122_1 = select i1 %and_ln119, i5 %add_ln122, i5 %select_ln119" [utils.cpp:122]   --->   Operation 66 'select' 'select_ln122_1' <Predicate = (!icmp_ln119)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1495_1 = zext i5 %select_ln122_1"   --->   Operation 67 'zext' 'zext_ln1495_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1495 = add i8 %mul_ln1495, i8 %zext_ln1495_1"   --->   Operation 68 'add' 'add_ln1495' <Predicate = (!icmp_ln119)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln1495 = trunc i8 %add_ln1495"   --->   Operation 69 'trunc' 'trunc_ln1495' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i5 %add_ln122" [utils.cpp:122]   --->   Operation 70 'zext' 'zext_ln122_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.82ns)   --->   "%p_mid1 = add i9 %zext_ln122_1, i9 %height_offset" [utils.cpp:122]   --->   Operation 71 'add' 'p_mid1' <Predicate = (!icmp_ln119)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln134_1_mid1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %p_mid1, i10 0" [utils.cpp:134]   --->   Operation 72 'bitconcatenate' 'shl_ln134_1_mid1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln134_2_mid1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %p_mid1, i8 0" [utils.cpp:134]   --->   Operation 73 'bitconcatenate' 'shl_ln134_2_mid1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i17 %shl_ln134_2_mid1" [utils.cpp:125]   --->   Operation 74 'zext' 'zext_ln125_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.16ns)   --->   "%add_ln134_5 = add i19 %zext_ln125_2, i19 %shl_ln134_1_mid1" [utils.cpp:134]   --->   Operation 75 'add' 'add_ln134_5' <Predicate = (!icmp_ln119)> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.78ns)   --->   "%add_ln125 = add i5 %select_ln122, i5 1" [utils.cpp:125]   --->   Operation 76 'add' 'add_ln125' <Predicate = (!icmp_ln119)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.03>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_2)   --->   "%select_ln119_2 = select i1 %icmp_ln122, i19 %add_ln134_4, i19 %add_ln134_1" [utils.cpp:119]   --->   Operation 77 'select' 'select_ln119_2' <Predicate = (!icmp_ln119 & !and_ln119)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln1495, i4 0"   --->   Operation 78 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln1495, i2 0"   --->   Operation 79 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1495_2 = zext i10 %tmp_1"   --->   Operation 80 'zext' 'zext_ln1495_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1495_1 = add i11 %p_shl_cast, i11 %zext_ln1495_2"   --->   Operation 81 'add' 'add_ln1495_1' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 82 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln122_2 = select i1 %and_ln119, i19 %add_ln134_5, i19 %select_ln119_2" [utils.cpp:122]   --->   Operation 82 'select' 'select_ln122_2' <Predicate = (!icmp_ln119)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln122_2 = zext i19 %select_ln122_2" [utils.cpp:122]   --->   Operation 83 'zext' 'zext_ln122_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1495_3 = zext i5 %select_ln122"   --->   Operation 84 'zext' 'zext_ln1495_3' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1495_2 = add i11 %add_ln1495_1, i11 %zext_ln1495_3"   --->   Operation 85 'add' 'add_ln1495_2' <Predicate = (!icmp_ln119)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1495_4 = zext i11 %add_ln1495_2"   --->   Operation 86 'zext' 'zext_ln1495_4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%out_fm_buf_V_addr = getelementptr i16 %out_fm_buf_V, i64 0, i64 %zext_ln1495_4"   --->   Operation 87 'getelementptr' 'out_fm_buf_V_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (3.25ns)   --->   "%out_fm_buf_V_load = load i11 %out_fm_buf_V_addr"   --->   Operation 88 'load' 'out_fm_buf_V_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1840> <RAM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i5 %select_ln122" [utils.cpp:134]   --->   Operation 89 'zext' 'zext_ln134' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.73ns)   --->   "%add_ln134 = add i10 %zext_ln134, i10 %width_offset" [utils.cpp:134]   --->   Operation 90 'add' 'add_ln134' <Predicate = (!icmp_ln119)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp = partselect i14 @_ssdm_op_PartSelect.i14.i25.i32.i32, i25 %mul_ln119, i32 11, i32 24" [utils.cpp:134]   --->   Operation 91 'partselect' 'tmp' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i14.i10.i1, i14 %tmp, i10 %add_ln134, i1 0" [utils.cpp:134]   --->   Operation 92 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i25 %tmp4" [utils.cpp:134]   --->   Operation 93 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln134_2 = add i64 %zext_ln134_1, i64 %out_fm_read" [utils.cpp:134]   --->   Operation 94 'add' 'add_ln134_2' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 95 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln134_3 = add i64 %add_ln134_2, i64 %zext_ln122_2" [utils.cpp:134]   --->   Operation 95 'add' 'add_ln134_3' <Predicate = (!icmp_ln119)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln134_3, i32 1, i32 63" [utils.cpp:130]   --->   Operation 96 'partselect' 'trunc_ln' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i63 %trunc_ln" [utils.cpp:130]   --->   Operation 97 'sext' 'sext_ln130' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln130" [utils.cpp:130]   --->   Operation 98 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 99 [1/2] (3.25ns)   --->   "%out_fm_buf_V_load = load i11 %out_fm_buf_V_addr"   --->   Operation 99 'load' 'out_fm_buf_V_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1840> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_fm_buf_V_load, i32 15"   --->   Operation 100 'bitselect' 'tmp_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.80ns)   --->   "%select_ln131 = select i1 %tmp_2, i16 0, i16 %out_fm_buf_V_load" [utils.cpp:131]   --->   Operation 101 'select' 'select_ln131' <Predicate = (!icmp_ln119)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (7.30ns)   --->   "%fm_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:130]   --->   Operation 102 'writereq' 'fm_addr_req' <Predicate = (!icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 103 [1/1] (7.30ns)   --->   "%write_ln130 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %fm_addr, i16 %select_ln131, i2 3" [utils.cpp:130]   --->   Operation 103 'write' 'write_ln130' <Predicate = (!icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 104 [5/5] (7.30ns)   --->   "%fm_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:130]   --->   Operation 104 'writeresp' 'fm_addr_resp' <Predicate = (!icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 105 [4/5] (7.30ns)   --->   "%fm_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:130]   --->   Operation 105 'writeresp' 'fm_addr_resp' <Predicate = (!icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 106 [3/5] (7.30ns)   --->   "%fm_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:130]   --->   Operation 106 'writeresp' 'fm_addr_resp' <Predicate = (!icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 107 [2/5] (7.30ns)   --->   "%fm_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:130]   --->   Operation 107 'writeresp' 'fm_addr_resp' <Predicate = (!icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"   --->   Operation 108 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840"   --->   Operation 109 'speclooptripcount' 'empty_34' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"   --->   Operation 111 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 112 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [utils.cpp:125]   --->   Operation 113 'specloopname' 'specloopname_ln125' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 114 [1/5] (7.30ns)   --->   "%fm_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:130]   --->   Operation 114 'writeresp' 'fm_addr_resp' <Predicate = (!icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit"   --->   Operation 115 'br' 'br_ln0' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln139 = ret" [utils.cpp:139]   --->   Operation 116 'ret' 'ret_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_fm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_fm_buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ti]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_group]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_group_read  (read             ) [ 0000000000000]
tj_read            (read             ) [ 0000000000000]
ti_read            (read             ) [ 0000000000000]
out_fm_read        (read             ) [ 0011111111110]
ti_cast            (zext             ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
depth_offset       (bitconcatenate   ) [ 0011111111110]
mul_ln115          (mul              ) [ 0000000000000]
height_offset      (partselect       ) [ 0011111111110]
shl_ln             (bitconcatenate   ) [ 0000000000000]
zext_ln116         (zext             ) [ 0000000000000]
shl_ln116_1        (bitconcatenate   ) [ 0000000000000]
zext_ln116_1       (zext             ) [ 0000000000000]
add_ln116          (add              ) [ 0000000000000]
width_offset       (partselect       ) [ 0011111111110]
shl_ln134_1_mid    (bitconcatenate   ) [ 0000000000000]
shl_ln134_2_mid    (bitconcatenate   ) [ 0000000000000]
zext_ln125_1       (zext             ) [ 0000000000000]
add_ln134_4        (add              ) [ 0011111111110]
br_ln119           (br               ) [ 0111111111110]
indvar_flatten35   (phi              ) [ 0010000000000]
f                  (phi              ) [ 0010000000000]
indvar_flatten     (phi              ) [ 0010000000000]
add_ln119_2        (add              ) [ 0111111111110]
icmp_ln119         (icmp             ) [ 0011111111110]
br_ln119           (br               ) [ 0000000000000]
add_ln119          (add              ) [ 0000000000000]
icmp_ln122         (icmp             ) [ 0011100000000]
select_ln119_1     (select           ) [ 0111111111110]
zext_ln119         (zext             ) [ 0000000000000]
add_ln119_1        (add              ) [ 0011000000000]
add_ln122_1        (add              ) [ 0000000000000]
select_ln122_3     (select           ) [ 0111111111110]
i                  (phi              ) [ 0011000000000]
j                  (phi              ) [ 0011000000000]
zext_ln122         (zext             ) [ 0000000000000]
empty              (add              ) [ 0000000000000]
shl_ln134_1        (bitconcatenate   ) [ 0000000000000]
shl_ln134_2        (bitconcatenate   ) [ 0000000000000]
zext_ln125         (zext             ) [ 0000000000000]
add_ln134_1        (add              ) [ 0010100000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000]
select_ln119       (select           ) [ 0000000000000]
zext_ln1495        (zext             ) [ 0000000000000]
mul_ln1495         (mul              ) [ 0000000000000]
zext_ln119_1       (zext             ) [ 0000000000000]
mul_ln119          (mul              ) [ 0010100000000]
xor_ln119          (xor              ) [ 0000000000000]
icmp_ln125         (icmp             ) [ 0000000000000]
and_ln119          (and              ) [ 0010100000000]
add_ln122          (add              ) [ 0000000000000]
or_ln122           (or               ) [ 0000000000000]
select_ln122       (select           ) [ 0010100000000]
select_ln122_1     (select           ) [ 0111111111110]
zext_ln1495_1      (zext             ) [ 0000000000000]
add_ln1495         (add              ) [ 0010100000000]
trunc_ln1495       (trunc            ) [ 0010100000000]
zext_ln122_1       (zext             ) [ 0000000000000]
p_mid1             (add              ) [ 0000000000000]
shl_ln134_1_mid1   (bitconcatenate   ) [ 0000000000000]
shl_ln134_2_mid1   (bitconcatenate   ) [ 0000000000000]
zext_ln125_2       (zext             ) [ 0000000000000]
add_ln134_5        (add              ) [ 0010100000000]
add_ln125          (add              ) [ 0111111111110]
select_ln119_2     (select           ) [ 0000000000000]
p_shl_cast         (bitconcatenate   ) [ 0000000000000]
tmp_1              (bitconcatenate   ) [ 0000000000000]
zext_ln1495_2      (zext             ) [ 0000000000000]
add_ln1495_1       (add              ) [ 0000000000000]
select_ln122_2     (select           ) [ 0000000000000]
zext_ln122_2       (zext             ) [ 0000000000000]
zext_ln1495_3      (zext             ) [ 0000000000000]
add_ln1495_2       (add              ) [ 0000000000000]
zext_ln1495_4      (zext             ) [ 0000000000000]
out_fm_buf_V_addr  (getelementptr    ) [ 0010010000000]
zext_ln134         (zext             ) [ 0000000000000]
add_ln134          (add              ) [ 0000000000000]
tmp                (partselect       ) [ 0000000000000]
tmp4               (bitconcatenate   ) [ 0000000000000]
zext_ln134_1       (zext             ) [ 0000000000000]
add_ln134_2        (add              ) [ 0000000000000]
add_ln134_3        (add              ) [ 0000000000000]
trunc_ln           (partselect       ) [ 0000000000000]
sext_ln130         (sext             ) [ 0000000000000]
fm_addr            (getelementptr    ) [ 0010011111110]
out_fm_buf_V_load  (load             ) [ 0000000000000]
tmp_2              (bitselect        ) [ 0000000000000]
select_ln131       (select           ) [ 0010001000000]
fm_addr_req        (writereq         ) [ 0000000000000]
write_ln130        (write            ) [ 0000000000000]
specloopname_ln0   (specloopname     ) [ 0000000000000]
empty_34           (speclooptripcount) [ 0000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000]
specloopname_ln0   (specloopname     ) [ 0000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000]
specloopname_ln125 (specloopname     ) [ 0000000000000]
fm_addr_resp       (writeresp        ) [ 0000000000000]
br_ln0             (br               ) [ 0111111111110]
ret_ln139          (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_fm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_fm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_fm_buf_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_fm_buf_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ti">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ti"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tj">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tj"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_group">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_group"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i14.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="kernel_group_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="0" index="1" bw="4" slack="0"/>
<pin id="143" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_group_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tj_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="5" slack="0"/>
<pin id="149" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tj_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="ti_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="4" slack="0"/>
<pin id="155" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ti_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="out_fm_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_fm_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_writeresp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="1"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="fm_addr_req/5 fm_addr_resp/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="write_ln130_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="2"/>
<pin id="174" dir="0" index="2" bw="16" slack="1"/>
<pin id="175" dir="0" index="3" bw="1" slack="0"/>
<pin id="176" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln130/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="out_fm_buf_V_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="11" slack="0"/>
<pin id="184" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_fm_buf_V_addr/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_fm_buf_V_load/4 "/>
</bind>
</comp>

<comp id="193" class="1005" name="indvar_flatten35_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="1"/>
<pin id="195" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten35 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="indvar_flatten35_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="11" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten35/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="f_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="1"/>
<pin id="206" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="f_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="3" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="indvar_flatten_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="1"/>
<pin id="217" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="indvar_flatten_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="10" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="i_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="2"/>
<pin id="228" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="i_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="2"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="237" class="1005" name="j_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="2"/>
<pin id="239" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="j_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="2"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="5" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="ti_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ti_cast/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="depth_offset_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="depth_offset/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mul_ln115_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="0"/>
<pin id="263" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="height_offset_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="9" slack="0"/>
<pin id="268" dir="0" index="1" bw="10" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="0" index="3" bw="5" slack="0"/>
<pin id="271" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="height_offset/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="shl_ln_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="0" index="1" bw="5" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln116_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="shl_ln116_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="5" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln116_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln116_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln116_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="width_offset_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="0" index="1" bw="11" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="0" index="3" bw="5" slack="0"/>
<pin id="311" dir="1" index="4" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="width_offset/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="shl_ln134_1_mid_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="19" slack="0"/>
<pin id="318" dir="0" index="1" bw="9" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln134_1_mid/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="shl_ln134_2_mid_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="17" slack="0"/>
<pin id="326" dir="0" index="1" bw="9" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln134_2_mid/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln125_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="17" slack="0"/>
<pin id="334" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_1/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln134_4_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="17" slack="0"/>
<pin id="338" dir="0" index="1" bw="19" slack="0"/>
<pin id="339" dir="1" index="2" bw="19" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134_4/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln119_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="11" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_2/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln119_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="0"/>
<pin id="350" dir="0" index="1" bw="9" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln119_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln122_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="10" slack="0"/>
<pin id="362" dir="0" index="1" bw="10" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="select_ln119_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="3" slack="0"/>
<pin id="369" dir="0" index="2" bw="3" slack="0"/>
<pin id="370" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_1/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln119_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="0"/>
<pin id="376" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln119_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="0" index="1" bw="6" slack="1"/>
<pin id="381" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_1/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln122_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122_1/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln122_3_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="10" slack="0"/>
<pin id="393" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122_3/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln122_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="empty_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="9" slack="2"/>
<pin id="404" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="shl_ln134_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="19" slack="0"/>
<pin id="408" dir="0" index="1" bw="9" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln134_1/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="shl_ln134_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="17" slack="0"/>
<pin id="416" dir="0" index="1" bw="9" slack="0"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln134_2/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln125_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="17" slack="0"/>
<pin id="424" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln134_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="17" slack="0"/>
<pin id="428" dir="0" index="1" bw="19" slack="0"/>
<pin id="429" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134_1/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="select_ln119_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln1495_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="1"/>
<pin id="441" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln119_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="1"/>
<pin id="444" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_1/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="xor_ln119_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln119/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln125_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="0" index="1" bw="5" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="and_ln119_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln119/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln122_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="or_ln122_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="1"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="select_ln122_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="5" slack="0"/>
<pin id="477" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="select_ln122_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="5" slack="0"/>
<pin id="484" dir="0" index="2" bw="5" slack="0"/>
<pin id="485" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122_1/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln1495_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="0"/>
<pin id="491" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495_1/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="trunc_ln1495_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1495/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln122_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="0"/>
<pin id="498" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_1/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_mid1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="0" index="1" bw="9" slack="2"/>
<pin id="503" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="shl_ln134_1_mid1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="19" slack="0"/>
<pin id="507" dir="0" index="1" bw="9" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln134_1_mid1/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="shl_ln134_2_mid1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="17" slack="0"/>
<pin id="515" dir="0" index="1" bw="9" slack="0"/>
<pin id="516" dir="0" index="2" bw="1" slack="0"/>
<pin id="517" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln134_2_mid1/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln125_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="17" slack="0"/>
<pin id="523" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_2/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln134_5_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="17" slack="0"/>
<pin id="527" dir="0" index="1" bw="19" slack="0"/>
<pin id="528" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134_5/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln125_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln119_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="2"/>
<pin id="539" dir="0" index="1" bw="19" slack="3"/>
<pin id="540" dir="0" index="2" bw="19" slack="1"/>
<pin id="541" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_2/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="p_shl_cast_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="11" slack="0"/>
<pin id="544" dir="0" index="1" bw="7" slack="1"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="10" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="1"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln1495_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="10" slack="0"/>
<pin id="558" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495_2/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln1495_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="11" slack="0"/>
<pin id="562" dir="0" index="1" bw="10" slack="0"/>
<pin id="563" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1495_1/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln122_2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="0" index="1" bw="19" slack="1"/>
<pin id="569" dir="0" index="2" bw="19" slack="0"/>
<pin id="570" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122_2/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln122_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="19" slack="0"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_2/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln1495_3_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="1"/>
<pin id="578" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495_3/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln1495_2_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="11" slack="0"/>
<pin id="581" dir="0" index="1" bw="5" slack="0"/>
<pin id="582" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1495_2/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="zext_ln1495_4_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="11" slack="0"/>
<pin id="587" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495_4/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln134_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="1"/>
<pin id="592" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln134_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="5" slack="0"/>
<pin id="595" dir="0" index="1" bw="10" slack="3"/>
<pin id="596" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="14" slack="0"/>
<pin id="600" dir="0" index="1" bw="25" slack="1"/>
<pin id="601" dir="0" index="2" bw="5" slack="0"/>
<pin id="602" dir="0" index="3" bw="6" slack="0"/>
<pin id="603" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp4_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="25" slack="0"/>
<pin id="609" dir="0" index="1" bw="14" slack="0"/>
<pin id="610" dir="0" index="2" bw="10" slack="0"/>
<pin id="611" dir="0" index="3" bw="1" slack="0"/>
<pin id="612" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln134_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="25" slack="0"/>
<pin id="619" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_1/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln134_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="25" slack="0"/>
<pin id="623" dir="0" index="1" bw="64" slack="3"/>
<pin id="624" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134_2/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="add_ln134_3_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="0"/>
<pin id="628" dir="0" index="1" bw="19" slack="0"/>
<pin id="629" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134_3/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="trunc_ln_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="63" slack="0"/>
<pin id="634" dir="0" index="1" bw="64" slack="0"/>
<pin id="635" dir="0" index="2" bw="1" slack="0"/>
<pin id="636" dir="0" index="3" bw="7" slack="0"/>
<pin id="637" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="sext_ln130_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="63" slack="0"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln130/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="fm_addr_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="0"/>
<pin id="648" dir="0" index="1" bw="63" slack="0"/>
<pin id="649" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_addr/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_2_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="16" slack="0"/>
<pin id="655" dir="0" index="2" bw="5" slack="0"/>
<pin id="656" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="select_ln131_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="0" index="2" bw="16" slack="0"/>
<pin id="664" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131/5 "/>
</bind>
</comp>

<comp id="668" class="1007" name="grp_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="3" slack="0"/>
<pin id="670" dir="0" index="1" bw="8" slack="0"/>
<pin id="671" dir="0" index="2" bw="5" slack="0"/>
<pin id="672" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1495/3 add_ln1495/3 "/>
</bind>
</comp>

<comp id="677" class="1007" name="mul_ln119_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="6" slack="0"/>
<pin id="679" dir="0" index="1" bw="25" slack="0"/>
<pin id="680" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln119/3 "/>
</bind>
</comp>

<comp id="683" class="1005" name="out_fm_read_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="64" slack="3"/>
<pin id="685" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="out_fm_read "/>
</bind>
</comp>

<comp id="688" class="1005" name="depth_offset_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="6" slack="1"/>
<pin id="690" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="depth_offset "/>
</bind>
</comp>

<comp id="693" class="1005" name="height_offset_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="9" slack="2"/>
<pin id="695" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="height_offset "/>
</bind>
</comp>

<comp id="699" class="1005" name="width_offset_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="10" slack="3"/>
<pin id="701" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="width_offset "/>
</bind>
</comp>

<comp id="704" class="1005" name="add_ln134_4_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="19" slack="3"/>
<pin id="706" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="add_ln134_4 "/>
</bind>
</comp>

<comp id="709" class="1005" name="add_ln119_2_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="11" slack="0"/>
<pin id="711" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln119_2 "/>
</bind>
</comp>

<comp id="714" class="1005" name="icmp_ln119_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="1"/>
<pin id="716" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln119 "/>
</bind>
</comp>

<comp id="718" class="1005" name="icmp_ln122_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

<comp id="726" class="1005" name="select_ln119_1_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="3" slack="0"/>
<pin id="728" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln119_1 "/>
</bind>
</comp>

<comp id="732" class="1005" name="add_ln119_1_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="6" slack="1"/>
<pin id="734" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln119_1 "/>
</bind>
</comp>

<comp id="737" class="1005" name="select_ln122_3_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="10" slack="0"/>
<pin id="739" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln122_3 "/>
</bind>
</comp>

<comp id="742" class="1005" name="add_ln134_1_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="19" slack="1"/>
<pin id="744" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln134_1 "/>
</bind>
</comp>

<comp id="747" class="1005" name="mul_ln119_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="25" slack="1"/>
<pin id="749" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln119 "/>
</bind>
</comp>

<comp id="752" class="1005" name="and_ln119_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="1"/>
<pin id="754" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln119 "/>
</bind>
</comp>

<comp id="757" class="1005" name="select_ln122_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="5" slack="1"/>
<pin id="759" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln122 "/>
</bind>
</comp>

<comp id="763" class="1005" name="select_ln122_1_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="5" slack="0"/>
<pin id="765" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln122_1 "/>
</bind>
</comp>

<comp id="768" class="1005" name="add_ln1495_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="1"/>
<pin id="770" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1495 "/>
</bind>
</comp>

<comp id="773" class="1005" name="trunc_ln1495_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="7" slack="1"/>
<pin id="775" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1495 "/>
</bind>
</comp>

<comp id="778" class="1005" name="add_ln134_5_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="19" slack="1"/>
<pin id="780" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln134_5 "/>
</bind>
</comp>

<comp id="783" class="1005" name="add_ln125_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="5" slack="0"/>
<pin id="785" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln125 "/>
</bind>
</comp>

<comp id="788" class="1005" name="out_fm_buf_V_addr_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="11" slack="1"/>
<pin id="790" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="out_fm_buf_V_addr "/>
</bind>
</comp>

<comp id="793" class="1005" name="fm_addr_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="1"/>
<pin id="795" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr "/>
</bind>
</comp>

<comp id="799" class="1005" name="select_ln131_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="1"/>
<pin id="801" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln131 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="144"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="120" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="122" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="124" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="179"><net_src comp="126" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="98" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="64" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="50" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="58" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="46" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="152" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="140" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="248" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="260" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="146" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="276" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="48" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="146" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="50" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="284" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="52" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="300" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="26" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="54" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="321"><net_src comp="56" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="266" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="58" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="60" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="266" pin="4"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="62" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="335"><net_src comp="324" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="316" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="197" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="66" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="197" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="68" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="208" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="70" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="219" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="72" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="354" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="208" pin="4"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="219" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="74" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="360" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="74" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="383" pin="2"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="230" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="56" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="401" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="58" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="419"><net_src comp="60" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="401" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="62" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="425"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="406" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="46" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="438"><net_src comp="230" pin="4"/><net_sink comp="432" pin=2"/></net>

<net id="449"><net_src comp="86" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="241" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="88" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="445" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="432" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="90" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="456" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="46" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="241" pin="4"/><net_sink comp="473" pin=2"/></net>

<net id="486"><net_src comp="456" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="462" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="432" pin="3"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="481" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="462" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="510"><net_src comp="56" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="500" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="58" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="518"><net_src comp="60" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="500" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="62" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="524"><net_src comp="513" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="505" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="473" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="90" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="547"><net_src comp="92" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="94" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="96" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="36" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="559"><net_src comp="549" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="542" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="537" pin="3"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="566" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="583"><net_src comp="560" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="576" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="597"><net_src comp="590" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="604"><net_src comp="100" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="102" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="606"><net_src comp="104" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="613"><net_src comp="106" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="598" pin="4"/><net_sink comp="607" pin=1"/></net>

<net id="615"><net_src comp="593" pin="2"/><net_sink comp="607" pin=2"/></net>

<net id="616"><net_src comp="108" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="620"><net_src comp="607" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="621" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="572" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="638"><net_src comp="110" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="626" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="26" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="641"><net_src comp="112" pin="0"/><net_sink comp="632" pin=3"/></net>

<net id="645"><net_src comp="632" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="0" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="642" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="657"><net_src comp="114" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="187" pin="3"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="116" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="665"><net_src comp="652" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="118" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="187" pin="3"/><net_sink comp="660" pin=2"/></net>

<net id="673"><net_src comp="439" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="82" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="489" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="676"><net_src comp="668" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="681"><net_src comp="442" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="84" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="158" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="691"><net_src comp="252" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="696"><net_src comp="266" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="702"><net_src comp="306" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="707"><net_src comp="336" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="712"><net_src comp="342" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="717"><net_src comp="348" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="360" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="725"><net_src comp="718" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="729"><net_src comp="366" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="735"><net_src comp="378" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="740"><net_src comp="389" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="745"><net_src comp="426" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="750"><net_src comp="677" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="755"><net_src comp="456" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="760"><net_src comp="473" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="766"><net_src comp="481" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="771"><net_src comp="668" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="776"><net_src comp="493" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="781"><net_src comp="525" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="786"><net_src comp="531" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="791"><net_src comp="180" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="796"><net_src comp="646" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="802"><net_src comp="660" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="171" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fm | {5 6 7 8 9 10 11 }
 - Input state : 
	Port: store_output_tile_to_DRAM : out_fm | {1 }
	Port: store_output_tile_to_DRAM : out_fm_buf_V | {4 5 }
	Port: store_output_tile_to_DRAM : ti | {1 }
	Port: store_output_tile_to_DRAM : tj | {1 }
	Port: store_output_tile_to_DRAM : kernel_group | {1 }
  - Chain level:
	State 1
		mul_ln115 : 1
		height_offset : 2
		zext_ln116 : 1
		zext_ln116_1 : 1
		add_ln116 : 2
		width_offset : 3
		shl_ln134_1_mid : 3
		shl_ln134_2_mid : 3
		zext_ln125_1 : 4
		add_ln134_4 : 5
	State 2
		add_ln119_2 : 1
		icmp_ln119 : 1
		br_ln119 : 2
		add_ln119 : 1
		icmp_ln122 : 1
		select_ln119_1 : 2
		zext_ln119 : 3
		add_ln119_1 : 4
		add_ln122_1 : 1
		select_ln122_3 : 2
	State 3
		zext_ln122 : 1
		empty : 2
		shl_ln134_1 : 3
		shl_ln134_2 : 3
		zext_ln125 : 4
		add_ln134_1 : 5
		select_ln119 : 1
		mul_ln1495 : 1
		mul_ln119 : 1
		icmp_ln125 : 1
		and_ln119 : 2
		add_ln122 : 2
		or_ln122 : 2
		select_ln122 : 2
		select_ln122_1 : 2
		zext_ln1495_1 : 3
		add_ln1495 : 4
		trunc_ln1495 : 5
		zext_ln122_1 : 3
		p_mid1 : 4
		shl_ln134_1_mid1 : 5
		shl_ln134_2_mid1 : 5
		zext_ln125_2 : 6
		add_ln134_5 : 7
		add_ln125 : 3
	State 4
		zext_ln1495_2 : 1
		add_ln1495_1 : 2
		select_ln122_2 : 1
		zext_ln122_2 : 2
		add_ln1495_2 : 3
		zext_ln1495_4 : 4
		out_fm_buf_V_addr : 5
		out_fm_buf_V_load : 6
		add_ln134 : 1
		tmp4 : 2
		zext_ln134_1 : 3
		add_ln134_2 : 4
		add_ln134_3 : 5
		trunc_ln : 6
		sext_ln130 : 7
		fm_addr : 8
	State 5
		tmp_2 : 1
		select_ln131 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln116_fu_300       |    0    |    0    |    13   |
|          |       add_ln134_4_fu_336      |    0    |    0    |    26   |
|          |       add_ln119_2_fu_342      |    0    |    0    |    12   |
|          |        add_ln119_fu_354       |    0    |    0    |    11   |
|          |       add_ln119_1_fu_378      |    0    |    0    |    14   |
|          |       add_ln122_1_fu_383      |    0    |    0    |    13   |
|          |          empty_fu_401         |    0    |    0    |    14   |
|          |       add_ln134_1_fu_426      |    0    |    0    |    26   |
|    add   |        add_ln122_fu_462       |    0    |    0    |    13   |
|          |         p_mid1_fu_500         |    0    |    0    |    14   |
|          |       add_ln134_5_fu_525      |    0    |    0    |    26   |
|          |        add_ln125_fu_531       |    0    |    0    |    13   |
|          |      add_ln1495_1_fu_560      |    0    |    0    |    64   |
|          |      add_ln1495_2_fu_579      |    0    |    0    |    64   |
|          |        add_ln134_fu_593       |    0    |    0    |    13   |
|          |       add_ln134_2_fu_621      |    0    |    0    |    64   |
|          |       add_ln134_3_fu_626      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |     select_ln119_1_fu_366     |    0    |    0    |    3    |
|          |     select_ln122_3_fu_389     |    0    |    0    |    10   |
|          |      select_ln119_fu_432      |    0    |    0    |    5    |
|  select  |      select_ln122_fu_473      |    0    |    0    |    5    |
|          |     select_ln122_1_fu_481     |    0    |    0    |    5    |
|          |     select_ln119_2_fu_537     |    0    |    0    |    19   |
|          |     select_ln122_2_fu_566     |    0    |    0    |    19   |
|          |      select_ln131_fu_660      |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |        mul_ln115_fu_260       |    0    |    0    |    33   |
|          |        mul_ln119_fu_677       |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln119_fu_348       |    0    |    0    |    11   |
|   icmp   |       icmp_ln122_fu_360       |    0    |    0    |    11   |
|          |       icmp_ln125_fu_450       |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |        xor_ln119_fu_445       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln119_fu_456       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    or    |        or_ln122_fu_468        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_668          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          | kernel_group_read_read_fu_140 |    0    |    0    |    0    |
|   read   |      tj_read_read_fu_146      |    0    |    0    |    0    |
|          |      ti_read_read_fu_152      |    0    |    0    |    0    |
|          |    out_fm_read_read_fu_158    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_164     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln130_write_fu_171   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         ti_cast_fu_248        |    0    |    0    |    0    |
|          |       zext_ln116_fu_284       |    0    |    0    |    0    |
|          |      zext_ln116_1_fu_296      |    0    |    0    |    0    |
|          |      zext_ln125_1_fu_332      |    0    |    0    |    0    |
|          |       zext_ln119_fu_374       |    0    |    0    |    0    |
|          |       zext_ln122_fu_397       |    0    |    0    |    0    |
|          |       zext_ln125_fu_422       |    0    |    0    |    0    |
|          |       zext_ln1495_fu_439      |    0    |    0    |    0    |
|   zext   |      zext_ln119_1_fu_442      |    0    |    0    |    0    |
|          |      zext_ln1495_1_fu_489     |    0    |    0    |    0    |
|          |      zext_ln122_1_fu_496      |    0    |    0    |    0    |
|          |      zext_ln125_2_fu_521      |    0    |    0    |    0    |
|          |      zext_ln1495_2_fu_556     |    0    |    0    |    0    |
|          |      zext_ln122_2_fu_572      |    0    |    0    |    0    |
|          |      zext_ln1495_3_fu_576     |    0    |    0    |    0    |
|          |      zext_ln1495_4_fu_585     |    0    |    0    |    0    |
|          |       zext_ln134_fu_590       |    0    |    0    |    0    |
|          |      zext_ln134_1_fu_617      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      depth_offset_fu_252      |    0    |    0    |    0    |
|          |         shl_ln_fu_276         |    0    |    0    |    0    |
|          |       shl_ln116_1_fu_288      |    0    |    0    |    0    |
|          |     shl_ln134_1_mid_fu_316    |    0    |    0    |    0    |
|          |     shl_ln134_2_mid_fu_324    |    0    |    0    |    0    |
|bitconcatenate|       shl_ln134_1_fu_406      |    0    |    0    |    0    |
|          |       shl_ln134_2_fu_414      |    0    |    0    |    0    |
|          |    shl_ln134_1_mid1_fu_505    |    0    |    0    |    0    |
|          |    shl_ln134_2_mid1_fu_513    |    0    |    0    |    0    |
|          |       p_shl_cast_fu_542       |    0    |    0    |    0    |
|          |          tmp_1_fu_549         |    0    |    0    |    0    |
|          |          tmp4_fu_607          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      height_offset_fu_266     |    0    |    0    |    0    |
|partselect|      width_offset_fu_306      |    0    |    0    |    0    |
|          |           tmp_fu_598          |    0    |    0    |    0    |
|          |        trunc_ln_fu_632        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln1495_fu_493      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |       sext_ln130_fu_642       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| bitselect|          tmp_2_fu_652         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    2    |    0    |   616   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln119_1_reg_732   |    6   |
|   add_ln119_2_reg_709   |   11   |
|    add_ln125_reg_783    |    5   |
|   add_ln134_1_reg_742   |   19   |
|   add_ln134_4_reg_704   |   19   |
|   add_ln134_5_reg_778   |   19   |
|    add_ln1495_reg_768   |    8   |
|    and_ln119_reg_752    |    1   |
|   depth_offset_reg_688  |    6   |
|        f_reg_204        |    3   |
|     fm_addr_reg_793     |   16   |
|  height_offset_reg_693  |    9   |
|        i_reg_226        |    5   |
|    icmp_ln119_reg_714   |    1   |
|    icmp_ln122_reg_718   |    1   |
| indvar_flatten35_reg_193|   11   |
|  indvar_flatten_reg_215 |   10   |
|        j_reg_237        |    5   |
|    mul_ln119_reg_747    |   25   |
|out_fm_buf_V_addr_reg_788|   11   |
|   out_fm_read_reg_683   |   64   |
|  select_ln119_1_reg_726 |    3   |
|  select_ln122_1_reg_763 |    5   |
|  select_ln122_3_reg_737 |   10   |
|   select_ln122_reg_757  |    5   |
|   select_ln131_reg_799  |   16   |
|   trunc_ln1495_reg_773  |    7   |
|   width_offset_reg_699  |   10   |
+-------------------------+--------+
|          Total          |   311  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_164 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_187  |  p0  |   2  |  11  |   22   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   24   ||  3.176  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   616  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |    9   |
|  Register |    -   |    -   |   311  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   311  |   625  |
+-----------+--------+--------+--------+--------+
