Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 14 15:54:34 2024
| Host         : CS152A-12 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pong_control_sets_placed.rpt
| Design       : pong
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            6 |
|     14 |            1 |
|    16+ |           22 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             166 |           45 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             690 |           92 |
| Yes          | No                    | No                     |             130 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             406 |           53 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------------------------------------+------------------------------------------+------------------+----------------+
|   Clock Signal  |                Enable Signal                |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-----------------+---------------------------------------------+------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG  |                                             | game/paddle1/vel_y_reg[0]_i_1_n_7        |                1 |              2 |
|  clk_IBUF_BUFG  |                                             | game/paddle2/vel_y_reg[0]_i_1__0_n_7     |                1 |              2 |
|  clk_IBUF_BUFG  | controller1/clk60hz/nes_clk_reg_0           |                                          |                1 |              2 |
|  clk_IBUF_BUFG  | controller1/latch_i_1_n_0                   |                                          |                1 |              2 |
|  clk_IBUF_BUFG  | controller2/clk60hz/nes_clk_reg_0           |                                          |                1 |              2 |
|  clk_IBUF_BUFG  | controller2/latch_i_1__0_n_0                |                                          |                1 |              2 |
|  clk_IBUF_BUFG  | game/paddle2/ballY_reg[0]                   |                                          |                4 |             14 |
|  clk_IBUF_BUFG  | game/paddle1/extra_speed_reg[2]             | game/paddle1/extra_speed_reg[13]         |                3 |             24 |
|  pixel_clk_BUFG |                                             | display/hPos[0]_i_1_n_0                  |                4 |             32 |
|  pixel_clk_BUFG | display/hPos[0]_i_1_n_0                     | display/vPos                             |                4 |             32 |
|  clk_IBUF_BUFG  | game/paddle2/ballY_reg[0]                   | game/paddle2/ballY_reg[31]               |                8 |             50 |
|  clk_IBUF_BUFG  |                                             | pixel_clk_div/clear                      |                7 |             54 |
|  clk_IBUF_BUFG  |                                             | game/paddle1/p_2_out[26]                 |                7 |             54 |
|  clk_IBUF_BUFG  |                                             | game/paddle2/p_2_out[26]                 |               10 |             54 |
|  clk_IBUF_BUFG  |                                             | controller1/clk60hz/clear                |                7 |             54 |
|  clk_IBUF_BUFG  |                                             | controller2/clk60hz/clear                |                7 |             54 |
|  clk_IBUF_BUFG  | game/paddle1/ball_tick_max_y[26]_i_1_n_0    |                                          |                7 |             54 |
|  clk_IBUF_BUFG  | game/paddle2/ball_tick_max_y[26]_i_1__0_n_0 |                                          |                7 |             54 |
|  clk_IBUF_BUFG  |                                             | game/paddle1/paddle_tick_count_reg[31]_0 |                8 |             64 |
|  clk_IBUF_BUFG  |                                             | game/paddle2/paddle_tick_count_reg[31]_0 |                8 |             64 |
|  clk_IBUF_BUFG  |                                             | game/ball_tick_count_x_reg[0]_i_1_n_0    |                8 |             64 |
|  clk_IBUF_BUFG  |                                             | game/ball_tick_count_y_reg[0]_i_1_n_0    |                8 |             64 |
|  clk_IBUF_BUFG  | game/paddle1/p1_score                       | game/paddle2/rst                         |                8 |             64 |
|  clk_IBUF_BUFG  | game/paddle2/p2_score_reg[31]               | game/paddle2/rst                         |                8 |             64 |
|  clk_IBUF_BUFG  | game/ball_tick_count_x_reg[0]_i_1_n_0       | game/paddle1/ballX_reg[31]               |                9 |             64 |
|  pixel_clk_BUFG |                                             |                                          |               13 |             74 |
|  clk_IBUF_BUFG  |                                             |                                          |               32 |             92 |
|  clk_IBUF_BUFG  | game/paddle2/E[0]                           | game/paddle2/rst                         |               13 |            108 |
|  clk_IBUF_BUFG  |                                             | game/paddle2/rst                         |               16 |            128 |
+-----------------+---------------------------------------------+------------------------------------------+------------------+----------------+


