#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Mon May 19 14:48:42 2025
Parse module hierarchy of project 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
File "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v" has been added to project successfully. 
File "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v" has been added to project successfully. 
File "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v" has been added to project successfully. 
Parse module hierarchy of project 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
File "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/IO_YH.fdc" has been added to project successfully. 
C: Flow-2004: Constraint file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/IO_YH.fdc". 
C: Flow-2004: Constraint file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/IO_YH.fdc". 


Process "Compile" started.
Current time: Mon May 19 14:50:34 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v(line number: 2)] Analyzing module led_diaplay_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v(line number: 1)] Analyzing module led_display_driver (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v(line number: 1)] Analyzing module led_display_selector (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v successfully.
I: Module "led_diaplay_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.745s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v(line number: 2)] Elaborating module led_diaplay_top
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v(line number: 33)] Elaborating instance u_led_display_driver
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v(line number: 1)] Elaborating module led_display_driver
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v(line number: 70)] Elaborating instance u_led_display_selector
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v(line number: 1)] Elaborating module led_display_selector
I: Module instance {led_diaplay_top/u_led_display_driver/u_led_display_selector} parameter value:
    NUM = 32'b00000000000000000000000000001000
    VALID_SIGNAL = 1'b0
    CLK_CYCLE = 32'b00000000000000000001001110001000
Executing : rtl-elaborate successfully. Time elapsed: 0.056s wall, 0.031s user + 0.000s system = 0.031s CPU (56.1%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.114s wall, 0.047s user + 0.000s system = 0.047s CPU (41.1%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v(line number: 9)] Latch is generated for signal led_display_seg, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.197s wall, 0.141s user + 0.016s system = 0.156s CPU (79.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (135.3%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.126s wall, 0.062s user + 0.000s system = 0.062s CPU (49.5%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (311.8%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N6_0 (bmsREDOR).
I: Constant propagation done on N6_1 (bmsREDOR).
I: Constant propagation done on N6_2 (bmsREDOR).
I: Constant propagation done on N6_3 (bmsREDOR).
I: Constant propagation done on N6_4 (bmsREDOR).
I: Constant propagation done on N6_5 (bmsREDOR).
I: Constant propagation done on N6_6 (bmsREDOR).
I: Constant propagation done on N6_7 (bmsREDOR).
I: Constant propagation done on N12_0 (bmsREDOR).
I: Constant propagation done on N12_1 (bmsREDOR).
Executing : sdm2adm successfully. Time elapsed: 0.155s wall, 0.078s user + 0.000s system = 0.078s CPU (50.5%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Mon May 19 14:50:38 2025
Action compile: Peak memory pool usage is 142 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon May 19 14:50:39 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

C: SDC-2025: Clock source 'n:external_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports external_clk
Executing : get_ports external_clk successfully.
Executing : create_clock -name led_diaplay_top|external_clk [get_ports external_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name led_diaplay_top|external_clk [get_ports external_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group led_diaplay_top|external_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group led_diaplay_top|external_clk successfully.
C: SDC-2025: Clock source 'n:u_led_display_driver/u_led_display_selector/N105' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.096s wall, 0.016s user + 0.000s system = 0.016s CPU (16.4%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
I: Constant propagation done on out_xor_9 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst u_led_display_driver/u_led_display_selector/clk_cnt[31:0] at 13 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.185s wall, 0.047s user + 0.000s system = 0.047s CPU (25.3%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.371s wall, 0.172s user + 0.078s system = 0.250s CPU (67.5%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'clk_cnt[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.029s wall, 0.016s user + 0.000s system = 0.016s CPU (53.0%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.207s wall, 0.078s user + 0.016s system = 0.094s CPU (45.4%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.051s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N0
W: Unable to honor max fanout constraint for gtp_inv driven net N0

Cell Usage:
GTP_DFF_C                    38 uses
GTP_DFF_CE                  206 uses
GTP_DFF_PE                  154 uses
GTP_DLATCH                    8 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT3                      1 use
GTP_LUT4                      2 uses
GTP_LUT5                     55 uses
GTP_LUT6                     69 uses
GTP_LUT6CARRY                36 uses
GTP_LUT6D                    27 uses
GTP_MUX2LUT7                 41 uses

I/O ports: 18
GTP_INBUF                   2 uses
GTP_OUTBUF                 16 uses

Mapping Summary:
Total LUTs: 191 of 66600 (0.29%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 191
Total Registers: 398 of 133200 (0.30%)
Total Latches: 8

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 18 of 300 (6.00%)


Overview of Control Sets:

Number of unique control sets : 4

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 0                 2
--------------------------------------------------------------
  The maximum fanout: 352
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                38
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                360
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              8
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'led_diaplay_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to led_diaplay_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[3]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[4]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[5]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[6]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[7]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'led_display_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'external_rstn' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:10s
Action synthesize: CPU time elapsed is 0h:0m:6s
Action synthesize: Process CPU time elapsed is 0h:0m:6s
Current time: Mon May 19 14:50:48 2025
Action synthesize: Peak memory pool usage is 320 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:14s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:7s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:7s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon May 19 14:50:49 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'led_diaplay_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_external_clk in design, driver pin O(instance external_clk_ibuf) -> load pin CLK(instance assic_seg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N3_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: u_led_display_driver/u_led_display_selector/N6_1_1/gateop, insts:12.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 406      | 133200        | 1                  
| LUT                   | 191      | 66600         | 1                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0        | 155           | 0                  
| IO                    | 18       | 300           | 6                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 0        | 6             | 0                  
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.03 sec.

Design 'led_diaplay_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:11s
Action dev_map: CPU time elapsed is 0h:0m:7s
Action dev_map: Process CPU time elapsed is 0h:0m:7s
Current time: Mon May 19 14:50:59 2025
Action dev_map: Peak memory pool usage is 331 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:25s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:14s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:14s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon May 19 14:50:59 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led_display_seg[0]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[0]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[1]} LOC=AB24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[1]} LOC=AB24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[2]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[2]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[3]} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[3]} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[4]} LOC=AC24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[4]} LOC=AC24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[5]} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[5]} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[6]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[6]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[7]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[7]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[0]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[0]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[1]} LOC=W25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[1]} LOC=W25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[2]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[2]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[3]} LOC=Y23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[3]} LOC=Y23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[4]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[4]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[5]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[5]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[6]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[6]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[7]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[7]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {external_clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {external_clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {external_rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {external_rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.38 sec
Worst slack after clock region global placement is 998131
Wirelength after clock region global placement is 1685 and checksum is B03E2734619E70F8.
1st GP placement takes 1.98 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Clock placement takes 0.05 sec.

Wirelength after Pre Global Placement is 1685 and checksum is B03E2734619E70F8.
Pre global placement takes 2.33 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst external_clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst external_rstn_ibuf/opit_1 on IOLHR_16_990.
Placed fixed group with base inst led_display_seg_obuf[0]/opit_1 on IOLHR_16_66.
Placed fixed group with base inst led_display_seg_obuf[1]/opit_1 on IOLHR_16_198.
Placed fixed group with base inst led_display_seg_obuf[2]/opit_1 on IOLHR_16_126.
Placed fixed group with base inst led_display_seg_obuf[3]/opit_1 on IOLHR_16_18.
Placed fixed group with base inst led_display_seg_obuf[4]/opit_1 on IOLHR_16_192.
Placed fixed group with base inst led_display_seg_obuf[5]/opit_1 on IOLHR_16_174.
Placed fixed group with base inst led_display_seg_obuf[6]/opit_1 on IOLHR_16_54.
Placed fixed group with base inst led_display_seg_obuf[7]/opit_1 on IOLHR_16_252.
Placed fixed group with base inst led_display_sel_obuf[0]/opit_1 on IOLHR_16_114.
Placed fixed group with base inst led_display_sel_obuf[1]/opit_1 on IOLHR_16_258.
Placed fixed group with base inst led_display_sel_obuf[2]/opit_1 on IOLHR_16_120.
Placed fixed group with base inst led_display_sel_obuf[3]/opit_1 on IOLHR_16_168.
Placed fixed group with base inst led_display_sel_obuf[4]/opit_1 on IOLHR_16_132.
Placed fixed group with base inst led_display_sel_obuf[5]/opit_1 on IOLHR_16_24.
Placed fixed group with base inst led_display_sel_obuf[6]/opit_1 on IOLHR_16_60.
Placed fixed group with base inst led_display_sel_obuf[7]/opit_1 on IOLHR_16_72.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Fixed placement takes 0.05 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995601.
	1 iterations finished.
	Final slack 995601.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 998211
2nd GP placement takes 0.25 sec.

Wirelength after global placement is 1575 and checksum is 5CD024C4E07BD15A.
Global placement takes 0.30 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 45 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 1575 and checksum is 5CD024C4E07BD15A.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995601.
	1 iterations finished.
	Final slack 995601.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 998211
3rd GP placement takes 0.22 sec.

Wirelength after post global placement is 1575 and checksum is 5CD024C4E07BD15A.
Packing LUT6D started.
I: LUT6D pack result: There are 45 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.22 sec.

Phase 4 Legalization started.
The average distance in LP is 0.247219.
Wirelength after legalization is 1891 and checksum is CCB68821FC994AC.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997922.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 1891 and checksum is CCB68821FC994AC.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997922, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997922, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 1891 and checksum is CCB68821FC994AC.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 997922, TNS after placement is 0.
Placement done.
Total placement takes 3.00 sec.
Finished placement.

Routing started.
Building routing graph takes 2.73 sec.
Worst slack is 997922, TNS before global route is 0.
Processing design graph takes 0.69 sec.
Total memory for routing:
	216.167365 M.
Total nets for routing : 612.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 4 processed 9 nets, it takes 0.03 sec.
Global routing takes 0.09 sec.
Total 625 subnets.
    forward max bucket size 103 , backward 18.
        Unrouted nets 316 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.046875 sec.
    forward max bucket size 48 , backward 16.
        Unrouted nets 234 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 35 , backward 27.
        Unrouted nets 195 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.062500 sec.
    forward max bucket size 36 , backward 25.
        Unrouted nets 188 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 26 , backward 26.
        Unrouted nets 162 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.046875 sec.
    forward max bucket size 35 , backward 23.
        Unrouted nets 133 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 45 , backward 69.
        Unrouted nets 102 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 26 , backward 47.
        Unrouted nets 70 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 25 , backward 42.
        Unrouted nets 54 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.031250 sec.
    forward max bucket size 24 , backward 28.
        Unrouted nets 28 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 17.
        Unrouted nets 14 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 17.
        Unrouted nets 13 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 12.
        Unrouted nets 8 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 14.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 14.
        Unrouted nets 2 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 14.
        Unrouted nets 0 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
Detailed routing takes 15 iterations
I: Design net u_led_display_driver/u_led_display_selector/N105 is routed by general path.
C: Route-2036: The clock path from u_led_display_driver/u_led_display_selector/N105_inv/gateop:L6 to u_led_display_driver/u_led_display_selector/led_display_seg[3]/opit_0:CLK is routed by SRB.
Detailed routing takes 0.28 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.08 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 3323.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 4.61 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 2        | 6             | 34                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 70       | 11675         | 1                  
|   FF                        | 259      | 93400         | 1                  
|   LUT                       | 130      | 46700         | 1                  
|   LUT-FF pairs              | 27       | 46700         | 1                  
| Use of CLMS                 | 38       | 4975          | 1                  
|   FF                        | 147      | 39800         | 1                  
|   LUT                       | 61       | 19900         | 1                  
|   LUT-FF pairs              | 8        | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0        | 155           | 0                  
| Use of GPLL                 | 0        | 6             | 0                  
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 24       | 10550         | 1                  
| Use of HCKB                 | 1        | 96            | 2                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 18       | 300           | 6                  
|   IOBD                      | 10       | 144           | 7                  
|   IOBS                      | 8        | 156           | 6                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 18       | 300           | 6                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'led_diaplay_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:31s
Action pnr: CPU time elapsed is 0h:0m:19s
Action pnr: Process CPU time elapsed is 0h:0m:19s
Current time: Mon May 19 14:51:29 2025
Action pnr: Peak memory pool usage is 1,121 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:56s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:33s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:33s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon May 19 14:51:30 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[0]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[1]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[2]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[3]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[4]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[5]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[6]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[7]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'led_display_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'external_rstn' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:17s
Action report_timing: CPU time elapsed is 0h:0m:10s
Action report_timing: Process CPU time elapsed is 0h:0m:10s
Current time: Mon May 19 14:51:46 2025
Action report_timing: Peak memory pool usage is 1,067 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:1m:13s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:43s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:43s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon May 19 14:51:46 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.093750 sec.
Generating architecture configuration.
C: Bitstream-2001: SCBV has not been set. Please set SCBV value based on PCB board, where is in configuration tab of bit stream options.
The bitstream file is "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/generate_bitstream/led_diaplay_top.sbit"
Generate programming file takes 4.109375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:20s
Action gen_bit_stream: CPU time elapsed is 0h:0m:14s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:14s
Current time: Mon May 19 14:52:05 2025
Action gen_bit_stream: Peak memory pool usage is 1,076 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:33s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:57s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:57s
Process "Generate Bitstream" done.
Parse module hierarchy of project 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v". 


Process "Compile" started.
Current time: Mon May 19 15:15:12 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v(line number: 2)] Analyzing module led_diaplay_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v(line number: 1)] Analyzing module led_display_driver (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v(line number: 1)] Analyzing module led_display_selector (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v successfully.
I: Module "led_diaplay_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.585s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v(line number: 2)] Elaborating module led_diaplay_top
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v(line number: 33)] Elaborating instance u_led_display_driver
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v(line number: 1)] Elaborating module led_display_driver
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v(line number: 69)] Elaborating instance u_led_display_selector
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v(line number: 1)] Elaborating module led_display_selector
I: Module instance {led_diaplay_top/u_led_display_driver/u_led_display_selector} parameter value:
    NUM = 32'b00000000000000000000000000001000
    VALID_SIGNAL = 1'b0
    CLK_CYCLE = 32'b00000000000000000001001110001000
Executing : rtl-elaborate successfully. Time elapsed: 0.051s wall, 0.031s user + 0.000s system = 0.031s CPU (61.1%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.093s wall, 0.078s user + 0.000s system = 0.078s CPU (84.4%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v(line number: 9)] Latch is generated for signal led_display_seg, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.183s wall, 0.141s user + 0.000s system = 0.141s CPU (77.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.102s wall, 0.047s user + 0.000s system = 0.047s CPU (45.8%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (340.5%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N6_0 (bmsREDOR).
I: Constant propagation done on N6_1 (bmsREDOR).
I: Constant propagation done on N6_2 (bmsREDOR).
I: Constant propagation done on N6_3 (bmsREDOR).
I: Constant propagation done on N6_4 (bmsREDOR).
I: Constant propagation done on N6_5 (bmsREDOR).
I: Constant propagation done on N6_6 (bmsREDOR).
I: Constant propagation done on N6_7 (bmsREDOR).
I: Constant propagation done on N12_0 (bmsREDOR).
I: Constant propagation done on N12_1 (bmsREDOR).
Executing : sdm2adm successfully. Time elapsed: 0.135s wall, 0.094s user + 0.000s system = 0.094s CPU (69.3%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Mon May 19 15:15:16 2025
Action compile: Peak memory pool usage is 138 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon May 19 15:15:16 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

C: SDC-2025: Clock source 'n:external_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports external_clk
Executing : get_ports external_clk successfully.
Executing : create_clock -name led_diaplay_top|external_clk [get_ports external_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name led_diaplay_top|external_clk [get_ports external_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group led_diaplay_top|external_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group led_diaplay_top|external_clk successfully.
C: SDC-2025: Clock source 'n:u_led_display_driver/u_led_display_selector/N105' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.095s wall, 0.062s user + 0.000s system = 0.062s CPU (65.6%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
I: Constant propagation done on out_xor_9 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst u_led_display_driver/u_led_display_selector/clk_cnt[31:0] at 13 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.194s wall, 0.078s user + 0.000s system = 0.078s CPU (40.2%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.351s wall, 0.234s user + 0.031s system = 0.266s CPU (75.7%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'clk_cnt[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.028s wall, 0.031s user + 0.000s system = 0.031s CPU (110.5%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.198s wall, 0.078s user + 0.000s system = 0.078s CPU (39.4%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.051s wall, 0.000s user + 0.016s system = 0.016s CPU (30.4%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N0
W: Unable to honor max fanout constraint for gtp_inv driven net N0

Cell Usage:
GTP_DFF_C                    38 uses
GTP_DFF_CE                  206 uses
GTP_DFF_PE                  154 uses
GTP_DLATCH                    8 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT3                      1 use
GTP_LUT4                      2 uses
GTP_LUT5                     55 uses
GTP_LUT6                     69 uses
GTP_LUT6CARRY                36 uses
GTP_LUT6D                    27 uses
GTP_MUX2LUT7                 41 uses

I/O ports: 18
GTP_INBUF                   2 uses
GTP_OUTBUF                 16 uses

Mapping Summary:
Total LUTs: 191 of 66600 (0.29%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 191
Total Registers: 398 of 133200 (0.30%)
Total Latches: 8

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 18 of 300 (6.00%)


Overview of Control Sets:

Number of unique control sets : 4

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 0                 2
--------------------------------------------------------------
  The maximum fanout: 352
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                38
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                360
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              8
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'led_diaplay_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to led_diaplay_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[3]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[4]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[5]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[6]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[7]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'led_display_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'external_rstn' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:11s
Action synthesize: CPU time elapsed is 0h:0m:5s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Mon May 19 15:15:26 2025
Action synthesize: Peak memory pool usage is 318 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:16s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:6s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:6s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon May 19 15:15:26 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'led_diaplay_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_external_clk in design, driver pin O(instance external_clk_ibuf) -> load pin CLK(instance assic_seg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N3_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: u_led_display_driver/u_led_display_selector/N6_1_1/gateop, insts:12.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 406      | 133200        | 1                  
| LUT                   | 191      | 66600         | 1                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0        | 155           | 0                  
| IO                    | 18       | 300           | 6                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 0        | 6             | 0                  
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.02 sec.

Design 'led_diaplay_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/device_map/led_diaplay_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:11s
Action dev_map: CPU time elapsed is 0h:0m:6s
Action dev_map: Process CPU time elapsed is 0h:0m:6s
Current time: Mon May 19 15:15:36 2025
Action dev_map: Peak memory pool usage is 326 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:27s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:12s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:12s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon May 19 15:15:36 2025
Compiling architecture definition.
Parse module hierarchy of project 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v". 
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led_display_seg[0]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[0]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[1]} LOC=AB24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[1]} LOC=AB24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[2]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[2]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[3]} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[3]} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[4]} LOC=AC24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[4]} LOC=AC24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[5]} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[5]} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[6]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[6]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[7]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[7]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[0]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[0]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[1]} LOC=W25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[1]} LOC=W25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[2]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[2]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[3]} LOC=Y23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[3]} LOC=Y23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[4]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[4]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[5]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[5]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[6]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[6]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[7]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[7]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {external_clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {external_clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {external_rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {external_rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.31 sec
Worst slack after clock region global placement is 998131
Wirelength after clock region global placement is 1685 and checksum is B03E2734619E70F8.
1st GP placement takes 1.97 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Clock placement takes 0.11 sec.

Wirelength after Pre Global Placement is 1685 and checksum is B03E2734619E70F8.
Pre global placement takes 2.53 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst external_clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst external_rstn_ibuf/opit_1 on IOLHR_16_990.
Placed fixed group with base inst led_display_seg_obuf[0]/opit_1 on IOLHR_16_66.
Placed fixed group with base inst led_display_seg_obuf[1]/opit_1 on IOLHR_16_198.
Placed fixed group with base inst led_display_seg_obuf[2]/opit_1 on IOLHR_16_126.
Placed fixed group with base inst led_display_seg_obuf[3]/opit_1 on IOLHR_16_18.
Placed fixed group with base inst led_display_seg_obuf[4]/opit_1 on IOLHR_16_192.
Placed fixed group with base inst led_display_seg_obuf[5]/opit_1 on IOLHR_16_174.
Placed fixed group with base inst led_display_seg_obuf[6]/opit_1 on IOLHR_16_54.
Placed fixed group with base inst led_display_seg_obuf[7]/opit_1 on IOLHR_16_252.
Placed fixed group with base inst led_display_sel_obuf[0]/opit_1 on IOLHR_16_114.
Placed fixed group with base inst led_display_sel_obuf[1]/opit_1 on IOLHR_16_258.
Placed fixed group with base inst led_display_sel_obuf[2]/opit_1 on IOLHR_16_120.
Placed fixed group with base inst led_display_sel_obuf[3]/opit_1 on IOLHR_16_168.
Placed fixed group with base inst led_display_sel_obuf[4]/opit_1 on IOLHR_16_132.
Placed fixed group with base inst led_display_sel_obuf[5]/opit_1 on IOLHR_16_24.
Placed fixed group with base inst led_display_sel_obuf[6]/opit_1 on IOLHR_16_60.
Placed fixed group with base inst led_display_sel_obuf[7]/opit_1 on IOLHR_16_72.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995601.
	1 iterations finished.
	Final slack 995601.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 998211
2nd GP placement takes 0.19 sec.

Wirelength after global placement is 1575 and checksum is 5CD024C4E07BD15A.
Global placement takes 0.19 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 45 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 1575 and checksum is 5CD024C4E07BD15A.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995601.
	1 iterations finished.
	Final slack 995601.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 998211
3rd GP placement takes 0.25 sec.

Wirelength after post global placement is 1575 and checksum is 5CD024C4E07BD15A.
Packing LUT6D started.
I: LUT6D pack result: There are 45 LUT6 in collection, pack success:0
Packing LUT6D takes 0.02 sec.
Post global placement takes 0.27 sec.

Phase 4 Legalization started.
The average distance in LP is 0.247219.
Wirelength after legalization is 1891 and checksum is CCB68821FC994AC.
Legalization takes 0.02 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997922.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 1891 and checksum is CCB68821FC994AC.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997922, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997922, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 1891 and checksum is CCB68821FC994AC.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 997922, TNS after placement is 0.
Placement done.
Total placement takes 3.11 sec.
Finished placement.

Routing started.
Building routing graph takes 2.70 sec.
Worst slack is 997922, TNS before global route is 0.
Processing design graph takes 0.84 sec.
Total memory for routing:
	216.167365 M.
Total nets for routing : 612.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 4 processed 9 nets, it takes 0.00 sec.
Global routing takes 0.08 sec.
Total 625 subnets.
    forward max bucket size 103 , backward 18.
        Unrouted nets 316 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.078125 sec.
    forward max bucket size 48 , backward 16.
        Unrouted nets 234 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.078125 sec.
    forward max bucket size 35 , backward 27.
        Unrouted nets 195 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 36 , backward 25.
        Unrouted nets 188 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.046875 sec.
    forward max bucket size 26 , backward 26.
        Unrouted nets 162 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 35 , backward 23.
        Unrouted nets 133 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.031250 sec.
    forward max bucket size 45 , backward 69.
        Unrouted nets 102 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 26 , backward 47.
        Unrouted nets 70 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 25 , backward 42.
        Unrouted nets 54 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 28.
        Unrouted nets 28 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 17.
        Unrouted nets 14 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 17.
        Unrouted nets 13 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 12.
        Unrouted nets 8 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 14.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 14.
        Unrouted nets 2 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 14.
        Unrouted nets 0 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
Detailed routing takes 15 iterations
I: Design net u_led_display_driver/u_led_display_selector/N105 is routed by general path.
C: Route-2036: The clock path from u_led_display_driver/u_led_display_selector/N105_inv/gateop:L6 to u_led_display_driver/u_led_display_selector/led_display_seg[3]/opit_0:CLK is routed by SRB.
Detailed routing takes 0.42 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.16 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.02 sec.
Used SRB routing arc is 3323.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 5.22 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 2        | 6             | 34                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 70       | 11675         | 1                  
|   FF                        | 259      | 93400         | 1                  
|   LUT                       | 130      | 46700         | 1                  
|   LUT-FF pairs              | 27       | 46700         | 1                  
| Use of CLMS                 | 38       | 4975          | 1                  
|   FF                        | 147      | 39800         | 1                  
|   LUT                       | 61       | 19900         | 1                  
|   LUT-FF pairs              | 8        | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0        | 155           | 0                  
| Use of GPLL                 | 0        | 6             | 0                  
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 24       | 10550         | 1                  
| Use of HCKB                 | 1        | 96            | 2                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 18       | 300           | 6                  
|   IOBD                      | 10       | 144           | 7                  
|   IOBS                      | 8        | 156           | 6                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 18       | 300           | 6                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'led_diaplay_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:30s
Action pnr: CPU time elapsed is 0h:0m:19s
Action pnr: Process CPU time elapsed is 0h:0m:19s
Current time: Mon May 19 15:16:05 2025
Action pnr: Peak memory pool usage is 1,123 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:57s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:31s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:31s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon May 19 15:16:06 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[0]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[1]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[2]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[3]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[4]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[5]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[6]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[7]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'led_display_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'external_rstn' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:16s
Action report_timing: CPU time elapsed is 0h:0m:13s
Action report_timing: Process CPU time elapsed is 0h:0m:13s
Current time: Mon May 19 15:16:21 2025
Action report_timing: Peak memory pool usage is 1,062 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:1m:13s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:44s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:44s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon May 19 15:16:21 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.093750 sec.
Generating architecture configuration.
C: Bitstream-2001: SCBV has not been set. Please set SCBV value based on PCB board, where is in configuration tab of bit stream options.
The bitstream file is "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/generate_bitstream/led_diaplay_top.sbit"
Generate programming file takes 4.437500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:18s
Action gen_bit_stream: CPU time elapsed is 0h:0m:16s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:16s
Current time: Mon May 19 15:16:39 2025
Action gen_bit_stream: Peak memory pool usage is 1,075 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:31s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:1m:0s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:1m:0s
Process "Generate Bitstream" done.
Parse module hierarchy of project 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v". 
W: Public-4017: Fail to delete the output file [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/generate_bitstream/led_diaplay_top.sbit].


Process "Compile" started.
Current time: Mon May 19 15:17:35 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v(line number: 2)] Analyzing module led_diaplay_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v(line number: 1)] Analyzing module led_display_driver (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v(line number: 1)] Analyzing module led_display_selector (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v successfully.
I: Module "led_diaplay_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.586s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v(line number: 2)] Elaborating module led_diaplay_top
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v(line number: 33)] Elaborating instance u_led_display_driver
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v(line number: 1)] Elaborating module led_display_driver
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v(line number: 70)] Elaborating instance u_led_display_selector
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v(line number: 1)] Elaborating module led_display_selector
I: Module instance {led_diaplay_top/u_led_display_driver/u_led_display_selector} parameter value:
    NUM = 8'b00001000
    VALID_SIGNAL = 1'b0
    CLK_CYCLE = 32'b00000000000000000001001110001000
Executing : rtl-elaborate successfully. Time elapsed: 0.050s wall, 0.047s user + 0.000s system = 0.047s CPU (93.3%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.093s wall, 0.062s user + 0.000s system = 0.062s CPU (67.3%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v(line number: 9)] Latch is generated for signal led_display_seg, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.179s wall, 0.156s user + 0.000s system = 0.156s CPU (87.3%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (136.4%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.105s wall, 0.047s user + 0.000s system = 0.047s CPU (44.8%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N6_0 (bmsREDOR).
I: Constant propagation done on N6_1 (bmsREDOR).
I: Constant propagation done on N6_2 (bmsREDOR).
I: Constant propagation done on N6_3 (bmsREDOR).
I: Constant propagation done on N6_4 (bmsREDOR).
I: Constant propagation done on N6_5 (bmsREDOR).
I: Constant propagation done on N6_6 (bmsREDOR).
I: Constant propagation done on N6_7 (bmsREDOR).
I: Constant propagation done on N12_0 (bmsREDOR).
I: Constant propagation done on N12_1 (bmsREDOR).
Executing : sdm2adm successfully. Time elapsed: 0.137s wall, 0.109s user + 0.000s system = 0.109s CPU (80.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Mon May 19 15:17:38 2025
Action compile: Peak memory pool usage is 138 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon May 19 15:17:38 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

C: SDC-2025: Clock source 'n:external_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports external_clk
Executing : get_ports external_clk successfully.
Executing : create_clock -name led_diaplay_top|external_clk [get_ports external_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name led_diaplay_top|external_clk [get_ports external_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group led_diaplay_top|external_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group led_diaplay_top|external_clk successfully.
C: SDC-2025: Clock source 'n:u_led_display_driver/u_led_display_selector/N105' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.092s wall, 0.000s user + 0.016s system = 0.016s CPU (17.0%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
I: Constant propagation done on out_xor_9 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst u_led_display_driver/u_led_display_selector/clk_cnt[31:0] at 13 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.169s wall, 0.109s user + 0.016s system = 0.125s CPU (74.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.328s wall, 0.203s user + 0.031s system = 0.234s CPU (71.4%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'clk_cnt[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.031s wall, 0.016s user + 0.000s system = 0.016s CPU (51.1%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.190s wall, 0.094s user + 0.000s system = 0.094s CPU (49.5%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.050s wall, 0.016s user + 0.000s system = 0.016s CPU (31.4%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N0
W: Unable to honor max fanout constraint for gtp_inv driven net N0

Cell Usage:
GTP_DFF_C                    38 uses
GTP_DFF_CE                  206 uses
GTP_DFF_PE                  154 uses
GTP_DLATCH                    8 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT3                      1 use
GTP_LUT4                      2 uses
GTP_LUT5                     55 uses
GTP_LUT6                     69 uses
GTP_LUT6CARRY                36 uses
GTP_LUT6D                    27 uses
GTP_MUX2LUT7                 41 uses

I/O ports: 18
GTP_INBUF                   2 uses
GTP_OUTBUF                 16 uses

Mapping Summary:
Total LUTs: 191 of 66600 (0.29%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 191
Total Registers: 398 of 133200 (0.30%)
Total Latches: 8

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 18 of 300 (6.00%)


Overview of Control Sets:

Number of unique control sets : 4

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 0                 2
--------------------------------------------------------------
  The maximum fanout: 352
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                38
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                360
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              8
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'led_diaplay_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to led_diaplay_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[3]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[4]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[5]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[6]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[7]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'led_display_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'external_rstn' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:11s
Action synthesize: CPU time elapsed is 0h:0m:6s
Action synthesize: Process CPU time elapsed is 0h:0m:6s
Current time: Mon May 19 15:17:48 2025
Action synthesize: Peak memory pool usage is 317 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:15s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:7s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:7s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon May 19 15:17:48 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'led_diaplay_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_external_clk in design, driver pin O(instance external_clk_ibuf) -> load pin CLK(instance assic_seg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N3_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: u_led_display_driver/u_led_display_selector/N6_1_1/gateop, insts:12.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 406      | 133200        | 1                  
| LUT                   | 191      | 66600         | 1                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0        | 155           | 0                  
| IO                    | 18       | 300           | 6                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 0        | 6             | 0                  
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.03 sec.

Design 'led_diaplay_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/device_map/led_diaplay_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:11s
Action dev_map: CPU time elapsed is 0h:0m:6s
Action dev_map: Process CPU time elapsed is 0h:0m:6s
Current time: Mon May 19 15:17:58 2025
Action dev_map: Peak memory pool usage is 326 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:26s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:13s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:13s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon May 19 15:17:58 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led_display_seg[0]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[0]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[1]} LOC=AB24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[1]} LOC=AB24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[2]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[2]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[3]} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[3]} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[4]} LOC=AC24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[4]} LOC=AC24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[5]} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[5]} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[6]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[6]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[7]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[7]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[0]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[0]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[1]} LOC=W25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[1]} LOC=W25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[2]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[2]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[3]} LOC=Y23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[3]} LOC=Y23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[4]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[4]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[5]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[5]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[6]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[6]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[7]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[7]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {external_clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {external_clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {external_rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {external_rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.27 sec
Worst slack after clock region global placement is 998131
Wirelength after clock region global placement is 1685 and checksum is B03E2734619E70F8.
1st GP placement takes 1.86 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Clock placement takes 0.12 sec.

Wirelength after Pre Global Placement is 1685 and checksum is B03E2734619E70F8.
Pre global placement takes 2.38 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst external_clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst external_rstn_ibuf/opit_1 on IOLHR_16_990.
Placed fixed group with base inst led_display_seg_obuf[0]/opit_1 on IOLHR_16_66.
Placed fixed group with base inst led_display_seg_obuf[1]/opit_1 on IOLHR_16_198.
Placed fixed group with base inst led_display_seg_obuf[2]/opit_1 on IOLHR_16_126.
Placed fixed group with base inst led_display_seg_obuf[3]/opit_1 on IOLHR_16_18.
Placed fixed group with base inst led_display_seg_obuf[4]/opit_1 on IOLHR_16_192.
Placed fixed group with base inst led_display_seg_obuf[5]/opit_1 on IOLHR_16_174.
Placed fixed group with base inst led_display_seg_obuf[6]/opit_1 on IOLHR_16_54.
Placed fixed group with base inst led_display_seg_obuf[7]/opit_1 on IOLHR_16_252.
Placed fixed group with base inst led_display_sel_obuf[0]/opit_1 on IOLHR_16_114.
Placed fixed group with base inst led_display_sel_obuf[1]/opit_1 on IOLHR_16_258.
Placed fixed group with base inst led_display_sel_obuf[2]/opit_1 on IOLHR_16_120.
Placed fixed group with base inst led_display_sel_obuf[3]/opit_1 on IOLHR_16_168.
Placed fixed group with base inst led_display_sel_obuf[4]/opit_1 on IOLHR_16_132.
Placed fixed group with base inst led_display_sel_obuf[5]/opit_1 on IOLHR_16_24.
Placed fixed group with base inst led_display_sel_obuf[6]/opit_1 on IOLHR_16_60.
Placed fixed group with base inst led_display_sel_obuf[7]/opit_1 on IOLHR_16_72.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995601.
	1 iterations finished.
	Final slack 995601.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 998211
2nd GP placement takes 0.14 sec.

Wirelength after global placement is 1575 and checksum is 5CD024C4E07BD15A.
Global placement takes 0.14 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 45 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 1575 and checksum is 5CD024C4E07BD15A.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995601.
	1 iterations finished.
	Final slack 995601.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 998211
3rd GP placement takes 0.22 sec.

Wirelength after post global placement is 1575 and checksum is 5CD024C4E07BD15A.
Packing LUT6D started.
I: LUT6D pack result: There are 45 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.22 sec.

Phase 4 Legalization started.
The average distance in LP is 0.247219.
Wirelength after legalization is 1891 and checksum is CCB68821FC994AC.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997922.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 1891 and checksum is CCB68821FC994AC.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997922, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997922, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 1891 and checksum is CCB68821FC994AC.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 997922, TNS after placement is 0.
Placement done.
Total placement takes 2.89 sec.
Finished placement.

Routing started.
Building routing graph takes 2.80 sec.
Worst slack is 997922, TNS before global route is 0.
Processing design graph takes 0.64 sec.
Total memory for routing:
	216.167365 M.
Total nets for routing : 612.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.02 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 4 processed 9 nets, it takes 0.02 sec.
Global routing takes 0.08 sec.
Total 625 subnets.
    forward max bucket size 103 , backward 18.
        Unrouted nets 316 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.046875 sec.
    forward max bucket size 48 , backward 16.
        Unrouted nets 234 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 35 , backward 27.
        Unrouted nets 195 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 36 , backward 25.
        Unrouted nets 188 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.062500 sec.
    forward max bucket size 26 , backward 26.
        Unrouted nets 162 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 35 , backward 23.
        Unrouted nets 133 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.031250 sec.
    forward max bucket size 45 , backward 69.
        Unrouted nets 102 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 26 , backward 47.
        Unrouted nets 70 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 25 , backward 42.
        Unrouted nets 54 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 24 , backward 28.
        Unrouted nets 28 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 17.
        Unrouted nets 14 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 17.
        Unrouted nets 13 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 12.
        Unrouted nets 8 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 14.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 14.
        Unrouted nets 2 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 14.
        Unrouted nets 0 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
Detailed routing takes 15 iterations
I: Design net u_led_display_driver/u_led_display_selector/N105 is routed by general path.
C: Route-2036: The clock path from u_led_display_driver/u_led_display_selector/N105_inv/gateop:L6 to u_led_display_driver/u_led_display_selector/led_display_seg[3]/opit_0:CLK is routed by SRB.
Detailed routing takes 0.28 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.09 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 3323.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 4.83 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 2        | 6             | 34                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 70       | 11675         | 1                  
|   FF                        | 259      | 93400         | 1                  
|   LUT                       | 130      | 46700         | 1                  
|   LUT-FF pairs              | 27       | 46700         | 1                  
| Use of CLMS                 | 38       | 4975          | 1                  
|   FF                        | 147      | 39800         | 1                  
|   LUT                       | 61       | 19900         | 1                  
|   LUT-FF pairs              | 8        | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0        | 155           | 0                  
| Use of GPLL                 | 0        | 6             | 0                  
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 24       | 10550         | 1                  
| Use of HCKB                 | 1        | 96            | 2                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 18       | 300           | 6                  
|   IOBD                      | 10       | 144           | 7                  
|   IOBS                      | 8        | 156           | 6                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 18       | 300           | 6                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'led_diaplay_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:30s
Action pnr: CPU time elapsed is 0h:0m:19s
Action pnr: Process CPU time elapsed is 0h:0m:19s
Current time: Mon May 19 15:18:27 2025
Action pnr: Peak memory pool usage is 1,121 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:56s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:32s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:32s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon May 19 15:18:28 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[0]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[1]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[2]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[3]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[4]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[5]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[6]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[7]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'led_display_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'external_rstn' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:16s
Action report_timing: CPU time elapsed is 0h:0m:10s
Action report_timing: Process CPU time elapsed is 0h:0m:10s
Current time: Mon May 19 15:18:44 2025
Action report_timing: Peak memory pool usage is 1,063 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:1m:12s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:42s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:42s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon May 19 15:18:44 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.093750 sec.
Generating architecture configuration.
C: Bitstream-2001: SCBV has not been set. Please set SCBV value based on PCB board, where is in configuration tab of bit stream options.
The bitstream file is "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/generate_bitstream/led_diaplay_top.sbit"
Generate programming file takes 3.750000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:20s
Action gen_bit_stream: CPU time elapsed is 0h:0m:14s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:14s
Current time: Mon May 19 15:19:03 2025
Action gen_bit_stream: Peak memory pool usage is 1,075 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:32s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:56s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:56s
Process "Generate Bitstream" done.
Parse module hierarchy of project 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v". 


Process "Compile" started.
Current time: Mon May 19 15:23:21 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v(line number: 2)] Analyzing module led_diaplay_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v(line number: 1)] Analyzing module led_display_driver (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v(line number: 1)] Analyzing module led_display_selector (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v successfully.
I: Module "led_diaplay_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.599s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v(line number: 2)] Elaborating module led_diaplay_top
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_diaplay_top.v(line number: 33)] Elaborating instance u_led_display_driver
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v(line number: 1)] Elaborating module led_display_driver
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_driver.v(line number: 70)] Elaborating instance u_led_display_selector
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v(line number: 1)] Elaborating module led_display_selector
I: Module instance {led_diaplay_top/u_led_display_driver/u_led_display_selector} parameter value:
    NUM = 8'b00001000
    VALID_SIGNAL = 1'b0
    CLK_CYCLE = 32'b00000001100110111111110011000000
Executing : rtl-elaborate successfully. Time elapsed: 0.051s wall, 0.031s user + 0.000s system = 0.031s CPU (60.7%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.095s wall, 0.047s user + 0.000s system = 0.047s CPU (49.2%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_selector.v(line number: 9)] Latch is generated for signal led_display_seg, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.183s wall, 0.109s user + 0.000s system = 0.109s CPU (59.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.107s wall, 0.062s user + 0.000s system = 0.062s CPU (58.4%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N6_0 (bmsREDOR).
I: Constant propagation done on N6_1 (bmsREDOR).
I: Constant propagation done on N6_2 (bmsREDOR).
I: Constant propagation done on N6_3 (bmsREDOR).
I: Constant propagation done on N6_4 (bmsREDOR).
I: Constant propagation done on N6_5 (bmsREDOR).
I: Constant propagation done on N6_6 (bmsREDOR).
I: Constant propagation done on N6_7 (bmsREDOR).
I: Constant propagation done on N12_0 (bmsREDOR).
I: Constant propagation done on N12_1 (bmsREDOR).
Executing : sdm2adm successfully. Time elapsed: 0.136s wall, 0.094s user + 0.000s system = 0.094s CPU (68.8%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Mon May 19 15:23:25 2025
Action compile: Peak memory pool usage is 138 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon May 19 15:23:25 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

C: SDC-2025: Clock source 'n:external_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports external_clk
Executing : get_ports external_clk successfully.
Executing : create_clock -name led_diaplay_top|external_clk [get_ports external_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name led_diaplay_top|external_clk [get_ports external_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group led_diaplay_top|external_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group led_diaplay_top|external_clk successfully.
C: SDC-2025: Clock source 'n:u_led_display_driver/u_led_display_selector/N96' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.093s wall, 0.047s user + 0.016s system = 0.062s CPU (67.1%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
I: Constant propagation done on out_xor_9 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst u_led_display_driver/u_led_display_selector/clk_cnt[31:0] at 25 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.200s wall, 0.062s user + 0.000s system = 0.062s CPU (31.3%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.378s wall, 0.234s user + 0.000s system = 0.234s CPU (61.9%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'clk_cnt[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'clk_cnt[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_led_display_driver/u_led_display_selector/clk_cnt[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.031s wall, 0.031s user + 0.000s system = 0.031s CPU (99.9%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.213s wall, 0.094s user + 0.016s system = 0.109s CPU (51.4%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.055s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N0
W: Unable to honor max fanout constraint for gtp_inv driven net N0

Cell Usage:
GTP_DFF_C                    50 uses
GTP_DFF_CE                  206 uses
GTP_DFF_PE                  154 uses
GTP_DLATCH                    8 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                      1 use
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                     57 uses
GTP_LUT6                     70 uses
GTP_LUT6CARRY                48 uses
GTP_LUT6D                    30 uses
GTP_MUX2LUT7                 42 uses

I/O ports: 18
GTP_INBUF                   2 uses
GTP_OUTBUF                 16 uses

Mapping Summary:
Total LUTs: 210 of 66600 (0.32%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 210
Total Registers: 410 of 133200 (0.31%)
Total Latches: 8

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 18 of 300 (6.00%)


Overview of Control Sets:

Number of unique control sets : 4

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 0                 2
--------------------------------------------------------------
  The maximum fanout: 352
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                50
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                360
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              8
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'led_diaplay_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to led_diaplay_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[3]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[4]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[5]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[6]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[7]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'led_display_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'external_rstn' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:10s
Action synthesize: CPU time elapsed is 0h:0m:5s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Mon May 19 15:23:34 2025
Action synthesize: Peak memory pool usage is 316 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:15s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:6s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:6s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon May 19 15:23:35 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'led_diaplay_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_external_clk in design, driver pin O(instance external_clk_ibuf) -> load pin CLK(instance assic_seg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N3_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: u_led_display_driver/u_led_display_selector/N6_1_1/gateop, insts:24.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 418      | 133200        | 1                  
| LUT                   | 210      | 66600         | 1                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0        | 155           | 0                  
| IO                    | 18       | 300           | 6                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 0        | 6             | 0                  
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.03 sec.

Design 'led_diaplay_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/device_map/led_diaplay_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:11s
Action dev_map: CPU time elapsed is 0h:0m:7s
Action dev_map: Process CPU time elapsed is 0h:0m:7s
Current time: Mon May 19 15:23:45 2025
Action dev_map: Peak memory pool usage is 326 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:26s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:13s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:13s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon May 19 15:23:45 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led_display_seg[0]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[0]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[1]} LOC=AB24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[1]} LOC=AB24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[2]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[2]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[3]} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[3]} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[4]} LOC=AC24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[4]} LOC=AC24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[5]} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[5]} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[6]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[6]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[7]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[7]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[0]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[0]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[1]} LOC=W25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[1]} LOC=W25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[2]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[2]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[3]} LOC=Y23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[3]} LOC=Y23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[4]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[4]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[5]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[5]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[6]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[6]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[7]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[7]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {external_clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {external_clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {external_rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {external_rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.31 sec
Worst slack after clock region global placement is 997923
Wirelength after clock region global placement is 1872 and checksum is 289BAB4AC1CC69A4.
1st GP placement takes 2.09 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Clock placement takes 0.11 sec.

Wirelength after Pre Global Placement is 1872 and checksum is 289BAB4AC1CC69A4.
Pre global placement takes 2.64 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst external_clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst external_rstn_ibuf/opit_1 on IOLHR_16_990.
Placed fixed group with base inst led_display_seg_obuf[0]/opit_1 on IOLHR_16_66.
Placed fixed group with base inst led_display_seg_obuf[1]/opit_1 on IOLHR_16_198.
Placed fixed group with base inst led_display_seg_obuf[2]/opit_1 on IOLHR_16_126.
Placed fixed group with base inst led_display_seg_obuf[3]/opit_1 on IOLHR_16_18.
Placed fixed group with base inst led_display_seg_obuf[4]/opit_1 on IOLHR_16_192.
Placed fixed group with base inst led_display_seg_obuf[5]/opit_1 on IOLHR_16_174.
Placed fixed group with base inst led_display_seg_obuf[6]/opit_1 on IOLHR_16_54.
Placed fixed group with base inst led_display_seg_obuf[7]/opit_1 on IOLHR_16_252.
Placed fixed group with base inst led_display_sel_obuf[0]/opit_1 on IOLHR_16_114.
Placed fixed group with base inst led_display_sel_obuf[1]/opit_1 on IOLHR_16_258.
Placed fixed group with base inst led_display_sel_obuf[2]/opit_1 on IOLHR_16_120.
Placed fixed group with base inst led_display_sel_obuf[3]/opit_1 on IOLHR_16_168.
Placed fixed group with base inst led_display_sel_obuf[4]/opit_1 on IOLHR_16_132.
Placed fixed group with base inst led_display_sel_obuf[5]/opit_1 on IOLHR_16_24.
Placed fixed group with base inst led_display_sel_obuf[6]/opit_1 on IOLHR_16_60.
Placed fixed group with base inst led_display_sel_obuf[7]/opit_1 on IOLHR_16_72.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Fixed placement takes 0.03 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 994122.
	3 iterations finished.
	Final slack 995396.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 997886
2nd GP placement takes 0.09 sec.

Wirelength after global placement is 1665 and checksum is 29D4A4E3092A2289.
Global placement takes 0.14 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 47 LUT6 in collection, pack success:1
Packing LUT6D takes 0.02 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 1667 and checksum is 5BB4F321DBDDE307.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 994020.
	3 iterations finished.
	Final slack 995335.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 997919
3rd GP placement takes 0.20 sec.

Wirelength after post global placement is 1690 and checksum is 79F98C2DBFFA50F7.
Packing LUT6D started.
I: LUT6D pack result: There are 45 LUT6 in collection, pack success:1
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.22 sec.

Phase 4 Legalization started.
The average distance in LP is 0.319857.
Wirelength after legalization is 2085 and checksum is C187437C8327EC76.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997317.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 2085 and checksum is C187437C8327EC76.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997317, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997317, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 2085 and checksum is C187437C8327EC76.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 997317, TNS after placement is 0.
Placement done.
Total placement takes 3.14 sec.
Finished placement.

Routing started.
Building routing graph takes 3.06 sec.
Worst slack is 997317, TNS before global route is 0.
Processing design graph takes 0.80 sec.
Total memory for routing:
	216.187549 M.
Total nets for routing : 647.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 4 processed 10 nets, it takes 0.02 sec.
Global routing takes 0.11 sec.
Total 659 subnets.
    forward max bucket size 103 , backward 16.
        Unrouted nets 308 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.078125 sec.
    forward max bucket size 48 , backward 19.
        Unrouted nets 274 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 33 , backward 19.
        Unrouted nets 213 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.062500 sec.
    forward max bucket size 32 , backward 25.
        Unrouted nets 197 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 33 , backward 21.
        Unrouted nets 154 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.046875 sec.
    forward max bucket size 29 , backward 20.
        Unrouted nets 141 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 25 , backward 34.
        Unrouted nets 108 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 26 , backward 45.
        Unrouted nets 83 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 36.
        Unrouted nets 60 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.031250 sec.
    forward max bucket size 24 , backward 36.
        Unrouted nets 48 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 26 , backward 36.
        Unrouted nets 29 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 13.
        Unrouted nets 23 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 15.
        Unrouted nets 4 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 8.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.031250 sec.
    forward max bucket size 7 , backward 4.
        Unrouted nets 0 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
Detailed routing takes 14 iterations
I: Design net u_led_display_driver/u_led_display_selector/N96 is routed by general path.
C: Route-2036: The clock path from u_led_display_driver/u_led_display_selector/N96_inv/gateop:L6 to u_led_display_driver/u_led_display_selector/led_display_seg[1]/opit_0:CLK is routed by SRB.
Detailed routing takes 0.42 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.16 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 3431.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 5.50 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 2        | 6             | 34                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 70       | 11675         | 1                  
|   FF                        | 278      | 93400         | 1                  
|   LUT                       | 148      | 46700         | 1                  
|   LUT-FF pairs              | 41       | 46700         | 1                  
| Use of CLMS                 | 38       | 4975          | 1                  
|   FF                        | 140      | 39800         | 1                  
|   LUT                       | 60       | 19900         | 1                  
|   LUT-FF pairs              | 3        | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0        | 155           | 0                  
| Use of GPLL                 | 0        | 6             | 0                  
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 27       | 10550         | 1                  
| Use of HCKB                 | 1        | 96            | 2                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 18       | 300           | 6                  
|   IOBD                      | 10       | 144           | 7                  
|   IOBS                      | 8        | 156           | 6                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 18       | 300           | 6                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'led_diaplay_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:30s
Action pnr: CPU time elapsed is 0h:0m:20s
Action pnr: Process CPU time elapsed is 0h:0m:20s
Current time: Mon May 19 15:24:14 2025
Action pnr: Peak memory pool usage is 1,121 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:56s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:33s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:33s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon May 19 15:24:16 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[0]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[1]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[2]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[3]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[4]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[5]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[6]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_led_display_driver/u_led_display_selector/led_display_seg[7]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'led_display_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'external_rstn' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:16s
Action report_timing: CPU time elapsed is 0h:0m:9s
Action report_timing: Process CPU time elapsed is 0h:0m:9s
Current time: Mon May 19 15:24:31 2025
Action report_timing: Peak memory pool usage is 1,063 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:1m:12s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:42s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:42s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon May 19 15:24:32 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.015625 sec.
Generating architecture configuration.
C: Bitstream-2001: SCBV has not been set. Please set SCBV value based on PCB board, where is in configuration tab of bit stream options.
The bitstream file is "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/generate_bitstream/led_diaplay_top.sbit"
Generate programming file takes 3.687500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:19s
Action gen_bit_stream: CPU time elapsed is 0h:0m:13s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:13s
Current time: Mon May 19 15:24:50 2025
Action gen_bit_stream: Peak memory pool usage is 1,076 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:31s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:55s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:55s
Process "Generate Bitstream" done.
