// Seed: 2355185720
module module_0;
  assign id_1 = id_1;
  id_2();
  reg id_3;
  id_4 :
  assert property (@(negedge id_3 or posedge id_1)~&1 & 1)
  else @(posedge id_2 or posedge id_4) id_3 = new;
  assign id_3 = 1 - 1;
  wand id_5;
  assign id_5 = 1'b0;
  id_6(
      .id_0(1'b0), .id_1(1)
  );
endmodule
module module_1 (
    output wire  id_0,
    output wor   id_1,
    input  uwire id_2
);
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
