
****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source build_project.tcl
# set_part xc7vx690t-3-ffg1761
INFO: [Coretcl 2-1500] The part has been set to 'xc7vx690t-3-ffg1761' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_verilog -sv  aes.v
# read_verilog -sv  clk_gen.sv
# read_verilog -sv  fn_aes_ghash_multiplication.sv
# read_verilog -sv  fn_aes_encrypt_stage.sv
# read_verilog -sv  fn_aes_key_expansion.sv
# read_verilog -sv  aes_signal_passing.sv
# read_verilog -sv  aes_pipeline_stage1.sv
# read_verilog -sv  aes_pipeline_stage2_pre.sv
# read_verilog -sv  aes_pipeline_stage3_pre.sv
# read_verilog -sv  aes_pipeline_stage4_pre.sv
# read_verilog -sv  aes_pipeline_stage5_pre.sv
# read_verilog -sv  aes_pipeline_stage6_pre.sv
# read_verilog -sv  aes_pipeline_stage7_pre.sv
# read_verilog -sv  aes_pipeline_stage2.sv
# read_verilog -sv  aes_pipeline_stage3.sv
# read_verilog -sv  aes_pipeline_stage4.sv
# read_verilog -sv  aes_pipeline_stage5.sv
# read_verilog -sv  aes_pipeline_stage6.sv
# read_verilog -sv  aes_pipeline_stage7.sv
# read_verilog -sv  aes_pipeline_stage8.sv
# read_verilog -sv  aes_pipeline_stage9.sv
# read_verilog -sv  aes_key_gen.sv
# read_verilog -sv  gcm_aes.sv
# read_verilog -sv  display.sv
# read_xdc constraints_artix_7.xdc
# synth_design -top aes
Command: synth_design -top aes
Starting synth_design
Using part: xc7vx690tffg1761-3
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25515 
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes.v:11]
ERROR: [Synth 8-1031] plain_text is not declared [/home/yu/aes/AES_GCM/aes_pipeline_stage1.sv:97]
INFO: [Synth 8-2350] module aes_pipeline_stage1 ignored due to previous errors [/home/yu/aes/AES_GCM/aes_pipeline_stage1.sv:1]
Failed to read verilog '/home/yu/aes/AES_GCM/aes_pipeline_stage1.sv'
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 15:06:18 2019...
