ARM GAS  C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_TIM_Base_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_TIM_Base_MspInit:
  27              	.LVL0:
  28              	.LFB131:
  29              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/tim.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                             www.st.com/SLA0044
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM1 init function */
ARM GAS  C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s 			page 2


  30:Core/Src/tim.c **** void MX_TIM1_Init(void)
  31:Core/Src/tim.c **** {
  32:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  33:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  34:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  35:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   htim1.Instance = TIM1;
  38:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  39:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  40:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  41:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  42:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  43:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  44:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  45:Core/Src/tim.c ****   {
  46:Core/Src/tim.c ****     Error_Handler();
  47:Core/Src/tim.c ****   }
  48:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  49:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  50:Core/Src/tim.c ****   {
  51:Core/Src/tim.c ****     Error_Handler();
  52:Core/Src/tim.c ****   }
  53:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  54:Core/Src/tim.c ****   {
  55:Core/Src/tim.c ****     Error_Handler();
  56:Core/Src/tim.c ****   }
  57:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  58:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  59:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  64:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  65:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  66:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  67:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  68:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  69:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  70:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  71:Core/Src/tim.c ****   {
  72:Core/Src/tim.c ****     Error_Handler();
  73:Core/Src/tim.c ****   }
  74:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  75:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  76:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  77:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  78:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  79:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  80:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  81:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  82:Core/Src/tim.c ****   {
  83:Core/Src/tim.c ****     Error_Handler();
  84:Core/Src/tim.c ****   }
  85:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
  86:Core/Src/tim.c **** 
ARM GAS  C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s 			page 3


  87:Core/Src/tim.c **** }
  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  90:Core/Src/tim.c **** {
  30              		.loc 1 90 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  91:Core/Src/tim.c **** 
  92:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
  35              		.loc 1 92 3 view .LVU1
  36              		.loc 1 92 20 is_stmt 0 view .LVU2
  37 0000 0268     		ldr	r2, [r0]
  38              		.loc 1 92 5 view .LVU3
  39 0002 094B     		ldr	r3, .L8
  40 0004 9A42     		cmp	r2, r3
  41 0006 00D0     		beq	.L7
  42 0008 7047     		bx	lr
  43              	.L7:
  90:Core/Src/tim.c **** 
  44              		.loc 1 90 1 view .LVU4
  45 000a 82B0     		sub	sp, sp, #8
  46              	.LCFI0:
  47              		.cfi_def_cfa_offset 8
  93:Core/Src/tim.c ****   {
  94:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
  97:Core/Src/tim.c ****     /* TIM1 clock enable */
  98:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
  48              		.loc 1 98 5 is_stmt 1 view .LVU5
  49              	.LBB2:
  50              		.loc 1 98 5 view .LVU6
  51 000c 0023     		movs	r3, #0
  52 000e 0193     		str	r3, [sp, #4]
  53              		.loc 1 98 5 view .LVU7
  54 0010 064B     		ldr	r3, .L8+4
  55 0012 5A6C     		ldr	r2, [r3, #68]
  56 0014 42F00102 		orr	r2, r2, #1
  57 0018 5A64     		str	r2, [r3, #68]
  58              		.loc 1 98 5 view .LVU8
  59 001a 5B6C     		ldr	r3, [r3, #68]
  60 001c 03F00103 		and	r3, r3, #1
  61 0020 0193     		str	r3, [sp, #4]
  62              		.loc 1 98 5 view .LVU9
  63 0022 019B     		ldr	r3, [sp, #4]
  64              	.LBE2:
  65              		.loc 1 98 5 view .LVU10
  99:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 102:Core/Src/tim.c ****   }
 103:Core/Src/tim.c **** }
  66              		.loc 1 103 1 is_stmt 0 view .LVU11
  67 0024 02B0     		add	sp, sp, #8
  68              	.LCFI1:
ARM GAS  C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s 			page 4


  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 0026 7047     		bx	lr
  72              	.L9:
  73              		.align	2
  74              	.L8:
  75 0028 00000140 		.word	1073807360
  76 002c 00380240 		.word	1073887232
  77              		.cfi_endproc
  78              	.LFE131:
  80              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_TIM_MspPostInit
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  86              		.fpu fpv4-sp-d16
  88              	HAL_TIM_MspPostInit:
  89              	.LVL1:
  90              	.LFB132:
 104:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 105:Core/Src/tim.c **** {
  91              		.loc 1 105 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 24
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 105 1 is_stmt 0 view .LVU13
  96 0000 00B5     		push	{lr}
  97              	.LCFI2:
  98              		.cfi_def_cfa_offset 4
  99              		.cfi_offset 14, -4
 100 0002 87B0     		sub	sp, sp, #28
 101              	.LCFI3:
 102              		.cfi_def_cfa_offset 32
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 103              		.loc 1 107 3 is_stmt 1 view .LVU14
 104              		.loc 1 107 20 is_stmt 0 view .LVU15
 105 0004 0023     		movs	r3, #0
 106 0006 0193     		str	r3, [sp, #4]
 107 0008 0293     		str	r3, [sp, #8]
 108 000a 0393     		str	r3, [sp, #12]
 109 000c 0493     		str	r3, [sp, #16]
 110 000e 0593     		str	r3, [sp, #20]
 108:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 111              		.loc 1 108 3 is_stmt 1 view .LVU16
 112              		.loc 1 108 15 is_stmt 0 view .LVU17
 113 0010 0268     		ldr	r2, [r0]
 114              		.loc 1 108 5 view .LVU18
 115 0012 104B     		ldr	r3, .L14
 116 0014 9A42     		cmp	r2, r3
 117 0016 02D0     		beq	.L13
 118              	.LVL2:
 119              	.L10:
 109:Core/Src/tim.c ****   {
 110:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 111:Core/Src/tim.c **** 
ARM GAS  C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s 			page 5


 112:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 115:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 116:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 117:Core/Src/tim.c ****     */
 118:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 119:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 120:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 121:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 122:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 123:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 128:Core/Src/tim.c ****   }
 129:Core/Src/tim.c **** 
 130:Core/Src/tim.c **** }
 120              		.loc 1 130 1 view .LVU19
 121 0018 07B0     		add	sp, sp, #28
 122              	.LCFI4:
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 4
 125              		@ sp needed
 126 001a 5DF804FB 		ldr	pc, [sp], #4
 127              	.LVL3:
 128              	.L13:
 129              	.LCFI5:
 130              		.cfi_restore_state
 114:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 131              		.loc 1 114 5 is_stmt 1 view .LVU20
 132              	.LBB3:
 114:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 133              		.loc 1 114 5 view .LVU21
 134 001e 0023     		movs	r3, #0
 135 0020 0093     		str	r3, [sp]
 114:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 136              		.loc 1 114 5 view .LVU22
 137 0022 0D4A     		ldr	r2, .L14+4
 138 0024 116B     		ldr	r1, [r2, #48]
 139 0026 41F00101 		orr	r1, r1, #1
 140 002a 1163     		str	r1, [r2, #48]
 114:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 141              		.loc 1 114 5 view .LVU23
 142 002c 126B     		ldr	r2, [r2, #48]
 143 002e 02F00102 		and	r2, r2, #1
 144 0032 0092     		str	r2, [sp]
 114:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 145              		.loc 1 114 5 view .LVU24
 146 0034 009A     		ldr	r2, [sp]
 147              	.LBE3:
 114:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 148              		.loc 1 114 5 view .LVU25
 118:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 149              		.loc 1 118 5 view .LVU26
 118:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s 			page 6


 150              		.loc 1 118 25 is_stmt 0 view .LVU27
 151 0036 4FF48072 		mov	r2, #256
 152 003a 0192     		str	r2, [sp, #4]
 119:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 153              		.loc 1 119 5 is_stmt 1 view .LVU28
 119:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 154              		.loc 1 119 26 is_stmt 0 view .LVU29
 155 003c 0222     		movs	r2, #2
 156 003e 0292     		str	r2, [sp, #8]
 120:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 157              		.loc 1 120 5 is_stmt 1 view .LVU30
 120:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 158              		.loc 1 120 26 is_stmt 0 view .LVU31
 159 0040 0393     		str	r3, [sp, #12]
 121:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 160              		.loc 1 121 5 is_stmt 1 view .LVU32
 121:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 161              		.loc 1 121 27 is_stmt 0 view .LVU33
 162 0042 0493     		str	r3, [sp, #16]
 122:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 163              		.loc 1 122 5 is_stmt 1 view .LVU34
 122:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 164              		.loc 1 122 31 is_stmt 0 view .LVU35
 165 0044 0123     		movs	r3, #1
 166 0046 0593     		str	r3, [sp, #20]
 123:Core/Src/tim.c **** 
 167              		.loc 1 123 5 is_stmt 1 view .LVU36
 168 0048 01A9     		add	r1, sp, #4
 169 004a 0448     		ldr	r0, .L14+8
 170              	.LVL4:
 123:Core/Src/tim.c **** 
 171              		.loc 1 123 5 is_stmt 0 view .LVU37
 172 004c FFF7FEFF 		bl	HAL_GPIO_Init
 173              	.LVL5:
 174              		.loc 1 130 1 view .LVU38
 175 0050 E2E7     		b	.L10
 176              	.L15:
 177 0052 00BF     		.align	2
 178              	.L14:
 179 0054 00000140 		.word	1073807360
 180 0058 00380240 		.word	1073887232
 181 005c 00000240 		.word	1073872896
 182              		.cfi_endproc
 183              	.LFE132:
 185              		.section	.text.MX_TIM1_Init,"ax",%progbits
 186              		.align	1
 187              		.global	MX_TIM1_Init
 188              		.syntax unified
 189              		.thumb
 190              		.thumb_func
 191              		.fpu fpv4-sp-d16
 193              	MX_TIM1_Init:
 194              	.LFB130:
  31:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 195              		.loc 1 31 1 is_stmt 1 view -0
 196              		.cfi_startproc
 197              		@ args = 0, pretend = 0, frame = 88
ARM GAS  C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s 			page 7


 198              		@ frame_needed = 0, uses_anonymous_args = 0
 199 0000 10B5     		push	{r4, lr}
 200              	.LCFI6:
 201              		.cfi_def_cfa_offset 8
 202              		.cfi_offset 4, -8
 203              		.cfi_offset 14, -4
 204 0002 96B0     		sub	sp, sp, #88
 205              	.LCFI7:
 206              		.cfi_def_cfa_offset 96
  32:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 207              		.loc 1 32 3 view .LVU40
  32:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 208              		.loc 1 32 26 is_stmt 0 view .LVU41
 209 0004 0024     		movs	r4, #0
 210 0006 1294     		str	r4, [sp, #72]
 211 0008 1394     		str	r4, [sp, #76]
 212 000a 1494     		str	r4, [sp, #80]
 213 000c 1594     		str	r4, [sp, #84]
  33:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 214              		.loc 1 33 3 is_stmt 1 view .LVU42
  33:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 215              		.loc 1 33 27 is_stmt 0 view .LVU43
 216 000e 1094     		str	r4, [sp, #64]
 217 0010 1194     		str	r4, [sp, #68]
  34:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 218              		.loc 1 34 3 is_stmt 1 view .LVU44
  34:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 219              		.loc 1 34 22 is_stmt 0 view .LVU45
 220 0012 0994     		str	r4, [sp, #36]
 221 0014 0A94     		str	r4, [sp, #40]
 222 0016 0B94     		str	r4, [sp, #44]
 223 0018 0C94     		str	r4, [sp, #48]
 224 001a 0D94     		str	r4, [sp, #52]
 225 001c 0E94     		str	r4, [sp, #56]
 226 001e 0F94     		str	r4, [sp, #60]
  35:Core/Src/tim.c **** 
 227              		.loc 1 35 3 is_stmt 1 view .LVU46
  35:Core/Src/tim.c **** 
 228              		.loc 1 35 34 is_stmt 0 view .LVU47
 229 0020 2022     		movs	r2, #32
 230 0022 2146     		mov	r1, r4
 231 0024 01A8     		add	r0, sp, #4
 232 0026 FFF7FEFF 		bl	memset
 233              	.LVL6:
  37:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 234              		.loc 1 37 3 is_stmt 1 view .LVU48
  37:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 235              		.loc 1 37 18 is_stmt 0 view .LVU49
 236 002a 2C48     		ldr	r0, .L30
 237 002c 2C4B     		ldr	r3, .L30+4
 238 002e 0360     		str	r3, [r0]
  38:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 239              		.loc 1 38 3 is_stmt 1 view .LVU50
  38:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 240              		.loc 1 38 24 is_stmt 0 view .LVU51
 241 0030 4460     		str	r4, [r0, #4]
  39:Core/Src/tim.c ****   htim1.Init.Period = 65535;
ARM GAS  C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s 			page 8


 242              		.loc 1 39 3 is_stmt 1 view .LVU52
  39:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 243              		.loc 1 39 26 is_stmt 0 view .LVU53
 244 0032 8460     		str	r4, [r0, #8]
  40:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 245              		.loc 1 40 3 is_stmt 1 view .LVU54
  40:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 246              		.loc 1 40 21 is_stmt 0 view .LVU55
 247 0034 4FF6FF73 		movw	r3, #65535
 248 0038 C360     		str	r3, [r0, #12]
  41:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 249              		.loc 1 41 3 is_stmt 1 view .LVU56
  41:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 250              		.loc 1 41 28 is_stmt 0 view .LVU57
 251 003a 0461     		str	r4, [r0, #16]
  42:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 252              		.loc 1 42 3 is_stmt 1 view .LVU58
  42:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 253              		.loc 1 42 32 is_stmt 0 view .LVU59
 254 003c 4461     		str	r4, [r0, #20]
  43:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 255              		.loc 1 43 3 is_stmt 1 view .LVU60
  43:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 256              		.loc 1 43 32 is_stmt 0 view .LVU61
 257 003e 8461     		str	r4, [r0, #24]
  44:Core/Src/tim.c ****   {
 258              		.loc 1 44 3 is_stmt 1 view .LVU62
  44:Core/Src/tim.c ****   {
 259              		.loc 1 44 7 is_stmt 0 view .LVU63
 260 0040 FFF7FEFF 		bl	HAL_TIM_Base_Init
 261              	.LVL7:
  44:Core/Src/tim.c ****   {
 262              		.loc 1 44 6 view .LVU64
 263 0044 0028     		cmp	r0, #0
 264 0046 37D1     		bne	.L24
 265              	.L17:
  48:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 266              		.loc 1 48 3 is_stmt 1 view .LVU65
  48:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 267              		.loc 1 48 34 is_stmt 0 view .LVU66
 268 0048 4FF48053 		mov	r3, #4096
 269 004c 1293     		str	r3, [sp, #72]
  49:Core/Src/tim.c ****   {
 270              		.loc 1 49 3 is_stmt 1 view .LVU67
  49:Core/Src/tim.c ****   {
 271              		.loc 1 49 7 is_stmt 0 view .LVU68
 272 004e 12A9     		add	r1, sp, #72
 273 0050 2248     		ldr	r0, .L30
 274 0052 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 275              	.LVL8:
  49:Core/Src/tim.c ****   {
 276              		.loc 1 49 6 view .LVU69
 277 0056 0028     		cmp	r0, #0
 278 0058 31D1     		bne	.L25
 279              	.L18:
  53:Core/Src/tim.c ****   {
 280              		.loc 1 53 3 is_stmt 1 view .LVU70
ARM GAS  C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s 			page 9


  53:Core/Src/tim.c ****   {
 281              		.loc 1 53 7 is_stmt 0 view .LVU71
 282 005a 2048     		ldr	r0, .L30
 283 005c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 284              	.LVL9:
  53:Core/Src/tim.c ****   {
 285              		.loc 1 53 6 view .LVU72
 286 0060 0028     		cmp	r0, #0
 287 0062 2FD1     		bne	.L26
 288              	.L19:
  57:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 289              		.loc 1 57 3 is_stmt 1 view .LVU73
  57:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 290              		.loc 1 57 37 is_stmt 0 view .LVU74
 291 0064 0023     		movs	r3, #0
 292 0066 1093     		str	r3, [sp, #64]
  58:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 293              		.loc 1 58 3 is_stmt 1 view .LVU75
  58:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 294              		.loc 1 58 33 is_stmt 0 view .LVU76
 295 0068 1193     		str	r3, [sp, #68]
  59:Core/Src/tim.c ****   {
 296              		.loc 1 59 3 is_stmt 1 view .LVU77
  59:Core/Src/tim.c ****   {
 297              		.loc 1 59 7 is_stmt 0 view .LVU78
 298 006a 10A9     		add	r1, sp, #64
 299 006c 1B48     		ldr	r0, .L30
 300 006e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 301              	.LVL10:
  59:Core/Src/tim.c ****   {
 302              		.loc 1 59 6 view .LVU79
 303 0072 50BB     		cbnz	r0, .L27
 304              	.L20:
  63:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 305              		.loc 1 63 3 is_stmt 1 view .LVU80
  63:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 306              		.loc 1 63 20 is_stmt 0 view .LVU81
 307 0074 6023     		movs	r3, #96
 308 0076 0993     		str	r3, [sp, #36]
  64:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 309              		.loc 1 64 3 is_stmt 1 view .LVU82
  64:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 310              		.loc 1 64 19 is_stmt 0 view .LVU83
 311 0078 0022     		movs	r2, #0
 312 007a 0A92     		str	r2, [sp, #40]
  65:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 313              		.loc 1 65 3 is_stmt 1 view .LVU84
  65:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 314              		.loc 1 65 24 is_stmt 0 view .LVU85
 315 007c 0B92     		str	r2, [sp, #44]
  66:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 316              		.loc 1 66 3 is_stmt 1 view .LVU86
  66:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 317              		.loc 1 66 25 is_stmt 0 view .LVU87
 318 007e 0C92     		str	r2, [sp, #48]
  67:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 319              		.loc 1 67 3 is_stmt 1 view .LVU88
ARM GAS  C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s 			page 10


  67:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 320              		.loc 1 67 24 is_stmt 0 view .LVU89
 321 0080 0D92     		str	r2, [sp, #52]
  68:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 322              		.loc 1 68 3 is_stmt 1 view .LVU90
  68:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 323              		.loc 1 68 25 is_stmt 0 view .LVU91
 324 0082 0E92     		str	r2, [sp, #56]
  69:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 325              		.loc 1 69 3 is_stmt 1 view .LVU92
  69:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 326              		.loc 1 69 26 is_stmt 0 view .LVU93
 327 0084 0F92     		str	r2, [sp, #60]
  70:Core/Src/tim.c ****   {
 328              		.loc 1 70 3 is_stmt 1 view .LVU94
  70:Core/Src/tim.c ****   {
 329              		.loc 1 70 7 is_stmt 0 view .LVU95
 330 0086 09A9     		add	r1, sp, #36
 331 0088 1448     		ldr	r0, .L30
 332 008a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 333              	.LVL11:
  70:Core/Src/tim.c ****   {
 334              		.loc 1 70 6 view .LVU96
 335 008e F8B9     		cbnz	r0, .L28
 336              	.L21:
  74:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 337              		.loc 1 74 3 is_stmt 1 view .LVU97
  74:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 338              		.loc 1 74 40 is_stmt 0 view .LVU98
 339 0090 0023     		movs	r3, #0
 340 0092 0193     		str	r3, [sp, #4]
  75:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 341              		.loc 1 75 3 is_stmt 1 view .LVU99
  75:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 342              		.loc 1 75 41 is_stmt 0 view .LVU100
 343 0094 0293     		str	r3, [sp, #8]
  76:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 344              		.loc 1 76 3 is_stmt 1 view .LVU101
  76:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 345              		.loc 1 76 34 is_stmt 0 view .LVU102
 346 0096 0393     		str	r3, [sp, #12]
  77:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 347              		.loc 1 77 3 is_stmt 1 view .LVU103
  77:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 348              		.loc 1 77 33 is_stmt 0 view .LVU104
 349 0098 0493     		str	r3, [sp, #16]
  78:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 350              		.loc 1 78 3 is_stmt 1 view .LVU105
  78:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 351              		.loc 1 78 35 is_stmt 0 view .LVU106
 352 009a 0593     		str	r3, [sp, #20]
  79:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 353              		.loc 1 79 3 is_stmt 1 view .LVU107
  79:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 354              		.loc 1 79 38 is_stmt 0 view .LVU108
 355 009c 4FF40052 		mov	r2, #8192
 356 00a0 0692     		str	r2, [sp, #24]
ARM GAS  C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s 			page 11


  80:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 357              		.loc 1 80 3 is_stmt 1 view .LVU109
  80:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 358              		.loc 1 80 40 is_stmt 0 view .LVU110
 359 00a2 0893     		str	r3, [sp, #32]
  81:Core/Src/tim.c ****   {
 360              		.loc 1 81 3 is_stmt 1 view .LVU111
  81:Core/Src/tim.c ****   {
 361              		.loc 1 81 7 is_stmt 0 view .LVU112
 362 00a4 01A9     		add	r1, sp, #4
 363 00a6 0D48     		ldr	r0, .L30
 364 00a8 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 365              	.LVL12:
  81:Core/Src/tim.c ****   {
 366              		.loc 1 81 6 view .LVU113
 367 00ac 98B9     		cbnz	r0, .L29
 368              	.L22:
  85:Core/Src/tim.c **** 
 369              		.loc 1 85 3 is_stmt 1 view .LVU114
 370 00ae 0B48     		ldr	r0, .L30
 371 00b0 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 372              	.LVL13:
  87:Core/Src/tim.c **** 
 373              		.loc 1 87 1 is_stmt 0 view .LVU115
 374 00b4 16B0     		add	sp, sp, #88
 375              	.LCFI8:
 376              		.cfi_remember_state
 377              		.cfi_def_cfa_offset 8
 378              		@ sp needed
 379 00b6 10BD     		pop	{r4, pc}
 380              	.L24:
 381              	.LCFI9:
 382              		.cfi_restore_state
  46:Core/Src/tim.c ****   }
 383              		.loc 1 46 5 is_stmt 1 view .LVU116
 384 00b8 FFF7FEFF 		bl	Error_Handler
 385              	.LVL14:
 386 00bc C4E7     		b	.L17
 387              	.L25:
  51:Core/Src/tim.c ****   }
 388              		.loc 1 51 5 view .LVU117
 389 00be FFF7FEFF 		bl	Error_Handler
 390              	.LVL15:
 391 00c2 CAE7     		b	.L18
 392              	.L26:
  55:Core/Src/tim.c ****   }
 393              		.loc 1 55 5 view .LVU118
 394 00c4 FFF7FEFF 		bl	Error_Handler
 395              	.LVL16:
 396 00c8 CCE7     		b	.L19
 397              	.L27:
  61:Core/Src/tim.c ****   }
 398              		.loc 1 61 5 view .LVU119
 399 00ca FFF7FEFF 		bl	Error_Handler
 400              	.LVL17:
 401 00ce D1E7     		b	.L20
 402              	.L28:
ARM GAS  C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s 			page 12


  72:Core/Src/tim.c ****   }
 403              		.loc 1 72 5 view .LVU120
 404 00d0 FFF7FEFF 		bl	Error_Handler
 405              	.LVL18:
 406 00d4 DCE7     		b	.L21
 407              	.L29:
  83:Core/Src/tim.c ****   }
 408              		.loc 1 83 5 view .LVU121
 409 00d6 FFF7FEFF 		bl	Error_Handler
 410              	.LVL19:
 411 00da E8E7     		b	.L22
 412              	.L31:
 413              		.align	2
 414              	.L30:
 415 00dc 00000000 		.word	htim1
 416 00e0 00000140 		.word	1073807360
 417              		.cfi_endproc
 418              	.LFE130:
 420              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 421              		.align	1
 422              		.global	HAL_TIM_Base_MspDeInit
 423              		.syntax unified
 424              		.thumb
 425              		.thumb_func
 426              		.fpu fpv4-sp-d16
 428              	HAL_TIM_Base_MspDeInit:
 429              	.LVL20:
 430              	.LFB133:
 131:Core/Src/tim.c **** 
 132:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 133:Core/Src/tim.c **** {
 431              		.loc 1 133 1 view -0
 432              		.cfi_startproc
 433              		@ args = 0, pretend = 0, frame = 0
 434              		@ frame_needed = 0, uses_anonymous_args = 0
 435              		@ link register save eliminated.
 134:Core/Src/tim.c **** 
 135:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 436              		.loc 1 135 3 view .LVU123
 437              		.loc 1 135 20 is_stmt 0 view .LVU124
 438 0000 0268     		ldr	r2, [r0]
 439              		.loc 1 135 5 view .LVU125
 440 0002 054B     		ldr	r3, .L35
 441 0004 9A42     		cmp	r2, r3
 442 0006 00D0     		beq	.L34
 443              	.L32:
 136:Core/Src/tim.c ****   {
 137:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 140:Core/Src/tim.c ****     /* Peripheral clock disable */
 141:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 142:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 145:Core/Src/tim.c ****   }
 146:Core/Src/tim.c **** }
ARM GAS  C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s 			page 13


 444              		.loc 1 146 1 view .LVU126
 445 0008 7047     		bx	lr
 446              	.L34:
 141:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 447              		.loc 1 141 5 is_stmt 1 view .LVU127
 448 000a 044A     		ldr	r2, .L35+4
 449 000c 536C     		ldr	r3, [r2, #68]
 450 000e 23F00103 		bic	r3, r3, #1
 451 0012 5364     		str	r3, [r2, #68]
 452              		.loc 1 146 1 is_stmt 0 view .LVU128
 453 0014 F8E7     		b	.L32
 454              	.L36:
 455 0016 00BF     		.align	2
 456              	.L35:
 457 0018 00000140 		.word	1073807360
 458 001c 00380240 		.word	1073887232
 459              		.cfi_endproc
 460              	.LFE133:
 462              		.comm	htim1,64,4
 463              		.text
 464              	.Letext0:
 465              		.file 2 "c:\\users\\zhouzhanhong\\.iotlink\\tools\\gcc-arm-none-eabi\\arm-none-eabi\\include\\mach
 466              		.file 3 "c:\\users\\zhouzhanhong\\.iotlink\\tools\\gcc-arm-none-eabi\\arm-none-eabi\\include\\sys\
 467              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 468              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 469              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f427xx.h"
 470              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 471              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 472              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 473              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 474              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 475              		.file 12 "Core/Inc/tim.h"
 476              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 477              		.file 14 "Core/Inc/main.h"
 478              		.file 15 "<built-in>"
ARM GAS  C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s:18     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s:26     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s:75     .text.HAL_TIM_Base_MspInit:00000028 $d
C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s:81     .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s:88     .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s:179    .text.HAL_TIM_MspPostInit:00000054 $d
C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s:186    .text.MX_TIM1_Init:00000000 $t
C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s:193    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s:415    .text.MX_TIM1_Init:000000dc $d
                            *COM*:00000040 htim1
C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s:421    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s:428    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\ZHOUZH~1\AppData\Local\Temp\ccofN1Va.s:457    .text.HAL_TIM_Base_MspDeInit:00000018 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
