<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FieldBus19: FB19Subs_cfg_struct Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">FieldBus19<span id="projectnumber">&#160;v1.00</span>
   </div>
   <div id="projectbrief">A lightweight open fieldbus system for STM32 controllers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_f_b19_subs__cfg__struct.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">FB19Subs_cfg_struct Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_f_b19_subs_8h_source.html">FB19Subs.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for FB19Subs_cfg_struct:</div>
<div class="dyncontent">
<div class="center"><img src="struct_f_b19_subs__cfg__struct__coll__graph.png" border="0" usemap="#a_f_b19_subs__cfg__struct_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a65a6899cf72095f06aadb2773df9f841"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a07e5a2a14fe68bfdacf02e9ce9c1f79b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_lib_msg_q_8h.html#a824025c23dc2eece4fbb126b33a6ef08">FB19LibMsgQ_queue_t</a> *&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#a07e5a2a14fe68bfdacf02e9ce9c1f79b">lfrMsgQ</a></td></tr>
<tr class="separator:a07e5a2a14fe68bfdacf02e9ce9c1f79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc1d0690f22bdc235c4b49bf54b348f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_msg_q_8h.html#a7a9e53d1fd4d1a1edad1aee0841c9c1f">FB19MsgQ_t</a> *&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#a7bc1d0690f22bdc235c4b49bf54b348f">rxMsgQ</a></td></tr>
<tr class="separator:a7bc1d0690f22bdc235c4b49bf54b348f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af867b7b2d367730b3ca32bf32da30cf5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_msg_q_8h.html#a7a9e53d1fd4d1a1edad1aee0841c9c1f">FB19MsgQ_t</a> *&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#af867b7b2d367730b3ca32bf32da30cf5">txMsgQ</a></td></tr>
<tr class="separator:af867b7b2d367730b3ca32bf32da30cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65a6899cf72095f06aadb2773df9f841"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_b19_subs__cfg__struct.html#a65a6899cf72095f06aadb2773df9f841">FB19DprSubs</a></td></tr>
<tr class="separator:a65a6899cf72095f06aadb2773df9f841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c46b508875aebfee4ac1608df15986"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af7badc9ef8940b2c21c727f1a84abcfc"><td class="memItemLeft" >&#160;&#160;&#160;int16_t&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#af7badc9ef8940b2c21c727f1a84abcfc">busAddress</a></td></tr>
<tr class="separator:af7badc9ef8940b2c21c727f1a84abcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5a9462282abba0d8ad1012075de0699"><td class="memItemLeft" >&#160;&#160;&#160;GPIO_TypeDef *&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#af5a9462282abba0d8ad1012075de0699">GPIO</a></td></tr>
<tr class="separator:af5a9462282abba0d8ad1012075de0699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfe7bbf4551e8e3f71e8ff9dc3c3a3b0"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#abfe7bbf4551e8e3f71e8ff9dc3c3a3b0">GPIO_portBitDOE</a></td></tr>
<tr class="separator:abfe7bbf4551e8e3f71e8ff9dc3c3a3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc1d0690f22bdc235c4b49bf54b348f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_msg_q_8h.html#a7a9e53d1fd4d1a1edad1aee0841c9c1f">FB19MsgQ_t</a> *&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#a7bc1d0690f22bdc235c4b49bf54b348f">rxMsgQ</a></td></tr>
<tr class="separator:a7bc1d0690f22bdc235c4b49bf54b348f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed8064b55928b192b25a64dbd126a19"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_lib_msg_q_8h.html#a824025c23dc2eece4fbb126b33a6ef08">FB19LibMsgQ_queue_t</a> *&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#a4ed8064b55928b192b25a64dbd126a19">txMsgQ</a></td></tr>
<tr class="separator:a4ed8064b55928b192b25a64dbd126a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c46b508875aebfee4ac1608df15986"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_b19_subs__cfg__struct.html#a13c46b508875aebfee4ac1608df15986">FB19DrvSubs</a></td></tr>
<tr class="separator:a13c46b508875aebfee4ac1608df15986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f747cf2e77a2d17b25a93866b8b9f51"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ad0d6b8a285f39f536bde45d9449bb874"><td class="memItemLeft" >&#160;&#160;&#160;IRQn_Type&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#ad0d6b8a285f39f536bde45d9449bb874">NVIC_IRQ_channel</a></td></tr>
<tr class="separator:ad0d6b8a285f39f536bde45d9449bb874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fc053d64d001e8a0023467bbdc66525"><td class="memItemLeft" >&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#a9fc053d64d001e8a0023467bbdc66525">NVIC_IRQ_groupPriority</a></td></tr>
<tr class="separator:a9fc053d64d001e8a0023467bbdc66525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95aae82c3420d9005f0e681a2d129b21"><td class="memItemLeft" >&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#a95aae82c3420d9005f0e681a2d129b21">NVIC_IRQ_subPriority</a></td></tr>
<tr class="separator:a95aae82c3420d9005f0e681a2d129b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabcd45187abc3de0d2cff2f4bd809922"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#aabcd45187abc3de0d2cff2f4bd809922">RCC_clockEnableBitMask</a></td></tr>
<tr class="separator:aabcd45187abc3de0d2cff2f4bd809922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68eeb6c8256487c1dc22836a73cc872a"><td class="memItemLeft" >&#160;&#160;&#160;volatile uint32_t *&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#a68eeb6c8256487c1dc22836a73cc872a">RCC_clockEnableRegister</a></td></tr>
<tr class="separator:a68eeb6c8256487c1dc22836a73cc872a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06777c49abe190ee8fbd9d58219137b8"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#a06777c49abe190ee8fbd9d58219137b8">RCC_resetBitMask</a></td></tr>
<tr class="separator:a06777c49abe190ee8fbd9d58219137b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c01ebd5cceecf8aa1317eac0e1a991"><td class="memItemLeft" >&#160;&#160;&#160;volatile uint32_t *&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#ad1c01ebd5cceecf8aa1317eac0e1a991">RCC_resetRegister</a></td></tr>
<tr class="separator:ad1c01ebd5cceecf8aa1317eac0e1a991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf87a78ad833e664f6067fbe7be810d0"><td class="memItemLeft" >&#160;&#160;&#160;int16_t&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#abf87a78ad833e664f6067fbe7be810d0">registerWidth</a></td></tr>
<tr class="separator:abf87a78ad833e664f6067fbe7be810d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a663322e9eb0b01f9723211f3973c31ef"><td class="memItemLeft" >&#160;&#160;&#160;TIM_TypeDef *&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#a663322e9eb0b01f9723211f3973c31ef">TIMx</a></td></tr>
<tr class="separator:a663322e9eb0b01f9723211f3973c31ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f747cf2e77a2d17b25a93866b8b9f51"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_b19_subs__cfg__struct.html#a7f747cf2e77a2d17b25a93866b8b9f51">FB19DrvTimer</a></td></tr>
<tr class="separator:a7f747cf2e77a2d17b25a93866b8b9f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a32ef5409460afa2ba390458cc1714f"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af5a9462282abba0d8ad1012075de0699"><td class="memItemLeft" >&#160;&#160;&#160;GPIO_TypeDef *&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#af5a9462282abba0d8ad1012075de0699">GPIO</a></td></tr>
<tr class="separator:af5a9462282abba0d8ad1012075de0699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607d3a417fcfcdda351ecfea1e9293bb"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#a607d3a417fcfcdda351ecfea1e9293bb">GPIO_altFunctionSelection</a></td></tr>
<tr class="separator:a607d3a417fcfcdda351ecfea1e9293bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ac2f8f4ba3caf7097ac7f5021fe507b"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#a5ac2f8f4ba3caf7097ac7f5021fe507b">GPIO_portBitRx</a></td></tr>
<tr class="separator:a5ac2f8f4ba3caf7097ac7f5021fe507b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b3a082941817ebcff9a581633fc41f"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#a44b3a082941817ebcff9a581633fc41f">GPIO_portBitTx</a></td></tr>
<tr class="separator:a44b3a082941817ebcff9a581633fc41f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d6b8a285f39f536bde45d9449bb874"><td class="memItemLeft" >&#160;&#160;&#160;IRQn_Type&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#ad0d6b8a285f39f536bde45d9449bb874">NVIC_IRQ_channel</a></td></tr>
<tr class="separator:ad0d6b8a285f39f536bde45d9449bb874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fc053d64d001e8a0023467bbdc66525"><td class="memItemLeft" >&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#a9fc053d64d001e8a0023467bbdc66525">NVIC_IRQ_groupPriority</a></td></tr>
<tr class="separator:a9fc053d64d001e8a0023467bbdc66525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95aae82c3420d9005f0e681a2d129b21"><td class="memItemLeft" >&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#a95aae82c3420d9005f0e681a2d129b21">NVIC_IRQ_subPriority</a></td></tr>
<tr class="separator:a95aae82c3420d9005f0e681a2d129b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabcd45187abc3de0d2cff2f4bd809922"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#aabcd45187abc3de0d2cff2f4bd809922">RCC_clockEnableBitMask</a></td></tr>
<tr class="separator:aabcd45187abc3de0d2cff2f4bd809922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68eeb6c8256487c1dc22836a73cc872a"><td class="memItemLeft" >&#160;&#160;&#160;volatile uint32_t *&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#a68eeb6c8256487c1dc22836a73cc872a">RCC_clockEnableRegister</a></td></tr>
<tr class="separator:a68eeb6c8256487c1dc22836a73cc872a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e208b36a8a5a7ff42a2117f8dcbc3eb"><td class="memItemLeft" >&#160;&#160;&#160;USART_TypeDef *&#160;&#160;&#160;<a class="el" href="struct_f_b19_subs__cfg__struct.html#a6e208b36a8a5a7ff42a2117f8dcbc3eb">USARTx</a></td></tr>
<tr class="separator:a6e208b36a8a5a7ff42a2117f8dcbc3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a32ef5409460afa2ba390458cc1714f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_b19_subs__cfg__struct.html#a6a32ef5409460afa2ba390458cc1714f">FB19DrvUART</a></td></tr>
<tr class="separator:a6a32ef5409460afa2ba390458cc1714f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >FB19 Subscriber configuration structure. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="af7badc9ef8940b2c21c727f1a84abcfc" name="af7badc9ef8940b2c21c727f1a84abcfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7badc9ef8940b2c21c727f1a84abcfc">&#9670;&nbsp;</a></span>busAddress</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int16_t busAddress</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Bus address of this Subscriber instance. Its range is <code>FB19_BUS_ADDR_SUBS_LOWEST</code> to <code>FB19_BUS_ADDR_SUBS_HIGHEST</code>, which is currently 1 to 4 for the no cost version. Note that it can change over the lifetime of the Bus Subcriber instance, since it is the Bus Controller that assignes the bus addresses. </p>

</div>
</div>
<a id="a65a6899cf72095f06aadb2773df9f841" name="a65a6899cf72095f06aadb2773df9f841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65a6899cf72095f06aadb2773df9f841">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FB19DprSubs</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13c46b508875aebfee4ac1608df15986" name="a13c46b508875aebfee4ac1608df15986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13c46b508875aebfee4ac1608df15986">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FB19DrvSubs</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f747cf2e77a2d17b25a93866b8b9f51" name="a7f747cf2e77a2d17b25a93866b8b9f51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f747cf2e77a2d17b25a93866b8b9f51">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FB19DrvTimer</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a32ef5409460afa2ba390458cc1714f" name="a6a32ef5409460afa2ba390458cc1714f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a32ef5409460afa2ba390458cc1714f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FB19DrvUART</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5a9462282abba0d8ad1012075de0699" name="af5a9462282abba0d8ad1012075de0699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5a9462282abba0d8ad1012075de0699">&#9670;&nbsp;</a></span>GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_TypeDef* GPIO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >This instance's pointer to its related GPIO driver resource that drives the Driver Output Enable signal to the RS-485 transceiver.</p>
<p >Pointer to the CMSIS GPIO structure that hosts the UART's transmit and receive ports. </p>

</div>
</div>
<a id="a607d3a417fcfcdda351ecfea1e9293bb" name="a607d3a417fcfcdda351ecfea1e9293bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a607d3a417fcfcdda351ecfea1e9293bb">&#9670;&nbsp;</a></span>GPIO_altFunctionSelection</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t GPIO_altFunctionSelection</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Alternate function selection code for the dedicated port pins. </p>

</div>
</div>
<a id="abfe7bbf4551e8e3f71e8ff9dc3c3a3b0" name="abfe7bbf4551e8e3f71e8ff9dc3c3a3b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfe7bbf4551e8e3f71e8ff9dc3c3a3b0">&#9670;&nbsp;</a></span>GPIO_portBitDOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t GPIO_portBitDOE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Driver Output Enable signal's bit number on the dedicated GPIO port that controls the driver's output on the RS-485 transceiver. Its range is 0 to 15. </p>

</div>
</div>
<a id="a5ac2f8f4ba3caf7097ac7f5021fe507b" name="a5ac2f8f4ba3caf7097ac7f5021fe507b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ac2f8f4ba3caf7097ac7f5021fe507b">&#9670;&nbsp;</a></span>GPIO_portBitRx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t GPIO_portBitRx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Receiver's bit number on the dedicated GPIO port. Its range is 0 to 15. </p>

</div>
</div>
<a id="a44b3a082941817ebcff9a581633fc41f" name="a44b3a082941817ebcff9a581633fc41f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44b3a082941817ebcff9a581633fc41f">&#9670;&nbsp;</a></span>GPIO_portBitTx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t GPIO_portBitTx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transmitter's bit number on the dedicated GPIO port. Its range is 0 to 15. </p>

</div>
</div>
<a id="a07e5a2a14fe68bfdacf02e9ce9c1f79b" name="a07e5a2a14fe68bfdacf02e9ce9c1f79b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07e5a2a14fe68bfdacf02e9ce9c1f79b">&#9670;&nbsp;</a></span>lfrMsgQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_lib_msg_q_8h.html#a824025c23dc2eece4fbb126b33a6ef08">FB19LibMsgQ_queue_t</a>* lfrMsgQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >A pointer to the Low Frequency Reader message queue used by this instance.<br  />
 Typical capacity: 4 messages </p>

</div>
</div>
<a id="ad0d6b8a285f39f536bde45d9449bb874" name="ad0d6b8a285f39f536bde45d9449bb874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0d6b8a285f39f536bde45d9449bb874">&#9670;&nbsp;</a></span>NVIC_IRQ_channel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IRQn_Type NVIC_IRQ_channel</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt channel number. </p>

</div>
</div>
<a id="a9fc053d64d001e8a0023467bbdc66525" name="a9fc053d64d001e8a0023467bbdc66525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fc053d64d001e8a0023467bbdc66525">&#9670;&nbsp;</a></span>NVIC_IRQ_groupPriority</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t NVIC_IRQ_groupPriority</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt group priority. </p>

</div>
</div>
<a id="a95aae82c3420d9005f0e681a2d129b21" name="a95aae82c3420d9005f0e681a2d129b21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95aae82c3420d9005f0e681a2d129b21">&#9670;&nbsp;</a></span>NVIC_IRQ_subPriority</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t NVIC_IRQ_subPriority</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt's sub-priority in group.</p>
<p >Interrupt's sub-priority in group </p>

</div>
</div>
<a id="aabcd45187abc3de0d2cff2f4bd809922" name="aabcd45187abc3de0d2cff2f4bd809922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabcd45187abc3de0d2cff2f4bd809922">&#9670;&nbsp;</a></span>RCC_clockEnableBitMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_clockEnableBitMask</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Bit mask to enable the clock to the timer.</p>
<p >Bit mask to enable the clock to the USART. </p>

</div>
</div>
<a id="a68eeb6c8256487c1dc22836a73cc872a" name="a68eeb6c8256487c1dc22836a73cc872a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68eeb6c8256487c1dc22836a73cc872a">&#9670;&nbsp;</a></span>RCC_clockEnableRegister</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t* RCC_clockEnableRegister</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Dedicated RCC APBx peripheral clock enable register. </p>

</div>
</div>
<a id="a06777c49abe190ee8fbd9d58219137b8" name="a06777c49abe190ee8fbd9d58219137b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06777c49abe190ee8fbd9d58219137b8">&#9670;&nbsp;</a></span>RCC_resetBitMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_resetBitMask</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Bit mask to reset the timer. </p>

</div>
</div>
<a id="ad1c01ebd5cceecf8aa1317eac0e1a991" name="ad1c01ebd5cceecf8aa1317eac0e1a991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1c01ebd5cceecf8aa1317eac0e1a991">&#9670;&nbsp;</a></span>RCC_resetRegister</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t* RCC_resetRegister</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Dedicated RCC APBx peripheral reset register. </p>

</div>
</div>
<a id="abf87a78ad833e664f6067fbe7be810d0" name="abf87a78ad833e664f6067fbe7be810d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf87a78ad833e664f6067fbe7be810d0">&#9670;&nbsp;</a></span>registerWidth</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int16_t registerWidth</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Width of the ARR and CCRx registers in bits (16 or 32). </p>

</div>
</div>
<a id="a7bc1d0690f22bdc235c4b49bf54b348f" name="a7bc1d0690f22bdc235c4b49bf54b348f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bc1d0690f22bdc235c4b49bf54b348f">&#9670;&nbsp;</a></span>rxMsgQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_msg_q_8h.html#a7a9e53d1fd4d1a1edad1aee0841c9c1f">FB19MsgQ_t</a>* rxMsgQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >A pointer to the receive message queue used by this instance.<br  />
 Typical capacity: 8 messages </p>

</div>
</div>
<a id="a663322e9eb0b01f9723211f3973c31ef" name="a663322e9eb0b01f9723211f3973c31ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a663322e9eb0b01f9723211f3973c31ef">&#9670;&nbsp;</a></span>TIMx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIM_TypeDef* TIMx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Pointer to the CMSIS Timer structure. </p>

</div>
</div>
<a id="af867b7b2d367730b3ca32bf32da30cf5" name="af867b7b2d367730b3ca32bf32da30cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af867b7b2d367730b3ca32bf32da30cf5">&#9670;&nbsp;</a></span>txMsgQ <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_msg_q_8h.html#a7a9e53d1fd4d1a1edad1aee0841c9c1f">FB19MsgQ_t</a>* txMsgQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >A pointer to the transmit message queue used by this instance.<br  />
 Typical capacity: 8 messages </p>

</div>
</div>
<a id="a4ed8064b55928b192b25a64dbd126a19" name="a4ed8064b55928b192b25a64dbd126a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed8064b55928b192b25a64dbd126a19">&#9670;&nbsp;</a></span>txMsgQ <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_lib_msg_q_8h.html#a824025c23dc2eece4fbb126b33a6ef08">FB19LibMsgQ_queue_t</a>* txMsgQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >A pointer to the transmit message queue used by this instance.<br  />
 Typical capacity: 8 messages </p>

</div>
</div>
<a id="a6e208b36a8a5a7ff42a2117f8dcbc3eb" name="a6e208b36a8a5a7ff42a2117f8dcbc3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e208b36a8a5a7ff42a2117f8dcbc3eb">&#9670;&nbsp;</a></span>USARTx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USART_TypeDef* USARTx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Pointer to the CMSIS USART structure. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>subs/STM32CubeIDE/STM32F401/Inc/<a class="el" href="_f_b19_subs_8h_source.html">FB19Subs.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_f_b19_subs__cfg__struct.html">FB19Subs_cfg_struct</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
