-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MNIST_DepthwiseConv2dFinal_4_1_12_4_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    point2_o78_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    point2_o78_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    point2_o78_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    point2_o78_empty_n : IN STD_LOGIC;
    point2_o78_read : OUT STD_LOGIC;
    weights_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_0_ce0 : OUT STD_LOGIC;
    weights_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_0_ce1 : OUT STD_LOGIC;
    weights_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_1_ce0 : OUT STD_LOGIC;
    weights_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_1_ce1 : OUT STD_LOGIC;
    weights_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_2_ce0 : OUT STD_LOGIC;
    weights_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_2_ce1 : OUT STD_LOGIC;
    weights_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_3_ce0 : OUT STD_LOGIC;
    weights_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_3_ce1 : OUT STD_LOGIC;
    weights_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_4_ce0 : OUT STD_LOGIC;
    weights_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_4_ce1 : OUT STD_LOGIC;
    weights_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_5_ce0 : OUT STD_LOGIC;
    weights_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_5_ce1 : OUT STD_LOGIC;
    weights_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_6_ce0 : OUT STD_LOGIC;
    weights_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_6_ce1 : OUT STD_LOGIC;
    weights_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_7_ce0 : OUT STD_LOGIC;
    weights_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_7_ce1 : OUT STD_LOGIC;
    weights_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    depth3_o79_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    depth3_o79_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    depth3_o79_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    depth3_o79_full_n : IN STD_LOGIC;
    depth3_o79_write : OUT STD_LOGIC );
end;


architecture behav of MNIST_DepthwiseConv2dFinal_4_1_12_4_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal input_buf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal input_buf_ce0 : STD_LOGIC;
    signal input_buf_we0 : STD_LOGIC;
    signal input_buf_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_buf_ce1 : STD_LOGIC;
    signal input_buf_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_buf_ce2 : STD_LOGIC;
    signal input_buf_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_buf_ce3 : STD_LOGIC;
    signal input_buf_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_buf_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal input_buf_1_ce0 : STD_LOGIC;
    signal input_buf_1_we0 : STD_LOGIC;
    signal input_buf_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_buf_1_ce1 : STD_LOGIC;
    signal input_buf_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_buf_1_ce2 : STD_LOGIC;
    signal input_buf_1_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_buf_1_ce3 : STD_LOGIC;
    signal input_buf_1_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_buf_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal input_buf_2_ce0 : STD_LOGIC;
    signal input_buf_2_we0 : STD_LOGIC;
    signal input_buf_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_buf_2_ce1 : STD_LOGIC;
    signal input_buf_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_buf_2_ce2 : STD_LOGIC;
    signal input_buf_2_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_buf_2_ce3 : STD_LOGIC;
    signal input_buf_2_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_buf_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal input_buf_3_ce0 : STD_LOGIC;
    signal input_buf_3_we0 : STD_LOGIC;
    signal input_buf_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_buf_3_ce1 : STD_LOGIC;
    signal input_buf_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_buf_3_ce2 : STD_LOGIC;
    signal input_buf_3_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_buf_3_ce3 : STD_LOGIC;
    signal input_buf_3_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_start : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_done : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_idle : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_ready : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_point2_o78_read : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_ce0 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_we0 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_ce0 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_we0 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_ce0 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_we0 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_ce0 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_we0 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_start : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_done : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_idle : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_ready : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_depth3_o79_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_depth3_o79_write : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce0 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce1 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce2 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce3 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce0 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce1 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce2 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce3 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce0 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce1 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce2 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce3 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce0 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce1 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce2 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce3 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_ce0 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_ce1 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_ce0 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_ce1 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_ce0 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_ce1 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_ce0 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_ce1 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_ce0 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_ce1 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_ce0 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_ce1 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_ce0 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_ce1 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_ce0 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_ce1 : STD_LOGIC;
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call7 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component MNIST_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        point2_o78_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        point2_o78_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        point2_o78_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        point2_o78_empty_n : IN STD_LOGIC;
        point2_o78_read : OUT STD_LOGIC;
        input_buf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_buf_ce0 : OUT STD_LOGIC;
        input_buf_we0 : OUT STD_LOGIC;
        input_buf_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_buf_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_buf_1_ce0 : OUT STD_LOGIC;
        input_buf_1_we0 : OUT STD_LOGIC;
        input_buf_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_buf_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_buf_2_ce0 : OUT STD_LOGIC;
        input_buf_2_we0 : OUT STD_LOGIC;
        input_buf_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_buf_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_buf_3_ce0 : OUT STD_LOGIC;
        input_buf_3_we0 : OUT STD_LOGIC;
        input_buf_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MNIST_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        depth3_o79_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        depth3_o79_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        depth3_o79_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        depth3_o79_full_n : IN STD_LOGIC;
        depth3_o79_write : OUT STD_LOGIC;
        input_buf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_buf_ce0 : OUT STD_LOGIC;
        input_buf_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_buf_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_buf_ce1 : OUT STD_LOGIC;
        input_buf_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_buf_address2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_buf_ce2 : OUT STD_LOGIC;
        input_buf_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_buf_address3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_buf_ce3 : OUT STD_LOGIC;
        input_buf_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_buf_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_buf_1_ce0 : OUT STD_LOGIC;
        input_buf_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_buf_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_buf_1_ce1 : OUT STD_LOGIC;
        input_buf_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_buf_1_address2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_buf_1_ce2 : OUT STD_LOGIC;
        input_buf_1_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_buf_1_address3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_buf_1_ce3 : OUT STD_LOGIC;
        input_buf_1_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_buf_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_buf_2_ce0 : OUT STD_LOGIC;
        input_buf_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_buf_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_buf_2_ce1 : OUT STD_LOGIC;
        input_buf_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_buf_2_address2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_buf_2_ce2 : OUT STD_LOGIC;
        input_buf_2_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_buf_2_address3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_buf_2_ce3 : OUT STD_LOGIC;
        input_buf_2_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_buf_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_buf_3_ce0 : OUT STD_LOGIC;
        input_buf_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_buf_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_buf_3_ce1 : OUT STD_LOGIC;
        input_buf_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_buf_3_address2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_buf_3_ce2 : OUT STD_LOGIC;
        input_buf_3_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_buf_3_address3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_buf_3_ce3 : OUT STD_LOGIC;
        input_buf_3_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_0_ce0 : OUT STD_LOGIC;
        weights_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_0_ce1 : OUT STD_LOGIC;
        weights_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_1_ce0 : OUT STD_LOGIC;
        weights_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_1_ce1 : OUT STD_LOGIC;
        weights_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_2_ce0 : OUT STD_LOGIC;
        weights_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_2_ce1 : OUT STD_LOGIC;
        weights_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_3_ce0 : OUT STD_LOGIC;
        weights_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_3_ce1 : OUT STD_LOGIC;
        weights_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_4_ce0 : OUT STD_LOGIC;
        weights_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_4_ce1 : OUT STD_LOGIC;
        weights_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_5_ce0 : OUT STD_LOGIC;
        weights_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_5_ce1 : OUT STD_LOGIC;
        weights_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_6_ce0 : OUT STD_LOGIC;
        weights_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_6_ce1 : OUT STD_LOGIC;
        weights_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_7_ce0 : OUT STD_LOGIC;
        weights_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_7_ce1 : OUT STD_LOGIC;
        weights_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MNIST_DepthwiseConv2dFinal_4_1_12_4_s_input_buf_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address2 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address3 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    input_buf_U : component MNIST_DepthwiseConv2dFinal_4_1_12_4_s_input_buf_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_buf_address0,
        ce0 => input_buf_ce0,
        we0 => input_buf_we0,
        d0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_d0,
        q0 => input_buf_q0,
        address1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address1,
        ce1 => input_buf_ce1,
        q1 => input_buf_q1,
        address2 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address2,
        ce2 => input_buf_ce2,
        q2 => input_buf_q2,
        address3 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address3,
        ce3 => input_buf_ce3,
        q3 => input_buf_q3);

    input_buf_1_U : component MNIST_DepthwiseConv2dFinal_4_1_12_4_s_input_buf_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_buf_1_address0,
        ce0 => input_buf_1_ce0,
        we0 => input_buf_1_we0,
        d0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_d0,
        q0 => input_buf_1_q0,
        address1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address1,
        ce1 => input_buf_1_ce1,
        q1 => input_buf_1_q1,
        address2 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address2,
        ce2 => input_buf_1_ce2,
        q2 => input_buf_1_q2,
        address3 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address3,
        ce3 => input_buf_1_ce3,
        q3 => input_buf_1_q3);

    input_buf_2_U : component MNIST_DepthwiseConv2dFinal_4_1_12_4_s_input_buf_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_buf_2_address0,
        ce0 => input_buf_2_ce0,
        we0 => input_buf_2_we0,
        d0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_d0,
        q0 => input_buf_2_q0,
        address1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address1,
        ce1 => input_buf_2_ce1,
        q1 => input_buf_2_q1,
        address2 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address2,
        ce2 => input_buf_2_ce2,
        q2 => input_buf_2_q2,
        address3 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address3,
        ce3 => input_buf_2_ce3,
        q3 => input_buf_2_q3);

    input_buf_3_U : component MNIST_DepthwiseConv2dFinal_4_1_12_4_s_input_buf_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_buf_3_address0,
        ce0 => input_buf_3_ce0,
        we0 => input_buf_3_we0,
        d0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_d0,
        q0 => input_buf_3_q0,
        address1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address1,
        ce1 => input_buf_3_ce1,
        q1 => input_buf_3_q1,
        address2 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address2,
        ce2 => input_buf_3_ce2,
        q2 => input_buf_3_q2,
        address3 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address3,
        ce3 => input_buf_3_ce3,
        q3 => input_buf_3_q3);

    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54 : component MNIST_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_start,
        ap_done => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_done,
        ap_idle => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_idle,
        ap_ready => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_ready,
        point2_o78_dout => point2_o78_dout,
        point2_o78_num_data_valid => ap_const_lv2_0,
        point2_o78_fifo_cap => ap_const_lv2_0,
        point2_o78_empty_n => point2_o78_empty_n,
        point2_o78_read => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_point2_o78_read,
        input_buf_address0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_address0,
        input_buf_ce0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_ce0,
        input_buf_we0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_we0,
        input_buf_d0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_d0,
        input_buf_1_address0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_address0,
        input_buf_1_ce0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_ce0,
        input_buf_1_we0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_we0,
        input_buf_1_d0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_d0,
        input_buf_2_address0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_address0,
        input_buf_2_ce0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_ce0,
        input_buf_2_we0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_we0,
        input_buf_2_d0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_d0,
        input_buf_3_address0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_address0,
        input_buf_3_ce0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_ce0,
        input_buf_3_we0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_we0,
        input_buf_3_d0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_d0);

    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68 : component MNIST_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_start,
        ap_done => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_done,
        ap_idle => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_idle,
        ap_ready => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_ready,
        depth3_o79_din => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_depth3_o79_din,
        depth3_o79_num_data_valid => ap_const_lv2_0,
        depth3_o79_fifo_cap => ap_const_lv2_0,
        depth3_o79_full_n => depth3_o79_full_n,
        depth3_o79_write => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_depth3_o79_write,
        input_buf_address0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address0,
        input_buf_ce0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce0,
        input_buf_q0 => input_buf_q0,
        input_buf_address1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address1,
        input_buf_ce1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce1,
        input_buf_q1 => input_buf_q1,
        input_buf_address2 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address2,
        input_buf_ce2 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce2,
        input_buf_q2 => input_buf_q2,
        input_buf_address3 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address3,
        input_buf_ce3 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce3,
        input_buf_q3 => input_buf_q3,
        input_buf_1_address0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address0,
        input_buf_1_ce0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce0,
        input_buf_1_q0 => input_buf_1_q0,
        input_buf_1_address1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address1,
        input_buf_1_ce1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce1,
        input_buf_1_q1 => input_buf_1_q1,
        input_buf_1_address2 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address2,
        input_buf_1_ce2 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce2,
        input_buf_1_q2 => input_buf_1_q2,
        input_buf_1_address3 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address3,
        input_buf_1_ce3 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce3,
        input_buf_1_q3 => input_buf_1_q3,
        input_buf_2_address0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address0,
        input_buf_2_ce0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce0,
        input_buf_2_q0 => input_buf_2_q0,
        input_buf_2_address1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address1,
        input_buf_2_ce1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce1,
        input_buf_2_q1 => input_buf_2_q1,
        input_buf_2_address2 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address2,
        input_buf_2_ce2 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce2,
        input_buf_2_q2 => input_buf_2_q2,
        input_buf_2_address3 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address3,
        input_buf_2_ce3 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce3,
        input_buf_2_q3 => input_buf_2_q3,
        input_buf_3_address0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address0,
        input_buf_3_ce0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce0,
        input_buf_3_q0 => input_buf_3_q0,
        input_buf_3_address1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address1,
        input_buf_3_ce1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce1,
        input_buf_3_q1 => input_buf_3_q1,
        input_buf_3_address2 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address2,
        input_buf_3_ce2 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce2,
        input_buf_3_q2 => input_buf_3_q2,
        input_buf_3_address3 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address3,
        input_buf_3_ce3 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce3,
        input_buf_3_q3 => input_buf_3_q3,
        weights_0_address0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_address0,
        weights_0_ce0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_ce0,
        weights_0_q0 => weights_0_q0,
        weights_0_address1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_address1,
        weights_0_ce1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_ce1,
        weights_0_q1 => weights_0_q1,
        weights_1_address0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_address0,
        weights_1_ce0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_ce0,
        weights_1_q0 => weights_1_q0,
        weights_1_address1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_address1,
        weights_1_ce1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_ce1,
        weights_1_q1 => weights_1_q1,
        weights_2_address0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_address0,
        weights_2_ce0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_ce0,
        weights_2_q0 => weights_2_q0,
        weights_2_address1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_address1,
        weights_2_ce1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_ce1,
        weights_2_q1 => weights_2_q1,
        weights_3_address0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_address0,
        weights_3_ce0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_ce0,
        weights_3_q0 => weights_3_q0,
        weights_3_address1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_address1,
        weights_3_ce1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_ce1,
        weights_3_q1 => weights_3_q1,
        weights_4_address0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_address0,
        weights_4_ce0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_ce0,
        weights_4_q0 => weights_4_q0,
        weights_4_address1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_address1,
        weights_4_ce1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_ce1,
        weights_4_q1 => weights_4_q1,
        weights_5_address0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_address0,
        weights_5_ce0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_ce0,
        weights_5_q0 => weights_5_q0,
        weights_5_address1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_address1,
        weights_5_ce1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_ce1,
        weights_5_q1 => weights_5_q1,
        weights_6_address0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_address0,
        weights_6_ce0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_ce0,
        weights_6_q0 => weights_6_q0,
        weights_6_address1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_address1,
        weights_6_ce1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_ce1,
        weights_6_q1 => weights_6_q1,
        weights_7_address0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_address0,
        weights_7_ce0 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_ce0,
        weights_7_q0 => weights_7_q0,
        weights_7_address1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_address1,
        weights_7_ce1 => grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_ce1,
        weights_7_q1 => weights_7_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_ready = ap_const_logic_1)) then 
                    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_ready = ap_const_logic_1)) then 
                    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_done, grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_done)
    begin
        if ((grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_done)
    begin
        if ((grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call7_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call7 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_done, ap_CS_fsm_state5)
    begin
        if (((grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_done, ap_CS_fsm_state5)
    begin
        if (((grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    depth3_o79_din <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_depth3_o79_din;

    depth3_o79_write_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_depth3_o79_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            depth3_o79_write <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_depth3_o79_write;
        else 
            depth3_o79_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_start <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_start_reg;
    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_start <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_start_reg;

    input_buf_1_address0_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_address0, grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_buf_1_address0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_buf_1_address0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_address0;
        else 
            input_buf_1_address0 <= "XXXXXX";
        end if; 
    end process;


    input_buf_1_ce0_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_ce0, grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_buf_1_ce0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_buf_1_ce0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_ce0;
        else 
            input_buf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_buf_1_ce1_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_buf_1_ce1 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce1;
        else 
            input_buf_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_buf_1_ce2_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_buf_1_ce2 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce2;
        else 
            input_buf_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    input_buf_1_ce3_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_buf_1_ce3 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce3;
        else 
            input_buf_1_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    input_buf_1_we0_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_buf_1_we0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_we0;
        else 
            input_buf_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_buf_2_address0_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_address0, grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_buf_2_address0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_buf_2_address0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_address0;
        else 
            input_buf_2_address0 <= "XXXXXX";
        end if; 
    end process;


    input_buf_2_ce0_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_ce0, grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_buf_2_ce0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_buf_2_ce0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_ce0;
        else 
            input_buf_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_buf_2_ce1_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_buf_2_ce1 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce1;
        else 
            input_buf_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_buf_2_ce2_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_buf_2_ce2 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce2;
        else 
            input_buf_2_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    input_buf_2_ce3_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_buf_2_ce3 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce3;
        else 
            input_buf_2_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    input_buf_2_we0_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_buf_2_we0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_we0;
        else 
            input_buf_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_buf_3_address0_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_address0, grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_buf_3_address0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_buf_3_address0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_address0;
        else 
            input_buf_3_address0 <= "XXXXXX";
        end if; 
    end process;


    input_buf_3_ce0_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_ce0, grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_buf_3_ce0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_buf_3_ce0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_ce0;
        else 
            input_buf_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_buf_3_ce1_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_buf_3_ce1 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce1;
        else 
            input_buf_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_buf_3_ce2_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_buf_3_ce2 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce2;
        else 
            input_buf_3_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    input_buf_3_ce3_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_buf_3_ce3 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce3;
        else 
            input_buf_3_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    input_buf_3_we0_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_buf_3_we0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_we0;
        else 
            input_buf_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_buf_address0_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_address0, grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_buf_address0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_buf_address0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_address0;
        else 
            input_buf_address0 <= "XXXXXX";
        end if; 
    end process;


    input_buf_ce0_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_ce0, grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_buf_ce0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_buf_ce0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_ce0;
        else 
            input_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_buf_ce1_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_buf_ce1 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce1;
        else 
            input_buf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_buf_ce2_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_buf_ce2 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce2;
        else 
            input_buf_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    input_buf_ce3_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_buf_ce3 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce3;
        else 
            input_buf_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    input_buf_we0_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_buf_we0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_we0;
        else 
            input_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    point2_o78_read_assign_proc : process(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_point2_o78_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            point2_o78_read <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_point2_o78_read;
        else 
            point2_o78_read <= ap_const_logic_0;
        end if; 
    end process;

    weights_0_address0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_address0;
    weights_0_address1 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_address1;
    weights_0_ce0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_ce0;
    weights_0_ce1 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_ce1;
    weights_1_address0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_address0;
    weights_1_address1 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_address1;
    weights_1_ce0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_ce0;
    weights_1_ce1 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_ce1;
    weights_2_address0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_address0;
    weights_2_address1 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_address1;
    weights_2_ce0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_ce0;
    weights_2_ce1 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_ce1;
    weights_3_address0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_address0;
    weights_3_address1 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_address1;
    weights_3_ce0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_ce0;
    weights_3_ce1 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_ce1;
    weights_4_address0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_address0;
    weights_4_address1 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_address1;
    weights_4_ce0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_ce0;
    weights_4_ce1 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_ce1;
    weights_5_address0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_address0;
    weights_5_address1 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_address1;
    weights_5_ce0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_ce0;
    weights_5_ce1 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_ce1;
    weights_6_address0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_address0;
    weights_6_address1 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_address1;
    weights_6_ce0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_ce0;
    weights_6_ce1 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_ce1;
    weights_7_address0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_address0;
    weights_7_address1 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_address1;
    weights_7_ce0 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_ce0;
    weights_7_ce1 <= grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_ce1;
end behav;
