%CMF
# %PSECTS Section
# For each object file, details of its psects are enumerated here.
# The begining of the section is indicated by %PSECTS.  The first
# line indicates the name of the first object file, e.g.
#    $foo.obj
# Each line that follows describes a psect in that object file, until
# the next object file.  The lines that describe a psect have the
# format:
#    <psect name> <class name> <space> <link address> <load addresses> <length> <delta>
# All addresses and the length are given in unqualified hexadecimal
# in delta units.  Any other numeric values are decimal.
%PSECTS
$dist/default/debug\UART_TEST.X.debug.o
cinit CODE 0 1D 1D 15 2
text1 CODE 0 1BA 1BA 12 2
text2 CODE 0 154 154 28 2
text3 CODE 0 32 32 7A 2
text4 CODE 0 22E 22E 5 2
text5 CODE 0 1F4 1F4 A 2
text6 CODE 0 1DB 1DB D 2
text7 CODE 0 208 208 8 2
text8 CODE 0 AC AC 3F 2
text9 CODE 0 1FE 1FE A 2
text10 CODE 0 124 124 30 2
text11 CODE 0 216 216 6 2
text12 CODE 0 21C 21C 6 2
text13 CODE 0 222 222 6 2
text14 CODE 0 228 228 6 2
text16 CODE 0 EB EB 39 2
text17 CODE 0 1CC 1CC F 2
text18 CODE 0 233 233 4 2
text19 CODE 0 23B 23B 1 2
text20 CODE 0 237 237 4 2
text21 CODE 0 1A0 1A0 1A 2
nvBANK0 BANK0 1 4D 4D 8 1
maintext CODE 0 17C 17C 24 2
cstackCOMMON COMMON 1 70 70 C 1
cstackBANK0 BANK0 1 3C 3C 11 1
stringtext1 STRCODE 0 1E8 1E8 C 2
intentry CODE 0 4 4 17 2
bssBANK0 BANK0 1 20 20 1C 1
bssBANK1 BANK1 1 A0 A0 20 1
clrtext CODE 0 210 210 6 2
bssCOMMON COMMON 1 7C 7C 1 1
config CONFIG 4 8007 8007 5 2
$C:\Users\hoang\AppData\Local\Temp\slek.o
reset_vec CODE 0 0 0 2 2
end_init CODE 0 1B 1B 2 2
config CONFIG 4 8007 8007 5 2
# %UNUSED Section
# This section enumerates the unused ranges of each CLASS. Each entry
# is described on a single line as follows:
#    <class name> <range> <delta>
# Addresses given in the range are in hexadecimal and units of delta.
%UNUSED
RAM 55-6F 1
RAM C0-EF 1
RAM 120-16F 1
RAM 1A0-1EF 1
RAM 220-26F 1
RAM 2A0-2EF 1
RAM 320-36F 1
RAM 3A0-3EF 1
RAM 420-46F 1
RAM 4A0-4EF 1
RAM 520-56F 1
RAM 5A0-5EF 1
RAM 620-66F 1
RAM 6A0-6EF 1
RAM 720-76F 1
RAM 7A0-7EF 1
RAM 820-86F 1
RAM 8A0-8EF 1
RAM 920-96F 1
RAM 9A0-9EF 1
RAM A20-A6F 1
RAM AA0-AEF 1
RAM B20-B6F 1
RAM BA0-BEF 1
RAM C20-C6F 1
RAM CA0-CBF 1
BANK0 55-6F 1
BANK1 C0-EF 1
BANK2 120-16F 1
BANK3 1A0-1EF 1
BANK4 220-26F 1
BANK5 2A0-2EF 1
BANK6 320-36F 1
BANK7 3A0-3EF 1
BANK8 420-46F 1
BANK9 4A0-4EF 1
CONST 2-3 2
CONST 23C-3FFF 2
ENTRY 2-3 2
ENTRY 23C-3FFF 2
IDLOC 8000-8003 2
SFR10 500-51F 1
SFR11 580-59F 1
SFR12 600-61F 1
SFR13 680-69F 1
SFR14 700-71F 1
SFR15 780-79F 1
SFR16 800-81F 1
SFR17 880-89F 1
SFR18 900-91F 1
SFR19 980-99F 1
SFR20 A00-A1F 1
SFR21 A80-A9F 1
SFR22 B00-B1F 1
SFR23 B80-B9F 1
SFR24 C00-C1F 1
SFR25 C80-C9F 1
SFR26 D00-D6F 1
SFR27 D80-DEF 1
SFR28 E00-E6F 1
SFR29 E80-EEF 1
SFR30 F00-F6F 1
SFR31 F80-FEF 1
SFR32 1000-106F 1
SFR33 1080-10EF 1
SFR34 1100-116F 1
SFR35 1180-11EF 1
SFR36 1200-126F 1
SFR37 1280-12EF 1
SFR38 1300-136F 1
SFR39 1380-13EF 1
SFR40 1400-146F 1
SFR41 1480-14EF 1
SFR42 1500-156F 1
SFR43 1580-15EF 1
SFR44 1600-166F 1
SFR45 1680-16EF 1
SFR46 1700-176F 1
SFR47 1780-17EF 1
SFR48 1800-186F 1
SFR49 1880-18EF 1
SFR50 1900-196F 1
SFR51 1980-19EF 1
SFR52 1A00-1A6F 1
SFR53 1A80-1AEF 1
SFR54 1B00-1B6F 1
SFR55 1B80-1BEF 1
SFR56 1C00-1C6F 1
SFR57 1C80-1CEF 1
SFR58 1D00-1D6F 1
SFR59 1D80-1DEF 1
SFR60 1E00-1E6F 1
SFR61 1E80-1EEF 1
SFR62 1F00-1F6F 1
SFR63 1F80-1FEF 1
STACK 2070-27EF 1
CODE 2-3 2
CODE 23C-3FFF 2
SFR0 0-1F 1
SFR1 80-9F 1
SFR2 100-11F 1
SFR3 180-19F 1
SFR4 200-21F 1
SFR5 280-29F 1
SFR6 300-31F 1
SFR7 380-39F 1
SFR8 400-41F 1
SFR9 480-49F 1
BANK10 520-56F 1
BANK11 5A0-5EF 1
BANK12 620-66F 1
BANK13 6A0-6EF 1
BANK14 720-76F 1
BANK15 7A0-7EF 1
BANK16 820-86F 1
BANK17 8A0-8EF 1
BANK18 920-96F 1
BANK19 9A0-9EF 1
BANK20 A20-A6F 1
BANK21 AA0-AEF 1
BANK22 B20-B6F 1
BANK23 BA0-BEF 1
BANK24 C20-C6F 1
BANK25 CA0-CBF 1
BIGRAM 2000-27EF 1
COMMON 7D-7D 1
STRCODE 2-3 2
STRCODE 23C-3FFF 2
STRING 2-3 2
STRING 23C-3FFF 2
# %LINETAB Section
# This section enumerates the file/line to address mappings.
# The beginning of the section is indicated by %LINETAB.
# The first line indicates the name of the first object file, e.g.
#   $foo.obj
# Each line that follows describes a single mapping until the next
# object file.  Mappings have the following format:
#    <address> <psect name> <class name> ><line number>:<file name>
# The address is absolute and given given in unqualified hex 
# in delta units of the psect. All mappings within an object file
# are in ascending order of addresses.
# All other numeric values are in decimal.
%LINETAB
$dist/default/debug\UART_TEST.X.debug.o
1D cinit CODE >4009:C:\Users\hoang\AppData\Local\Temp\slek.s
1D cinit CODE >4012:C:\Users\hoang\AppData\Local\Temp\slek.s
1D cinit CODE >4075:C:\Users\hoang\AppData\Local\Temp\slek.s
1E cinit CODE >4079:C:\Users\hoang\AppData\Local\Temp\slek.s
1F cinit CODE >4080:C:\Users\hoang\AppData\Local\Temp\slek.s
20 cinit CODE >4081:C:\Users\hoang\AppData\Local\Temp\slek.s
21 cinit CODE >4082:C:\Users\hoang\AppData\Local\Temp\slek.s
22 cinit CODE >4083:C:\Users\hoang\AppData\Local\Temp\slek.s
23 cinit CODE >4084:C:\Users\hoang\AppData\Local\Temp\slek.s
26 cinit CODE >4088:C:\Users\hoang\AppData\Local\Temp\slek.s
27 cinit CODE >4089:C:\Users\hoang\AppData\Local\Temp\slek.s
28 cinit CODE >4090:C:\Users\hoang\AppData\Local\Temp\slek.s
29 cinit CODE >4091:C:\Users\hoang\AppData\Local\Temp\slek.s
2A cinit CODE >4092:C:\Users\hoang\AppData\Local\Temp\slek.s
2B cinit CODE >4093:C:\Users\hoang\AppData\Local\Temp\slek.s
2E cinit CODE >4099:C:\Users\hoang\AppData\Local\Temp\slek.s
2E cinit CODE >4101:C:\Users\hoang\AppData\Local\Temp\slek.s
2F cinit CODE >4102:C:\Users\hoang\AppData\Local\Temp\slek.s
30 cinit CODE >4103:C:\Users\hoang\AppData\Local\Temp\slek.s
4 intentry CODE >52:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/interrupt_manager.c
6 intentry CODE >55:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/interrupt_manager.c
A intentry CODE >57:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/interrupt_manager.c
13 intentry CODE >59:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/interrupt_manager.c
19 intentry CODE >70:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/interrupt_manager.c
1A0 text21 CODE >197:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
1A0 text21 CODE >199:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
1AD text21 CODE >200:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
1B3 text21 CODE >202:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
1B4 text21 CODE >204:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
1B9 text21 CODE >205:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
237 text20 CODE >217:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
237 text20 CODE >218:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
23A text20 CODE >219:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
23B text19 CODE >207:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
233 text18 CODE >209:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
233 text18 CODE >212:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
235 text18 CODE >213:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
236 text18 CODE >215:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
1CC text17 CODE >64:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\main.c
1CC text17 CODE >66:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\main.c
1D8 text17 CODE >67:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\main.c
1DA text17 CODE >68:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\main.c
EB text16 CODE >173:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
EB text16 CODE >176:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
F0 text16 CODE >178:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
F5 text16 CODE >179:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
FA text16 CODE >180:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
100 text16 CODE >183:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
105 text16 CODE >184:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
10A text16 CODE >185:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
110 text16 CODE >188:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
119 text16 CODE >189:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
11F text16 CODE >190:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
120 text16 CODE >191:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
123 text16 CODE >195:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
228 text14 CODE >229:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
228 text14 CODE >230:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
22D text14 CODE >231:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
222 text13 CODE >221:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
222 text13 CODE >222:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
227 text13 CODE >223:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
21C text12 CODE >225:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
21C text12 CODE >226:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
221 text12 CODE >227:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
216 text11 CODE >234:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
216 text11 CODE >235:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
21B text11 CODE >236:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
124 text10 CODE >83:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
124 text10 CODE >86:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
126 text10 CODE >87:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
12D text10 CODE >91:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
130 text10 CODE >94:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
132 text10 CODE >97:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
134 text10 CODE >100:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
136 text10 CODE >103:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
137 text10 CODE >106:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
13E text10 CODE >107:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
145 text10 CODE >108:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
14C text10 CODE >110:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
14E text10 CODE >113:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
14F text10 CODE >114:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
150 text10 CODE >115:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
151 text10 CODE >118:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
153 text10 CODE >119:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
1FE text9 CODE >58:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
1FE text9 CODE >61:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
201 text9 CODE >63:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
202 text9 CODE >65:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
203 text9 CODE >67:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
205 text9 CODE >69:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
206 text9 CODE >71:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
207 text9 CODE >72:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
AC text8 CODE >55:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
AC text8 CODE >60:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
AE text8 CODE >61:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
AF text8 CODE >62:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
B0 text8 CODE >63:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
B1 text8 CODE >64:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
B2 text8 CODE >69:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
B4 text8 CODE >70:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
B6 text8 CODE >71:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
B8 text8 CODE >72:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
BA text8 CODE >73:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
BC text8 CODE >78:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
BF text8 CODE >79:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
C1 text8 CODE >80:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
C3 text8 CODE >81:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
C5 text8 CODE >82:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
C7 text8 CODE >87:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
C8 text8 CODE >88:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
C9 text8 CODE >89:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
CA text8 CODE >90:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
CB text8 CODE >91:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
CC text8 CODE >96:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
CD text8 CODE >97:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
CE text8 CODE >98:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
CF text8 CODE >99:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
D0 text8 CODE >100:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
D1 text8 CODE >105:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
D3 text8 CODE >106:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
D5 text8 CODE >107:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
D7 text8 CODE >108:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
D9 text8 CODE >109:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
DB text8 CODE >114:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
DD text8 CODE >115:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
DF text8 CODE >116:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
E1 text8 CODE >117:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
E3 text8 CODE >118:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
E5 text8 CODE >127:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
E7 text8 CODE >128:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
EA text8 CODE >129:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/pin_manager.c
208 text7 CODE >74:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
208 text7 CODE >77:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
20A text7 CODE >79:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
20B text7 CODE >81:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
20C text7 CODE >83:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
20D text7 CODE >85:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
20E text7 CODE >87:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
20F text7 CODE >88:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
1DB text6 CODE >50:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
1DB text6 CODE >52:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
1DE text6 CODE >53:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
1E1 text6 CODE >54:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
1E4 text6 CODE >55:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
1E7 text6 CODE >56:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/mcc.c
1F4 text5 CODE >162:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
1F5 text5 CODE >164:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
1F5 text5 CODE >166:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
1FA text5 CODE >168:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
1FD text5 CODE >169:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\mcc_generated_files/eusart1.c
22E text4 CODE >58:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\main.c
22E text4 CODE >60:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\main.c
232 text4 CODE >62:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\main.c
32 text3 CODE >692:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
34 text3 CODE >702:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
45 text3 CODE >703:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
4D text3 CODE >705:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
51 text3 CODE >706:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
55 text3 CODE >1372:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
66 text3 CODE >1373:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
6E text3 CODE >1374:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
79 text3 CODE >1375:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
7E text3 CODE >1379:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
86 text3 CODE >1380:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
89 text3 CODE >1384:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
A2 text3 CODE >1385:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
AB text3 CODE >1387:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
154 text2 CODE >1390:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
156 text2 CODE >1395:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
15A text2 CODE >1396:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
15C text2 CODE >1397:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
15D text2 CODE >1398:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
16E text2 CODE >1397:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
177 text2 CODE >1400:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
17B text2 CODE >1404:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1BA text1 CODE >5:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\printf.c
1BA text1 CODE >9:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\printf.c
1BF text1 CODE >10:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\printf.c
1CB text1 CODE >13:D:\program files\Microchip\xc8\v2.31\pic\sources\c99\common\printf.c
17C maintext CODE >70:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\main.c
17C maintext CODE >73:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\main.c
17F maintext CODE >78:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\main.c
180 maintext CODE >81:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\main.c
181 maintext CODE >88:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\main.c
188 maintext CODE >92:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\main.c
190 maintext CODE >93:D:\work\pic_mplab\pic16lf15376\pic16lf15376\UART_TEST.X\main.c
210 clrtext CODE >4064:C:\Users\hoang\AppData\Local\Temp\slek.s
210 clrtext CODE >4065:C:\Users\hoang\AppData\Local\Temp\slek.s
211 clrtext CODE >4066:C:\Users\hoang\AppData\Local\Temp\slek.s
211 clrtext CODE >4067:C:\Users\hoang\AppData\Local\Temp\slek.s
212 clrtext CODE >4068:C:\Users\hoang\AppData\Local\Temp\slek.s
213 clrtext CODE >4069:C:\Users\hoang\AppData\Local\Temp\slek.s
214 clrtext CODE >4070:C:\Users\hoang\AppData\Local\Temp\slek.s
215 clrtext CODE >4071:C:\Users\hoang\AppData\Local\Temp\slek.s
# %SYMTAB Section
# An enumeration of all symbols in the program.
# The beginning of the section is indicated by %SYMTAB.
# Each line describes a single symbol as follows:
#    <label> <value> [-]<load-adj> <class> <space> <psect> <file-name>
# The value and load-adj are both in unqualified hexadecimal.
# All other numeric values are in decimal.  The load-adj is the
# quantity one needs to add to the symbol value in order to obtain the load
# address of the symbol.  This value may be signed. If the symbol
# was defined in a psect then <psect> will be "-". File-name
# is the name of the object file in which the symbol was defined.
%SYMTAB
___latbits 3 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__Hspace_0 23C 0 ABS 0 - -
__Hspace_1 C0 0 ABS 0 - -
__Hspace_2 0 0 ABS 0 - -
__Hspace_3 0 0 ABS 0 - -
__Hspace_4 10013 0 ABS 0 - -
EUSART1_SetErrorHandler@interruptHandler 71 0 COMMON 1 cstackCOMMON dist/default/debug\UART_TEST.X.debug.o
_EUSART1_Initialize 248 0 CODE 0 text10 dist/default/debug\UART_TEST.X.debug.o
__Heeprom_data 0 0 EEDATA 3 eeprom_data -
_PMD_Initialize 410 0 CODE 0 text7 dist/default/debug\UART_TEST.X.debug.o
__end_of_EUSART1_DefaultErrorHandler 476 0 CODE 0 text20 dist/default/debug\UART_TEST.X.debug.o
__Hstrings 0 0 ABS 0 strings -
?_vfprintf 3D 0 BANK0 1 cstackBANK0 dist/default/debug\UART_TEST.X.debug.o
_LATA 18 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_LATB 19 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_LATC 1A 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_LATD 1B 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_LATE 1C 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_PMD0 796 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_PMD1 797 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_PMD2 798 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_PMD3 799 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_PMD4 79A 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_PMD5 79B 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_WPUA 1F39 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_WPUB 1F44 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_WPUC 1F4F 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_WPUD 1F5A 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_WPUE 1F65 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
___sp 0 0 STACK 2 stack C:\Users\hoang\AppData\Local\Temp\slek.o
_main 2F8 0 CODE 0 maintext dist/default/debug\UART_TEST.X.debug.o
_nout 30 0 BANK0 1 bssBANK0 dist/default/debug\UART_TEST.X.debug.o
_prec 34 0 BANK0 1 bssBANK0 dist/default/debug\UART_TEST.X.debug.o
btemp 7E 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
start 36 0 CODE 0 init C:\Users\hoang\AppData\Local\Temp\slek.o
__size_of_main 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__HbssCOMMON 0 0 ABS 0 bssCOMMON -
__size_of_EUSART1_Receive_ISR 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__Hpowerup 0 0 CODE 0 powerup -
__end_of_vfpfcnvrt 158 0 CODE 0 text3 dist/default/debug\UART_TEST.X.debug.o
__size_of_SYSTEM_Initialize 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__size_of_vfpfcnvrt 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
intlevel0 0 0 ENTRY 0 functab C:\Users\hoang\AppData\Local\Temp\slek.o
intlevel1 0 0 ENTRY 0 functab C:\Users\hoang\AppData\Local\Temp\slek.o
intlevel2 0 0 ENTRY 0 functab C:\Users\hoang\AppData\Local\Temp\slek.o
intlevel3 0 0 ENTRY 0 functab C:\Users\hoang\AppData\Local\Temp\slek.o
intlevel4 0 0 ENTRY 0 functab C:\Users\hoang\AppData\Local\Temp\slek.o
intlevel5 0 0 ENTRY 0 functab C:\Users\hoang\AppData\Local\Temp\slek.o
__size_of_EUSART1_SetErrorHandler 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__LbssCOMMON 0 0 ABS 0 bssCOMMON -
wtemp0 7E 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__Hfunctab 0 0 ENTRY 0 functab -
_RC1STAbits 11D 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__end_of_PMD_Initialize 420 0 CODE 0 text7 dist/default/debug\UART_TEST.X.debug.o
EUSART1_Write@txData 71 0 COMMON 1 cstackCOMMON dist/default/debug\UART_TEST.X.debug.o
__size_of_EUSART1_DefaultFramingErrorHandler 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__size_of_EUSART1_DefaultOverrunErrorHandler 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__Hclrtext 0 0 ABS 0 clrtext -
_vfpfcnvrt 64 0 CODE 0 text3 dist/default/debug\UART_TEST.X.debug.o
__size_of_EUSART1_RxDataHandler 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_EUSART1_Receive_ISR 1D6 0 CODE 0 text16 dist/default/debug\UART_TEST.X.debug.o
_ANSELA 1F38 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_ANSELB 1F43 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_ANSELC 1F4E 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_ANSELD 1F59 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_ANSELE 1F64 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__end_of_INTERRUPT_InterruptManager 36 0 CODE 0 intentry dist/default/debug\UART_TEST.X.debug.o
__end_of_EUSART1_SetRxInterruptHandler 438 0 CODE 0 text11 dist/default/debug\UART_TEST.X.debug.o
__Lmaintext 0 0 ABS 0 maintext -
?_printf 45 0 BANK0 1 cstackBANK0 dist/default/debug\UART_TEST.X.debug.o
__LnvBANK0 0 0 ABS 0 nvBANK0 -
EUSART1_SetFramingErrorHandler@interruptHandler 71 0 COMMON 1 cstackCOMMON dist/default/debug\UART_TEST.X.debug.o
_INLVLA 1F3C 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_INLVLB 1F47 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_INLVLC 1F52 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_INLVLD 1F5D 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_INLVLE 1F68 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
___stackhi 27EF 0 ABS 0 - C:\Users\hoang\AppData\Local\Temp\slek.o
___stacklo 2070 0 ABS 0 - C:\Users\hoang\AppData\Local\Temp\slek.o
__size_of_fputc 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_PIN_MANAGER_Initialize 158 0 CODE 0 text8 dist/default/debug\UART_TEST.X.debug.o
start_initialization 3A 0 CODE 0 cinit dist/default/debug\UART_TEST.X.debug.o
_eusart1RxLastError 39 0 BANK0 1 bssBANK0 dist/default/debug\UART_TEST.X.debug.o
_ODCONA 1F3A 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_ODCONB 1F45 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_ODCONC 1F50 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_ODCOND 1F5B 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_ODCONE 1F66 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_OSCFRQ 893 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_RC1REG 119 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_RC1STA 11D 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_RC2PPS 1F22 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__end_of_SYSTEM_Initialize 3D0 0 CODE 0 text6 dist/default/debug\UART_TEST.X.debug.o
clear_ram0 420 0 CODE 0 clrtext dist/default/debug\UART_TEST.X.debug.o
__pcstackBANK0 3C 0 BANK0 1 cstackBANK0 dist/default/debug\UART_TEST.X.debug.o
_TX1REG 11A 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_TX1STA 11E 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__end_of_printf 398 0 CODE 0 text1 dist/default/debug\UART_TEST.X.debug.o
_EUSART1_DefaultFramingErrorHandler 476 0 CODE 0 text19 dist/default/debug\UART_TEST.X.debug.o
_EUSART1_DefaultOverrunErrorHandler 466 0 CODE 0 text18 dist/default/debug\UART_TEST.X.debug.o
__end_of_EUSART1_Receive_ISR 248 0 CODE 0 text16 dist/default/debug\UART_TEST.X.debug.o
__size_of_EUSART1_Initialize 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
fputc@ch 72 0 COMMON 1 cstackCOMMON dist/default/debug\UART_TEST.X.debug.o
___int_sp 0 0 STACK 2 stack C:\Users\hoang\AppData\Local\Temp\slek.o
_EUSART1_Write 3E8 0 CODE 0 text5 dist/default/debug\UART_TEST.X.debug.o
__Hbank0 0 0 ABS 0 bank0 -
__Hbank1 0 0 ABS 0 bank1 -
__Hbank2 0 0 ABS 0 bank2 -
__Hbank3 0 0 ABS 0 bank3 -
__Hbank4 0 0 ABS 0 bank4 -
__Hbank5 0 0 ABS 0 bank5 -
__Hbank6 0 0 ABS 0 bank6 -
__Hbank7 0 0 ABS 0 bank7 -
__Hbank8 0 0 ABS 0 bank8 -
__Hbank9 0 0 ABS 0 bank9 -
__Hcinit 64 0 CODE 0 cinit -
__size_of_OSCILLATOR_Initialize 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__Hsfr10 0 0 ABS 0 sfr10 -
__Hsfr11 0 0 ABS 0 sfr11 -
__Hsfr12 0 0 ABS 0 sfr12 -
__Hsfr13 0 0 ABS 0 sfr13 -
__Hsfr14 0 0 ABS 0 sfr14 -
__Hsfr15 0 0 ABS 0 sfr15 -
__Hsfr16 0 0 ABS 0 sfr16 -
__Hsfr17 0 0 ABS 0 sfr17 -
__Hsfr18 0 0 ABS 0 sfr18 -
__Hsfr19 0 0 ABS 0 sfr19 -
__Hsfr20 0 0 ABS 0 sfr20 -
__Hsfr21 0 0 ABS 0 sfr21 -
__Hsfr22 0 0 ABS 0 sfr22 -
__Hsfr23 0 0 ABS 0 sfr23 -
__Hsfr24 0 0 ABS 0 sfr24 -
__Hsfr25 0 0 ABS 0 sfr25 -
__Hsfr26 0 0 ABS 0 sfr26 -
__Hsfr27 0 0 ABS 0 sfr27 -
__Hsfr28 0 0 ABS 0 sfr28 -
__Hsfr29 0 0 ABS 0 sfr29 -
__Hsfr30 0 0 ABS 0 sfr30 -
__Hsfr31 0 0 ABS 0 sfr31 -
__Hsfr32 0 0 ABS 0 sfr32 -
__Hsfr33 0 0 ABS 0 sfr33 -
__Hsfr34 0 0 ABS 0 sfr34 -
__Hsfr35 0 0 ABS 0 sfr35 -
__Hsfr36 0 0 ABS 0 sfr36 -
__Hsfr37 0 0 ABS 0 sfr37 -
__Hsfr38 0 0 ABS 0 sfr38 -
__Hsfr39 0 0 ABS 0 sfr39 -
__Hsfr40 0 0 ABS 0 sfr40 -
__Hsfr41 0 0 ABS 0 sfr41 -
__Hsfr42 0 0 ABS 0 sfr42 -
__Hsfr43 0 0 ABS 0 sfr43 -
__Hsfr44 0 0 ABS 0 sfr44 -
__Hsfr45 0 0 ABS 0 sfr45 -
__Hsfr46 0 0 ABS 0 sfr46 -
__Hsfr47 0 0 ABS 0 sfr47 -
__Hsfr48 0 0 ABS 0 sfr48 -
__Hsfr49 0 0 ABS 0 sfr49 -
__Hsfr50 0 0 ABS 0 sfr50 -
__Hsfr51 0 0 ABS 0 sfr51 -
__Hsfr52 0 0 ABS 0 sfr52 -
__Hsfr53 0 0 ABS 0 sfr53 -
__Hsfr54 0 0 ABS 0 sfr54 -
__Hsfr55 0 0 ABS 0 sfr55 -
__Hsfr56 0 0 ABS 0 sfr56 -
__Hsfr57 0 0 ABS 0 sfr57 -
__Hsfr58 0 0 ABS 0 sfr58 -
__Hsfr59 0 0 ABS 0 sfr59 -
__Hsfr60 0 0 ABS 0 sfr60 -
__Hsfr61 0 0 ABS 0 sfr61 -
__Hsfr62 0 0 ABS 0 sfr62 -
__Hsfr63 0 0 ABS 0 sfr63 -
__Hstack 0 0 STACK 2 stack -
__Hbank10 0 0 ABS 0 bank10 -
__Hbank11 0 0 ABS 0 bank11 -
__Hbank12 0 0 ABS 0 bank12 -
__Hbank13 0 0 ABS 0 bank13 -
__Hbank14 0 0 ABS 0 bank14 -
__Hbank15 0 0 ABS 0 bank15 -
__Hbank16 0 0 ABS 0 bank16 -
__Hbank17 0 0 ABS 0 bank17 -
__Hbank18 0 0 ABS 0 bank18 -
__Hbank19 0 0 ABS 0 bank19 -
__Hbank20 0 0 ABS 0 bank20 -
__Hbank21 0 0 ABS 0 bank21 -
__Hbank22 0 0 ABS 0 bank22 -
__Hbank23 0 0 ABS 0 bank23 -
__Hbank24 0 0 ABS 0 bank24 -
__Hbank25 0 0 ABS 0 bank25 -
__Hbank26 0 0 BANK26 1 bank26 -
__Hbank27 0 0 BANK27 1 bank27 -
__Hbank28 0 0 BANK28 1 bank28 -
__Hbank29 0 0 BANK29 1 bank29 -
__Hbank30 0 0 BANK30 1 bank30 -
__Hbank31 0 0 BANK31 1 bank31 -
__Hbank32 0 0 BANK32 1 bank32 -
__Hbank33 0 0 BANK33 1 bank33 -
__Hbank34 0 0 BANK34 1 bank34 -
__Hbank35 0 0 BANK35 1 bank35 -
__Hbank36 0 0 BANK36 1 bank36 -
__Hbank37 0 0 BANK37 1 bank37 -
__Hbank38 0 0 BANK38 1 bank38 -
__Hbank39 0 0 BANK39 1 bank39 -
__Hbank40 0 0 BANK40 1 bank40 -
__Hbank41 0 0 BANK41 1 bank41 -
__Hbank42 0 0 BANK42 1 bank42 -
__Hbank43 0 0 BANK43 1 bank43 -
__Hbank44 0 0 BANK44 1 bank44 -
__Hbank45 0 0 BANK45 1 bank45 -
__Hbank46 0 0 BANK46 1 bank46 -
__Hbank47 0 0 BANK47 1 bank47 -
__Hbank48 0 0 BANK48 1 bank48 -
__Hbank49 0 0 BANK49 1 bank49 -
__Hbank50 0 0 BANK50 1 bank50 -
__Hbank51 0 0 BANK51 1 bank51 -
__Hbank52 0 0 BANK52 1 bank52 -
__Hbank53 0 0 BANK53 1 bank53 -
__Hbank54 0 0 BANK54 1 bank54 -
__Hbank55 0 0 BANK55 1 bank55 -
__Hbank56 0 0 BANK56 1 bank56 -
__Hbank57 0 0 BANK57 1 bank57 -
__Hbank58 0 0 BANK58 1 bank58 -
__Hbank59 0 0 BANK59 1 bank59 -
__Hbank60 0 0 BANK60 1 bank60 -
__Hbank61 0 0 BANK61 1 bank61 -
__Hbank62 0 0 BANK62 1 bank62 -
__Hbank63 0 0 BANK63 1 bank63 -
__Hbigram 0 0 ABS 0 bigram -
__Hmaintext 0 0 ABS 0 maintext -
_BAUD1CON 11F 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__Hcommon 0 0 ABS 0 common -
__Hconfig 10018 0 CONFIG 4 config -
__Lbank0 0 0 ABS 0 bank0 -
__Lbank1 0 0 ABS 0 bank1 -
__Lbank2 0 0 ABS 0 bank2 -
__Lbank3 0 0 ABS 0 bank3 -
__Lbank4 0 0 ABS 0 bank4 -
__Lbank5 0 0 ABS 0 bank5 -
__Lbank6 0 0 ABS 0 bank6 -
__Lbank7 0 0 ABS 0 bank7 -
__Lbank8 0 0 ABS 0 bank8 -
__Lbank9 0 0 ABS 0 bank9 -
__Lcinit 3A 0 CODE 0 cinit -
__Lsfr10 0 0 ABS 0 sfr10 -
__Lsfr11 0 0 ABS 0 sfr11 -
__Lsfr12 0 0 ABS 0 sfr12 -
__Lsfr13 0 0 ABS 0 sfr13 -
__Lsfr14 0 0 ABS 0 sfr14 -
__Lsfr15 0 0 ABS 0 sfr15 -
__Lsfr16 0 0 ABS 0 sfr16 -
__Lsfr17 0 0 ABS 0 sfr17 -
__Lsfr18 0 0 ABS 0 sfr18 -
__Lsfr19 0 0 ABS 0 sfr19 -
__Lsfr20 0 0 ABS 0 sfr20 -
__Lsfr21 0 0 ABS 0 sfr21 -
__Lsfr22 0 0 ABS 0 sfr22 -
__Lsfr23 0 0 ABS 0 sfr23 -
__Lsfr24 0 0 ABS 0 sfr24 -
__Lsfr25 0 0 ABS 0 sfr25 -
__Lsfr26 0 0 ABS 0 sfr26 -
__Lsfr27 0 0 ABS 0 sfr27 -
__Lsfr28 0 0 ABS 0 sfr28 -
__Lsfr29 0 0 ABS 0 sfr29 -
__Lsfr30 0 0 ABS 0 sfr30 -
__Lsfr31 0 0 ABS 0 sfr31 -
__Lsfr32 0 0 ABS 0 sfr32 -
__Lsfr33 0 0 ABS 0 sfr33 -
__Lsfr34 0 0 ABS 0 sfr34 -
__Lsfr35 0 0 ABS 0 sfr35 -
__Lsfr36 0 0 ABS 0 sfr36 -
__Lsfr37 0 0 ABS 0 sfr37 -
__Lsfr38 0 0 ABS 0 sfr38 -
__Lsfr39 0 0 ABS 0 sfr39 -
__Lsfr40 0 0 ABS 0 sfr40 -
__Lsfr41 0 0 ABS 0 sfr41 -
__Lsfr42 0 0 ABS 0 sfr42 -
__Lsfr43 0 0 ABS 0 sfr43 -
__Lsfr44 0 0 ABS 0 sfr44 -
__Lsfr45 0 0 ABS 0 sfr45 -
__Lsfr46 0 0 ABS 0 sfr46 -
__Lsfr47 0 0 ABS 0 sfr47 -
__Lsfr48 0 0 ABS 0 sfr48 -
__Lsfr49 0 0 ABS 0 sfr49 -
__Lsfr50 0 0 ABS 0 sfr50 -
__Lsfr51 0 0 ABS 0 sfr51 -
__Lsfr52 0 0 ABS 0 sfr52 -
__Lsfr53 0 0 ABS 0 sfr53 -
__Lsfr54 0 0 ABS 0 sfr54 -
__Lsfr55 0 0 ABS 0 sfr55 -
__Lsfr56 0 0 ABS 0 sfr56 -
__Lsfr57 0 0 ABS 0 sfr57 -
__Lsfr58 0 0 ABS 0 sfr58 -
__Lsfr59 0 0 ABS 0 sfr59 -
__Lsfr60 0 0 ABS 0 sfr60 -
__Lsfr61 0 0 ABS 0 sfr61 -
__Lsfr62 0 0 ABS 0 sfr62 -
__Lsfr63 0 0 ABS 0 sfr63 -
__Lstack 0 0 STACK 2 stack -
_EUSART1_FramingErrorHandler 51 0 BANK0 1 nvBANK0 dist/default/debug\UART_TEST.X.debug.o
_EUSART1_OverrunErrorHandler 4F 0 BANK0 1 nvBANK0 dist/default/debug\UART_TEST.X.debug.o
__size_of_EUSART1_SetFramingErrorHandler 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__size_of_EUSART1_SetOverrunErrorHandler 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_INTCONbits B 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__Habs1 0 0 ABS 0 abs1 -
__Hcode 0 0 ABS 0 code -
__Hinit 36 0 CODE 0 init -
__Hsfr0 0 0 ABS 0 sfr0 -
__Hsfr1 0 0 ABS 0 sfr1 -
__Hsfr2 0 0 ABS 0 sfr2 -
__Hsfr3 0 0 ABS 0 sfr3 -
__Hsfr4 0 0 ABS 0 sfr4 -
__Hsfr5 0 0 ABS 0 sfr5 -
__Hsfr6 0 0 ABS 0 sfr6 -
__Hsfr7 0 0 ABS 0 sfr7 -
__Hsfr8 0 0 ABS 0 sfr8 -
__Hsfr9 0 0 ABS 0 sfr9 -
__Htext 0 0 ABS 0 text -
__Labs1 0 0 ABS 0 abs1 -
__Lcode 0 0 ABS 0 code -
__Linit 36 0 CODE 0 init -
__Lsfr0 0 0 ABS 0 sfr0 -
__Lsfr1 0 0 ABS 0 sfr1 -
__Lsfr2 0 0 ABS 0 sfr2 -
__Lsfr3 0 0 ABS 0 sfr3 -
__Lsfr4 0 0 ABS 0 sfr4 -
__Lsfr5 0 0 ABS 0 sfr5 -
__Lsfr6 0 0 ABS 0 sfr6 -
__Lsfr7 0 0 ABS 0 sfr7 -
__Lsfr8 0 0 ABS 0 sfr8 -
__Lsfr9 0 0 ABS 0 sfr9 -
__Ltext 0 0 ABS 0 text -
__pstringtext1 3D0 0 STRCODE 0 stringtext1 dist/default/debug\UART_TEST.X.debug.o
__pstringtext2 0 0 STRCODE 0 stringtext2 dist/default/debug\UART_TEST.X.debug.o
__pnvBANK0 4D 0 BANK0 1 nvBANK0 dist/default/debug\UART_TEST.X.debug.o
__LcstackBANK0 0 0 ABS 0 cstackBANK0 -
int$flags 7E 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__HcstackCOMMON 0 0 ABS 0 cstackCOMMON -
__size_of_INTERRUPT_InterruptManager 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_EUSART1_RxDefaultInterruptHandler 53 0 BANK0 1 nvBANK0 dist/default/debug\UART_TEST.X.debug.o
__S0 23C 0 ABS 0 - -
__S1 C0 0 ABS 0 - -
__S2 0 0 ABS 0 - -
_abc 398 0 CODE 0 text17 dist/default/debug\UART_TEST.X.debug.o
__size_of_EUSART1_SetRxInterruptHandler 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_EUSART1_DefaultErrorHandler 46E 0 CODE 0 text20 dist/default/debug\UART_TEST.X.debug.o
_SYSTEM_Initialize 3B6 0 CODE 0 text6 dist/default/debug\UART_TEST.X.debug.o
__end_of_abc 3B6 0 CODE 0 text17 dist/default/debug\UART_TEST.X.debug.o
__HnvBANK0 0 0 ABS 0 nvBANK0 -
__Lintentry 8 0 CODE 0 intentry -
reset_vec 0 0 CODE 0 reset_vec C:\Users\hoang\AppData\Local\Temp\slek.o
__LbssBANK0 0 0 ABS 0 bssBANK0 -
__LbssBANK1 0 0 ABS 0 bssBANK1 -
__Lstringtext1 0 0 ABS 0 stringtext1 -
__Lstringtext2 0 0 ABS 0 stringtext2 -
vfpfcnvrt@fmt 75 0 COMMON 1 cstackCOMMON dist/default/debug\UART_TEST.X.debug.o
_INTERRUPT_InterruptManager 8 0 CODE 0 intentry dist/default/debug\UART_TEST.X.debug.o
__size_of_PMD_Initialize 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_PIE3bits 719 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__size_of_EUSART1_Write 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_eusart1RxHead 7C 0 COMMON 1 bssCOMMON dist/default/debug\UART_TEST.X.debug.o
_eusart1RxTail 3B 0 BANK0 1 bssBANK0 dist/default/debug\UART_TEST.X.debug.o
__ptext10 248 0 CODE 0 text10 dist/default/debug\UART_TEST.X.debug.o
__ptext11 42C 0 CODE 0 text11 dist/default/debug\UART_TEST.X.debug.o
__ptext12 438 0 CODE 0 text12 dist/default/debug\UART_TEST.X.debug.o
__ptext13 444 0 CODE 0 text13 dist/default/debug\UART_TEST.X.debug.o
__ptext14 450 0 CODE 0 text14 dist/default/debug\UART_TEST.X.debug.o
__ptext16 1D6 0 CODE 0 text16 dist/default/debug\UART_TEST.X.debug.o
__ptext17 398 0 CODE 0 text17 dist/default/debug\UART_TEST.X.debug.o
__ptext18 466 0 CODE 0 text18 dist/default/debug\UART_TEST.X.debug.o
__ptext19 476 0 CODE 0 text19 dist/default/debug\UART_TEST.X.debug.o
__ptext20 46E 0 CODE 0 text20 dist/default/debug\UART_TEST.X.debug.o
__ptext21 340 0 CODE 0 text21 dist/default/debug\UART_TEST.X.debug.o
__end_of_EUSART1_DefaultFramingErrorHandler 478 0 CODE 0 text19 dist/default/debug\UART_TEST.X.debug.o
__end_of_EUSART1_DefaultOverrunErrorHandler 46E 0 CODE 0 text18 dist/default/debug\UART_TEST.X.debug.o
__end_of_PIN_MANAGER_Initialize 1D6 0 CODE 0 text8 dist/default/debug\UART_TEST.X.debug.o
_EUSART1_ErrorHandler 4D 0 BANK0 1 nvBANK0 dist/default/debug\UART_TEST.X.debug.o
__Lbank10 0 0 ABS 0 bank10 -
__Lbank11 0 0 ABS 0 bank11 -
__Lbank12 0 0 ABS 0 bank12 -
__Lbank13 0 0 ABS 0 bank13 -
__Lbank14 0 0 ABS 0 bank14 -
__Lbank15 0 0 ABS 0 bank15 -
__Lbank16 0 0 ABS 0 bank16 -
__Lbank17 0 0 ABS 0 bank17 -
__Lbank18 0 0 ABS 0 bank18 -
__Lbank19 0 0 ABS 0 bank19 -
__Lbank20 0 0 ABS 0 bank20 -
__Lbank21 0 0 ABS 0 bank21 -
__Lbank22 0 0 ABS 0 bank22 -
__Lbank23 0 0 ABS 0 bank23 -
__Lbank24 0 0 ABS 0 bank24 -
__Lbank25 0 0 ABS 0 bank25 -
__Lbank26 0 0 BANK26 1 bank26 -
__Lbank27 0 0 BANK27 1 bank27 -
__Lbank28 0 0 BANK28 1 bank28 -
__Lbank29 0 0 BANK29 1 bank29 -
__Lbank30 0 0 BANK30 1 bank30 -
__Lbank31 0 0 BANK31 1 bank31 -
__Lbank32 0 0 BANK32 1 bank32 -
__Lbank33 0 0 BANK33 1 bank33 -
__Lbank34 0 0 BANK34 1 bank34 -
__Lbank35 0 0 BANK35 1 bank35 -
__Lbank36 0 0 BANK36 1 bank36 -
__Lbank37 0 0 BANK37 1 bank37 -
__Lbank38 0 0 BANK38 1 bank38 -
__Lbank39 0 0 BANK39 1 bank39 -
__Lbank40 0 0 BANK40 1 bank40 -
__Lbank41 0 0 BANK41 1 bank41 -
__Lbank42 0 0 BANK42 1 bank42 -
__Lbank43 0 0 BANK43 1 bank43 -
__Lbank44 0 0 BANK44 1 bank44 -
__Lbank45 0 0 BANK45 1 bank45 -
__Lbank46 0 0 BANK46 1 bank46 -
__Lbank47 0 0 BANK47 1 bank47 -
__Lbank48 0 0 BANK48 1 bank48 -
__Lbank49 0 0 BANK49 1 bank49 -
__Lbank50 0 0 BANK50 1 bank50 -
__Lbank51 0 0 BANK51 1 bank51 -
__Lbank52 0 0 BANK52 1 bank52 -
__Lbank53 0 0 BANK53 1 bank53 -
__Lbank54 0 0 BANK54 1 bank54 -
__Lbank55 0 0 BANK55 1 bank55 -
__Lbank56 0 0 BANK56 1 bank56 -
__Lbank57 0 0 BANK57 1 bank57 -
__Lbank58 0 0 BANK58 1 bank58 -
__Lbank59 0 0 BANK59 1 bank59 -
__Lbank60 0 0 BANK60 1 bank60 -
__Lbank61 0 0 BANK61 1 bank61 -
__Lbank62 0 0 BANK62 1 bank62 -
__Lbank63 0 0 BANK63 1 bank63 -
__pmaintext 2F8 0 CODE 0 maintext dist/default/debug\UART_TEST.X.debug.o
__Lbigram 0 0 ABS 0 bigram -
__Lcommon 0 0 ABS 0 common -
__Lconfig 0 0 CONFIG 4 config -
_printf 374 0 CODE 0 text1 dist/default/debug\UART_TEST.X.debug.o
_LATAbits 18 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_EUSART1_SetErrorHandler 450 0 CODE 0 text14 dist/default/debug\UART_TEST.X.debug.o
__end_of_EUSART1_SetErrorHandler 45C 0 CODE 0 text14 dist/default/debug\UART_TEST.X.debug.o
__size_of_vfprintf 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__end_of_EUSART1_SetFramingErrorHandler 450 0 CODE 0 text13 dist/default/debug\UART_TEST.X.debug.o
__end_of_EUSART1_SetOverrunErrorHandler 444 0 CODE 0 text12 dist/default/debug\UART_TEST.X.debug.o
__end_of_EUSART1_Write 3FC 0 CODE 0 text5 dist/default/debug\UART_TEST.X.debug.o
_OSCCON1 88D 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_OSCCON3 88F 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_OSCSTAT 890 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_OSCTUNE 892 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
?_vfpfcnvrt 75 0 COMMON 1 cstackCOMMON dist/default/debug\UART_TEST.X.debug.o
__Lspace_0 0 0 ABS 0 - -
__Lspace_1 0 0 ABS 0 - -
__Lspace_2 0 0 ABS 0 - -
__Lspace_3 0 0 ABS 0 - -
__Lspace_4 0 0 ABS 0 - -
__pbssCOMMON 7C 0 COMMON 1 bssCOMMON dist/default/debug\UART_TEST.X.debug.o
__end_of_EUSART1_RxDataHandler 374 0 CODE 0 text21 dist/default/debug\UART_TEST.X.debug.o
__HcstackBANK0 0 0 ABS 0 cstackBANK0 -
_PIR3bits 70F 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__Lend_init 36 0 CODE 0 end_init -
__LcstackCOMMON 0 0 ABS 0 cstackCOMMON -
printf@ap 4A 0 BANK0 1 cstackBANK0 dist/default/debug\UART_TEST.X.debug.o
end_of_initialization 5C 0 CODE 0 cinit dist/default/debug\UART_TEST.X.debug.o
__Hintentry 36 0 CODE 0 intentry -
__size_of_printf 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
fputc@f 74 0 COMMON 1 cstackCOMMON dist/default/debug\UART_TEST.X.debug.o
_TX1STAbits 11E 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__Lstrings 0 0 ABS 0 strings -
vfprintf@fmt 3D 0 BANK0 1 cstackBANK0 dist/default/debug\UART_TEST.X.debug.o
__Hreset_vec 4 0 CODE 0 reset_vec -
EUSART1_SetRxInterruptHandler@interruptHandler 71 0 COMMON 1 cstackCOMMON dist/default/debug\UART_TEST.X.debug.o
__HbssBANK0 0 0 ABS 0 bssBANK0 -
__HbssBANK1 0 0 ABS 0 bssBANK1 -
_EUSART1_RxDataHandler 340 0 CODE 0 text21 dist/default/debug\UART_TEST.X.debug.o
vfpfcnvrt@ap 76 0 COMMON 1 cstackCOMMON dist/default/debug\UART_TEST.X.debug.o
vfpfcnvrt@fp 3C 0 BANK0 1 cstackBANK0 dist/default/debug\UART_TEST.X.debug.o
__ptext1 374 0 CODE 0 text1 dist/default/debug\UART_TEST.X.debug.o
__ptext2 2A8 0 CODE 0 text2 dist/default/debug\UART_TEST.X.debug.o
__ptext3 64 0 CODE 0 text3 dist/default/debug\UART_TEST.X.debug.o
__ptext4 45C 0 CODE 0 text4 dist/default/debug\UART_TEST.X.debug.o
__ptext5 3E8 0 CODE 0 text5 dist/default/debug\UART_TEST.X.debug.o
__ptext6 3B6 0 CODE 0 text6 dist/default/debug\UART_TEST.X.debug.o
__ptext7 410 0 CODE 0 text7 dist/default/debug\UART_TEST.X.debug.o
__ptext8 158 0 CODE 0 text8 dist/default/debug\UART_TEST.X.debug.o
__ptext9 3FC 0 CODE 0 text9 dist/default/debug\UART_TEST.X.debug.o
_RX1DTPPS 1ECB 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
vfprintf@ap 3F 0 BANK0 1 cstackBANK0 dist/default/debug\UART_TEST.X.debug.o
vfprintf@fp 42 0 BANK0 1 cstackBANK0 dist/default/debug\UART_TEST.X.debug.o
vfprintf@cfmt 43 0 BANK0 1 cstackBANK0 dist/default/debug\UART_TEST.X.debug.o
_vfprintf 2A8 0 CODE 0 text2 dist/default/debug\UART_TEST.X.debug.o
__Lpowerup 0 0 CODE 0 powerup -
__Leeprom_data 0 0 EEDATA 3 eeprom_data -
__Lreset_vec 0 0 CODE 0 reset_vec -
__Hstringtext1 0 0 ABS 0 stringtext1 -
__Hstringtext2 0 0 ABS 0 stringtext2 -
__end_of_vfprintf 2F8 0 CODE 0 text2 dist/default/debug\UART_TEST.X.debug.o
_SLRCONA 1F3B 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_SLRCONB 1F46 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_SLRCONC 1F51 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_SLRCOND 1F5C 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_SLRCONE 1F67 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__end_of__initialization 5C 0 CODE 0 cinit dist/default/debug\UART_TEST.X.debug.o
__Lfunctab 0 0 ENTRY 0 functab -
_SP1BRGH 11C 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_SP1BRGL 11B 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__Lclrtext 0 0 ABS 0 clrtext -
_EUSART1_SetRxInterruptHandler 42C 0 CODE 0 text11 dist/default/debug\UART_TEST.X.debug.o
_eusart1RxBuffer 28 0 BANK0 1 bssBANK0 dist/default/debug\UART_TEST.X.debug.o
__pcstackCOMMON 70 0 COMMON 1 cstackCOMMON dist/default/debug\UART_TEST.X.debug.o
__Hend_init 3A 0 CODE 0 end_init -
_EUSART1_SetFramingErrorHandler 444 0 CODE 0 text13 dist/default/debug\UART_TEST.X.debug.o
_EUSART1_SetOverrunErrorHandler 438 0 CODE 0 text12 dist/default/debug\UART_TEST.X.debug.o
__end_of_main 340 0 CODE 0 maintext dist/default/debug\UART_TEST.X.debug.o
printf@fmt 45 0 BANK0 1 cstackBANK0 dist/default/debug\UART_TEST.X.debug.o
__end_of_fputc 466 0 CODE 0 text4 dist/default/debug\UART_TEST.X.debug.o
_OSCEN 891 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_TRISA 12 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_TRISB 13 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_TRISC 14 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_TRISD 15 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_TRISE 16 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__Hram 0 0 ABS 0 ram -
__Lram 0 0 ABS 0 ram -
_flags 36 0 BANK0 1 bssBANK0 dist/default/debug\UART_TEST.X.debug.o
_fputc 45C 0 CODE 0 text4 dist/default/debug\UART_TEST.X.debug.o
_width 32 0 BANK0 1 bssBANK0 dist/default/debug\UART_TEST.X.debug.o
__size_of_PIN_MANAGER_Initialize 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
_eusart1RxCount 3A 0 BANK0 1 bssBANK0 dist/default/debug\UART_TEST.X.debug.o
__pintentry 8 0 CODE 0 intentry dist/default/debug\UART_TEST.X.debug.o
__size_of_abc 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
__end_of_EUSART1_Initialize 2A8 0 CODE 0 text10 dist/default/debug\UART_TEST.X.debug.o
__end_of_OSCILLATOR_Initialize 410 0 CODE 0 text9 dist/default/debug\UART_TEST.X.debug.o
__initialization 3A 0 CODE 0 cinit dist/default/debug\UART_TEST.X.debug.o
__pbssBANK0 20 0 BANK0 1 bssBANK0 dist/default/debug\UART_TEST.X.debug.o
__pbssBANK1 A0 0 BANK1 1 bssBANK1 dist/default/debug\UART_TEST.X.debug.o
_eusart1RxStatusBuffer 20 0 BANK0 1 bssBANK0 dist/default/debug\UART_TEST.X.debug.o
__size_of_EUSART1_DefaultErrorHandler 0 0 ABS 0 - dist/default/debug\UART_TEST.X.debug.o
EUSART1_SetOverrunErrorHandler@interruptHandler 71 0 COMMON 1 cstackCOMMON dist/default/debug\UART_TEST.X.debug.o
_OSCILLATOR_Initialize 3FC 0 CODE 0 text9 dist/default/debug\UART_TEST.X.debug.o
# %SPLITSTAB Section
# This section enumerates all the psect splits performed by the assembler.
# The beginning of the section is indicated by %SPLITSTAB.
# Each line is a record a particular split, where the parent psect is on
# the left and the child on the right.  Note that a child psect is always
# split form the top of the parent psect. All splits from a given parent
# are listed in the order in which they occurred.
%SPLITSTAB
# %DABS Section
# This section contains a table of all usuage of the assember
# directive DABS in the program. Each line has the following format:
#   <name> <space> <address> <size>
# If the DABS was originally labelled then that shall be <name>,
# otherwise name will be "-".  The <space> number is in decimal.
# <address> and <size> are in byte units as unqaulified hexadecimal
%DABS
- 1 7E 2
# %SEGMENTS Section
# This sections enumerates the segments of the program.  Each segment
# is described on a single line as follows:
#    <name> <space> <link address> <file address> <size> <delta>
# Addresses and size are in unqualified hexadecimal.  The link address
# and size are in units of delta. The file address is in units of bytes.
# All other numeric quantities are in decimal.
%SEGMENTS
text5 0 1F4 3E8 48 2
cstackCOMMON 1 70 70 D 1
stringtext1 0 1E8 3D0 C 2
intentry 0 4 8 1E4 2
reset_vec 0 0 0 2 2
bssBANK0 1 20 20 35 1
bssBANK1 1 A0 A0 20 1
# %NOTES Section
# This section contains data of all the note-psects.  The beginning of the section
# is indicated by %NOTES. The first line indicates the name and decimal
# byte-length of the first note-psect, e.g.
#   $codecov_info_hdr 16
# Each line that follows contains the byte-data of the psect in hexadecimal as a
# space-separated list. These lines are limited to 16 bytes of data.
%NOTES
