var NAVTREEINDEX8 =
{
"structdell__wmi__smbios__buffer.html":[1,0,582],
"structdfl__fpga__fme__port__pr.html":[1,0,583],
"structdfl__fpga__port__dma__map.html":[1,0,584],
"structdfl__fpga__port__dma__unmap.html":[1,0,585],
"structdfl__fpga__port__info.html":[1,0,586],
"structdfl__fpga__port__region__info.html":[1,0,587],
"structdirent.html":[1,0,588],
"structdirent64.html":[1,0,589],
"structdisc__information.html":[1,0,590],
"structdiv__t.html":[1,0,591],
"structdk__cxlflash__attach.html":[1,0,592],
"structdk__cxlflash__clone.html":[1,0,593],
"structdk__cxlflash__detach.html":[1,0,594],
"structdk__cxlflash__hdr.html":[1,0,595],
"structdk__cxlflash__manage__lun.html":[1,0,596],
"structdk__cxlflash__recover__afu.html":[1,0,597],
"structdk__cxlflash__release.html":[1,0,598],
"structdk__cxlflash__resize.html":[1,0,599],
"structdk__cxlflash__udirect.html":[1,0,600],
"structdk__cxlflash__uvirtual.html":[1,0,601],
"structdk__cxlflash__verify.html":[1,0,602],
"structdl__phdr__info.html":[1,0,604],
"structdlci__add.html":[1,0,605],
"structdlci__conf.html":[1,0,606],
"structdlm__device__version.html":[1,0,607],
"structdlm__lksb.html":[1,0,608],
"structdlm__lock__data.html":[1,0,609],
"structdlm__lock__params.html":[1,0,610],
"structdlm__lock__result.html":[1,0,611],
"structdlm__lspace__params.html":[1,0,612],
"structdlm__plock__info.html":[1,0,613],
"structdlm__purge__params.html":[1,0,614],
"structdlm__write__request.html":[1,0,615],
"structdm__ioctl.html":[1,0,616],
"structdm__name__list.html":[1,0,617],
"structdm__target__deps.html":[1,0,618],
"structdm__target__msg.html":[1,0,619],
"structdm__target__spec.html":[1,0,620],
"structdm__target__versions.html":[1,0,621],
"structdm__ulog__request.html":[1,0,622],
"structdma__buf__sync.html":[1,0,623],
"structdmx__buffer.html":[1,0,624],
"structdmx__exportbuffer.html":[1,0,625],
"structdmx__filter.html":[1,0,626],
"structdmx__pes__filter__params.html":[1,0,627],
"structdmx__requestbuffers.html":[1,0,628],
"structdmx__sct__filter__params.html":[1,0,629],
"structdmx__stc.html":[1,0,630],
"structdn__addr.html":[1,0,631],
"structdn__naddr.html":[1,0,632],
"structdns__payload__header.html":[1,0,633],
"structdns__server__list__v1__address.html":[1,0,634],
"structdns__server__list__v1__header.html":[1,0,635],
"structdns__server__list__v1__server.html":[1,0,636],
"structdrm__agp__binding.html":[1,0,637],
"structdrm__agp__buffer.html":[1,0,638],
"structdrm__agp__info.html":[1,0,639],
"structdrm__agp__mode.html":[1,0,640],
"structdrm__amdgpu__bo__list__entry.html":[1,0,642],
"structdrm__amdgpu__bo__list__in.html":[1,0,643],
"structdrm__amdgpu__bo__list__out.html":[1,0,644],
"structdrm__amdgpu__cs__chunk.html":[1,0,646],
"structdrm__amdgpu__cs__chunk__data.html":[1,0,647],
"structdrm__amdgpu__cs__chunk__dep.html":[1,0,648],
"structdrm__amdgpu__cs__chunk__fence.html":[1,0,649],
"structdrm__amdgpu__cs__chunk__ib.html":[1,0,650],
"structdrm__amdgpu__cs__chunk__sem.html":[1,0,651],
"structdrm__amdgpu__cs__in.html":[1,0,652],
"structdrm__amdgpu__cs__out.html":[1,0,653],
"structdrm__amdgpu__ctx__in.html":[1,0,655],
"structdrm__amdgpu__fence.html":[1,0,657],
"structdrm__amdgpu__gem__create__in.html":[1,0,660],
"structdrm__amdgpu__gem__create__out.html":[1,0,661],
"structdrm__amdgpu__gem__metadata.html":[1,0,662],
"structdrm__amdgpu__gem__mmap__in.html":[1,0,664],
"structdrm__amdgpu__gem__mmap__out.html":[1,0,665],
"structdrm__amdgpu__gem__op.html":[1,0,666],
"structdrm__amdgpu__gem__userptr.html":[1,0,667],
"structdrm__amdgpu__gem__va.html":[1,0,668],
"structdrm__amdgpu__gem__wait__idle__in.html":[1,0,670],
"structdrm__amdgpu__gem__wait__idle__out.html":[1,0,671],
"structdrm__amdgpu__heap__info.html":[1,0,672],
"structdrm__amdgpu__info.html":[1,0,673],
"structdrm__amdgpu__info__device.html":[1,0,674],
"structdrm__amdgpu__info__firmware.html":[1,0,675],
"structdrm__amdgpu__info__gds.html":[1,0,676],
"structdrm__amdgpu__info__hw__ip.html":[1,0,677],
"structdrm__amdgpu__info__num__handles.html":[1,0,678],
"structdrm__amdgpu__info__vce__clock__table.html":[1,0,679],
"structdrm__amdgpu__info__vce__clock__table__entry.html":[1,0,680],
"structdrm__amdgpu__info__vram__gtt.html":[1,0,681],
"structdrm__amdgpu__memory__info.html":[1,0,682],
"structdrm__amdgpu__query__fw.html":[1,0,683],
"structdrm__amdgpu__sched__in.html":[1,0,685],
"structdrm__amdgpu__vm__in.html":[1,0,687],
"structdrm__amdgpu__vm__out.html":[1,0,688],
"structdrm__amdgpu__wait__cs__in.html":[1,0,690],
"structdrm__amdgpu__wait__cs__out.html":[1,0,691],
"structdrm__amdgpu__wait__fences__in.html":[1,0,693],
"structdrm__amdgpu__wait__fences__out.html":[1,0,694],
"structdrm__armada__gem__create.html":[1,0,695],
"structdrm__armada__gem__mmap.html":[1,0,696],
"structdrm__armada__gem__pwrite.html":[1,0,697],
"structdrm__auth.html":[1,0,698],
"structdrm__block.html":[1,0,699],
"structdrm__buf__desc.html":[1,0,700],
"structdrm__buf__free.html":[1,0,701],
"structdrm__buf__info.html":[1,0,702],
"structdrm__buf__map.html":[1,0,703],
"structdrm__buf__pub.html":[1,0,704],
"structdrm__client.html":[1,0,705],
"structdrm__clip__rect.html":[1,0,706],
"structdrm__color__ctm.html":[1,0,707],
"structdrm__color__lut.html":[1,0,708],
"structdrm__control.html":[1,0,709],
"structdrm__crtc__get__sequence.html":[1,0,710],
"structdrm__crtc__queue__sequence.html":[1,0,711],
"structdrm__ctx.html":[1,0,712],
"structdrm__ctx__priv__map.html":[1,0,713],
"structdrm__ctx__res.html":[1,0,714],
"structdrm__dma.html":[1,0,715],
"structdrm__draw.html":[1,0,716],
"structdrm__drawable__info.html":[1,0,717],
"structdrm__etnaviv__gem__cpu__fini.html":[1,0,718],
"structdrm__etnaviv__gem__cpu__prep.html":[1,0,719],
"structdrm__etnaviv__gem__info.html":[1,0,720],
"structdrm__etnaviv__gem__new.html":[1,0,721],
"structdrm__etnaviv__gem__submit.html":[1,0,722],
"structdrm__etnaviv__gem__submit__bo.html":[1,0,723],
"structdrm__etnaviv__gem__submit__pmr.html":[1,0,724],
"structdrm__etnaviv__gem__submit__reloc.html":[1,0,725],
"structdrm__etnaviv__gem__userptr.html":[1,0,726],
"structdrm__etnaviv__gem__wait.html":[1,0,727],
"structdrm__etnaviv__param.html":[1,0,728],
"structdrm__etnaviv__pm__domain.html":[1,0,729],
"structdrm__etnaviv__pm__signal.html":[1,0,730],
"structdrm__etnaviv__timespec.html":[1,0,731],
"structdrm__etnaviv__wait__fence.html":[1,0,732],
"structdrm__event.html":[1,0,733],
"structdrm__event__crtc__sequence.html":[1,0,734],
"structdrm__event__vblank.html":[1,0,735],
"structdrm__exynos__g2d__cmd.html":[1,0,736],
"structdrm__exynos__g2d__event.html":[1,0,737],
"structdrm__exynos__g2d__exec.html":[1,0,738],
"structdrm__exynos__g2d__get__ver.html":[1,0,739],
"structdrm__exynos__g2d__set__cmdlist.html":[1,0,740],
"structdrm__exynos__g2d__userptr.html":[1,0,741],
"structdrm__exynos__gem__create.html":[1,0,742],
"structdrm__exynos__gem__info.html":[1,0,743],
"structdrm__exynos__gem__map.html":[1,0,744],
"structdrm__exynos__ioctl__ipp__commit.html":[1,0,745],
"structdrm__exynos__ioctl__ipp__get__caps.html":[1,0,746],
"structdrm__exynos__ioctl__ipp__get__limits.html":[1,0,747],
"structdrm__exynos__ioctl__ipp__get__res.html":[1,0,748],
"structdrm__exynos__ipp__event.html":[1,0,749],
"structdrm__exynos__ipp__format.html":[1,0,750],
"structdrm__exynos__ipp__limit.html":[1,0,751],
"structdrm__exynos__ipp__limit__val.html":[1,0,752],
"structdrm__exynos__ipp__task__alpha.html":[1,0,753],
"structdrm__exynos__ipp__task__buffer.html":[1,0,754],
"structdrm__exynos__ipp__task__rect.html":[1,0,755],
"structdrm__exynos__ipp__task__transform.html":[1,0,756],
"structdrm__exynos__vidi__connection.html":[1,0,757],
"structdrm__format__modifier.html":[1,0,758],
"structdrm__format__modifier__blob.html":[1,0,759],
"structdrm__gem__close.html":[1,0,760],
"structdrm__gem__flink.html":[1,0,761],
"structdrm__gem__open.html":[1,0,762],
"structdrm__get__cap.html":[1,0,763],
"structdrm__hw__lock.html":[1,0,764],
"structdrm__i810__dma.html":[1,0,765],
"structdrm__i915__batchbuffer.html":[1,0,766],
"structdrm__i915__gem__busy.html":[1,0,767],
"structdrm__i915__gem__caching.html":[1,0,768],
"structdrm__i915__gem__context__create.html":[1,0,769],
"structdrm__i915__gem__context__destroy.html":[1,0,770],
"structdrm__i915__gem__context__param.html":[1,0,771],
"structdrm__i915__gem__create.html":[1,0,772],
"structdrm__i915__gem__exec__fence.html":[1,0,773],
"structdrm__i915__gem__exec__object.html":[1,0,774],
"structdrm__i915__gem__exec__object2.html":[1,0,775],
"structdrm__i915__gem__execbuffer.html":[1,0,776],
"structdrm__i915__gem__execbuffer2.html":[1,0,777],
"structdrm__i915__gem__get__aperture.html":[1,0,778],
"structdrm__i915__gem__get__tiling.html":[1,0,779],
"structdrm__i915__gem__init.html":[1,0,780],
"structdrm__i915__gem__madvise.html":[1,0,781],
"structdrm__i915__gem__mmap.html":[1,0,782],
"structdrm__i915__gem__mmap__gtt.html":[1,0,783],
"structdrm__i915__gem__pin.html":[1,0,784],
"structdrm__i915__gem__pread.html":[1,0,785],
"structdrm__i915__gem__pwrite.html":[1,0,786],
"structdrm__i915__gem__relocation__entry.html":[1,0,787],
"structdrm__i915__gem__set__domain.html":[1,0,788],
"structdrm__i915__gem__set__tiling.html":[1,0,789],
"structdrm__i915__gem__sw__finish.html":[1,0,790],
"structdrm__i915__gem__unpin.html":[1,0,791],
"structdrm__i915__gem__userptr.html":[1,0,792],
"structdrm__i915__gem__wait.html":[1,0,793],
"structdrm__i915__get__pipe__from__crtc__id.html":[1,0,794],
"structdrm__i915__getparam.html":[1,0,795],
"structdrm__i915__hws__addr.html":[1,0,796],
"structdrm__i915__irq__emit.html":[1,0,797],
"structdrm__i915__irq__wait.html":[1,0,798],
"structdrm__i915__mem__alloc.html":[1,0,799],
"structdrm__i915__mem__destroy__heap.html":[1,0,800],
"structdrm__i915__mem__free.html":[1,0,801],
"structdrm__i915__mem__init__heap.html":[1,0,802],
"structdrm__i915__perf__oa__config.html":[1,0,803],
"structdrm__i915__perf__open__param.html":[1,0,804],
"structdrm__i915__perf__record__header.html":[1,0,805],
"structdrm__i915__query.html":[1,0,806],
"structdrm__i915__query__item.html":[1,0,807],
"structdrm__i915__query__topology__info.html":[1,0,808],
"structdrm__i915__reg__read.html":[1,0,809],
"structdrm__i915__reset__stats.html":[1,0,810],
"structdrm__i915__setparam.html":[1,0,811],
"structdrm__i915__vblank__pipe.html":[1,0,812],
"structdrm__i915__vblank__swap.html":[1,0,813],
"structdrm__intel__overlay__attrs.html":[1,0,814],
"structdrm__intel__overlay__put__image.html":[1,0,815],
"structdrm__intel__sprite__colorkey.html":[1,0,816],
"structdrm__irq__busid.html":[1,0,817],
"structdrm__list.html":[1,0,818],
"structdrm__lock.html":[1,0,819],
"structdrm__map.html":[1,0,820],
"structdrm__mga__age__t.html":[1,0,821],
"structdrm__mga__clear.html":[1,0,822],
"structdrm__mga__context__regs__t.html":[1,0,823],
"structdrm__mga__dma__bootstrap.html":[1,0,824],
"structdrm__mga__getparam.html":[1,0,825],
"structdrm__mga__iload.html":[1,0,826],
"structdrm__mga__indices.html":[1,0,827],
"structdrm__mga__init.html":[1,0,828],
"structdrm__mga__server__regs__t.html":[1,0,829],
"structdrm__mga__texture__regs__t.html":[1,0,830],
"structdrm__mga__vertex.html":[1,0,831],
"structdrm__mode__atomic.html":[1,0,832],
"structdrm__mode__card__res.html":[1,0,833],
"structdrm__mode__connector__set__property.html":[1,0,834],
"structdrm__mode__create__blob.html":[1,0,835],
"structdrm__mode__create__dumb.html":[1,0,836],
"structdrm__mode__create__lease.html":[1,0,837],
"structdrm__mode__crtc.html":[1,0,838],
"structdrm__mode__crtc__lut.html":[1,0,839],
"structdrm__mode__crtc__page__flip.html":[1,0,840],
"structdrm__mode__crtc__page__flip__target.html":[1,0,841],
"structdrm__mode__cursor.html":[1,0,842],
"structdrm__mode__cursor2.html":[1,0,843],
"structdrm__mode__destroy__blob.html":[1,0,844]
};
