// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module HieModule(
  input         w_wen,
  input  [63:0] w_wdata,
  output [63:0] rdata,
  output        regOut_VSSIE,
  output        regOut_VSTIE,
  output        regOut_VSEIE,
  output        regOut_SGEIE,
  input         mie_VSSIE,
  input         mie_VSTIE,
  input         mie_VSEIE,
  input         mie_SGEIE,
  output        toMie_VSSIE_valid,
  output        toMie_VSSIE_bits,
  output        toMie_VSTIE_valid,
  output        toMie_VSTIE_bits,
  output        toMie_VSEIE_valid,
  output        toMie_VSEIE_bits,
  output        toMie_SGEIE_valid,
  output        toMie_SGEIE_bits
);

  assign rdata =
    {51'h0, mie_SGEIE, 1'h0, mie_VSEIE, 3'h0, mie_VSTIE, 3'h0, mie_VSSIE, 2'h0};
  assign regOut_VSSIE = mie_VSSIE;
  assign regOut_VSTIE = mie_VSTIE;
  assign regOut_VSEIE = mie_VSEIE;
  assign regOut_SGEIE = mie_SGEIE;
  assign toMie_VSSIE_valid = w_wen;
  assign toMie_VSSIE_bits = w_wen & w_wdata[2];
  assign toMie_VSTIE_valid = w_wen;
  assign toMie_VSTIE_bits = w_wen & w_wdata[6];
  assign toMie_VSEIE_valid = w_wen;
  assign toMie_VSEIE_bits = w_wen & w_wdata[10];
  assign toMie_SGEIE_valid = w_wen;
  assign toMie_SGEIE_bits = w_wen & w_wdata[12];
endmodule

