--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml automat.twx automat.ncd -o automat.twr automat.pcf

Design file:              automat.ncd
Physical constraint file: automat.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock but
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dis         |    0.743(R)|    1.413(R)|XLXN_161          |   0.000|
x           |    1.214(R)|    0.867(R)|XLXN_161          |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dis         |    0.566(R)|    1.634(R)|XLXN_161          |   0.000|
x           |    1.037(R)|    1.088(R)|XLXN_161          |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock sel
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dis         |    0.454(R)|    1.774(R)|XLXN_161          |   0.000|
x           |    0.925(R)|    1.228(R)|XLXN_161          |   0.000|
------------+------------+------------+------------------+--------+

Clock but to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Q0          |    7.007(R)|XLXN_161          |   0.000|
Q0_t        |    7.497(R)|XLXN_161          |   0.000|
Q1          |    7.635(R)|XLXN_161          |   0.000|
Q1_t        |    7.789(R)|XLXN_161          |   0.000|
Q2          |    7.606(R)|XLXN_161          |   0.000|
Q2_t        |    7.471(R)|XLXN_161          |   0.000|
------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Q0          |    7.228(R)|XLXN_161          |   0.000|
Q0_t        |    7.718(R)|XLXN_161          |   0.000|
Q1          |    7.856(R)|XLXN_161          |   0.000|
Q1_t        |    8.010(R)|XLXN_161          |   0.000|
Q2          |    7.827(R)|XLXN_161          |   0.000|
Q2_t        |    7.692(R)|XLXN_161          |   0.000|
------------+------------+------------------+--------+

Clock sel to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Q0          |    7.368(R)|XLXN_161          |   0.000|
Q0_t        |    7.858(R)|XLXN_161          |   0.000|
Q1          |    7.996(R)|XLXN_161          |   0.000|
Q1_t        |    8.150(R)|XLXN_161          |   0.000|
Q2          |    7.967(R)|XLXN_161          |   0.000|
Q2_t        |    7.832(R)|XLXN_161          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock but
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
but            |    2.102|         |         |         |
clk            |    2.102|         |         |         |
sel            |    2.102|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
but            |    2.102|         |         |         |
clk            |    2.102|         |         |         |
sel            |    2.102|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sel
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
but            |    2.102|         |         |         |
clk            |    2.102|         |         |         |
sel            |    2.102|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Apr 08 14:32:05 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 210 MB



