#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Thu Dec  1 19:17:36 2022
# Process ID: 85104
# Current directory: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/synth/vivado.log
# Journal file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_y.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/atax_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top atax -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top atax -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 85600 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.707 ; gain = 201.531 ; free physical = 34290 ; free virtual = 229398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'atax' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/atax_optimized.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (1#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (1#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (2#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (3#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (4#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (5#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (6#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (7#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (10#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (11#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (13#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1882]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:853]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:853]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1879]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1882]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'zext_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:309]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zext_op' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:309]
INFO: [Synth 8-638] synthesizing module 'getelementptr_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:1005]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter INPUT_SIZE bound to: 32 - type: integer 
	Parameter OUTPUT_SIZE bound to: 32 - type: integer 
	Parameter CONST_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:113]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'getelementptr_op' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:1005]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (20#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized1' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized1' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'mc_store_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:686]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_store_op' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:686]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (30#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-3491] module 'LSQ_y' declared at '/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/LSQ_y.v:39714' bound to instance 'c_LSQ_y' of component 'LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/atax_optimized.vhd:5022]
INFO: [Synth 8-6157] synthesizing module 'LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/LSQ_y.v:39714]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/LSQ_y.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_y' (31#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/LSQ_y.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/LSQ_y.v:9077]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_y' (32#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/LSQ_y.v:9077]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/LSQ_y.v:39337]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_y' (33#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/LSQ_y.v:39337]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/LSQ_y.v:39523]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_y' (34#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/LSQ_y.v:39523]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/LSQ_y.v:39623]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_y' (35#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/LSQ_y.v:39623]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_y' (36#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/LSQ_y.v:39714]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (37#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (38#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (39#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (40#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (41#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (42#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'MemCont__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 2 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:202]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 4 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (48#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:481]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1105]
WARNING: [Synth 8-3848] Net y_we1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/atax_optimized.vhd:28]
WARNING: [Synth 8-3848] Net y_dout1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/atax_optimized.vhd:29]
WARNING: [Synth 8-3848] Net tmp_we1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/atax_optimized.vhd:38]
WARNING: [Synth 8-3848] Net tmp_dout1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/atax_optimized.vhd:39]
WARNING: [Synth 8-3848] Net A_we1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/atax_optimized.vhd:48]
WARNING: [Synth 8-3848] Net A_dout1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/atax_optimized.vhd:49]
WARNING: [Synth 8-3848] Net x_we1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/atax_optimized.vhd:58]
WARNING: [Synth 8-3848] Net x_dout1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/atax_optimized.vhd:59]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/atax_optimized.vhd:100]
WARNING: [Synth 8-3848] Net MC_A_pValidArray_3 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/atax_optimized.vhd:1725]
WARNING: [Synth 8-3848] Net MC_A_dataInArray_3 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/atax_optimized.vhd:1720]
WARNING: [Synth 8-3848] Net MC_A_pValidArray_4 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/atax_optimized.vhd:1726]
WARNING: [Synth 8-3848] Net MC_A_dataInArray_4 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/atax_optimized.vhd:1721]
WARNING: [Synth 8-3848] Net MC_x_pValidArray_2 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/atax_optimized.vhd:1751]
WARNING: [Synth 8-3848] Net MC_x_dataInArray_2 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/atax_optimized.vhd:1747]
WARNING: [Synth 8-3848] Net MC_x_pValidArray_3 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/atax_optimized.vhd:1752]
WARNING: [Synth 8-3848] Net MC_x_dataInArray_3 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/atax_optimized.vhd:1748]
INFO: [Synth 8-256] done synthesizing module 'atax' (50#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/atax_optimized.vhd:63]
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[3]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[2]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design Const__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design Const__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port clk
WARNING: [Synth 8-3331] design mc_store_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port nReadyArray[1]
WARNING: [Synth 8-3331] design merge_notehb has unconnected port clk
WARNING: [Synth 8-3331] design merge_notehb has unconnected port rst
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataOutArray[0][0]
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataInArray[1][0]
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port clk
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port rst
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port pValidArray[2]
WARNING: [Synth 8-3331] design zext_op has unconnected port clk
WARNING: [Synth 8-3331] design zext_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design atax has unconnected port y_we1
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[31]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[30]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[29]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[28]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[27]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[26]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[25]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[24]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[23]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[22]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[21]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[20]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[19]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[18]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[17]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[16]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[15]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[14]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[13]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[12]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2258.484 ; gain = 480.309 ; free physical = 34136 ; free virtual = 229250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2264.414 ; gain = 486.238 ; free physical = 34165 ; free virtual = 229278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2264.414 ; gain = 486.238 ; free physical = 34165 ; free virtual = 229278
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2264.414 ; gain = 0.000 ; free physical = 34107 ; free virtual = 229220
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/synth/period_4.xdc]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2417.254 ; gain = 0.000 ; free physical = 33867 ; free virtual = 228980
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2417.254 ; gain = 0.000 ; free physical = 33855 ; free virtual = 228969
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2417.254 ; gain = 639.078 ; free physical = 33772 ; free virtual = 228885
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2417.254 ; gain = 639.078 ; free physical = 33770 ; free virtual = 228883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2417.254 ; gain = 639.078 ; free physical = 33765 ; free virtual = 228879
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/LSQ_y.v:39613]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/LSQ_y.v:39704]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 2417.254 ; gain = 639.078 ; free physical = 32908 ; free virtual = 228025
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_y__GB0 |           1|     25164|
|2     |LOAD_QUEUE_LSQ_y__GB1 |           1|     25688|
|3     |LOAD_QUEUE_LSQ_y__GB2 |           1|     17976|
|4     |LOAD_QUEUE_LSQ_y__GB3 |           1|     20511|
|5     |LSQ_y__GC0            |           1|     13240|
|6     |atax__GC0             |           1|     16373|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 65    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 146   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 38    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 988   
+---Multipliers : 
	                32x32  Multipliers := 4     
+---RAMs : 
	               64 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 91    
	   2 Input     16 Bit        Muxes := 608   
	  17 Input     16 Bit        Muxes := 80    
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 578   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD_QUEUE_LSQ_y 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 576   
	  17 Input     16 Bit        Muxes := 48    
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 368   
Module STORE_QUEUE_LSQ_y 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 95    
Module GROUP_ALLOCATOR_LSQ_y 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_y 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_y__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_y 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module orN__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module merge_notehb__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module merge_notehb__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                6 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                6 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module merge_notehb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module orN__parameterized0__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module read_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module read_data_signals__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_0_reg)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_15/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_15/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_15/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_15/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_29/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_29/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_29/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_29/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_15/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_15/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_15/multiply_unit/q1_reg is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: register mul_15/multiply_unit/q1_reg is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_15/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q2_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q2_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q1_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_29/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_29/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_29/multiply_unit/q1_reg is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: register mul_29/multiply_unit/q1_reg is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_29/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: register mul_29/multiply_unit/q2_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: register mul_29/multiply_unit/q2_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: register mul_29/multiply_unit/q1_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q2_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[1] )
INFO: [Synth 8-3886] merging instance 'Buffer_27/tehb1/full_reg_reg' (FDC) to 'phiC_13/tehb1/full_reg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\phiC_13/tehb1/full_reg_reg )
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[9]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[10]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[11]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[12]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[13]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[14]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[15]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[16]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[17]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[18]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[19]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[20]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[21]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[22]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[23]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[24]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[25]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[26]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[27]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[28]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[29]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[31]' (FDCE) to 'Buffer_7/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[0]' (FDCE) to 'Buffer_7/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[1]' (FDCE) to 'Buffer_7/data_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[2]' (FDCE) to 'Buffer_7/data_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[3]' (FDCE) to 'Buffer_7/data_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Buffer_7/\data_reg_reg[4] )
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[5]' (FDCE) to 'Buffer_7/data_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[6]' (FDCE) to 'Buffer_7/data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[7]' (FDCE) to 'Buffer_7/data_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'Buffer_7/data_reg_reg[8]' (FDCE) to 'Buffer_7/data_reg_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Buffer_7/\data_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Buffer_7/full_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[4] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[4]' (FDE) to 'MC_A/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[3]' (FDE) to 'MC_A/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[2]' (FDE) to 'MC_A/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[1] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[4]' (FDE) to 'MC_x/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[3]' (FDE) to 'MC_x/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[2]' (FDE) to 'MC_x/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[7] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[7]' (FDE) to 'MC_A/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[1]' (FDE) to 'MC_A/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[6]' (FDE) to 'MC_A/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[5] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[7]' (FDE) to 'MC_x/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[1]' (FDE) to 'MC_x/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[6]' (FDE) to 'MC_x/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[10] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[10]' (FDE) to 'MC_A/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[5]' (FDE) to 'MC_A/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[9]' (FDE) to 'MC_A/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[8] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[10]' (FDE) to 'MC_x/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[5]' (FDE) to 'MC_x/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[9]' (FDE) to 'MC_x/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[13] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[13]' (FDE) to 'MC_A/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[8]' (FDE) to 'MC_A/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[12]' (FDE) to 'MC_A/counter1_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[11] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[13]' (FDE) to 'MC_x/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[8]' (FDE) to 'MC_x/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[12]' (FDE) to 'MC_x/counter1_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[16] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[16]' (FDE) to 'MC_A/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[11]' (FDE) to 'MC_A/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[15]' (FDE) to 'MC_A/counter1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[14] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[16]' (FDE) to 'MC_x/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[11]' (FDE) to 'MC_x/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[15]' (FDE) to 'MC_x/counter1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[19] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[19]' (FDE) to 'MC_A/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[14]' (FDE) to 'MC_A/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[18]' (FDE) to 'MC_A/counter1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[17] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[19]' (FDE) to 'MC_x/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[14]' (FDE) to 'MC_x/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[18]' (FDE) to 'MC_x/counter1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[22] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[22]' (FDE) to 'MC_A/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[17]' (FDE) to 'MC_A/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[21]' (FDE) to 'MC_A/counter1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[20] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[22]' (FDE) to 'MC_x/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[17]' (FDE) to 'MC_x/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[21]' (FDE) to 'MC_x/counter1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[25] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[25]' (FDE) to 'MC_A/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[20]' (FDE) to 'MC_A/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[24]' (FDE) to 'MC_A/counter1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[23] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[25]' (FDE) to 'MC_x/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[20]' (FDE) to 'MC_x/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[24]' (FDE) to 'MC_x/counter1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[28] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[28]' (FDE) to 'MC_A/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[23]' (FDE) to 'MC_A/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[27]' (FDE) to 'MC_A/counter1_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[26] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[28]' (FDE) to 'MC_x/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[23]' (FDE) to 'MC_x/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[27]' (FDE) to 'MC_x/counter1_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[26] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[30]' (FDE) to 'MC_A/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[26]' (FDE) to 'MC_A/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[31]' (FDE) to 'MC_A/counter1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[29] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[30]' (FDE) to 'MC_x/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[26]' (FDE) to 'MC_x/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[31]' (FDE) to 'MC_x/counter1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:43 . Memory (MB): peak = 2417.254 ; gain = 639.078 ; free physical = 27964 ; free virtual = 223155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------+-----------+----------------------+---------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives    | 
+------------+-----------------+-----------+----------------------+---------------+
|Buffer_17   | fifo/Memory_reg | Implied   | 8 x 1                | RAM16X1D x 1	 | 
|Buffer_33   | fifo/Memory_reg | Implied   | 8 x 1                | RAM16X1D x 1	 | 
|Buffer_9    | fifo/Memory_reg | Implied   | 2 x 32               | RAM32M x 6	   | 
|Buffer_23   | fifo/Memory_reg | Implied   | 2 x 1                | RAM16X1D x 1	 | 
+------------+-----------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|atax__GC0   | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|atax__GC0   | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|atax__GC0   | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|atax__GC0   | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|atax__GC0   | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|atax__GC0   | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_y__GB0 |           1|     15428|
|2     |LOAD_QUEUE_LSQ_y__GB1 |           1|     27214|
|3     |LOAD_QUEUE_LSQ_y__GB2 |           1|      9820|
|4     |LOAD_QUEUE_LSQ_y__GB3 |           1|     17991|
|5     |LSQ_y__GC0            |           1|      5973|
|6     |atax__GC0             |           1|      8338|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:57 . Memory (MB): peak = 2417.254 ; gain = 639.078 ; free physical = 26168 ; free virtual = 221398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:02:04 . Memory (MB): peak = 2417.254 ; gain = 639.078 ; free physical = 25744 ; free virtual = 220991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-----------------+-----------+----------------------+---------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives    | 
+------------+-----------------+-----------+----------------------+---------------+
|Buffer_17   | fifo/Memory_reg | Implied   | 8 x 1                | RAM16X1D x 1	 | 
|Buffer_33   | fifo/Memory_reg | Implied   | 8 x 1                | RAM16X1D x 1	 | 
|Buffer_9    | fifo/Memory_reg | Implied   | 2 x 32               | RAM32M x 6	   | 
|Buffer_23   | fifo/Memory_reg | Implied   | 2 x 1                | RAM16X1D x 1	 | 
+------------+-----------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_y__GB0 |           1|     15428|
|2     |LOAD_QUEUE_LSQ_y__GB1 |           1|     27212|
|3     |LOAD_QUEUE_LSQ_y__GB2 |           1|      9795|
|4     |LOAD_QUEUE_LSQ_y__GB3 |           1|     17510|
|5     |LSQ_y__GC0            |           1|      5972|
|6     |atax__GC0             |           1|      8308|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:02:24 . Memory (MB): peak = 2417.254 ; gain = 639.078 ; free physical = 23459 ; free virtual = 218729
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_y__GB0 |           1|      4244|
|2     |LOAD_QUEUE_LSQ_y__GB1 |           1|      9515|
|3     |LOAD_QUEUE_LSQ_y__GB2 |           1|      3224|
|4     |LOAD_QUEUE_LSQ_y__GB3 |           1|      5543|
|5     |LSQ_y__GC0            |           1|      2751|
|6     |atax__GC0             |           1|      4368|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:02:33 . Memory (MB): peak = 2417.254 ; gain = 639.078 ; free physical = 22054 ; free virtual = 217345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:02:33 . Memory (MB): peak = 2417.254 ; gain = 639.078 ; free physical = 22050 ; free virtual = 217340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:02:36 . Memory (MB): peak = 2417.254 ; gain = 639.078 ; free physical = 21805 ; free virtual = 217099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:37 ; elapsed = 00:02:36 . Memory (MB): peak = 2417.254 ; gain = 639.078 ; free physical = 21814 ; free virtual = 217107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:02:37 . Memory (MB): peak = 2417.254 ; gain = 639.078 ; free physical = 21738 ; free virtual = 217031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:02:37 . Memory (MB): peak = 2417.254 ; gain = 639.078 ; free physical = 21746 ; free virtual = 217039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   954|
|2     |DSP48E1_3 |     2|
|3     |DSP48E1_4 |     2|
|4     |DSP48E1_5 |     2|
|5     |LUT1      |    50|
|6     |LUT2      |  1258|
|7     |LUT3      |   978|
|8     |LUT4      |  5686|
|9     |LUT5      |  5146|
|10    |LUT6      |  8887|
|11    |MUXF7     |  1247|
|12    |MUXF8     |   106|
|13    |RAM16X1D  |     3|
|14    |RAM32M    |     6|
|15    |FDCE      |  1565|
|16    |FDPE      |    71|
|17    |FDRE      |  3754|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------------+------------------------------------+------+
|      |Instance                           |Module                              |Cells |
+------+-----------------------------------+------------------------------------+------+
|1     |top                                |                                    | 29717|
|2     |  Buffer_1                         |elasticBuffer__parameterized0       |    98|
|3     |    oehb1                          |OEHB__parameterized0_222            |    33|
|4     |    tehb1                          |TEHB__parameterized0_223            |    65|
|5     |  Buffer_10                        |elasticBuffer__parameterized0_0     |    98|
|6     |    oehb1                          |OEHB__parameterized0_220            |    33|
|7     |    tehb1                          |TEHB__parameterized0_221            |    65|
|8     |  Buffer_12                        |elasticBuffer__parameterized0_1     |    82|
|9     |    oehb1                          |OEHB__parameterized0_218            |    33|
|10    |    tehb1                          |TEHB__parameterized0_219            |    49|
|11    |  Buffer_20                        |TEHB__parameterized0_8              |    33|
|12    |  MC_A                             |MemCont__parameterized0             |   132|
|13    |    read_arbiter                   |read_memory_arbiter__parameterized0 |   132|
|14    |      data                         |read_data_signals__parameterized0   |   132|
|15    |  Buffer_11                        |TEHB__parameterized0                |    65|
|16    |  Buffer_13                        |elasticBuffer__parameterized0_2     |   131|
|17    |    oehb1                          |OEHB__parameterized0_216            |    66|
|18    |    tehb1                          |TEHB__parameterized0_217            |    65|
|19    |  Buffer_14                        |TEHB                                |     9|
|20    |  Buffer_15                        |TEHB__parameterized0_3              |    65|
|21    |  Buffer_16                        |elasticBuffer__parameterized0_4     |   100|
|22    |    oehb1                          |OEHB__parameterized0_214            |    35|
|23    |    tehb1                          |TEHB__parameterized0_215            |    65|
|24    |  Buffer_17                        |transpFIFO                          |    28|
|25    |    fifo                           |elasticFifoInner_213                |    28|
|26    |  Buffer_18                        |TEHB_5                              |     9|
|27    |  Buffer_19                        |TEHB__parameterized0_6              |    68|
|28    |  Buffer_2                         |elasticBuffer__parameterized0_7     |   265|
|29    |    oehb1                          |OEHB__parameterized0_211            |    69|
|30    |    tehb1                          |TEHB__parameterized0_212            |    68|
|31    |  Buffer_21                        |elasticBuffer__parameterized0_9     |   138|
|32    |    oehb1                          |OEHB__parameterized0_209            |    71|
|33    |    tehb1                          |TEHB__parameterized0_210            |    67|
|34    |  Buffer_22                        |elasticBuffer__parameterized1       |    62|
|35    |    oehb1                          |OEHB_207                            |    57|
|36    |    tehb1                          |TEHB_208                            |     5|
|37    |  Buffer_23                        |transpFIFO__parameterized1          |    21|
|38    |    fifo                           |elasticFifoInner__parameterized1    |    21|
|39    |  Buffer_24                        |TEHB_10                             |    15|
|40    |  Buffer_25                        |elasticBuffer__parameterized1_11    |     2|
|41    |    oehb1                          |OEHB_205                            |     1|
|42    |    tehb1                          |TEHB_206                            |     1|
|43    |  Buffer_26                        |elasticBuffer__parameterized1_12    |     2|
|44    |    oehb1                          |OEHB_203                            |     1|
|45    |    tehb1                          |TEHB_204                            |     1|
|46    |  Buffer_28                        |elasticBuffer__parameterized1_13    |     5|
|47    |    oehb1                          |OEHB_201                            |     4|
|48    |    tehb1                          |TEHB_202                            |     1|
|49    |  Buffer_29                        |TEHB_14                             |     3|
|50    |  Buffer_3                         |TEHB__parameterized0_15             |    67|
|51    |  Buffer_30                        |elasticBuffer__parameterized1_16    |     5|
|52    |    oehb1                          |OEHB_199                            |     3|
|53    |    tehb1                          |TEHB_200                            |     2|
|54    |  Buffer_31                        |elasticBuffer__parameterized1_17    |     3|
|55    |    oehb1                          |OEHB_197                            |     1|
|56    |    tehb1                          |TEHB_198                            |     2|
|57    |  Buffer_32                        |TEHB_18                             |     1|
|58    |  Buffer_33                        |transpFIFO_19                       |    24|
|59    |    fifo                           |elasticFifoInner                    |    24|
|60    |  Buffer_4                         |elasticBuffer__parameterized0_20    |   122|
|61    |    oehb1                          |OEHB__parameterized0_195            |    57|
|62    |    tehb1                          |TEHB__parameterized0_196            |    65|
|63    |  Buffer_5                         |TEHB__parameterized0_21             |    67|
|64    |  Buffer_6                         |elasticBuffer__parameterized1_22    |    13|
|65    |    oehb1                          |OEHB_193                            |     7|
|66    |    tehb1                          |TEHB_194                            |     6|
|67    |  Buffer_8                         |elasticBuffer__parameterized0_23    |   134|
|68    |    oehb1                          |OEHB__parameterized0                |    69|
|69    |    tehb1                          |TEHB__parameterized0_192            |    65|
|70    |  Buffer_9                         |transpFIFO__parameterized0          |    48|
|71    |    fifo                           |elasticFifoInner__parameterized0    |    48|
|72    |  MC_tmp                           |MemCont                             |   179|
|73    |    read_arbiter                   |read_memory_arbiter_190             |    66|
|74    |      data                         |read_data_signals_191               |    66|
|75    |  MC_x                             |MemCont_24                          |    67|
|76    |    read_arbiter                   |read_memory_arbiter                 |    67|
|77    |      data                         |read_data_signals                   |    67|
|78    |  add_16                           |add_op                              |    41|
|79    |    join_write_temp                |join__parameterized0_188            |     1|
|80    |      allPValidAndGate             |andN_189                            |     1|
|81    |  add_17                           |add_op_25                           |    11|
|82    |    join_write_temp                |join__parameterized0_186            |     2|
|83    |      allPValidAndGate             |andN_187                            |     2|
|84    |  add_30                           |add_op_26                           |    10|
|85    |    join_write_temp                |join__parameterized0_184            |     2|
|86    |      allPValidAndGate             |andN_185                            |     1|
|87    |  add_33                           |add_op_27                           |    34|
|88    |    join_write_temp                |join__parameterized0_182            |     8|
|89    |      allPValidAndGate             |andN_183                            |     8|
|90    |  add_38                           |add_op_28                           |    30|
|91    |    join_write_temp                |join__parameterized0_180            |     1|
|92    |      allPValidAndGate             |andN_181                            |     1|
|93    |  branch_4                         |branch                              |     5|
|94    |    br                             |branchSimple                        |     4|
|95    |    j                              |\join                               |     1|
|96    |  c_LSQ_y                          |LSQ_y                               | 25399|
|97    |    LOAD_PORT_LSQ_y                |LOAD_PORT_LSQ_y                     |    15|
|98    |    STORE_ADDR_PORT_LSQ_y          |STORE_DATA_PORT_LSQ_y               |    15|
|99    |    STORE_DATA_PORT_LSQ_y          |STORE_DATA_PORT_LSQ_y_179           |    16|
|100   |    loadQ                          |LOAD_QUEUE_LSQ_y                    | 12144|
|101   |    storeQ                         |STORE_QUEUE_LSQ_y                   | 13209|
|102   |  forkC_18                         |\fork                               |    21|
|103   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_176         |     7|
|104   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_177         |     6|
|105   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_178         |     8|
|106   |  forkC_20                         |fork_29                             |    17|
|107   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_173         |     4|
|108   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_174         |     4|
|109   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_175         |     9|
|110   |  forkC_21                         |fork__parameterized2                |     7|
|111   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_170         |     2|
|112   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_171         |     3|
|113   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_172         |     2|
|114   |  forkC_22                         |fork_30                             |    17|
|115   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_167         |     3|
|116   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_168         |     3|
|117   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_169         |    11|
|118   |  forkC_23                         |fork__parameterized6                |    14|
|119   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_163         |     7|
|120   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_164         |     1|
|121   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_165         |     4|
|122   |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_166         |     2|
|123   |  forkC_24                         |fork__parameterized2_31             |    16|
|124   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_159         |     2|
|125   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_160         |     7|
|126   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_161         |     3|
|127   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_162         |     4|
|128   |  fork_0                           |fork__parameterized1                |     9|
|129   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_157         |     2|
|130   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_158         |     7|
|131   |  fork_1                           |fork__parameterized4                |     8|
|132   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_154         |     4|
|133   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_155         |     2|
|134   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_156         |     2|
|135   |  fork_10                          |fork__parameterized1_32             |     2|
|136   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_152         |     1|
|137   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_153         |     1|
|138   |  fork_12                          |fork__parameterized2_33             |    10|
|139   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_148         |     6|
|140   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_149         |     1|
|141   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_150         |     1|
|142   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_151         |     2|
|143   |  fork_13                          |fork__parameterized2_34             |    15|
|144   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_144         |     9|
|145   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_145         |     3|
|146   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_146         |     2|
|147   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_147         |     1|
|148   |  fork_14                          |fork__parameterized2_35             |    10|
|149   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_140         |     2|
|150   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_141         |     3|
|151   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_142         |     1|
|152   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_143         |     4|
|153   |  fork_15                          |fork__parameterized2_36             |    18|
|154   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_136         |     2|
|155   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_137         |     3|
|156   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_138         |     9|
|157   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_139         |     4|
|158   |  fork_19                          |fork__parameterized0                |     2|
|159   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_134         |     1|
|160   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_135         |     1|
|161   |  fork_25                          |fork__parameterized0_37             |     6|
|162   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_132         |     1|
|163   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_133         |     5|
|164   |  fork_28                          |fork__parameterized0_38             |     2|
|165   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_130         |     1|
|166   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_131         |     1|
|167   |  fork_3                           |fork__parameterized1_39             |    11|
|168   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_128         |     4|
|169   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_129         |     7|
|170   |  fork_4                           |fork__parameterized5                |    12|
|171   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_124         |     2|
|172   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_125         |     2|
|173   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_126         |     5|
|174   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_127         |     3|
|175   |  fork_5                           |fork__parameterized1_40             |     4|
|176   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_122         |     3|
|177   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_123         |     1|
|178   |  fork_6                           |fork__parameterized1_41             |     7|
|179   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_120         |     2|
|180   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_121         |     5|
|181   |  fork_7                           |fork__parameterized1_42             |     5|
|182   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_118         |     4|
|183   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_119         |     1|
|184   |  fork_8                           |fork__parameterized1_43             |     8|
|185   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_116         |     2|
|186   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_117         |     6|
|187   |  fork_9                           |fork__parameterized1_44             |     7|
|188   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_114         |     5|
|189   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_115         |     2|
|190   |  getelementptr_10                 |getelementptr_op                    |     1|
|191   |    join_write_temp                |join__parameterized0_113            |     1|
|192   |  getelementptr_27                 |getelementptr_op_45                 |     1|
|193   |    join_write_temp                |join__parameterized0_112            |     1|
|194   |  icmp_18                          |icmp_ult_op                         |     8|
|195   |    join_write_temp                |join__parameterized0_110            |     1|
|196   |      allPValidAndGate             |andN_111                            |     1|
|197   |  icmp_34                          |icmp_ult_op_46                      |     5|
|198   |    join_write_temp                |join__parameterized0_108            |     1|
|199   |      allPValidAndGate             |andN_109                            |     1|
|200   |  icmp_39                          |icmp_ult_op_47                      |     5|
|201   |    join_write_temp                |join__parameterized0_106            |     1|
|202   |      allPValidAndGate             |andN_107                            |     1|
|203   |  load_11                          |mc_load_op                          |   107|
|204   |    Buffer_1                       |TEHB__parameterized0_104            |    70|
|205   |    Buffer_2                       |TEHB__parameterized0_105            |    37|
|206   |  load_14                          |mc_load_op_48                       |   104|
|207   |    Buffer_1                       |TEHB__parameterized0_102            |    67|
|208   |    Buffer_2                       |TEHB__parameterized0_103            |    37|
|209   |  load_28                          |mc_load_op_49                       |   107|
|210   |    Buffer_1                       |TEHB__parameterized0_100            |    68|
|211   |    Buffer_2                       |TEHB__parameterized0_101            |    39|
|212   |  load_4                           |mc_load_op_50                       |   135|
|213   |    Buffer_1                       |TEHB__parameterized0_98             |    67|
|214   |    Buffer_2                       |TEHB__parameterized0_99             |    68|
|215   |  mul_15                           |mul_op                              |    45|
|216   |    buff                           |delay_buffer_93                     |     6|
|217   |    \join                          |join__parameterized0_94             |     1|
|218   |      allPValidAndGate             |andN_97                             |     1|
|219   |    multiply_unit                  |mul_4_stage_95                      |    37|
|220   |    oehb                           |OEHB_96                             |     1|
|221   |  mul_29                           |mul_op_51                           |    46|
|222   |    buff                           |delay_buffer                        |     6|
|223   |    \join                          |join__parameterized0_90             |     1|
|224   |      allPValidAndGate             |andN_92                             |     1|
|225   |    multiply_unit                  |mul_4_stage                         |    37|
|226   |    oehb                           |OEHB_91                             |     2|
|227   |  phiC_10                          |merge__parameterized1               |     1|
|228   |    tehb1                          |TEHB_89                             |     1|
|229   |  phiC_11                          |cntrlMerge                          |    19|
|230   |    fork_C1                        |fork__parameterized3_85             |    11|
|231   |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock_87          |     3|
|232   |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_88          |     8|
|233   |    oehb1                          |TEHB_86                             |     8|
|234   |  phiC_12                          |merge__parameterized1_52            |     1|
|235   |    tehb1                          |TEHB_84                             |     1|
|236   |  phiC_8                           |cntrlMerge_53                       |    13|
|237   |    fork_C1                        |fork__parameterized3_80             |    10|
|238   |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock_82          |     3|
|239   |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_83          |     7|
|240   |    oehb1                          |TEHB_81                             |     3|
|241   |  phiC_9                           |cntrlMerge_54                       |    39|
|242   |    fork_C1                        |fork__parameterized3                |    10|
|243   |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock             |     2|
|244   |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_79          |     8|
|245   |    oehb1                          |TEHB_78                             |    29|
|246   |  phi_1                            |mux                                 |    66|
|247   |    tehb1                          |TEHB__parameterized0_77             |    66|
|248   |  phi_21                           |mux_55                              |   100|
|249   |    tehb1                          |TEHB__parameterized0_76             |   100|
|250   |  phi_6                            |mux_56                              |    65|
|251   |    tehb1                          |TEHB__parameterized0_75             |    65|
|252   |  phi_7                            |mux_57                              |    96|
|253   |    tehb1                          |TEHB__parameterized0_74             |    96|
|254   |  phi_n0                           |merge__parameterized0               |    33|
|255   |    tehb1                          |TEHB__parameterized0_73             |    33|
|256   |  phi_n1                           |merge__parameterized0_58            |    98|
|257   |    tehb1                          |TEHB__parameterized0_72             |    98|
|258   |  phi_n2                           |merge                               |   168|
|259   |    tehb1                          |TEHB__parameterized0_71             |   168|
|260   |  phi_n3                           |merge__parameterized0_59            |    65|
|261   |    tehb1                          |TEHB__parameterized0_70             |    65|
|262   |  phi_n4                           |merge__parameterized0_60            |    70|
|263   |    tehb1                          |TEHB__parameterized0_69             |    70|
|264   |  phi_n5                           |merge__parameterized0_61            |    33|
|265   |    tehb1                          |TEHB__parameterized0_68             |    33|
|266   |  phi_n6                           |merge_62                            |   189|
|267   |    tehb1                          |TEHB__parameterized0_67             |   189|
|268   |  phi_n7                           |merge_63                            |    98|
|269   |    tehb1                          |TEHB__parameterized0_66             |    98|
|270   |  ret_0                            |ret_op                              |    65|
|271   |    tehb                           |TEHB__parameterized0_65             |    65|
|272   |  start_0                          |start_node                          |    10|
|273   |    startBuff                      |elasticBuffer                       |     6|
|274   |      oehb1                        |OEHB                                |     2|
|275   |      tehb1                        |TEHB_64                             |     4|
|276   |  store_1                          |mc_store_op                         |     1|
|277   |    join_write                     |join__parameterized0                |     1|
|278   |      allPValidAndGate             |andN                                |     1|
+------+-----------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:02:37 . Memory (MB): peak = 2417.254 ; gain = 639.078 ; free physical = 21753 ; free virtual = 217045
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 297 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:33 ; elapsed = 00:02:34 . Memory (MB): peak = 2417.254 ; gain = 486.238 ; free physical = 25357 ; free virtual = 220682
Synthesis Optimization Complete : Time (s): cpu = 00:01:41 ; elapsed = 00:02:40 . Memory (MB): peak = 2417.254 ; gain = 639.078 ; free physical = 25360 ; free virtual = 220680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2417.254 ; gain = 0.000 ; free physical = 25224 ; free virtual = 220543
INFO: [Netlist 29-17] Analyzing 2322 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/Dynamatic/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2441.266 ; gain = 0.000 ; free physical = 24864 ; free virtual = 220198
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
350 Infos, 137 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:03:05 . Memory (MB): peak = 2441.266 ; gain = 945.121 ; free physical = 25017 ; free virtual = 220352
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Dec  1 19:20:54 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : atax
| Device       : 7k160tfbg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 19715 |     0 |    101400 | 19.44 |
|   LUT as Logic             | 19685 |     0 |    101400 | 19.41 |
|   LUT as Memory            |    30 |     0 |     35000 |  0.09 |
|     LUT as Distributed RAM |    30 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  5390 |     0 |    202800 |  2.66 |
|   Register as Flip Flop    |  5390 |     0 |    202800 |  2.66 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1247 |     0 |     50700 |  2.46 |
| F8 Muxes                   |   106 |     0 |     25350 |  0.42 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 71    |          Yes |           - |          Set |
| 1565  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3754  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    6 |     0 |       600 |  1.00 |
|   DSP48E1 only |    6 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8887 |                 LUT |
| LUT4     | 5686 |                 LUT |
| LUT5     | 5146 |                 LUT |
| FDRE     | 3754 |        Flop & Latch |
| FDCE     | 1565 |        Flop & Latch |
| LUT2     | 1258 |                 LUT |
| MUXF7    | 1247 |               MuxFx |
| LUT3     |  978 |                 LUT |
| CARRY4   |  954 |          CarryLogic |
| MUXF8    |  106 |               MuxFx |
| FDPE     |   71 |        Flop & Latch |
| LUT1     |   50 |                 LUT |
| RAMD32   |   42 |  Distributed Memory |
| RAMS32   |   12 |  Distributed Memory |
| DSP48E1  |    6 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Dec  1 19:21:02 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.365ns  (required time - arrival time)
  Source:                 Buffer_24/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_6/oehb1/data_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 2.191ns (34.850%)  route 4.096ns (65.150%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5449, unset)         0.672     0.672    Buffer_24/clk
                         FDCE                                         r  Buffer_24/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_24/data_reg_reg[0]/Q
                         net (fo=6, unplaced)         0.564     1.445    Buffer_24/data_reg
                         LUT3 (Prop_lut3_I0_O)        0.153     1.598 r  Buffer_24/i__i_4__1/O
                         net (fo=2, unplaced)         0.351     1.949    Buffer_24/i__i_4__1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     2.002 f  Buffer_24/data_reg[0]_i_3__2/O
                         net (fo=4, unplaced)         0.364     2.366    phiC_11/fork_C1/generateBlocks[1].regblock/full_reg_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.053     2.419 r  phiC_11/fork_C1/generateBlocks[1].regblock/full_reg_i_3__9/O
                         net (fo=7, unplaced)         0.375     2.794    phiC_11/oehb1/phiC_11_validArray_1
                         LUT6 (Prop_lut6_I0_O)        0.053     2.847 r  phiC_11/oehb1/addrQ_15[2]_i_3/O
                         net (fo=7, unplaced)         0.375     3.222    Buffer_6/oehb1/full_reg_reg_1
                         LUT6 (Prop_lut6_I0_O)        0.053     3.275 r  Buffer_6/oehb1/A_address1[1]_INST_0_i_5/O
                         net (fo=95, unplaced)        0.438     3.713    phi_21/tehb1/addrQ_0_reg[31]
                         LUT6 (Prop_lut6_I2_O)        0.053     3.766 r  phi_21/tehb1/data_reg[4]_i_6/O
                         net (fo=1, unplaced)         0.461     4.227    add_33/data_reg_reg[31][0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     4.577 r  add_33/data_reg_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     4.585    add_33/data_reg_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.645 r  add_33/data_reg_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.645    add_33/data_reg_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.705 r  add_33/data_reg_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.705    add_33/data_reg_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.765 r  add_33/data_reg_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.765    add_33/data_reg_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     4.985 f  add_33/data_reg_reg[20]_i_1/O[1]
                         net (fo=3, unplaced)         0.470     5.455    add_33/D[18]
                         LUT2 (Prop_lut2_I0_O)        0.155     5.610 r  add_33/data_reg[0]_i_12/O
                         net (fo=1, unplaced)         0.000     5.610    icmp_34/data_reg_reg[0]_i_2_0[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     5.907 r  icmp_34/data_reg_reg[0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.907    icmp_34/data_reg_reg[0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.149     6.056 r  icmp_34/data_reg_reg[0]_i_2/CO[2]
                         net (fo=2, unplaced)         0.350     6.406    Buffer_6/tehb1/dataOutArray[0][0]
                         LUT3 (Prop_lut3_I2_O)        0.160     6.566 r  Buffer_6/tehb1/data_reg[0]_i_2__2/O
                         net (fo=1, unplaced)         0.340     6.906    Buffer_6/tehb1/tehb1_dataOut
                         LUT6 (Prop_lut6_I0_O)        0.053     6.959 r  Buffer_6/tehb1/data_reg[0]_i_1__12/O
                         net (fo=1, unplaced)         0.000     6.959    Buffer_6/oehb1/data_reg_reg[0]_1
                         FDCE                                         r  Buffer_6/oehb1/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5449, unset)         0.638     4.638    Buffer_6/oehb1/clk
                         FDCE                                         r  Buffer_6/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_D)       -0.009     4.594    Buffer_6/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.594    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                 -2.365    




report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2665.137 ; gain = 223.871 ; free physical = 23956 ; free virtual = 219283
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2771.766 ; gain = 106.629 ; free physical = 23802 ; free virtual = 219195

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: ea3a3596

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2771.766 ; gain = 0.000 ; free physical = 23788 ; free virtual = 219180

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16bf4e8b6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2830.746 ; gain = 0.004 ; free physical = 23446 ; free virtual = 218799
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 34 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7af5d8c2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2830.746 ; gain = 0.004 ; free physical = 23440 ; free virtual = 218793
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11d989e10

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2830.746 ; gain = 0.004 ; free physical = 23411 ; free virtual = 218764
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 11d989e10

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2830.746 ; gain = 0.004 ; free physical = 23403 ; free virtual = 218756
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11d989e10

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2830.746 ; gain = 0.004 ; free physical = 23385 ; free virtual = 218738
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11d989e10

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2830.746 ; gain = 0.004 ; free physical = 23385 ; free virtual = 218738
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              34  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2830.746 ; gain = 0.000 ; free physical = 23373 ; free virtual = 218726
Ending Logic Optimization Task | Checksum: 1186c27f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2830.746 ; gain = 0.004 ; free physical = 23371 ; free virtual = 218724

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1186c27f5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2830.746 ; gain = 0.000 ; free physical = 23346 ; free virtual = 218699

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1186c27f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.746 ; gain = 0.000 ; free physical = 23336 ; free virtual = 218689

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2830.746 ; gain = 0.000 ; free physical = 23336 ; free virtual = 218689
Ending Netlist Obfuscation Task | Checksum: 1186c27f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2830.746 ; gain = 0.000 ; free physical = 23330 ; free virtual = 218683
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2830.746 ; gain = 165.609 ; free physical = 23324 ; free virtual = 218677
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2874.641 ; gain = 0.000 ; free physical = 23045 ; free virtual = 218377
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5366370c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2874.641 ; gain = 0.000 ; free physical = 23045 ; free virtual = 218377
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2874.641 ; gain = 0.000 ; free physical = 23046 ; free virtual = 218378

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dcc6f3ed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2874.641 ; gain = 0.000 ; free physical = 23012 ; free virtual = 218383

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a057dba4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2888.633 ; gain = 13.992 ; free physical = 22870 ; free virtual = 218258

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a057dba4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2888.633 ; gain = 13.992 ; free physical = 22870 ; free virtual = 218257
Phase 1 Placer Initialization | Checksum: 1a057dba4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2888.633 ; gain = 13.992 ; free physical = 22859 ; free virtual = 218247

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a0dd9cb0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2918.727 ; gain = 44.086 ; free physical = 22671 ; free virtual = 218059

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 69 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1150 nets or cells. Created 1124 new cells, deleted 26 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell mul_29/multiply_unit/q2_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell mul_29/multiply_unit/q0_reg. 17 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 2 nets or cells. Created 34 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2938.992 ; gain = 0.000 ; free physical = 22322 ; free virtual = 217763
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2938.992 ; gain = 0.000 ; free physical = 22320 ; free virtual = 217761

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1124  |             26  |                  1150  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           34  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1158  |             26  |                  1152  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1609498fa

Time (s): cpu = 00:01:45 ; elapsed = 00:00:41 . Memory (MB): peak = 2938.992 ; gain = 64.352 ; free physical = 21970 ; free virtual = 217391
Phase 2.2 Global Placement Core | Checksum: 17a41bcec

Time (s): cpu = 00:01:57 ; elapsed = 00:00:46 . Memory (MB): peak = 2938.992 ; gain = 64.352 ; free physical = 21624 ; free virtual = 217079
Phase 2 Global Placement | Checksum: 17a41bcec

Time (s): cpu = 00:01:58 ; elapsed = 00:00:46 . Memory (MB): peak = 2938.992 ; gain = 64.352 ; free physical = 21630 ; free virtual = 217087

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21595c21d

Time (s): cpu = 00:02:03 ; elapsed = 00:00:48 . Memory (MB): peak = 2938.992 ; gain = 64.352 ; free physical = 21411 ; free virtual = 216859

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1feef59e3

Time (s): cpu = 00:02:13 ; elapsed = 00:00:52 . Memory (MB): peak = 2938.992 ; gain = 64.352 ; free physical = 20818 ; free virtual = 216266

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 29e9cd4cf

Time (s): cpu = 00:02:14 ; elapsed = 00:00:52 . Memory (MB): peak = 2938.992 ; gain = 64.352 ; free physical = 20816 ; free virtual = 216264

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20d02b2ca

Time (s): cpu = 00:02:14 ; elapsed = 00:00:52 . Memory (MB): peak = 2938.992 ; gain = 64.352 ; free physical = 20817 ; free virtual = 216265

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 26ad25314

Time (s): cpu = 00:02:27 ; elapsed = 00:01:00 . Memory (MB): peak = 2938.992 ; gain = 64.352 ; free physical = 20266 ; free virtual = 215720

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e02ce6ff

Time (s): cpu = 00:02:39 ; elapsed = 00:01:11 . Memory (MB): peak = 2938.992 ; gain = 64.352 ; free physical = 22799 ; free virtual = 218271

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18bbb0804

Time (s): cpu = 00:02:41 ; elapsed = 00:01:12 . Memory (MB): peak = 2938.992 ; gain = 64.352 ; free physical = 22522 ; free virtual = 217994

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 205b68a94

Time (s): cpu = 00:02:41 ; elapsed = 00:01:13 . Memory (MB): peak = 2938.992 ; gain = 64.352 ; free physical = 22499 ; free virtual = 217971

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d61fd73b

Time (s): cpu = 00:03:00 ; elapsed = 00:01:23 . Memory (MB): peak = 2938.992 ; gain = 64.352 ; free physical = 21560 ; free virtual = 217066
Phase 3 Detail Placement | Checksum: 1d61fd73b

Time (s): cpu = 00:03:00 ; elapsed = 00:01:23 . Memory (MB): peak = 2938.992 ; gain = 64.352 ; free physical = 21543 ; free virtual = 217052

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f7d5038a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f7d5038a

Time (s): cpu = 00:03:12 ; elapsed = 00:01:27 . Memory (MB): peak = 2968.797 ; gain = 94.156 ; free physical = 21335 ; free virtual = 216882
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.234. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 228b710ae

Time (s): cpu = 00:04:02 ; elapsed = 00:02:14 . Memory (MB): peak = 2968.797 ; gain = 94.156 ; free physical = 17309 ; free virtual = 212887
Phase 4.1 Post Commit Optimization | Checksum: 228b710ae

Time (s): cpu = 00:04:02 ; elapsed = 00:02:14 . Memory (MB): peak = 2968.797 ; gain = 94.156 ; free physical = 17271 ; free virtual = 212850

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 228b710ae

Time (s): cpu = 00:04:03 ; elapsed = 00:02:14 . Memory (MB): peak = 2968.797 ; gain = 94.156 ; free physical = 17202 ; free virtual = 212781

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 228b710ae

Time (s): cpu = 00:04:03 ; elapsed = 00:02:15 . Memory (MB): peak = 2968.797 ; gain = 94.156 ; free physical = 17189 ; free virtual = 212767

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2968.797 ; gain = 0.000 ; free physical = 17184 ; free virtual = 212763
Phase 4.4 Final Placement Cleanup | Checksum: 2331094e5

Time (s): cpu = 00:04:03 ; elapsed = 00:02:15 . Memory (MB): peak = 2968.797 ; gain = 94.156 ; free physical = 17140 ; free virtual = 212719
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2331094e5

Time (s): cpu = 00:04:04 ; elapsed = 00:02:15 . Memory (MB): peak = 2968.797 ; gain = 94.156 ; free physical = 17141 ; free virtual = 212719
Ending Placer Task | Checksum: 1b370d934

Time (s): cpu = 00:04:04 ; elapsed = 00:02:15 . Memory (MB): peak = 2968.797 ; gain = 94.156 ; free physical = 17122 ; free virtual = 212701
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:09 ; elapsed = 00:02:23 . Memory (MB): peak = 2968.797 ; gain = 138.051 ; free physical = 17145 ; free virtual = 212724
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d9972e91 ConstDB: 0 ShapeSum: d9d9aaa3 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 15096e64d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3096.910 ; gain = 18.652 ; free physical = 16903 ; free virtual = 212513
Post Restoration Checksum: NetGraph: 51aae84f NumContArr: feebfdfe Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15096e64d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3128.719 ; gain = 50.461 ; free physical = 16889 ; free virtual = 212499

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15096e64d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3141.719 ; gain = 63.461 ; free physical = 16848 ; free virtual = 212458

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15096e64d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3141.719 ; gain = 63.461 ; free physical = 16848 ; free virtual = 212458
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b88ae8e9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3163.609 ; gain = 85.352 ; free physical = 16786 ; free virtual = 212395
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.113 | TNS=-8762.156| WHS=-0.205 | THS=-34.926|

Phase 2 Router Initialization | Checksum: 142a4c727

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 3172.609 ; gain = 94.352 ; free physical = 16788 ; free virtual = 212398

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21174
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 21174
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 150e1f757

Time (s): cpu = 00:01:05 ; elapsed = 00:00:30 . Memory (MB): peak = 3175.609 ; gain = 97.352 ; free physical = 16858 ; free virtual = 212466
INFO: [Route 35-580] Design has 446 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                     c_LSQ_y/storeQ/storeCompleted_3_reg/D|
|                      clk |                      clk |                                                                    c_LSQ_y/storeQ/storeCompleted_11_reg/D|
|                      clk |                      clk |                                                                         Buffer_4/oehb1/data_reg_reg[30]/D|
|                      clk |                      clk |                                                                     c_LSQ_y/storeQ/storeCompleted_9_reg/D|
|                      clk |                      clk |                                                                     c_LSQ_y/storeQ/storeCompleted_1_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 20936
 Number of Nodes with overlaps = 9011
 Number of Nodes with overlaps = 4272
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.910 | TNS=-11463.351| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 18c53ae43

Time (s): cpu = 00:07:57 ; elapsed = 00:02:30 . Memory (MB): peak = 3203.609 ; gain = 125.352 ; free physical = 19326 ; free virtual = 214955

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5911
 Number of Nodes with overlaps = 1921
 Number of Nodes with overlaps = 689
 Number of Nodes with overlaps = 306
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.828 | TNS=-11672.450| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1722444b4

Time (s): cpu = 00:11:39 ; elapsed = 00:04:13 . Memory (MB): peak = 3210.609 ; gain = 132.352 ; free physical = 21913 ; free virtual = 217561

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 726
 Number of Nodes with overlaps = 831
 Number of Nodes with overlaps = 519
 Number of Nodes with overlaps = 398
 Number of Nodes with overlaps = 250
 Number of Nodes with overlaps = 225
 Number of Nodes with overlaps = 190
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
Phase 4.3 Global Iteration 2 | Checksum: 17bb7b3ce

Time (s): cpu = 00:26:31 ; elapsed = 00:14:24 . Memory (MB): peak = 3298.609 ; gain = 220.352 ; free physical = 29700 ; free virtual = 225086
Phase 4 Rip-up And Reroute | Checksum: 17bb7b3ce

Time (s): cpu = 00:26:31 ; elapsed = 00:14:24 . Memory (MB): peak = 3298.609 ; gain = 220.352 ; free physical = 29698 ; free virtual = 225085

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1282650a5

Time (s): cpu = 00:26:34 ; elapsed = 00:14:25 . Memory (MB): peak = 3298.609 ; gain = 220.352 ; free physical = 29694 ; free virtual = 225080
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.818 | TNS=-11431.495| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 13e191fe2

Time (s): cpu = 00:26:34 ; elapsed = 00:14:26 . Memory (MB): peak = 3298.609 ; gain = 220.352 ; free physical = 29671 ; free virtual = 225057

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13e191fe2

Time (s): cpu = 00:26:34 ; elapsed = 00:14:26 . Memory (MB): peak = 3298.609 ; gain = 220.352 ; free physical = 29682 ; free virtual = 225068
Phase 5 Delay and Skew Optimization | Checksum: 13e191fe2

Time (s): cpu = 00:26:34 ; elapsed = 00:14:26 . Memory (MB): peak = 3298.609 ; gain = 220.352 ; free physical = 29678 ; free virtual = 225064

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18d5af503

Time (s): cpu = 00:26:37 ; elapsed = 00:14:27 . Memory (MB): peak = 3298.609 ; gain = 220.352 ; free physical = 29715 ; free virtual = 225101
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.815 | TNS=-11363.892| WHS=0.082  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18d5af503

Time (s): cpu = 00:26:37 ; elapsed = 00:14:27 . Memory (MB): peak = 3298.609 ; gain = 220.352 ; free physical = 29716 ; free virtual = 225102
Phase 6 Post Hold Fix | Checksum: 18d5af503

Time (s): cpu = 00:26:37 ; elapsed = 00:14:27 . Memory (MB): peak = 3298.609 ; gain = 220.352 ; free physical = 29715 ; free virtual = 225101

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.73722 %
  Global Horizontal Routing Utilization  = 8.98171 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 86.2613%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y138 -> INT_R_X33Y139
   INT_L_X32Y136 -> INT_R_X33Y137
   INT_L_X36Y136 -> INT_R_X37Y137
South Dir 8x8 Area, Max Cong = 86.8102%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y122 -> INT_R_X39Y129
East Dir 4x4 Area, Max Cong = 86.8566%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y130 -> INT_R_X31Y133
   INT_L_X32Y130 -> INT_R_X35Y133
   INT_L_X32Y122 -> INT_R_X35Y125
West Dir 4x4 Area, Max Cong = 86.2132%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y130 -> INT_R_X39Y133

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.8 Sparse Ratio: 0.75
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 1.75
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.4 Sparse Ratio: 1.125

Phase 7 Route finalize | Checksum: 149541da4

Time (s): cpu = 00:26:38 ; elapsed = 00:14:27 . Memory (MB): peak = 3298.609 ; gain = 220.352 ; free physical = 29713 ; free virtual = 225100

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 149541da4

Time (s): cpu = 00:26:38 ; elapsed = 00:14:27 . Memory (MB): peak = 3298.609 ; gain = 220.352 ; free physical = 29711 ; free virtual = 225097

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f143daec

Time (s): cpu = 00:26:40 ; elapsed = 00:14:30 . Memory (MB): peak = 3298.609 ; gain = 220.352 ; free physical = 29703 ; free virtual = 225090

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.815 | TNS=-11363.892| WHS=0.082  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f143daec

Time (s): cpu = 00:26:41 ; elapsed = 00:14:30 . Memory (MB): peak = 3298.609 ; gain = 220.352 ; free physical = 29704 ; free virtual = 225090
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:26:41 ; elapsed = 00:14:30 . Memory (MB): peak = 3298.609 ; gain = 220.352 ; free physical = 29765 ; free virtual = 225151

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:26:47 ; elapsed = 00:14:38 . Memory (MB): peak = 3298.609 ; gain = 329.812 ; free physical = 29765 ; free virtual = 225151
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Dec  1 19:38:18 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : atax
| Device       : 7k160tfbg484-1
| Design State : Routed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 20559 |     0 |    101400 | 20.28 |
|   LUT as Logic             | 20529 |     0 |    101400 | 20.25 |
|   LUT as Memory            |    30 |     0 |     35000 |  0.09 |
|     LUT as Distributed RAM |    30 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  5424 |     0 |    202800 |  2.67 |
|   Register as Flip Flop    |  5424 |     0 |    202800 |  2.67 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1247 |     0 |     50700 |  2.46 |
| F8 Muxes                   |   106 |     0 |     25350 |  0.42 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 71    |          Yes |           - |          Set |
| 1565  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3788  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  5914 |     0 |     25350 | 23.33 |
|   SLICEL                                   |  3582 |     0 |           |       |
|   SLICEM                                   |  2332 |     0 |           |       |
| LUT as Logic                               | 20529 |     0 |    101400 | 20.25 |
|   using O5 output only                     |     8 |       |           |       |
|   using O6 output only                     | 19079 |       |           |       |
|   using O5 and O6                          |  1442 |       |           |       |
| LUT as Memory                              |    30 |     0 |     35000 |  0.09 |
|   LUT as Distributed RAM                   |    30 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     6 |       |           |       |
|     using O5 and O6                        |    24 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  5424 |     0 |    202800 |  2.67 |
|   Register driven from within the Slice    |  2921 |       |           |       |
|   Register driven from outside the Slice   |  2503 |       |           |       |
|     LUT in front of the register is unused |  1339 |       |           |       |
|     LUT in front of the register is used   |  1164 |       |           |       |
| Unique Control Sets                        |   168 |       |     25350 |  0.66 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    6 |     0 |       600 |  1.00 |
|   DSP48E1 only |    6 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8887 |                 LUT |
| LUT4     | 5686 |                 LUT |
| LUT5     | 5146 |                 LUT |
| FDRE     | 3788 |        Flop & Latch |
| FDCE     | 1565 |        Flop & Latch |
| LUT2     | 1258 |                 LUT |
| MUXF7    | 1247 |               MuxFx |
| LUT3     |  978 |                 LUT |
| CARRY4   |  954 |          CarryLogic |
| MUXF8    |  106 |               MuxFx |
| FDPE     |   71 |        Flop & Latch |
| RAMD32   |   42 |  Distributed Memory |
| LUT1     |   16 |                 LUT |
| RAMS32   |   12 |  Distributed Memory |
| DSP48E1  |    6 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Dec  1 19:38:20 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.815ns  (required time - arrival time)
  Source:                 c_LSQ_y/storeQ/head_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_y/storeQ/head_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 1.255ns (19.375%)  route 5.222ns (80.625%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 5.283 - 4.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5483, unset)         1.376     1.376    c_LSQ_y/storeQ/clk
    SLICE_X52Y125        FDRE                                         r  c_LSQ_y/storeQ/head_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.246     1.622 r  c_LSQ_y/storeQ/head_reg[1]_rep/Q
                         net (fo=96, routed)          0.884     2.506    c_LSQ_y/storeQ/head_reg[1]_rep_n_0
    SLICE_X47Y123        LUT6 (Prop_lut6_I2_O)        0.158     2.664 r  c_LSQ_y/storeQ/y_address0[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.672     3.336    c_LSQ_y/storeQ/y_address0[8]_INST_0_i_4_n_0
    SLICE_X49Y125        LUT6 (Prop_lut6_I2_O)        0.053     3.389 r  c_LSQ_y/storeQ/y_address0[8]_INST_0_i_1/O
                         net (fo=16, routed)          0.757     4.145    c_LSQ_y/storeQ/y_address0[8]
    SLICE_X49Y131        LUT6 (Prop_lut6_I3_O)        0.053     4.198 r  c_LSQ_y/storeQ/y_we0_INST_0_i_310/O
                         net (fo=1, routed)           0.000     4.198    c_LSQ_y/storeQ/y_we0_INST_0_i_310_n_0
    SLICE_X49Y131        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     4.433 r  c_LSQ_y/storeQ/y_we0_INST_0_i_226/CO[3]
                         net (fo=1, routed)           0.000     4.433    c_LSQ_y/storeQ/y_we0_INST_0_i_226_n_0
    SLICE_X49Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.491 r  c_LSQ_y/storeQ/y_we0_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     4.491    c_LSQ_y/storeQ/y_we0_INST_0_i_141_n_0
    SLICE_X49Y133        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     4.623 r  c_LSQ_y/storeQ/y_we0_INST_0_i_88/CO[2]
                         net (fo=1, routed)           0.781     5.404    c_LSQ_y/storeQ/_T_3447
    SLICE_X59Y136        LUT4 (Prop_lut4_I1_O)        0.161     5.565 r  c_LSQ_y/storeQ/y_we0_INST_0_i_37/O
                         net (fo=1, routed)           0.531     6.097    c_LSQ_y/loadQ/storeCompleted_15_i_5_0
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.053     6.150 f  c_LSQ_y/loadQ/y_we0_INST_0_i_7/O
                         net (fo=2, routed)           0.244     6.393    c_LSQ_y/loadQ/y_we0_INST_0_i_7_n_0
    SLICE_X59Y138        LUT4 (Prop_lut4_I0_O)        0.053     6.446 f  c_LSQ_y/loadQ/y_we0_INST_0_i_1/O
                         net (fo=1, routed)           0.514     6.960    c_LSQ_y/loadQ/y_we0_INST_0_i_1_n_0
    SLICE_X59Y135        LUT6 (Prop_lut6_I0_O)        0.053     7.013 r  c_LSQ_y/loadQ/y_we0_INST_0/O
                         net (fo=21, routed)          0.840     7.853    c_LSQ_y/storeQ/head_reg[0]_rep__2_1[0]
    SLICE_X62Y140        FDRE                                         r  c_LSQ_y/storeQ/head_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5483, unset)         1.283     5.283    c_LSQ_y/storeQ/clk
    SLICE_X62Y140        FDRE                                         r  c_LSQ_y/storeQ/head_reg[0]_rep__0/C
                         clock pessimism              0.010     5.293    
                         clock uncertainty           -0.035     5.258    
    SLICE_X62Y140        FDRE (Setup_fdre_C_CE)      -0.219     5.039    c_LSQ_y/storeQ/head_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                          5.039    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                 -2.815    




INFO: [Common 17-206] Exiting Vivado at Thu Dec  1 19:38:21 2022...
