
*** Running vivado
    with args -log bd_8x8_bram_xbar_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_8x8_bram_xbar_2.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_8x8_bram_xbar_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:mxm_execute_ursa:1.0'. The one found in IP location '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ip/ursa_16x16' will take precedence over the same IP in locations: 
   /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ip/ursa_8x8
   /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ip/ursa_4x4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_8x8_bram_xbar_2
Command: synth_design -top bd_8x8_bram_xbar_2 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12509
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2099.836 ; gain = 403.684 ; free physical = 213 ; free virtual = 7342
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_8x8_bram_xbar_2' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_xbar_2/synth/bd_8x8_bram_xbar_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_axi_crossbar' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_crossbar' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_si_transactor' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_decoder' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_carry_and' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_carry_and' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_decoder' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133887]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133887]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_arbiter_resp' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:1020]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_arbiter_resp' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:1020]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_si_transactor' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_si_transactor__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_si_transactor__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_splitter' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_splitter' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_wdata_router' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_wdata_router' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_si_transactor__parameterized1' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_si_transactor__parameterized1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_decoder__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_decoder__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_decoder__parameterized1' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized1' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_decoder__parameterized1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_wdata_mux' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized1' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_wdata_mux' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo__parameterized1' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl__parameterized1' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl__parameterized1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo__parameterized1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_wdata_mux__parameterized0' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized1' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized1' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_wdata_mux__parameterized0' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_decerr_slave' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3626]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_decerr_slave' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_arbiter' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized2' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized2' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized3' [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized3' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_arbiter' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_crossbar' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_axi_crossbar' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'bd_8x8_bram_xbar_2' (0#1) [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_xbar_2/synth/bd_8x8_bram_xbar_2.v:53]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[12] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_30_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_30_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_30_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_30_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_30_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_30_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_30_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_30_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[25] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[24] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[23] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[22] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[21] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[20] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[19] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[18] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[17] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[16] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[15] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[14] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[13] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[12] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[11] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[10] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[9] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[8] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[7] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[6] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[5] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[4] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[3] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[2] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[1] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[0] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[25] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[24] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[23] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[22] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[21] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[20] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[19] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[18] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[17] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[16] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[15] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[14] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[13] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[63] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[62] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[61] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[60] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[59] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[58] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[57] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[56] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[55] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[54] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[53] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[52] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[51] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[50] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[49] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[48] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[47] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[46] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[45] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[44] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[43] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[42] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[41] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[40] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[39] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[38] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[37] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[36] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[35] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[34] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2315.773 ; gain = 619.621 ; free physical = 285 ; free virtual = 6579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2315.773 ; gain = 619.621 ; free physical = 301 ; free virtual = 6596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2315.773 ; gain = 619.621 ; free physical = 301 ; free virtual = 6596
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2315.773 ; gain = 0.000 ; free physical = 290 ; free virtual = 6586
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_xbar_2/bd_8x8_bram_xbar_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_xbar_2/bd_8x8_bram_xbar_2_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/bd_8x8_bram_xbar_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/bd_8x8_bram_xbar_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2398.617 ; gain = 0.000 ; free physical = 254 ; free virtual = 6579
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2398.652 ; gain = 0.000 ; free physical = 253 ; free virtual = 6579
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2398.652 ; gain = 702.500 ; free physical = 206 ; free virtual = 6543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2398.652 ; gain = 702.500 ; free physical = 206 ; free virtual = 6543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/bd_8x8_bram_xbar_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2398.652 ; gain = 702.500 ; free physical = 206 ; free virtual = 6543
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_30_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_30_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2398.652 ; gain = 702.500 ; free physical = 204 ; free virtual = 6547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 41    
	   2 Input    3 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               76 Bit    Registers := 2     
	               48 Bit    Registers := 4     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 55    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 16    
	   2 Input   48 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 22    
	   2 Input    4 Bit        Muxes := 14    
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 52    
	   2 Input    1 Bit        Muxes := 76    
	   4 Input    1 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_30_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_30_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_30_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_30_axi_crossbar.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2398.652 ; gain = 702.500 ; free physical = 2409 ; free virtual = 8975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2398.652 ; gain = 702.500 ; free physical = 3996 ; free virtual = 10696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2398.652 ; gain = 702.500 ; free physical = 6210 ; free virtual = 13064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2398.652 ; gain = 702.500 ; free physical = 5876 ; free virtual = 12732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2398.652 ; gain = 702.500 ; free physical = 5374 ; free virtual = 12278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2398.652 ; gain = 702.500 ; free physical = 5372 ; free virtual = 12277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2398.652 ; gain = 702.500 ; free physical = 5342 ; free virtual = 12247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2398.652 ; gain = 702.500 ; free physical = 5342 ; free virtual = 12247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2398.652 ; gain = 702.500 ; free physical = 5342 ; free virtual = 12247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2398.652 ; gain = 702.500 ; free physical = 5342 ; free virtual = 12247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    32|
|2     |LUT1    |    30|
|3     |LUT2    |    31|
|4     |LUT3    |   217|
|5     |LUT4    |   123|
|6     |LUT5    |   118|
|7     |LUT6    |   344|
|8     |SRLC32E |     4|
|9     |FDRE    |   695|
|10    |FDSE    |    26|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2398.652 ; gain = 702.500 ; free physical = 5342 ; free virtual = 12247
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 261 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2398.652 ; gain = 619.621 ; free physical = 5330 ; free virtual = 12236
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2398.652 ; gain = 702.500 ; free physical = 5330 ; free virtual = 12236
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2398.652 ; gain = 0.000 ; free physical = 5577 ; free virtual = 12484
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2398.652 ; gain = 0.000 ; free physical = 5419 ; free virtual = 12330
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6c9120d1
INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 2398.652 ; gain = 1054.969 ; free physical = 5381 ; free virtual = 12292
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1738.688; main = 1476.304; forked = 289.814
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3342.941; main = 2398.621; forked = 976.336
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2422.629 ; gain = 0.000 ; free physical = 5358 ; free virtual = 12269
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/bd_8x8_bram_xbar_2_synth_1/bd_8x8_bram_xbar_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_8x8_bram_xbar_2, cache-ID = 6a442957968a1c9e
INFO: [Coretcl 2-1174] Renamed 32 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2422.629 ; gain = 0.000 ; free physical = 5462 ; free virtual = 12377
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/bd_8x8_bram_xbar_2_synth_1/bd_8x8_bram_xbar_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_8x8_bram_xbar_2_utilization_synth.rpt -pb bd_8x8_bram_xbar_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  7 21:27:54 2025...
