<img width="1602" height="796" alt="image" src="https://github.com/user-attachments/assets/88530dc3-4bb5-4840-8c65-c054e7749f40" /># Digital-VLSI-SOC-Design-and-Planning
NASSCOM-PD 19December_28December_2025 - PHYSICAL DESIGN WORKSHOP 

##Day 1: Inception of Open source EDA, Openlane and SKY 130 PDKs
Day1_SK1: How to talk to computers

Basics of package, chip, pad, core, die, IPs:
<img width="953" height="568" alt="image" src="https://github.com/user-attachments/assets/f33ae09a-8f0e-4928-a2af-5c8d3c17726b" />

<img width="986" height="560" alt="image" src="https://github.com/user-attachments/assets/1f49d0c6-982f-4aff-8982-e631e8305288" />

<img width="1026" height="564" alt="image" src="https://github.com/user-attachments/assets/d98c4975-9119-4889-b5c9-aaeb7e91f6bf" />

Basics of RISCV
<img width="1734" height="728" alt="image" src="https://github.com/user-attachments/assets/a470796f-ac85-4e11-b673-c93818d09707" />

Flow from software applications to hardware
<img width="1725" height="723" alt="image" src="https://github.com/user-attachments/assets/6c955649-2c39-4692-9752-ef580cd37fc5" />

Day1_SK2: SoC Design and OpenLane
<img width="1470" height="659" alt="image" src="https://github.com/user-attachments/assets/af161485-f6c6-46e6-9f9d-f1c7c8479977" />
<img width="1172" height="685" alt="image" src="https://github.com/user-attachments/assets/c6c63e89-c439-42ca-9ecb-08208cc3d3fa" />
<img width="1221" height="574" alt="image" src="https://github.com/user-attachments/assets/ab6fe240-18bf-4a50-9382-f240c3781afc" />
<img width="1191" height="470" alt="image" src="https://github.com/user-attachments/assets/eb91573e-b48c-4383-8153-807e4ed423d7" />
<img width="1198" height="667" alt="image" src="https://github.com/user-attachments/assets/32fa8971-9104-40b1-ac3a-18023ac74cbc" />
EDA tools introduction
