# UVM_PROJECTS
creating verification environment using UVM methodologies , for the given design to verify its functional check, with the classes like SEQ
