(footprint "CAP-EIA-3528" (version 20211014) (generator pcbnew)
	(layer "F.Cu")
	(tedit 0)
	(fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
		(effects (font (size 1.27 1.08585) (thickness 0.15)))
		(tstamp 43a57ebd-6802-4a0d-ad37-63d88efcd5dc)
	)
	(fp_text value "CAP-EIA-3528" (at 0 0) (layer "Dwgs.User") hide
		(effects (font (size 1.27 1.08585) (thickness 0.15)))
		(tstamp 1bfdd853-7621-4439-8d8e-6f856f872e6b)
	)
	(fp_poly (pts
		(xy -2.61 -1.75)
		(xy 2.61 -1.75)
		(xy 2.61 1.75)
		(xy -2.61 1.75)
	) (layer "F.CrtYd") (width 0) (fill solid) (tstamp ef4497c9-7c89-4e0f-a246-47dc0f2882b3))
	(fp_text reference ">Name" (at -2.54 -3.81 unlocked) (layer "F.SilkS")
		(effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999))(justify left bottom))
		(tstamp 3a537412-c4d8-4f58-95f4-5a4cd3ed1394)
	)
	(fp_text value ">Value" (at -2.54 -2.54 unlocked) (layer "F.Fab")
		(effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999))(justify left bottom))
		(tstamp 2e87b0e3-44fa-446c-938e-26e40437d265)
	)
	(pad "CATHODE_-" smd rect (at -1.46 -0.0) (size 1.8 2.23) (layers "F.Cu" "F.Mask" "F.Paste") (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 93d86b7e-9643-4830-b915-dd85b0ce55ae))
	(pad "ANODE_+" smd rect (at 1.46 -0.0) (size 1.8 2.23) (layers "F.Cu" "F.Mask" "F.Paste") (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 9a6b31e8-df1d-42ab-bdf1-067f65de1eae))
	(fp_line (start 2.61 -1.215) (end 2.61 1.215) (layer "F.SilkS") (width 0.2) (tstamp 84b07a2b-28ed-4bed-a086-d9aa11af8335))
	(fp_line (start -1.75 -1.4) (end 1.75 -1.4) (layer "F.SilkS") (width 0.127) (tstamp 15be32d8-2975-42c8-8395-bafe5245210f))
	(fp_line (start -1.75 1.4) (end 1.75 1.4) (layer "F.SilkS") (width 0.127) (tstamp 8a33495c-f7bb-4a13-87f4-c70feca8a2e7))
)
