[07/15 17:59:03      0s] 
[07/15 17:59:03      0s] Cadence Innovus(TM) Implementation System.
[07/15 17:59:03      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/15 17:59:03      0s] 
[07/15 17:59:03      0s] Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
[07/15 17:59:03      0s] Options:	
[07/15 17:59:03      0s] Date:		Mon Jul 15 17:59:03 2024
[07/15 17:59:03      0s] Host:		phoenix (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (7cores*7cpus*11th Gen Intel(R) Core(TM) i7-11700K @ 3.60GHz 16384KB)
[07/15 17:59:03      0s] OS:		CentOS Linux 7 (Core)
[07/15 17:59:03      0s] 
[07/15 17:59:03      0s] License:
[07/15 17:59:03      0s] 		[17:59:03.088521] Configured Lic search path (21.01-s002): 3000@lic08.ug.kth.se

[07/15 17:59:03      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[07/15 17:59:03      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/15 17:59:20      8s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.18-s099_1 (64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64)
[07/15 17:59:22     10s] @(#)CDS: NanoRoute 21.18-s099_1 NR230707-1955/21_18-UB (database version 18.20.605) {superthreading v2.17}
[07/15 17:59:22     10s] @(#)CDS: AAE 21.18-s017 (64bit) 07/18/2023 (Linux 3.10.0-693.el7.x86_64)
[07/15 17:59:22     10s] @(#)CDS: CTE 21.18-s022_1 () Jul 11 2023 23:10:24 ( )
[07/15 17:59:22     10s] @(#)CDS: SYNTECH 21.18-s010_1 () Jul  5 2023 06:32:03 ( )
[07/15 17:59:22     10s] @(#)CDS: CPE v21.18-s053
[07/15 17:59:22     10s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[07/15 17:59:22     10s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[07/15 17:59:22     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/15 17:59:22     10s] @(#)CDS: RCDB 11.15.0
[07/15 17:59:22     10s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[07/15 17:59:22     10s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[07/15 17:59:22     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_24853_phoenix_saul_AEdLl9.

[07/15 17:59:22     10s] Change the soft stacksize limit to 0.2%RAM (34 mbytes). Set global soft_stack_size_limit to change the value.
[07/15 17:59:25     11s] 
[07/15 17:59:25     11s] **INFO:  MMMC transition support version v31-84 
[07/15 17:59:25     11s] 
[07/15 17:59:25     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/15 17:59:25     11s] <CMD> suppressMessage ENCEXT-2799
[07/15 17:59:25     11s] <CMD> getVersion
[07/15 17:59:25     11s] [INFO] Loading PVS 23.10 fill procedures
[07/15 17:59:26     11s] <CMD> win
[07/15 18:00:19     13s] <CMD> encMessage warning 0
[07/15 18:00:19     13s] Suppress "**WARN ..." messages.
[07/15 18:00:19     13s] <CMD> encMessage debug 0
[07/15 18:00:19     13s] <CMD> restoreDesign -cellview {FEOADesignlib aska_dig aska_dig_ld_fp_pw_pn_placed}
[07/15 18:00:20     13s] #% Begin load design ... (date=07/15 18:00:20, mem=833.0M)
[07/15 18:00:20     13s] Set Default Input Pin Transition as 0.1 ps.
[07/15 18:00:20     13s] Loading design 'aska_dig' saved by 'Innovus' '21.18-s099_1' on 'Mon Jul 15 16:46:48 2024'.
[07/15 18:00:20     13s] % Begin Load MMMC data ... (date=07/15 18:00:20, mem=837.5M)
[07/15 18:00:20     13s] % End Load MMMC data ... (date=07/15 18:00:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=838.2M, current mem=838.2M)
[07/15 18:00:20     13s] Reading tech data from OA library 'FEOADesignlib' ...
[07/15 18:00:20     13s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 18:00:20     13s] **WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
[07/15 18:00:20     13s] **WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
[07/15 18:00:20     13s] Set DBUPerIGU to M2 pitch 560.
[07/15 18:00:20     13s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 18:00:20     13s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 18:00:20     13s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 18:00:20     13s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 18:00:20     13s] LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec_HD' and library 'TECH_XH018_HD'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
[07/15 18:00:20     13s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[07/15 18:00:20     13s] **WARN: (IMPOAX-740):	Viarule 'ND_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
[07/15 18:00:20     13s] **WARN: (IMPOAX-740):	Viarule 'PD_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
[07/15 18:00:20     13s] Reading OA reference library 'D_CELLS_JI3V' ...
[07/15 18:00:20     14s] **WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
[07/15 18:00:20     14s] **WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEBUJI3VX8' from library 'D_CELLS_JI3V', shape with bounding box '11.46 -0.56 18.345 5.04' is found on layer 'MET5'. This will be ignored by tool.
[07/15 18:00:20     14s] **WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEBUJI3VX8'  as layer 'MET5' is not defined in Innovus database.
[07/15 18:00:20     14s] **WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
[07/15 18:00:20     14s] **WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEJI3V' from library 'D_CELLS_JI3V', shape with bounding box '0.28 -0.56 7.165 5.04' is found on layer 'MET5'. This will be ignored by tool.
[07/15 18:00:20     14s] **WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEJI3V'  as layer 'MET5' is not defined in Innovus database.
[07/15 18:00:20     14s] Reading OA reference library 'ASKA_DIG' ...
[07/15 18:00:21     14s] Reading OA reference library 'FEOADesignlib' ...
[07/15 18:00:21     14s] Loading view definition file from /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed/viewDefinition.tcl
[07/15 18:00:21     14s] Reading slow_liberty timing library '/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib' ...
[07/15 18:00:21     14s] Read 304 cells in library 'D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C' 
[07/15 18:00:21     14s] Reading fast_liberty timing library '/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C.lib' ...
[07/15 18:00:21     14s] Read 304 cells in library 'D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C' 
[07/15 18:00:21     14s] Ending "PreSetAnalysisView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=917.2M, current mem=868.0M)
[07/15 18:00:21     14s] *** End library_loading (cpu=0.01min, real=0.00min, mem=7.0M, fe_cpu=0.24min, fe_real=1.30min, fe_mem=1054.0M) ***
[07/15 18:00:21     14s] Reading EMH from OA ...
[07/15 18:00:21     14s] Created 304 new cells from 2 timing libraries.
[07/15 18:00:21     14s] 
[07/15 18:00:21     14s] *** Memory Usage v#1 (Current mem = 1053.980M, initial mem = 478.105M) ***
[07/15 18:00:21     14s] Set top cell to aska_dig.
[07/15 18:00:21     14s] Hooked 608 DB cells to tlib cells.
[07/15 18:00:21     14s] ** Removed 1 unused lib cells.
[07/15 18:00:21     14s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=879.6M, current mem=879.6M)
[07/15 18:00:21     14s] Starting recursive module instantiation check.
[07/15 18:00:21     14s] No recursion found.
[07/15 18:00:21     14s] Building hierarchical netlist for Cell aska_dig ...
[07/15 18:00:21     14s] *** Netlist is unique.
[07/15 18:00:21     14s] Setting Std. cell height to 4480 DBU (smallest netlist inst).
[07/15 18:00:21     14s] ** info: there are 607 modules.
[07/15 18:00:21     14s] ** info: there are 1218 stdCell insts.
[07/15 18:00:21     14s] 
[07/15 18:00:21     14s] *** Memory Usage v#1 (Current mem = 1102.406M, initial mem = 478.105M) ***
[07/15 18:00:21     14s] *info: set bottom ioPad orient R0
[07/15 18:00:21     14s] Start create_tracks
[07/15 18:00:21     14s] Loading preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed/inn_data/gui.pref.tcl ...
[07/15 18:00:21     14s] ##  Process: 180           (User Set)               
[07/15 18:00:21     14s] ##     Node: (not set)                           
[07/15 18:00:21     14s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/15 18:00:21     14s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[07/15 18:00:21     14s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/15 18:00:21     14s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[07/15 18:00:21     14s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[07/15 18:00:21     14s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[07/15 18:00:21     14s] Slack adjustment of -0 applied on <default> path group
[07/15 18:00:21     14s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[07/15 18:00:21     14s] Type 'man IMPOPT-3602' for more detail.
[07/15 18:00:21     14s] Effort level <high> specified for reg2reg path_group
[07/15 18:00:21     14s] Slack adjustment of -0 applied on reg2reg path_group
[07/15 18:00:21     14s] 
[07/15 18:00:21     14s] viaInitial starts at Mon Jul 15 18:00:21 2024
viaInitial ends at Mon Jul 15 18:00:21 2024
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
[07/15 18:00:21     14s] addRing command will ignore shorts while creating rings.
[07/15 18:00:21     14s] addRing command will disallow rings to go over rows.
[07/15 18:00:21     14s] addRing command will consider rows while creating rings.
[07/15 18:00:21     14s] The ring targets are set to core/block ring wires.
[07/15 18:00:21     14s] addStripe will allow jog to connect padcore ring and block ring.
[07/15 18:00:21     14s] 
[07/15 18:00:21     14s] Stripes will not extend to closest target.
[07/15 18:00:21     14s] When breaking rings, the power planner will consider the existence of blocks.
[07/15 18:00:21     14s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/15 18:00:21     14s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/15 18:00:21     14s] Stripes will not be created over regions without power planning wires.
[07/15 18:00:21     14s] Offset for stripe breaking is set to 0.
[07/15 18:00:21     14s] Stripes will stop at the boundary of the specified area.
[07/15 18:00:21     14s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/15 18:00:21     14s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:00:21     14s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:00:21     14s] Change floorplan default-technical-site to 'core_ji3v'.
[07/15 18:00:21     14s] Extraction setup Delayed 
[07/15 18:00:21     14s] *Info: initialize multi-corner CTS.
[07/15 18:00:21     14s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1153.8M, current mem=901.8M)
[07/15 18:00:21     14s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:00:21     14s] 
[07/15 18:00:21     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/15 18:00:21     14s] Summary for sequential cells identification: 
[07/15 18:00:21     14s]   Identified SBFF number: 33
[07/15 18:00:21     14s]   Identified MBFF number: 0
[07/15 18:00:21     14s]   Identified SB Latch number: 0
[07/15 18:00:21     14s]   Identified MB Latch number: 0
[07/15 18:00:21     14s]   Not identified SBFF number: 0
[07/15 18:00:21     14s]   Not identified MBFF number: 0
[07/15 18:00:21     14s]   Not identified SB Latch number: 0
[07/15 18:00:21     14s]   Not identified MB Latch number: 0
[07/15 18:00:21     14s]   Number of sequential cells which are not FFs: 43
[07/15 18:00:21     14s] Total number of combinational cells: 147
[07/15 18:00:21     14s] Total number of sequential cells: 76
[07/15 18:00:21     14s] Total number of tristate cells: 8
[07/15 18:00:21     14s] Total number of level shifter cells: 0
[07/15 18:00:21     14s] Total number of power gating cells: 0
[07/15 18:00:21     14s] Total number of isolation cells: 0
[07/15 18:00:21     14s] Total number of power switch cells: 0
[07/15 18:00:21     14s] Total number of pulse generator cells: 0
[07/15 18:00:21     14s] Total number of always on buffers: 0
[07/15 18:00:21     14s] Total number of retention cells: 0
[07/15 18:00:21     14s] Total number of physical cells: 72
[07/15 18:00:21     14s] List of usable buffers: BUJI3VX1 BUJI3VX0 BUJI3VX12 BUJI3VX16 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8
[07/15 18:00:21     14s] Total number of usable buffers: 9
[07/15 18:00:21     14s] List of unusable buffers:
[07/15 18:00:21     14s] Total number of unusable buffers: 0
[07/15 18:00:21     14s] List of usable inverters: INJI3VX1 INJI3VX0 INJI3VX12 INJI3VX16 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8
[07/15 18:00:21     14s] Total number of usable inverters: 9
[07/15 18:00:21     14s] List of unusable inverters:
[07/15 18:00:21     14s] Total number of unusable inverters: 0
[07/15 18:00:21     14s] List of identified usable delay cells: DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1 STEJI3VX1 STEJI3VX2 STEJI3VX3 STEJI3VX4
[07/15 18:00:21     14s] Total number of identified usable delay cells: 8
[07/15 18:00:21     14s] List of identified unusable delay cells:
[07/15 18:00:21     14s] Total number of identified unusable delay cells: 0
[07/15 18:00:21     14s] 
[07/15 18:00:21     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/15 18:00:21     14s] 
[07/15 18:00:21     14s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:00:21     14s] 
[07/15 18:00:21     14s] TimeStamp Deleting Cell Server End ...
[07/15 18:00:21     14s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1162.2M, current mem=1162.2M)
[07/15 18:00:21     14s] 
[07/15 18:00:21     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[07/15 18:00:21     14s] Summary for sequential cells identification: 
[07/15 18:00:21     14s]   Identified SBFF number: 33
[07/15 18:00:21     14s]   Identified MBFF number: 0
[07/15 18:00:21     14s]   Identified SB Latch number: 0
[07/15 18:00:21     14s]   Identified MB Latch number: 0
[07/15 18:00:21     14s]   Not identified SBFF number: 0
[07/15 18:00:21     14s]   Not identified MBFF number: 0
[07/15 18:00:21     14s]   Not identified SB Latch number: 0
[07/15 18:00:21     14s]   Not identified MB Latch number: 0
[07/15 18:00:21     14s]   Number of sequential cells which are not FFs: 43
[07/15 18:00:21     14s] 
[07/15 18:00:21     14s] Trim Metal Layers:
[07/15 18:00:21     14s]  Visiting view : slow_functional_mode
[07/15 18:00:21     14s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:00:21     14s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:00:21     14s]  Visiting view : fast_functional_mode
[07/15 18:00:21     14s]    : PowerDomain = none : Weighted F : unweighted  = 45.20 (1.000) with rcCorner = 1
[07/15 18:00:21     14s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:00:21     14s] 
[07/15 18:00:21     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[07/15 18:00:21     14s] 
[07/15 18:00:21     14s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:00:21     14s] 
[07/15 18:00:21     14s] TimeStamp Deleting Cell Server End ...
[07/15 18:00:21     14s] ---------- oaIn ----------
[07/15 18:00:21     14s] Reading physical information from OpenAccess database (FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed).
[07/15 18:00:22     14s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 18:00:22     14s] Set FPlanBox to (0 0 445200 241920)
[07/15 18:00:22     14s] Start create_tracks
[07/15 18:00:22     14s] No new Ext DEF rule to be processed.
[07/15 18:00:22     14s] Extracting standard cell pins and blockage ...... 
[07/15 18:00:22     14s] Pin and blockage extraction finished
[07/15 18:00:22     14s] routingBox: (0 0) (445200 241920)
[07/15 18:00:22     14s] coreBox:    (20160 20160) (425040 221760)
[07/15 18:00:22     14s] Un-suppress "**WARN ..." messages.
[07/15 18:00:22     14s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 18:00:22     14s] TIMER: oaIn total process: 0h 0m  0.09s cpu {0h 0m 1s elapsed} Memory = 3.0.
[07/15 18:00:22     15s] Set Default Input Pin Transition as 0.1 ps.
[07/15 18:00:22     15s] eee: readRCCornerMetaData, file read unsuccessful: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed/extraction/extractionMetaData.gz
[07/15 18:00:22     15s] Extraction setup Started 
[07/15 18:00:22     15s] 
[07/15 18:00:22     15s] Trim Metal Layers:
[07/15 18:00:22     15s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[07/15 18:00:22     15s] Reading Capacitance Table File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_max.capTbl ...
[07/15 18:00:22     15s] Process name: XH018.
[07/15 18:00:22     15s] Reading Capacitance Table File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_min.capTbl ...
[07/15 18:00:22     15s] Process name: XX018.
[07/15 18:00:22     15s] Importing multi-corner RC tables ... 
[07/15 18:00:22     15s] Summary of Active RC-Corners : 
[07/15 18:00:22     15s]  
[07/15 18:00:22     15s]  Analysis View: slow_functional_mode
[07/15 18:00:22     15s]     RC-Corner Name        : max_rc
[07/15 18:00:22     15s]     RC-Corner Index       : 0
[07/15 18:00:22     15s]     RC-Corner Temperature : 25 Celsius
[07/15 18:00:22     15s]     RC-Corner Cap Table   : '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_max.capTbl'
[07/15 18:00:22     15s]     RC-Corner PreRoute Res Factor         : 1
[07/15 18:00:22     15s]     RC-Corner PreRoute Cap Factor         : 1
[07/15 18:00:22     15s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/15 18:00:22     15s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/15 18:00:22     15s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/15 18:00:22     15s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/15 18:00:22     15s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/15 18:00:22     15s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/15 18:00:22     15s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/15 18:00:22     15s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/15 18:00:22     15s]  
[07/15 18:00:22     15s]  Analysis View: fast_functional_mode
[07/15 18:00:22     15s]     RC-Corner Name        : min_rc
[07/15 18:00:22     15s]     RC-Corner Index       : 1
[07/15 18:00:22     15s]     RC-Corner Temperature : 25 Celsius
[07/15 18:00:22     15s]     RC-Corner Cap Table   : '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_min.capTbl'
[07/15 18:00:22     15s]     RC-Corner PreRoute Res Factor         : 1
[07/15 18:00:22     15s]     RC-Corner PreRoute Cap Factor         : 1
[07/15 18:00:22     15s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/15 18:00:22     15s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/15 18:00:22     15s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/15 18:00:22     15s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/15 18:00:22     15s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/15 18:00:22     15s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/15 18:00:22     15s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/15 18:00:22     15s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/15 18:00:22     15s] 
[07/15 18:00:22     15s] Trim Metal Layers:
[07/15 18:00:22     15s] LayerId::1 widthSet size::4
[07/15 18:00:22     15s] LayerId::2 widthSet size::4
[07/15 18:00:22     15s] LayerId::3 widthSet size::4
[07/15 18:00:22     15s] LayerId::4 widthSet size::4
[07/15 18:00:22     15s] LayerId::5 widthSet size::4
[07/15 18:00:22     15s] LayerId::6 widthSet size::2
[07/15 18:00:22     15s] eee: readRCGridDensityData file read unsuccessful:extractionRCGridDensityData.gz
[07/15 18:00:22     15s] Restore PreRoute RC Grid data failed.LayerId::1 widthSet size::4
[07/15 18:00:22     15s] LayerId::2 widthSet size::4
[07/15 18:00:22     15s] LayerId::3 widthSet size::4
[07/15 18:00:22     15s] LayerId::4 widthSet size::4
[07/15 18:00:22     15s] LayerId::5 widthSet size::4
[07/15 18:00:22     15s] LayerId::6 widthSet size::2
[07/15 18:00:22     15s] Updating RC grid for preRoute extraction ...
[07/15 18:00:22     15s] eee: pegSigSF::1.070000
[07/15 18:00:22     15s] Initializing multi-corner capacitance tables ... 
[07/15 18:00:22     15s] Initializing multi-corner resistance tables ...
[07/15 18:00:22     15s] Loading rc congestion map /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed/aska_dig.congmap.gz ...
[07/15 18:00:22     15s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:00:22     15s] eee: l::2 avDens::0.128901 usedTrk::577.475452 availTrk::4480.000000 sigTrk::577.475452
[07/15 18:00:22     15s] eee: l::3 avDens::0.159154 usedTrk::598.418686 availTrk::3760.000000 sigTrk::598.418686
[07/15 18:00:22     15s] eee: l::4 avDens::0.017320 usedTrk::48.497031 availTrk::2800.000000 sigTrk::48.497031
[07/15 18:00:22     15s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:00:22     15s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:00:22     15s] {RT max_rc 0 4 4 0}
[07/15 18:00:22     15s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:00:22     15s] {RT max_rc 0 4 4 0}
[07/15 18:00:22     15s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:00:22     15s] Start generating vias ..
[07/15 18:00:22     15s] #create default rule from bind_ndr_rule rule=0x7fe5261c9870 0x7fe510948ff0
[07/15 18:00:22     15s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 18:00:22     15s] #Skip building auto via since it is not turned on.
[07/15 18:00:22     15s] Extracting standard cell pins and blockage ...... 
[07/15 18:00:22     15s] Pin and blockage extraction finished
[07/15 18:00:22     15s] Via generation completed.
[07/15 18:00:22     15s] % Begin Load power constraints ... (date=07/15 18:00:22, mem=1179.1M)
[07/15 18:00:22     15s] % End Load power constraints ... (date=07/15 18:00:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1185.6M, current mem=1185.6M)
[07/15 18:00:22     15s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:00:22     15s] Type 'man IMPCTE-290' for more detail.
[07/15 18:00:22     15s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:00:22     15s] Type 'man IMPCTE-290' for more detail.
[07/15 18:00:22     15s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:00:22     15s] Type 'man IMPCTE-290' for more detail.
[07/15 18:00:22     15s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:00:22     15s] Type 'man IMPCTE-290' for more detail.
[07/15 18:00:22     15s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:00:22     15s] Type 'man IMPCTE-290' for more detail.
[07/15 18:00:22     15s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:00:22     15s] Type 'man IMPCTE-290' for more detail.
[07/15 18:00:22     15s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:00:22     15s] Type 'man IMPCTE-290' for more detail.
[07/15 18:00:22     15s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:00:22     15s] Type 'man IMPCTE-290' for more detail.
[07/15 18:00:22     15s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:00:22     15s] Type 'man IMPCTE-290' for more detail.
[07/15 18:00:22     15s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:00:22     15s] Type 'man IMPCTE-290' for more detail.
[07/15 18:00:22     15s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:00:22     15s] Type 'man IMPCTE-290' for more detail.
[07/15 18:00:22     15s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:00:22     15s] Type 'man IMPCTE-290' for more detail.
[07/15 18:00:22     15s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:00:22     15s] Type 'man IMPCTE-290' for more detail.
[07/15 18:00:22     15s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:00:22     15s] Type 'man IMPCTE-290' for more detail.
[07/15 18:00:22     15s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:00:22     15s] Type 'man IMPCTE-290' for more detail.
[07/15 18:00:22     15s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:00:22     15s] Type 'man IMPCTE-290' for more detail.
[07/15 18:00:22     15s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:00:22     15s] Type 'man IMPCTE-290' for more detail.
[07/15 18:00:22     15s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:00:22     15s] Type 'man IMPCTE-290' for more detail.
[07/15 18:00:22     15s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:00:22     15s] Type 'man IMPCTE-290' for more detail.
[07/15 18:00:22     15s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:00:22     15s] Type 'man IMPCTE-290' for more detail.
[07/15 18:00:22     15s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[07/15 18:00:22     15s] To increase the message display limit, refer to the product command reference manual.
[07/15 18:00:22     15s] % Begin load AAE data ... (date=07/15 18:00:22, mem=1228.7M)
[07/15 18:00:23     15s] AAE DB initialization (MEM=1464.41 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/15 18:00:23     15s] % End load AAE data ... (date=07/15 18:00:23, total cpu=0:00:00.4, real=0:00:01.0, peak res=1234.1M, current mem=1234.1M)
[07/15 18:00:23     15s] Reading property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed/inn_data/aska_dig.prop
[07/15 18:00:23     15s] *** Completed restoreOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1468.4M) ***
[07/15 18:00:23     15s] 
[07/15 18:00:23     15s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/15 18:00:23     15s] Summary for sequential cells identification: 
[07/15 18:00:23     15s]   Identified SBFF number: 33
[07/15 18:00:23     15s]   Identified MBFF number: 0
[07/15 18:00:23     15s]   Identified SB Latch number: 0
[07/15 18:00:23     15s]   Identified MB Latch number: 0
[07/15 18:00:23     15s]   Not identified SBFF number: 0
[07/15 18:00:23     15s]   Not identified MBFF number: 0
[07/15 18:00:23     15s]   Not identified SB Latch number: 0
[07/15 18:00:23     15s]   Not identified MB Latch number: 0
[07/15 18:00:23     15s]   Number of sequential cells which are not FFs: 43
[07/15 18:00:23     15s] Total number of combinational cells: 147
[07/15 18:00:23     15s] Total number of sequential cells: 76
[07/15 18:00:23     15s] Total number of tristate cells: 8
[07/15 18:00:23     15s] Total number of level shifter cells: 0
[07/15 18:00:23     15s] Total number of power gating cells: 0
[07/15 18:00:23     15s] Total number of isolation cells: 0
[07/15 18:00:23     15s] Total number of power switch cells: 0
[07/15 18:00:23     15s] Total number of pulse generator cells: 0
[07/15 18:00:23     15s] Total number of always on buffers: 0
[07/15 18:00:23     15s] Total number of retention cells: 0
[07/15 18:00:23     15s] Total number of physical cells: 72
[07/15 18:00:23     15s] List of usable buffers: BUJI3VX1 BUJI3VX0 BUJI3VX12 BUJI3VX16 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8
[07/15 18:00:23     15s] Total number of usable buffers: 9
[07/15 18:00:23     15s] List of unusable buffers:
[07/15 18:00:23     15s] Total number of unusable buffers: 0
[07/15 18:00:23     15s] List of usable inverters: INJI3VX1 INJI3VX0 INJI3VX12 INJI3VX16 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8
[07/15 18:00:23     15s] Total number of usable inverters: 9
[07/15 18:00:23     15s] List of unusable inverters:
[07/15 18:00:23     15s] Total number of unusable inverters: 0
[07/15 18:00:23     15s] List of identified usable delay cells: DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1
[07/15 18:00:23     15s] Total number of identified usable delay cells: 4
[07/15 18:00:23     15s] List of identified unusable delay cells: STEJI3VX1 STEJI3VX2 STEJI3VX3 STEJI3VX4
[07/15 18:00:23     15s] Total number of identified unusable delay cells: 4
[07/15 18:00:23     15s] 
[07/15 18:00:23     15s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/15 18:00:23     15s] 
[07/15 18:00:23     15s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:00:23     15s] 
[07/15 18:00:23     15s] TimeStamp Deleting Cell Server End ...
[07/15 18:00:23     15s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
[07/15 18:00:23     15s] timing_enable_separate_device_slew_effect_sensitivities
[07/15 18:00:23     15s] Compressing special routes for OpenAccess db ...
[07/15 18:00:23     15s] 152 swires and 250 svias were compressed
[07/15 18:00:23     15s] 14 swires and 20 svias were decompressed from small or sparse groups
[07/15 18:00:23     15s] #% End load design ... (date=07/15 18:00:23, total cpu=0:00:02.5, real=0:00:03.0, peak res=1260.5M, current mem=1234.5M)
[07/15 18:00:23     15s] 
[07/15 18:00:23     15s] *** Summary of all messages that are not suppressed in this session:
[07/15 18:00:23     15s] Severity  ID               Count  Summary                                  
[07/15 18:00:23     15s] WARNING   IMPOPT-3602          1  The specified path group name %s is not ...
[07/15 18:00:23     15s] WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
[07/15 18:00:23     15s] WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
[07/15 18:00:23     15s] WARNING   IMPOAX-718           4  %s '%g' on %s %s is not aligned to manuf...
[07/15 18:00:23     15s] WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
[07/15 18:00:23     15s] WARNING   IMPOAX-740           2  Viarule '%s' specified in NonDefault Use...
[07/15 18:00:23     15s] WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
[07/15 18:00:23     15s] WARNING   IMPCTE-290         128  Could not locate cell %s in any library ...
[07/15 18:00:23     15s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[07/15 18:00:23     15s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[07/15 18:00:23     15s] *** Message Summary: 146 warning(s), 0 error(s)
[07/15 18:00:23     15s] 
[07/15 18:00:23     15s] <CMD> setDrawView fplan
[07/15 18:00:23     15s] <CMD> encMessage warning 1
[07/15 18:00:23     15s] <CMD> encMessage debug 0
[07/15 18:00:28     15s] <CMD> setDrawView place
[07/15 18:04:06     24s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[07/15 18:04:06     24s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 18:04:06     24s] <CMD> setEndCapMode -reset
[07/15 18:04:06     24s] <CMD> setEndCapMode -boundary_tap false
[07/15 18:04:06     24s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode true
[07/15 18:04:06     24s] <CMD> setNanoRouteMode -quiet -routeInsertDiodeForClockNets true
[07/15 18:04:06     24s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/15 18:04:06     24s] <CMD> setTieHiLoMode -reset
[07/15 18:04:06     24s] <CMD> setTieHiLoMode -cell {{LOGIC1JI3V LOGIC0JI3V}} -maxFanOut 10 -honorDontTouch false -createHierPort false
[07/15 18:04:14     24s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 18:04:14     24s] <CMD> setEndCapMode -reset
[07/15 18:04:14     24s] <CMD> setEndCapMode -boundary_tap false
[07/15 18:04:14     24s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/15 18:04:14     24s] <CMD> setTieHiLoMode -reset
[07/15 18:04:14     24s] <CMD> setTieHiLoMode -cell {{LOGIC1JI3V LOGIC0JI3V}} -maxFanOut 10 -honorDontTouch false -createHierPort false
[07/15 18:05:27     27s] 
[07/15 18:05:27     27s] Usage: source [-help] <file_name> [-quiet  | -verbose ] [-quiet  | -echo ]
[07/15 18:05:27     27s] 
[07/15 18:05:27     27s] **ERROR: (IMPTCM-48):	"xfab_CTS.cmd" is not a legal option for command "source". Either the current option or an option prior to it is not specified correctly.
  
[07/15 18:05:36     27s] <CMD> create_route_type -name LeafUnshield -bottom_preferred_layer 2 -top_preferred_layer 4
[07/15 18:05:36     27s] <CMD> set_ccopt_property -route_type LeafUnshield -net_type leaf
[07/15 18:05:36     27s] <CMD> create_route_type -name TrunkUnshield -bottom_preferred_layer 2 -top_preferred_layer 4
[07/15 18:05:36     27s] <CMD> set_ccopt_property -route_type TrunkUnshield -net_type trunk
[07/15 18:05:36     27s] <CMD> timeDesign -preCTS
[07/15 18:05:36     27s] #optDebug: fT-S <1 1 0 0 0>
[07/15 18:05:36     27s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:27.4/0:06:25.5 (0.1), mem = 1526.6M
[07/15 18:05:36     27s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1522.6M, EPOCH TIME: 1721081136.610467
[07/15 18:05:36     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:36     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:36     27s] All LLGs are deleted
[07/15 18:05:36     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:36     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:36     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1522.6M, EPOCH TIME: 1721081136.610611
[07/15 18:05:36     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1522.6M, EPOCH TIME: 1721081136.610672
[07/15 18:05:36     27s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1522.6M, EPOCH TIME: 1721081136.610728
[07/15 18:05:36     27s] Start to check current routing status for nets...
[07/15 18:05:36     27s] All nets are already routed correctly.
[07/15 18:05:36     27s] End to check current routing status for nets (mem=1522.6M)
[07/15 18:05:36     27s] Extraction called for design 'aska_dig' of instances=1218 and nets=1279 using extraction engine 'preRoute' .
[07/15 18:05:36     27s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:05:36     27s] RC Extraction called in multi-corner(2) mode.
[07/15 18:05:36     27s] RCMode: PreRoute
[07/15 18:05:36     27s]       RC Corner Indexes            0       1   
[07/15 18:05:36     27s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:05:36     27s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:05:36     27s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:05:36     27s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:05:36     27s] Shrink Factor                : 1.00000
[07/15 18:05:36     27s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:05:36     27s] Using capacitance table file ...
[07/15 18:05:36     27s] RC Grid backup saved.
[07/15 18:05:36     27s] 
[07/15 18:05:36     27s] Trim Metal Layers:
[07/15 18:05:36     27s] LayerId::1 widthSet size::4
[07/15 18:05:36     27s] LayerId::2 widthSet size::4
[07/15 18:05:36     27s] LayerId::3 widthSet size::4
[07/15 18:05:36     27s] LayerId::4 widthSet size::4
[07/15 18:05:36     27s] LayerId::5 widthSet size::4
[07/15 18:05:36     27s] LayerId::6 widthSet size::2
[07/15 18:05:36     27s] Skipped RC grid update for preRoute extraction.
[07/15 18:05:36     27s] eee: pegSigSF::1.070000
[07/15 18:05:36     27s] Initializing multi-corner capacitance tables ... 
[07/15 18:05:36     27s] Initializing multi-corner resistance tables ...
[07/15 18:05:36     27s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:05:36     27s] eee: l::2 avDens::0.128901 usedTrk::577.475452 availTrk::4480.000000 sigTrk::577.475452
[07/15 18:05:36     27s] eee: l::3 avDens::0.159154 usedTrk::598.418686 availTrk::3760.000000 sigTrk::598.418686
[07/15 18:05:36     27s] eee: l::4 avDens::0.017320 usedTrk::48.497031 availTrk::2800.000000 sigTrk::48.497031
[07/15 18:05:36     27s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:05:36     27s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:05:36     27s] {RT max_rc 0 4 4 0}
[07/15 18:05:36     27s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:05:36     27s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1530.605M)
[07/15 18:05:36     27s] Effort level <high> specified for reg2reg path_group
[07/15 18:05:36     27s] All LLGs are deleted
[07/15 18:05:36     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:36     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:36     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1551.9M, EPOCH TIME: 1721081136.721041
[07/15 18:05:36     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1551.9M, EPOCH TIME: 1721081136.721129
[07/15 18:05:36     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1551.9M, EPOCH TIME: 1721081136.721365
[07/15 18:05:36     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:36     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:36     27s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1551.9M, EPOCH TIME: 1721081136.721558
[07/15 18:05:36     27s] Max number of tech site patterns supported in site array is 256.
[07/15 18:05:36     27s] Core basic site is core_ji3v
[07/15 18:05:36     27s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1551.9M, EPOCH TIME: 1721081136.730300
[07/15 18:05:36     27s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7fe52a368288.
[07/15 18:05:36     27s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:05:36     27s] After signature check, allow fast init is false, keep pre-filter is false.
[07/15 18:05:36     27s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/15 18:05:36     27s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1680.0M, EPOCH TIME: 1721081136.732101
[07/15 18:05:36     27s] Use non-trimmed site array because memory saving is not enough.
[07/15 18:05:36     27s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:05:36     27s] SiteArray: use 176,128 bytes
[07/15 18:05:36     27s] SiteArray: current memory after site array memory allocation 1680.1M
[07/15 18:05:36     27s] SiteArray: FP blocked sites are writable
[07/15 18:05:36     27s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1680.1M, EPOCH TIME: 1721081136.732592
[07/15 18:05:36     27s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.002, MEM:1680.1M, EPOCH TIME: 1721081136.734161
[07/15 18:05:36     27s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:05:36     27s] Atter site array init, number of instance map data is 0.
[07/15 18:05:36     27s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:1680.1M, EPOCH TIME: 1721081136.734674
[07/15 18:05:36     27s] 
[07/15 18:05:36     27s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:36     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.014, MEM:1680.1M, EPOCH TIME: 1721081136.735077
[07/15 18:05:36     27s] All LLGs are deleted
[07/15 18:05:36     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:36     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:36     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1680.1M, EPOCH TIME: 1721081136.735498
[07/15 18:05:36     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1680.1M, EPOCH TIME: 1721081136.735557
[07/15 18:05:36     27s] Starting delay calculation for Setup views
[07/15 18:05:36     27s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:05:36     27s] #################################################################################
[07/15 18:05:36     27s] # Design Stage: PreRoute
[07/15 18:05:36     27s] # Design Name: aska_dig
[07/15 18:05:36     27s] # Design Mode: 180nm
[07/15 18:05:36     27s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:05:36     27s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:05:36     27s] # Signoff Settings: SI Off 
[07/15 18:05:36     27s] #################################################################################
[07/15 18:05:36     27s] Calculate delays in BcWc mode...
[07/15 18:05:36     27s] Topological Sorting (REAL = 0:00:00.0, MEM = 1740.2M, InitMEM = 1739.2M)
[07/15 18:05:36     27s] Start delay calculation (fullDC) (1 T). (MEM=1740.18)
[07/15 18:05:36     27s] Start AAE Lib Loading. (MEM=1751.69)
[07/15 18:05:36     27s] End AAE Lib Loading. (MEM=1789.85 CPU=0:00:00.0 Real=0:00:00.0)
[07/15 18:05:36     27s] End AAE Lib Interpolated Model. (MEM=1789.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:36     27s] Total number of fetched objects 1252
[07/15 18:05:36     27s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:36     27s] End delay calculation. (MEM=1898.78 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:05:36     27s] End delay calculation (fullDC). (MEM=1862.16 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:05:36     27s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1862.2M) ***
[07/15 18:05:37     27s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:27.9 mem=1862.2M)
[07/15 18:05:37     27s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.015  |  5.873  |  0.015  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:05:37     27s] All LLGs are deleted
[07/15 18:05:37     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1849.3M, EPOCH TIME: 1721081137.790027
[07/15 18:05:37     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1849.3M, EPOCH TIME: 1721081137.790108
[07/15 18:05:37     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1849.3M, EPOCH TIME: 1721081137.790300
[07/15 18:05:37     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     27s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1849.3M, EPOCH TIME: 1721081137.790497
[07/15 18:05:37     27s] Max number of tech site patterns supported in site array is 256.
[07/15 18:05:37     27s] Core basic site is core_ji3v
[07/15 18:05:37     27s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1849.3M, EPOCH TIME: 1721081137.799174
[07/15 18:05:37     27s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:05:37     27s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:05:37     27s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1849.3M, EPOCH TIME: 1721081137.799380
[07/15 18:05:37     27s] Fast DP-INIT is on for default
[07/15 18:05:37     27s] Atter site array init, number of instance map data is 0.
[07/15 18:05:37     27s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1849.3M, EPOCH TIME: 1721081137.799811
[07/15 18:05:37     27s] 
[07/15 18:05:37     27s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:37     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1849.3M, EPOCH TIME: 1721081137.800083
[07/15 18:05:37     27s] All LLGs are deleted
[07/15 18:05:37     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1849.3M, EPOCH TIME: 1721081137.800463
[07/15 18:05:37     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1849.3M, EPOCH TIME: 1721081137.800522
[07/15 18:05:37     27s] Density: 60.231%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 18:05:37     27s] All LLGs are deleted
[07/15 18:05:37     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1849.3M, EPOCH TIME: 1721081137.801730
[07/15 18:05:37     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1849.3M, EPOCH TIME: 1721081137.801792
[07/15 18:05:37     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1849.3M, EPOCH TIME: 1721081137.801975
[07/15 18:05:37     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     27s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1849.3M, EPOCH TIME: 1721081137.802102
[07/15 18:05:37     27s] Max number of tech site patterns supported in site array is 256.
[07/15 18:05:37     27s] Core basic site is core_ji3v
[07/15 18:05:37     27s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1849.3M, EPOCH TIME: 1721081137.810909
[07/15 18:05:37     27s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:05:37     27s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:05:37     27s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.000, MEM:1849.3M, EPOCH TIME: 1721081137.811171
[07/15 18:05:37     27s] Fast DP-INIT is on for default
[07/15 18:05:37     27s] Atter site array init, number of instance map data is 0.
[07/15 18:05:37     27s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.010, MEM:1849.3M, EPOCH TIME: 1721081137.811610
[07/15 18:05:37     27s] 
[07/15 18:05:37     27s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:37     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.010, MEM:1849.3M, EPOCH TIME: 1721081137.811871
[07/15 18:05:37     27s] All LLGs are deleted
[07/15 18:05:37     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1849.3M, EPOCH TIME: 1721081137.812225
[07/15 18:05:37     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1849.3M, EPOCH TIME: 1721081137.812283
[07/15 18:05:37     27s] Reported timing to dir ./timingReports
[07/15 18:05:37     27s] Total CPU time: 0.55 sec
[07/15 18:05:37     27s] Total Real time: 1.0 sec
[07/15 18:05:37     27s] Total Memory Usage: 1849.34375 Mbytes
[07/15 18:05:37     27s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:05:37     27s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.5/0:00:01.2 (0.4), totSession cpu/real = 0:00:28.0/0:06:26.7 (0.1), mem = 1849.3M
[07/15 18:05:37     27s] 
[07/15 18:05:37     27s] =============================================================================================
[07/15 18:05:37     27s]  Final TAT Report : timeDesign #1                                               21.18-s099_1
[07/15 18:05:37     27s] =============================================================================================
[07/15 18:05:37     27s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:05:37     27s] ---------------------------------------------------------------------------------------------
[07/15 18:05:37     27s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:37     27s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.5 % )     0:00:01.1 /  0:00:00.4    0.4
[07/15 18:05:37     27s] [ DrvReport              ]      1   0:00:00.7  (  57.9 % )     0:00:00.7 /  0:00:00.0    0.0
[07/15 18:05:37     27s] [ ExtractRC              ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:05:37     27s] [ TimingUpdate           ]      1   0:00:00.0  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:05:37     27s] [ FullDelayCalc          ]      1   0:00:00.3  (  21.2 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:05:37     27s] [ TimingReport           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:05:37     27s] [ GenerateReports        ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:05:37     27s] [ MISC                   ]          0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:05:37     27s] ---------------------------------------------------------------------------------------------
[07/15 18:05:37     27s]  timeDesign #1 TOTAL                0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:00.5    0.4
[07/15 18:05:37     27s] ---------------------------------------------------------------------------------------------
[07/15 18:05:37     27s] 
[07/15 18:05:37     27s] <CMD> timeDesign -preCTS -hold
[07/15 18:05:37     27s] *** timeDesign #2 [begin] : totSession cpu/real = 0:00:28.0/0:06:26.7 (0.1), mem = 1849.3M
[07/15 18:05:37     27s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1819.8M, EPOCH TIME: 1721081137.846277
[07/15 18:05:37     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     27s] All LLGs are deleted
[07/15 18:05:37     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1819.8M, EPOCH TIME: 1721081137.846373
[07/15 18:05:37     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1819.8M, EPOCH TIME: 1721081137.846442
[07/15 18:05:37     27s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1819.8M, EPOCH TIME: 1721081137.846503
[07/15 18:05:37     27s] Start to check current routing status for nets...
[07/15 18:05:37     27s] All nets are already routed correctly.
[07/15 18:05:37     27s] End to check current routing status for nets (mem=1819.8M)
[07/15 18:05:37     28s] Effort level <high> specified for reg2reg path_group
[07/15 18:05:37     28s] All LLGs are deleted
[07/15 18:05:37     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     28s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1836.4M, EPOCH TIME: 1721081137.886829
[07/15 18:05:37     28s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1836.4M, EPOCH TIME: 1721081137.886914
[07/15 18:05:37     28s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1836.4M, EPOCH TIME: 1721081137.887121
[07/15 18:05:37     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     28s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1836.4M, EPOCH TIME: 1721081137.887282
[07/15 18:05:37     28s] Max number of tech site patterns supported in site array is 256.
[07/15 18:05:37     28s] Core basic site is core_ji3v
[07/15 18:05:37     28s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1836.4M, EPOCH TIME: 1721081137.895842
[07/15 18:05:37     28s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:05:37     28s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:05:37     28s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1836.4M, EPOCH TIME: 1721081137.896042
[07/15 18:05:37     28s] Fast DP-INIT is on for default
[07/15 18:05:37     28s] Atter site array init, number of instance map data is 0.
[07/15 18:05:37     28s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1836.4M, EPOCH TIME: 1721081137.896460
[07/15 18:05:37     28s] 
[07/15 18:05:37     28s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:37     28s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1836.4M, EPOCH TIME: 1721081137.896727
[07/15 18:05:37     28s] All LLGs are deleted
[07/15 18:05:37     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:37     28s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1836.4M, EPOCH TIME: 1721081137.897088
[07/15 18:05:37     28s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1836.4M, EPOCH TIME: 1721081137.897146
[07/15 18:05:37     28s] OPTC: user 20.0
[07/15 18:05:37     28s] Starting delay calculation for Hold views
[07/15 18:05:37     28s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:05:37     28s] #################################################################################
[07/15 18:05:37     28s] # Design Stage: PreRoute
[07/15 18:05:37     28s] # Design Name: aska_dig
[07/15 18:05:37     28s] # Design Mode: 180nm
[07/15 18:05:37     28s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:05:37     28s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:05:37     28s] # Signoff Settings: SI Off 
[07/15 18:05:37     28s] #################################################################################
[07/15 18:05:37     28s] Calculate delays in BcWc mode...
[07/15 18:05:37     28s] Topological Sorting (REAL = 0:00:00.0, MEM = 1834.4M, InitMEM = 1834.4M)
[07/15 18:05:37     28s] Start delay calculation (fullDC) (1 T). (MEM=1834.41)
[07/15 18:05:37     28s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:05:37     28s] End AAE Lib Interpolated Model. (MEM=1845.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:38     28s] Total number of fetched objects 1252
[07/15 18:05:38     28s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:38     28s] End delay calculation. (MEM=1877.62 CPU=0:00:00.1 REAL=0:00:01.0)
[07/15 18:05:38     28s] End delay calculation (fullDC). (MEM=1877.62 CPU=0:00:00.1 REAL=0:00:01.0)
[07/15 18:05:38     28s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1877.6M) ***
[07/15 18:05:38     28s] Turning on fast DC mode.
[07/15 18:05:38     28s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:28.3 mem=1877.6M)
[07/15 18:05:38     28s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.178  | -0.228  | -2.178  |
|           TNS (ns):|-240.217 | -27.688 |-212.529 |
|    Violating Paths:|   473   |   172   |   301   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:05:38     28s] All LLGs are deleted
[07/15 18:05:38     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1847.6M, EPOCH TIME: 1721081138.178289
[07/15 18:05:38     28s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1847.6M, EPOCH TIME: 1721081138.178380
[07/15 18:05:38     28s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1847.6M, EPOCH TIME: 1721081138.178588
[07/15 18:05:38     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1847.6M, EPOCH TIME: 1721081138.178763
[07/15 18:05:38     28s] Max number of tech site patterns supported in site array is 256.
[07/15 18:05:38     28s] Core basic site is core_ji3v
[07/15 18:05:38     28s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1847.6M, EPOCH TIME: 1721081138.187334
[07/15 18:05:38     28s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:05:38     28s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:05:38     28s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1847.6M, EPOCH TIME: 1721081138.187602
[07/15 18:05:38     28s] Fast DP-INIT is on for default
[07/15 18:05:38     28s] Atter site array init, number of instance map data is 0.
[07/15 18:05:38     28s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1847.6M, EPOCH TIME: 1721081138.188042
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:38     28s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1847.6M, EPOCH TIME: 1721081138.188308
[07/15 18:05:38     28s] All LLGs are deleted
[07/15 18:05:38     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1847.6M, EPOCH TIME: 1721081138.188686
[07/15 18:05:38     28s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1847.6M, EPOCH TIME: 1721081138.188747
[07/15 18:05:38     28s] Density: 60.231%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 18:05:38     28s] All LLGs are deleted
[07/15 18:05:38     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1847.6M, EPOCH TIME: 1721081138.189929
[07/15 18:05:38     28s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1847.6M, EPOCH TIME: 1721081138.189993
[07/15 18:05:38     28s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1847.6M, EPOCH TIME: 1721081138.190176
[07/15 18:05:38     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1847.6M, EPOCH TIME: 1721081138.190302
[07/15 18:05:38     28s] Max number of tech site patterns supported in site array is 256.
[07/15 18:05:38     28s] Core basic site is core_ji3v
[07/15 18:05:38     28s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1847.6M, EPOCH TIME: 1721081138.198666
[07/15 18:05:38     28s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:05:38     28s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:05:38     28s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1847.6M, EPOCH TIME: 1721081138.198846
[07/15 18:05:38     28s] Fast DP-INIT is on for default
[07/15 18:05:38     28s] Atter site array init, number of instance map data is 0.
[07/15 18:05:38     28s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1847.6M, EPOCH TIME: 1721081138.199249
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:38     28s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1847.6M, EPOCH TIME: 1721081138.199518
[07/15 18:05:38     28s] All LLGs are deleted
[07/15 18:05:38     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1847.6M, EPOCH TIME: 1721081138.199869
[07/15 18:05:38     28s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1847.6M, EPOCH TIME: 1721081138.199927
[07/15 18:05:38     28s] Reported timing to dir ./timingReports
[07/15 18:05:38     28s] Total CPU time: 0.4 sec
[07/15 18:05:38     28s] Total Real time: 1.0 sec
[07/15 18:05:38     28s] Total Memory Usage: 1810.121094 Mbytes
[07/15 18:05:38     28s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:28.4/0:06:27.1 (0.1), mem = 1810.1M
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s] =============================================================================================
[07/15 18:05:38     28s]  Final TAT Report : timeDesign #2                                               21.18-s099_1
[07/15 18:05:38     28s] =============================================================================================
[07/15 18:05:38     28s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:05:38     28s] ---------------------------------------------------------------------------------------------
[07/15 18:05:38     28s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:38     28s] [ OptSummaryReport       ]      1   0:00:00.0  (   9.2 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:05:38     28s] [ TimingUpdate           ]      1   0:00:00.1  (  21.8 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:05:38     28s] [ FullDelayCalc          ]      1   0:00:00.2  (  38.3 % )     0:00:00.2 /  0:00:00.1    1.0
[07/15 18:05:38     28s] [ TimingReport           ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:05:38     28s] [ GenerateReports        ]      1   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:05:38     28s] [ MISC                   ]          0:00:00.1  (  21.5 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:05:38     28s] ---------------------------------------------------------------------------------------------
[07/15 18:05:38     28s]  timeDesign #2 TOTAL                0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[07/15 18:05:38     28s] ---------------------------------------------------------------------------------------------
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s] <CMD> delete_ccopt_clock_tree_spec
[07/15 18:05:38     28s] <CMD> create_ccopt_clock_tree_spec -file output/ccopt.spec
[07/15 18:05:38     28s] Creating clock tree spec for modes (timing configs): functional_mode
[07/15 18:05:38     28s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:05:38     28s] Summary for sequential cells identification: 
[07/15 18:05:38     28s]   Identified SBFF number: 33
[07/15 18:05:38     28s]   Identified MBFF number: 0
[07/15 18:05:38     28s]   Identified SB Latch number: 0
[07/15 18:05:38     28s]   Identified MB Latch number: 0
[07/15 18:05:38     28s]   Not identified SBFF number: 0
[07/15 18:05:38     28s]   Not identified MBFF number: 0
[07/15 18:05:38     28s]   Not identified SB Latch number: 0
[07/15 18:05:38     28s]   Not identified MB Latch number: 0
[07/15 18:05:38     28s]   Number of sequential cells which are not FFs: 43
[07/15 18:05:38     28s]  Visiting view : slow_functional_mode
[07/15 18:05:38     28s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:05:38     28s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:05:38     28s]  Visiting view : fast_functional_mode
[07/15 18:05:38     28s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:05:38     28s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:05:38     28s] TLC MultiMap info (StdDelay):
[07/15 18:05:38     28s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:05:38     28s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:05:38     28s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:05:38     28s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:05:38     28s]  Setting StdDelay to: 91ps
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:05:38     28s] Reset timing graph...
[07/15 18:05:38     28s] Ignoring AAE DB Resetting ...
[07/15 18:05:38     28s] Reset timing graph done.
[07/15 18:05:38     28s] Ignoring AAE DB Resetting ...
[07/15 18:05:38     28s] Analyzing clock structure...
[07/15 18:05:38     28s] Analyzing clock structure done.
[07/15 18:05:38     28s] Reset timing graph...
[07/15 18:05:38     28s] Ignoring AAE DB Resetting ...
[07/15 18:05:38     28s] Reset timing graph done.
[07/15 18:05:38     28s] Wrote: output/ccopt.spec
[07/15 18:05:38     28s] <CMD> get_ccopt_clock_trees
[07/15 18:05:38     28s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[07/15 18:05:38     28s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin SPI_Clk true
[07/15 18:05:38     28s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[07/15 18:05:38     28s] <CMD> create_ccopt_clock_tree -name SPI_CLK -source SPI_Clk -no_skew_group
[07/15 18:05:38     28s] Extracting original clock gating for SPI_CLK...
[07/15 18:05:38     28s]   clock_tree SPI_CLK contains 46 sinks and 0 clock gates.
[07/15 18:05:38     28s] Extracting original clock gating for SPI_CLK done.
[07/15 18:05:38     28s] <CMD> set_ccopt_property source_driver -clock_tree SPI_CLK {BUJI3VX16/A BUJI3VX16/Q}
[07/15 18:05:38     28s] <CMD> set_ccopt_property clock_period -pin SPI_Clk 20
[07/15 18:05:38     28s] <CMD> create_ccopt_clock_tree -name CLK -source clk -no_skew_group
[07/15 18:05:38     28s] Extracting original clock gating for CLK...
[07/15 18:05:38     28s]   clock_tree CLK contains 322 sinks and 0 clock gates.
[07/15 18:05:38     28s] Extracting original clock gating for CLK done.
[07/15 18:05:38     28s] <CMD> set_ccopt_property source_driver -clock_tree CLK {BUJI3VX16/A BUJI3VX16/Q}
[07/15 18:05:38     28s] <CMD> set_ccopt_property clock_period -pin clk 20
[07/15 18:05:38     28s] <CMD> set_ccopt_property timing_connectivity_info {}
[07/15 18:05:38     28s] <CMD> create_ccopt_skew_group -name CLK/functional_mode -sources clk -auto_sinks
[07/15 18:05:38     28s] The skew group CLK/functional_mode was created. It contains 322 sinks and 1 sources.
[07/15 18:05:38     28s] <CMD> set_ccopt_property include_source_latency -skew_group CLK/functional_mode true
[07/15 18:05:38     28s] <CMD> set_ccopt_property target_insertion_delay -skew_group CLK/functional_mode 2.000
[07/15 18:05:38     28s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group CLK/functional_mode CLK
[07/15 18:05:38     28s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group CLK/functional_mode functional_mode
[07/15 18:05:38     28s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group CLK/functional_mode {slow_corner fast_corner}
[07/15 18:05:38     28s] <CMD> create_ccopt_skew_group -name SPI_CLK/functional_mode -sources SPI_Clk -auto_sinks
[07/15 18:05:38     28s] The skew group SPI_CLK/functional_mode was created. It contains 46 sinks and 1 sources.
[07/15 18:05:38     28s] <CMD> set_ccopt_property include_source_latency -skew_group SPI_CLK/functional_mode true
[07/15 18:05:38     28s] <CMD> set_ccopt_property target_insertion_delay -skew_group SPI_CLK/functional_mode 2.000
[07/15 18:05:38     28s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group SPI_CLK/functional_mode SPI_CLK
[07/15 18:05:38     28s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group SPI_CLK/functional_mode functional_mode
[07/15 18:05:38     28s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group SPI_CLK/functional_mode {slow_corner fast_corner}
[07/15 18:05:38     28s] <CMD> check_ccopt_clock_tree_convergence
[07/15 18:05:38     28s] Checking clock tree convergence...
[07/15 18:05:38     28s] Checking clock tree convergence done.
[07/15 18:05:38     28s] <CMD> get_ccopt_property auto_design_state_for_ilms
[07/15 18:05:38     28s] <CMD> set_ccopt_property allow_resize_of_dont_touch_cells false
[07/15 18:05:38     28s] **WARN: (IMPCCOPT-2033):	The property allow_resize_of_dont_touch_cells is obsolete. The value is not stored, and setting the value has no effect.
[07/15 18:05:38     28s] Remove references to this property from any scripts.
[07/15 18:05:38     28s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[07/15 18:05:38     28s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[07/15 18:05:38     28s] <CMD> ccopt_design -cts
[07/15 18:05:38     28s] #% Begin ccopt_design (date=07/15 18:05:38, mem=1375.5M)
[07/15 18:05:38     28s] Turning off fast DC mode.
[07/15 18:05:38     28s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:00:28.5/0:06:27.2 (0.1), mem = 1811.0M
[07/15 18:05:38     28s] Runtime...
[07/15 18:05:38     28s] **INFO: User's settings:
[07/15 18:05:38     28s] setNanoRouteMode -droutePostRouteSpreadWire         1
[07/15 18:05:38     28s] setNanoRouteMode -droutePostRouteWidenWireRule      virtuosoDefaultSetup
[07/15 18:05:38     28s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[07/15 18:05:38     28s] setNanoRouteMode -extractThirdPartyCompatible       false
[07/15 18:05:38     28s] setNanoRouteMode -grouteExpTdStdDelay               91
[07/15 18:05:38     28s] setNanoRouteMode -routeInsertAntennaDiode           true
[07/15 18:05:38     28s] setNanoRouteMode -routeInsertDiodeForClockNets      true
[07/15 18:05:38     28s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[07/15 18:05:38     28s] setNanoRouteMode -timingEngine                      {}
[07/15 18:05:38     28s] setDesignMode -process                              180
[07/15 18:05:38     28s] setExtractRCMode -coupling_c_th                     3
[07/15 18:05:38     28s] setExtractRCMode -engine                            preRoute
[07/15 18:05:38     28s] setExtractRCMode -relative_c_th                     0.03
[07/15 18:05:38     28s] setExtractRCMode -total_c_th                        5
[07/15 18:05:38     28s] setDelayCalMode -enable_high_fanout                 true
[07/15 18:05:38     28s] setDelayCalMode -engine                             aae
[07/15 18:05:38     28s] setDelayCalMode -ignoreNetLoad                      false
[07/15 18:05:38     28s] setDelayCalMode -socv_accuracy_mode                 low
[07/15 18:05:38     28s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[07/15 18:05:38     28s] setRouteMode -earlyGlobalMaxRouteLayer              4
[07/15 18:05:38     28s] setRouteMode -earlyGlobalMinRouteLayer              2
[07/15 18:05:38     28s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[07/15 18:05:38     28s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[07/15 18:05:38     28s] Set place::cacheFPlanSiteMark to 1
[07/15 18:05:38     28s] CCOpt::Phase::Initialization...
[07/15 18:05:38     28s] Check Prerequisites...
[07/15 18:05:38     28s] Leaving CCOpt scope - CheckPlace...
[07/15 18:05:38     28s] OPERPROF: Starting checkPlace at level 1, MEM:1811.0M, EPOCH TIME: 1721081138.364684
[07/15 18:05:38     28s] Processing tracks to init pin-track alignment.
[07/15 18:05:38     28s] z: 2, totalTracks: 1
[07/15 18:05:38     28s] z: 4, totalTracks: 1
[07/15 18:05:38     28s] z: 6, totalTracks: 1
[07/15 18:05:38     28s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:38     28s] All LLGs are deleted
[07/15 18:05:38     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1811.0M, EPOCH TIME: 1721081138.366389
[07/15 18:05:38     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1811.0M, EPOCH TIME: 1721081138.366474
[07/15 18:05:38     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1811.0M, EPOCH TIME: 1721081138.366541
[07/15 18:05:38     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1811.0M, EPOCH TIME: 1721081138.366713
[07/15 18:05:38     28s] Max number of tech site patterns supported in site array is 256.
[07/15 18:05:38     28s] Core basic site is core_ji3v
[07/15 18:05:38     28s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1811.0M, EPOCH TIME: 1721081138.366820
[07/15 18:05:38     28s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:05:38     28s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:05:38     28s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1811.0M, EPOCH TIME: 1721081138.367078
[07/15 18:05:38     28s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:05:38     28s] SiteArray: use 176,128 bytes
[07/15 18:05:38     28s] SiteArray: current memory after site array memory allocation 1811.0M
[07/15 18:05:38     28s] SiteArray: FP blocked sites are writable
[07/15 18:05:38     28s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:05:38     28s] Atter site array init, number of instance map data is 0.
[07/15 18:05:38     28s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:1811.0M, EPOCH TIME: 1721081138.367693
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:38     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.001, MEM:1811.0M, EPOCH TIME: 1721081138.367857
[07/15 18:05:38     28s] Begin checking placement ... (start mem=1811.0M, init mem=1811.0M)
[07/15 18:05:38     28s] Begin checking exclusive groups violation ...
[07/15 18:05:38     28s] There are 0 groups to check, max #box is 0, total #box is 0
[07/15 18:05:38     28s] Finished checking exclusive groups violations. Found 0 Vio.
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s] Running CheckPlace using 1 thread in normal mode...
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s] ...checkPlace normal is done!
[07/15 18:05:38     28s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1811.0M, EPOCH TIME: 1721081138.373863
[07/15 18:05:38     28s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1811.0M, EPOCH TIME: 1721081138.374298
[07/15 18:05:38     28s] *info: Placed = 1218          
[07/15 18:05:38     28s] *info: Unplaced = 0           
[07/15 18:05:38     28s] Placement Density:60.23%(49162/81624)
[07/15 18:05:38     28s] Placement Density (including fixed std cells):60.23%(49162/81624)
[07/15 18:05:38     28s] All LLGs are deleted
[07/15 18:05:38     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1218).
[07/15 18:05:38     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1811.0M, EPOCH TIME: 1721081138.374654
[07/15 18:05:38     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1811.0M, EPOCH TIME: 1721081138.374719
[07/15 18:05:38     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1811.0M)
[07/15 18:05:38     28s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.010, MEM:1811.0M, EPOCH TIME: 1721081138.375083
[07/15 18:05:38     28s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:38     28s] Innovus will update I/O latencies
[07/15 18:05:38     28s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:38     28s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:38     28s] Info: 1 threads available for lower-level modules during optimization.
[07/15 18:05:38     28s] Executing ccopt post-processing.
[07/15 18:05:38     28s] Synthesizing clock trees with CCOpt...
[07/15 18:05:38     28s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:28.5/0:06:27.3 (0.1), mem = 1811.0M
[07/15 18:05:38     28s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/15 18:05:38     28s] CCOpt::Phase::PreparingToBalance...
[07/15 18:05:38     28s] Leaving CCOpt scope - Initializing power interface...
[07/15 18:05:38     28s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s] Positive (advancing) pin insertion delays
[07/15 18:05:38     28s] =========================================
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s] Found 0 advancing pin insertion delay (0.000% of 368 clock tree sinks)
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s] Negative (delaying) pin insertion delays
[07/15 18:05:38     28s] ========================================
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s] Found 0 delaying pin insertion delay (0.000% of 368 clock tree sinks)
[07/15 18:05:38     28s] Notify start of optimization...
[07/15 18:05:38     28s] Notify start of optimization done.
[07/15 18:05:38     28s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[07/15 18:05:38     28s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1811.0M, EPOCH TIME: 1721081138.378475
[07/15 18:05:38     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] All LLGs are deleted
[07/15 18:05:38     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1811.0M, EPOCH TIME: 1721081138.378547
[07/15 18:05:38     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1811.0M, EPOCH TIME: 1721081138.378589
[07/15 18:05:38     28s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1811.0M, EPOCH TIME: 1721081138.378682
[07/15 18:05:38     28s] ### Creating LA Mngr. totSessionCpu=0:00:28.5 mem=1811.0M
[07/15 18:05:38     28s] ### Creating LA Mngr, finished. totSessionCpu=0:00:28.5 mem=1811.0M
[07/15 18:05:38     28s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1810.99 MB )
[07/15 18:05:38     28s] (I)      ============================ Layers =============================
[07/15 18:05:38     28s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:38     28s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:05:38     28s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:38     28s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:05:38     28s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:05:38     28s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:05:38     28s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:05:38     28s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:05:38     28s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:05:38     28s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:05:38     28s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:05:38     28s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:05:38     28s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:05:38     28s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:05:38     28s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:05:38     28s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:38     28s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:05:38     28s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:05:38     28s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:05:38     28s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:05:38     28s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:05:38     28s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:05:38     28s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:05:38     28s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:05:38     28s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:05:38     28s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:05:38     28s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:05:38     28s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:05:38     28s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:05:38     28s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:05:38     28s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:05:38     28s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:05:38     28s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:05:38     28s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:05:38     28s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:05:38     28s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:05:38     28s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:05:38     28s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:05:38     28s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:05:38     28s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:05:38     28s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:05:38     28s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:05:38     28s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:05:38     28s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:05:38     28s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:05:38     28s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:05:38     28s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:05:38     28s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:05:38     28s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:05:38     28s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:05:38     28s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:05:38     28s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:05:38     28s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:05:38     28s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:05:38     28s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:05:38     28s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:05:38     28s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:05:38     28s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:05:38     28s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:05:38     28s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:05:38     28s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:05:38     28s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:05:38     28s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:05:38     28s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:05:38     28s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:05:38     28s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:05:38     28s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:05:38     28s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:05:38     28s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:05:38     28s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:05:38     28s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:05:38     28s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:05:38     28s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:05:38     28s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:05:38     28s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:05:38     28s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:05:38     28s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:05:38     28s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:05:38     28s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:05:38     28s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:38     28s] (I)      Started Import and model ( Curr Mem: 1810.99 MB )
[07/15 18:05:38     28s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:38     28s] (I)      == Non-default Options ==
[07/15 18:05:38     28s] (I)      Maximum routing layer                              : 4
[07/15 18:05:38     28s] (I)      Number of threads                                  : 1
[07/15 18:05:38     28s] (I)      Method to set GCell size                           : row
[07/15 18:05:38     28s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:05:38     28s] (I)      Use row-based GCell size
[07/15 18:05:38     28s] (I)      Use row-based GCell align
[07/15 18:05:38     28s] (I)      layer 0 area = 202000
[07/15 18:05:38     28s] (I)      layer 1 area = 202000
[07/15 18:05:38     28s] (I)      layer 2 area = 202000
[07/15 18:05:38     28s] (I)      layer 3 area = 202000
[07/15 18:05:38     28s] (I)      GCell unit size   : 4480
[07/15 18:05:38     28s] (I)      GCell multiplier  : 1
[07/15 18:05:38     28s] (I)      GCell row height  : 4480
[07/15 18:05:38     28s] (I)      Actual row height : 4480
[07/15 18:05:38     28s] (I)      GCell align ref   : 20160 20160
[07/15 18:05:38     28s] [NR-eGR] Track table information for default rule: 
[07/15 18:05:38     28s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:05:38     28s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:05:38     28s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:05:38     28s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:05:38     28s] [NR-eGR] METTP has single uniform track structure
[07/15 18:05:38     28s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:05:38     28s] (I)      ================= Default via ==================
[07/15 18:05:38     28s] (I)      +---+--------------------+---------------------+
[07/15 18:05:38     28s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:05:38     28s] (I)      +---+--------------------+---------------------+
[07/15 18:05:38     28s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:05:38     28s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:05:38     28s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:05:38     28s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:05:38     28s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:05:38     28s] (I)      +---+--------------------+---------------------+
[07/15 18:05:38     28s] [NR-eGR] Read 260 PG shapes
[07/15 18:05:38     28s] [NR-eGR] Read 0 clock shapes
[07/15 18:05:38     28s] [NR-eGR] Read 0 other shapes
[07/15 18:05:38     28s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:05:38     28s] [NR-eGR] #Instance Blockages : 0
[07/15 18:05:38     28s] [NR-eGR] #PG Blockages       : 260
[07/15 18:05:38     28s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:05:38     28s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:05:38     28s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:05:38     28s] [NR-eGR] #Other Blockages    : 0
[07/15 18:05:38     28s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:05:38     28s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:05:38     28s] [NR-eGR] Read 1252 nets ( ignored 0 )
[07/15 18:05:38     28s] (I)      early_global_route_priority property id does not exist.
[07/15 18:05:38     28s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:05:38     28s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:05:38     28s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:05:38     28s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:05:38     28s] (I)      Number of ignored nets                =      0
[07/15 18:05:38     28s] (I)      Number of connected nets              =      0
[07/15 18:05:38     28s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:05:38     28s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:05:38     28s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:05:38     28s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:05:38     28s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:05:38     28s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:05:38     28s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:05:38     28s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:05:38     28s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:05:38     28s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:05:38     28s] (I)      Ndr track 0 does not exist
[07/15 18:05:38     28s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:05:38     28s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:05:38     28s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:05:38     28s] (I)      Site width          :   560  (dbu)
[07/15 18:05:38     28s] (I)      Row height          :  4480  (dbu)
[07/15 18:05:38     28s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:05:38     28s] (I)      GCell width         :  4480  (dbu)
[07/15 18:05:38     28s] (I)      GCell height        :  4480  (dbu)
[07/15 18:05:38     28s] (I)      Grid                :    99    54     4
[07/15 18:05:38     28s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:05:38     28s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:05:38     28s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:05:38     28s] (I)      Default wire width  :   230   280   280   280
[07/15 18:05:38     28s] (I)      Default wire space  :   230   280   280   280
[07/15 18:05:38     28s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:05:38     28s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:05:38     28s] (I)      First track coord   :   280   280   280   280
[07/15 18:05:38     28s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:05:38     28s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:05:38     28s] (I)      Num of masks        :     1     1     1     1
[07/15 18:05:38     28s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:05:38     28s] (I)      --------------------------------------------------------
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s] [NR-eGR] ============ Routing rule table ============
[07/15 18:05:38     28s] [NR-eGR] Rule id: 0  Nets: 1252
[07/15 18:05:38     28s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:05:38     28s] (I)                    Layer    2    3    4 
[07/15 18:05:38     28s] (I)                    Pitch  560  560  560 
[07/15 18:05:38     28s] (I)             #Used tracks    1    1    1 
[07/15 18:05:38     28s] (I)       #Fully used tracks    1    1    1 
[07/15 18:05:38     28s] [NR-eGR] ========================================
[07/15 18:05:38     28s] [NR-eGR] 
[07/15 18:05:38     28s] (I)      =============== Blocked Tracks ===============
[07/15 18:05:38     28s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:38     28s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:05:38     28s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:38     28s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:05:38     28s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:05:38     28s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:05:38     28s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:05:38     28s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:38     28s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1810.99 MB )
[07/15 18:05:38     28s] (I)      Reset routing kernel
[07/15 18:05:38     28s] (I)      Started Global Routing ( Curr Mem: 1810.99 MB )
[07/15 18:05:38     28s] (I)      totalPins=4862  totalGlobalPin=4761 (97.92%)
[07/15 18:05:38     28s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:05:38     28s] [NR-eGR] Layer group 1: route 1252 net(s) in layer range [2, 4]
[07/15 18:05:38     28s] (I)      
[07/15 18:05:38     28s] (I)      ============  Phase 1a Route ============
[07/15 18:05:38     28s] (I)      Usage: 11027 = (5838 H, 5189 V) = (13.65% H, 6.50% V) = (2.615e+04um H, 2.325e+04um V)
[07/15 18:05:38     28s] (I)      
[07/15 18:05:38     28s] (I)      ============  Phase 1b Route ============
[07/15 18:05:38     28s] (I)      Usage: 11027 = (5838 H, 5189 V) = (13.65% H, 6.50% V) = (2.615e+04um H, 2.325e+04um V)
[07/15 18:05:38     28s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.940096e+04um
[07/15 18:05:38     28s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:05:38     28s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:05:38     28s] (I)      
[07/15 18:05:38     28s] (I)      ============  Phase 1c Route ============
[07/15 18:05:38     28s] (I)      Usage: 11027 = (5838 H, 5189 V) = (13.65% H, 6.50% V) = (2.615e+04um H, 2.325e+04um V)
[07/15 18:05:38     28s] (I)      
[07/15 18:05:38     28s] (I)      ============  Phase 1d Route ============
[07/15 18:05:38     28s] (I)      Usage: 11027 = (5838 H, 5189 V) = (13.65% H, 6.50% V) = (2.615e+04um H, 2.325e+04um V)
[07/15 18:05:38     28s] (I)      
[07/15 18:05:38     28s] (I)      ============  Phase 1e Route ============
[07/15 18:05:38     28s] (I)      Usage: 11027 = (5838 H, 5189 V) = (13.65% H, 6.50% V) = (2.615e+04um H, 2.325e+04um V)
[07/15 18:05:38     28s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.940096e+04um
[07/15 18:05:38     28s] (I)      
[07/15 18:05:38     28s] (I)      ============  Phase 1l Route ============
[07/15 18:05:38     28s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:05:38     28s] (I)      Layer  2:      36109      6701         9        4016       37960    ( 9.57%) 
[07/15 18:05:38     28s] (I)      Layer  3:      42336      5900         0           0       42336    ( 0.00%) 
[07/15 18:05:38     28s] (I)      Layer  4:      42135       425         0           0       41976    ( 0.00%) 
[07/15 18:05:38     28s] (I)      Total:        120580     13026         9        4016      122272    ( 3.18%) 
[07/15 18:05:38     28s] (I)      
[07/15 18:05:38     28s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:05:38     28s] [NR-eGR]                        OverCon            
[07/15 18:05:38     28s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:05:38     28s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:05:38     28s] [NR-eGR] ----------------------------------------------
[07/15 18:05:38     28s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:38     28s] [NR-eGR]    MET2 ( 2)         9( 0.19%)   ( 0.19%) 
[07/15 18:05:38     28s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:38     28s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:38     28s] [NR-eGR] ----------------------------------------------
[07/15 18:05:38     28s] [NR-eGR]        Total         9( 0.06%)   ( 0.06%) 
[07/15 18:05:38     28s] [NR-eGR] 
[07/15 18:05:38     28s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1818.99 MB )
[07/15 18:05:38     28s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:05:38     28s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:05:38     28s] (I)      ============= Track Assignment ============
[07/15 18:05:38     28s] (I)      Started Track Assignment (1T) ( Curr Mem: 1818.99 MB )
[07/15 18:05:38     28s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:05:38     28s] (I)      Run Multi-thread track assignment
[07/15 18:05:38     28s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1818.99 MB )
[07/15 18:05:38     28s] (I)      Started Export ( Curr Mem: 1818.99 MB )
[07/15 18:05:38     28s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:05:38     28s] [NR-eGR] -----------------------------------
[07/15 18:05:38     28s] [NR-eGR]  MET1    (1H)             0   4782 
[07/15 18:05:38     28s] [NR-eGR]  MET2    (2V)         23165   6760 
[07/15 18:05:38     28s] [NR-eGR]  MET3    (3H)         26786    310 
[07/15 18:05:38     28s] [NR-eGR]  MET4    (4V)          2142      0 
[07/15 18:05:38     28s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:05:38     28s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:05:38     28s] [NR-eGR] -----------------------------------
[07/15 18:05:38     28s] [NR-eGR]          Total        52094  11852 
[07/15 18:05:38     28s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:38     28s] [NR-eGR] Total half perimeter of net bounding box: 41821um
[07/15 18:05:38     28s] [NR-eGR] Total length: 52094um, number of vias: 11852
[07/15 18:05:38     28s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:38     28s] [NR-eGR] Total eGR-routed clock nets wire length: 3643um, number of vias: 925
[07/15 18:05:38     28s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:38     28s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1818.99 MB )
[07/15 18:05:38     28s] Saved RC grid cleaned up.
[07/15 18:05:38     28s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1818.99 MB )
[07/15 18:05:38     28s] (I)      =================================== Runtime Summary ===================================
[07/15 18:05:38     28s] (I)       Step                                        %     Start    Finish      Real       CPU 
[07/15 18:05:38     28s] (I)      ---------------------------------------------------------------------------------------
[07/15 18:05:38     28s] (I)       Early Global Route kernel             100.00%  0.00 sec  0.05 sec  0.05 sec  0.05 sec 
[07/15 18:05:38     28s] (I)       +-Import and model                     15.34%  0.01 sec  0.02 sec  0.01 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | +-Create place DB                     3.95%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | +-Import place data                 3.75%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | +-Read instances and placement    1.07%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | +-Read nets                       2.27%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | +-Create route DB                     8.19%  0.01 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | +-Import route data (1T)            7.69%  0.01 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | +-Read blockages ( Layer 2-4 )    1.89%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | | +-Read routing blockages        0.01%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | | +-Read instance blockages       0.27%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | | +-Read PG blockages             0.08%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | | +-Read clock blockages          0.03%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | | +-Read other blockages          0.03%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | | +-Read halo blockages           0.02%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | | +-Read boundary cut boxes       0.00%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | +-Read blackboxes                 0.02%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | +-Read prerouted                  0.09%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | +-Read unlegalized nets           0.09%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | +-Read nets                       0.57%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | +-Set up via pillars              0.02%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | +-Initialize 3D grid graph        0.09%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | +-Model blockage capacity         1.40%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | | +-Initialize 3D capacity        1.11%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | +-Read aux data                       0.00%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | +-Others data preparation             0.16%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | +-Create route kernel                 1.98%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       +-Global Routing                       25.11%  0.02 sec  0.03 sec  0.01 sec  0.01 sec 
[07/15 18:05:38     28s] (I)       | +-Initialization                      0.73%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | +-Net group 1                        22.71%  0.02 sec  0.03 sec  0.01 sec  0.01 sec 
[07/15 18:05:38     28s] (I)       | | +-Generate topology                 2.28%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | +-Phase 1a                          4.15%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | +-Pattern routing (1T)            3.25%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | +-Add via demand to 2D            0.41%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | +-Phase 1b                          0.10%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | +-Phase 1c                          0.03%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | +-Phase 1d                          0.03%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | +-Phase 1e                          0.26%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | | +-Route legalization              0.01%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | | +-Phase 1l                         13.84%  0.03 sec  0.03 sec  0.01 sec  0.01 sec 
[07/15 18:05:38     28s] (I)       | | | +-Layer assignment (1T)          13.34%  0.03 sec  0.03 sec  0.01 sec  0.01 sec 
[07/15 18:05:38     28s] (I)       | +-Clean cong LA                       0.00%  0.03 sec  0.03 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       +-Export 3D cong map                    0.93%  0.03 sec  0.03 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | +-Export 2D cong map                  0.19%  0.03 sec  0.03 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       +-Extract Global 3D Wires               0.34%  0.03 sec  0.03 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       +-Track Assignment (1T)                19.78%  0.03 sec  0.04 sec  0.01 sec  0.01 sec 
[07/15 18:05:38     28s] (I)       | +-Initialization                      0.17%  0.03 sec  0.03 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | +-Track Assignment Kernel            18.87%  0.03 sec  0.04 sec  0.01 sec  0.01 sec 
[07/15 18:05:38     28s] (I)       | +-Free Memory                         0.01%  0.04 sec  0.04 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       +-Export                               12.08%  0.04 sec  0.05 sec  0.01 sec  0.01 sec 
[07/15 18:05:38     28s] (I)       | +-Export DB wires                     6.14%  0.04 sec  0.05 sec  0.00 sec  0.01 sec 
[07/15 18:05:38     28s] (I)       | | +-Export all nets                   4.66%  0.04 sec  0.05 sec  0.00 sec  0.01 sec 
[07/15 18:05:38     28s] (I)       | | +-Set wire vias                     0.88%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | +-Report wirelength                   3.00%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | +-Update net boxes                    2.14%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       | +-Update timing                       0.01%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)       +-Postprocess design                    0.35%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)      ==================== Summary by functions =====================
[07/15 18:05:38     28s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:05:38     28s] (I)      ---------------------------------------------------------------
[07/15 18:05:38     28s] (I)        0  Early Global Route kernel     100.00%  0.05 sec  0.05 sec 
[07/15 18:05:38     28s] (I)        1  Global Routing                 25.11%  0.01 sec  0.01 sec 
[07/15 18:05:38     28s] (I)        1  Track Assignment (1T)          19.78%  0.01 sec  0.01 sec 
[07/15 18:05:38     28s] (I)        1  Import and model               15.34%  0.01 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        1  Export                         12.08%  0.01 sec  0.01 sec 
[07/15 18:05:38     28s] (I)        1  Export 3D cong map              0.93%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        1  Postprocess design              0.35%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        1  Extract Global 3D Wires         0.34%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        2  Net group 1                    22.71%  0.01 sec  0.01 sec 
[07/15 18:05:38     28s] (I)        2  Track Assignment Kernel        18.87%  0.01 sec  0.01 sec 
[07/15 18:05:38     28s] (I)        2  Create route DB                 8.19%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        2  Export DB wires                 6.14%  0.00 sec  0.01 sec 
[07/15 18:05:38     28s] (I)        2  Create place DB                 3.95%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        2  Report wirelength               3.00%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        2  Update net boxes                2.14%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        2  Create route kernel             1.98%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        2  Initialization                  0.90%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        2  Export 2D cong map              0.19%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        2  Others data preparation         0.16%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        3  Phase 1l                       13.84%  0.01 sec  0.01 sec 
[07/15 18:05:38     28s] (I)        3  Import route data (1T)          7.69%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        3  Export all nets                 4.66%  0.00 sec  0.01 sec 
[07/15 18:05:38     28s] (I)        3  Phase 1a                        4.15%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        3  Import place data               3.75%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        3  Generate topology               2.28%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        3  Set wire vias                   0.88%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        3  Phase 1e                        0.26%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        3  Phase 1b                        0.10%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        4  Layer assignment (1T)          13.34%  0.01 sec  0.01 sec 
[07/15 18:05:38     28s] (I)        4  Pattern routing (1T)            3.25%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        4  Read nets                       2.85%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        4  Read blockages ( Layer 2-4 )    1.89%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        4  Model blockage capacity         1.40%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        4  Read instances and placement    1.07%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        4  Add via demand to 2D            0.41%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        4  Read prerouted                  0.09%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        4  Initialize 3D grid graph        0.09%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        4  Read unlegalized nets           0.09%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        5  Initialize 3D capacity          1.11%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        5  Read instance blockages         0.27%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        5  Read PG blockages               0.08%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        5  Read clock blockages            0.03%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        5  Read other blockages            0.03%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[07/15 18:05:38     28s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:05:38     28s] Legalization setup...
[07/15 18:05:38     28s] Using cell based legalization.
[07/15 18:05:38     28s] Initializing placement interface...
[07/15 18:05:38     28s]   Use check_library -place or consult logv if problems occur.
[07/15 18:05:38     28s]   Leaving CCOpt scope - Initializing placement interface...
[07/15 18:05:38     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:1819.0M, EPOCH TIME: 1721081138.439233
[07/15 18:05:38     28s] Processing tracks to init pin-track alignment.
[07/15 18:05:38     28s] z: 2, totalTracks: 1
[07/15 18:05:38     28s] z: 4, totalTracks: 1
[07/15 18:05:38     28s] z: 6, totalTracks: 1
[07/15 18:05:38     28s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:38     28s] All LLGs are deleted
[07/15 18:05:38     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1819.0M, EPOCH TIME: 1721081138.440499
[07/15 18:05:38     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1819.0M, EPOCH TIME: 1721081138.440580
[07/15 18:05:38     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1819.0M, EPOCH TIME: 1721081138.440777
[07/15 18:05:38     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1819.0M, EPOCH TIME: 1721081138.440957
[07/15 18:05:38     28s] Max number of tech site patterns supported in site array is 256.
[07/15 18:05:38     28s] Core basic site is core_ji3v
[07/15 18:05:38     28s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1819.0M, EPOCH TIME: 1721081138.449558
[07/15 18:05:38     28s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:05:38     28s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:05:38     28s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1819.0M, EPOCH TIME: 1721081138.449755
[07/15 18:05:38     28s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:05:38     28s] SiteArray: use 176,128 bytes
[07/15 18:05:38     28s] SiteArray: current memory after site array memory allocation 1819.0M
[07/15 18:05:38     28s] SiteArray: FP blocked sites are writable
[07/15 18:05:38     28s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:05:38     28s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1819.0M, EPOCH TIME: 1721081138.450211
[07/15 18:05:38     28s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.002, MEM:1819.0M, EPOCH TIME: 1721081138.451807
[07/15 18:05:38     28s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:05:38     28s] Atter site array init, number of instance map data is 0.
[07/15 18:05:38     28s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.011, MEM:1819.0M, EPOCH TIME: 1721081138.452055
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:38     28s] OPERPROF:     Starting CMU at level 3, MEM:1819.0M, EPOCH TIME: 1721081138.452248
[07/15 18:05:38     28s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1819.0M, EPOCH TIME: 1721081138.452550
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:05:38     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1819.0M, EPOCH TIME: 1721081138.452714
[07/15 18:05:38     28s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1819.0M, EPOCH TIME: 1721081138.452756
[07/15 18:05:38     28s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1835.0M, EPOCH TIME: 1721081138.453179
[07/15 18:05:38     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1835.0MB).
[07/15 18:05:38     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.015, MEM:1835.0M, EPOCH TIME: 1721081138.453753
[07/15 18:05:38     28s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:38     28s] Initializing placement interface done.
[07/15 18:05:38     28s] Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:05:38     28s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1835.0M, EPOCH TIME: 1721081138.453871
[07/15 18:05:38     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1835.0M, EPOCH TIME: 1721081138.455770
[07/15 18:05:38     28s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:38     28s] Leaving CCOpt scope - Initializing placement interface...
[07/15 18:05:38     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:1835.0M, EPOCH TIME: 1721081138.456490
[07/15 18:05:38     28s] Processing tracks to init pin-track alignment.
[07/15 18:05:38     28s] z: 2, totalTracks: 1
[07/15 18:05:38     28s] z: 4, totalTracks: 1
[07/15 18:05:38     28s] z: 6, totalTracks: 1
[07/15 18:05:38     28s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:38     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1835.0M, EPOCH TIME: 1721081138.457574
[07/15 18:05:38     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:38     28s] OPERPROF:     Starting CMU at level 3, MEM:1835.0M, EPOCH TIME: 1721081138.466666
[07/15 18:05:38     28s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1835.0M, EPOCH TIME: 1721081138.466885
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:05:38     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1835.0M, EPOCH TIME: 1721081138.467047
[07/15 18:05:38     28s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1835.0M, EPOCH TIME: 1721081138.467091
[07/15 18:05:38     28s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1835.0M, EPOCH TIME: 1721081138.467214
[07/15 18:05:38     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1835.0MB).
[07/15 18:05:38     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1835.0M, EPOCH TIME: 1721081138.467410
[07/15 18:05:38     28s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:38     28s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:38     28s] (I)      Load db... (mem=1835.0M)
[07/15 18:05:38     28s] (I)      Read data from FE... (mem=1835.0M)
[07/15 18:05:38     28s] (I)      Number of ignored instance 0
[07/15 18:05:38     28s] (I)      Number of inbound cells 0
[07/15 18:05:38     28s] (I)      Number of opened ILM blockages 0
[07/15 18:05:38     28s] (I)      Number of instances temporarily fixed by detailed placement 0
[07/15 18:05:38     28s] (I)      numMoveCells=1218, numMacros=0  numPads=80  numMultiRowHeightInsts=0
[07/15 18:05:38     28s] (I)      cell height: 4480, count: 1218
[07/15 18:05:38     28s] (I)      Read rows... (mem=1835.0M)
[07/15 18:05:38     28s] (I)      Done Read rows (cpu=0.000s, mem=1835.0M)
[07/15 18:05:38     28s] (I)      Done Read data from FE (cpu=0.000s, mem=1835.0M)
[07/15 18:05:38     28s] (I)      Done Load db (cpu=0.000s, mem=1835.0M)
[07/15 18:05:38     28s] (I)      Constructing placeable region... (mem=1835.0M)
[07/15 18:05:38     28s] (I)      Constructing bin map
[07/15 18:05:38     28s] (I)      Initialize bin information with width=44800 height=44800
[07/15 18:05:38     28s] (I)      Done constructing bin map
[07/15 18:05:38     28s] (I)      Compute region effective width... (mem=1835.0M)
[07/15 18:05:38     28s] (I)      Done Compute region effective width (cpu=0.000s, mem=1835.0M)
[07/15 18:05:38     28s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1835.0M)
[07/15 18:05:38     28s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:38     28s] Validating CTS configuration...
[07/15 18:05:38     28s] Checking module port directions...
[07/15 18:05:38     28s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:38     28s] Non-default CCOpt properties:
[07/15 18:05:38     28s]   Public non-default CCOpt properties:
[07/15 18:05:38     28s]     buffer_cells is set for at least one object
[07/15 18:05:38     28s]     inverter_cells is set for at least one object
[07/15 18:05:38     28s]     route_type is set for at least one object
[07/15 18:05:38     28s]     source_driver is set for at least one object
[07/15 18:05:38     28s]     target_insertion_delay is set for at least one object
[07/15 18:05:38     28s]   No private non-default CCOpt properties
[07/15 18:05:38     28s] 
[07/15 18:05:38     28s] Trim Metal Layers:
[07/15 18:05:38     28s] LayerId::1 widthSet size::4
[07/15 18:05:38     28s] LayerId::2 widthSet size::4
[07/15 18:05:38     28s] LayerId::3 widthSet size::4
[07/15 18:05:38     28s] LayerId::4 widthSet size::4
[07/15 18:05:38     28s] LayerId::5 widthSet size::4
[07/15 18:05:38     28s] LayerId::6 widthSet size::2
[07/15 18:05:38     28s] Updating RC grid for preRoute extraction ...
[07/15 18:05:38     28s] eee: pegSigSF::1.070000
[07/15 18:05:38     28s] Initializing multi-corner capacitance tables ... 
[07/15 18:05:38     28s] Initializing multi-corner resistance tables ...
[07/15 18:05:38     28s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:05:38     28s] eee: l::2 avDens::0.128492 usedTrk::575.644468 availTrk::4480.000000 sigTrk::575.644468
[07/15 18:05:38     28s] eee: l::3 avDens::0.159284 usedTrk::598.906250 availTrk::3760.000000 sigTrk::598.906250
[07/15 18:05:38     28s] eee: l::4 avDens::0.017511 usedTrk::49.031474 availTrk::2800.000000 sigTrk::49.031474
[07/15 18:05:38     28s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:05:38     28s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:05:38     28s] {RT max_rc 0 4 4 0}
[07/15 18:05:38     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.041119 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:05:38     28s] Route type trimming info:
[07/15 18:05:38     28s]   No route type modifications were made.
[07/15 18:05:38     28s] End AAE Lib Interpolated Model. (MEM=1835 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:38     28s] Accumulated time to calculate placeable region: 0
[07/15 18:05:38     28s] Accumulated time to calculate placeable region: 0
[07/15 18:05:38     28s] Accumulated time to calculate placeable region: 0
[07/15 18:05:38     28s] Accumulated time to calculate placeable region: 0
[07/15 18:05:38     28s] Accumulated time to calculate placeable region: 0
[07/15 18:05:38     28s] Accumulated time to calculate placeable region: 0
[07/15 18:05:38     28s] Accumulated time to calculate placeable region: 0
[07/15 18:05:38     28s] Accumulated time to calculate placeable region: 0
[07/15 18:05:38     28s] (I)      Initializing Steiner engine. 
[07/15 18:05:38     28s] (I)      ============================ Layers =============================
[07/15 18:05:38     28s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:38     28s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:05:38     28s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:38     28s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:05:38     28s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:05:38     28s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:05:38     28s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:05:38     28s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:05:38     28s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:05:38     28s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:05:38     28s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:05:38     28s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:05:38     28s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:05:38     28s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:05:38     28s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:05:38     28s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:38     28s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:05:38     28s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:05:38     28s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:05:38     28s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:05:38     28s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:05:38     28s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:05:38     28s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:05:38     28s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:05:38     28s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:05:38     28s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:05:38     28s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:05:38     28s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:05:38     28s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:05:38     28s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:05:38     28s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:05:38     28s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:05:38     28s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:05:38     28s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:05:38     28s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:05:38     28s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:05:38     28s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:05:38     28s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:05:38     28s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:05:38     28s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:05:38     28s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:05:38     28s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:05:38     28s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:05:38     28s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:05:38     28s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:05:38     28s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:05:38     28s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:05:38     28s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:05:38     28s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:05:38     28s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:05:38     28s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:05:38     28s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:05:38     28s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:05:38     28s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:05:38     28s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:05:38     28s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:05:38     28s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:05:38     28s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:05:38     28s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:05:38     28s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:05:38     28s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:05:38     28s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:05:38     28s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:05:38     28s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:05:38     28s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:05:38     28s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:05:38     28s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:05:38     28s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:05:38     28s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:05:38     28s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:05:38     28s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:05:38     28s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:05:38     28s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:05:38     28s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:05:38     28s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:05:38     28s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:05:38     28s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:05:38     28s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:05:38     28s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:05:38     28s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:05:38     28s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:05:38     28s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:05:38     28s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:38     28s] Library trimming buffers in power domain auto-default and half-corner slow_corner:setup.late removed 0 of 8 cells
[07/15 18:05:38     28s] Original list had 8 cells:
[07/15 18:05:38     28s] BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 18:05:38     28s] Library trimming was not able to trim any cells:
[07/15 18:05:38     28s] BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 18:05:38     28s] Accumulated time to calculate placeable region: 0
[07/15 18:05:38     28s] Accumulated time to calculate placeable region: 0
[07/15 18:05:38     28s] Accumulated time to calculate placeable region: 0
[07/15 18:05:38     28s] Accumulated time to calculate placeable region: 0
[07/15 18:05:38     28s] Accumulated time to calculate placeable region: 0
[07/15 18:05:38     28s] Accumulated time to calculate placeable region: 0
[07/15 18:05:38     28s] Accumulated time to calculate placeable region: 0
[07/15 18:05:38     28s] Accumulated time to calculate placeable region: 0
[07/15 18:05:38     28s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[07/15 18:05:39     29s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SPI_CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[07/15 18:05:39     29s] Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 2 of 8 cells
[07/15 18:05:39     29s] Original list had 8 cells:
[07/15 18:05:39     29s] INJI3VX16 INJI3VX12 INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[07/15 18:05:39     29s] New trimmed list has 6 cells:
[07/15 18:05:39     29s] INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[07/15 18:05:39     29s] Clock tree balancer configuration for clock_trees CLK SPI_CLK:
[07/15 18:05:39     29s] Non-default CCOpt properties:
[07/15 18:05:39     29s]   Public non-default CCOpt properties:
[07/15 18:05:39     29s]     route_type (leaf): LeafUnshield (default: default)
[07/15 18:05:39     29s]     route_type (top): default_route_type_nonleaf (default: default)
[07/15 18:05:39     29s]     route_type (trunk): TrunkUnshield (default: default)
[07/15 18:05:39     29s]     source_driver: BUJI3VX16/A BUJI3VX16/Q (default: )
[07/15 18:05:39     29s]   No private non-default CCOpt properties
[07/15 18:05:39     29s] For power domain auto-default:
[07/15 18:05:39     29s]   Buffers:     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 18:05:39     29s]   Inverters:   {INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1}
[07/15 18:05:39     29s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 81285.120um^2
[07/15 18:05:39     29s] Top Routing info:
[07/15 18:05:39     29s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:05:39     29s]   Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:05:39     29s] Trunk Routing info:
[07/15 18:05:39     29s]   Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:05:39     29s]   Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:05:39     29s] Leaf Routing info:
[07/15 18:05:39     29s]   Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:05:39     29s]   Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:05:39     29s] For timing_corner slow_corner:setup, late and power domain auto-default:
[07/15 18:05:39     29s]   Slew time target (leaf):    0.622ns
[07/15 18:05:39     29s]   Slew time target (trunk):   0.622ns
[07/15 18:05:39     29s]   Slew time target (top):     0.622ns (Note: no nets are considered top nets in this clock tree)
[07/15 18:05:39     29s]   Buffer unit delay: 0.286ns
[07/15 18:05:39     29s]   Buffer max distance: 2158.170um
[07/15 18:05:39     29s] Fastest wire driving cells and distances:
[07/15 18:05:39     29s]   Buffer    : {lib_cell:BUJI3VX16, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=2158.170um, saturatedSlew=0.445ns, speed=3667.239um per ns, cellArea=33.712um^2 per 1000um}
[07/15 18:05:39     29s]   Inverter  : {lib_cell:INJI3VX8, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=1278.452um, saturatedSlew=0.448ns, speed=2842.584um per ns, cellArea=23.548um^2 per 1000um}
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] Logic Sizing Table:
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] ----------------------------------------------------------
[07/15 18:05:39     29s] Cell    Instance count    Source    Eligible library cells
[07/15 18:05:39     29s] ----------------------------------------------------------
[07/15 18:05:39     29s]   (empty table)
[07/15 18:05:39     29s] ----------------------------------------------------------
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:05:39     29s] Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:39     29s] Clock tree balancer configuration for skew_group CLK/functional_mode:
[07/15 18:05:39     29s]   Sources:                     pin clk
[07/15 18:05:39     29s]   Total number of sinks:       322
[07/15 18:05:39     29s]   Delay constrained sinks:     322
[07/15 18:05:39     29s]   Constrains:                  default
[07/15 18:05:39     29s]   Non-leaf sinks:              0
[07/15 18:05:39     29s]   Ignore pins:                 0
[07/15 18:05:39     29s]  Timing corner slow_corner:setup.late:
[07/15 18:05:39     29s]   Skew target:                 0.286ns
[07/15 18:05:39     29s]   Insertion delay target:      2.000ns
[07/15 18:05:39     29s] Clock tree balancer configuration for skew_group SPI_CLK/functional_mode:
[07/15 18:05:39     29s]   Sources:                     pin SPI_Clk
[07/15 18:05:39     29s]   Total number of sinks:       46
[07/15 18:05:39     29s]   Delay constrained sinks:     46
[07/15 18:05:39     29s]   Constrains:                  default
[07/15 18:05:39     29s]   Non-leaf sinks:              0
[07/15 18:05:39     29s]   Ignore pins:                 0
[07/15 18:05:39     29s]  Timing corner slow_corner:setup.late:
[07/15 18:05:39     29s]   Skew target:                 0.286ns
[07/15 18:05:39     29s]   Insertion delay target:      2.000ns
[07/15 18:05:39     29s] Primary reporting skew groups are:
[07/15 18:05:39     29s] skew_group CLK/functional_mode with 322 clock sinks
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] Clock DAG stats initial state:
[07/15 18:05:39     29s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/15 18:05:39     29s]   sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:39     29s]   misc counts      : r=2, pp=0
[07/15 18:05:39     29s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/15 18:05:39     29s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/15 18:05:39     29s] Clock DAG hash initial state: 13493631225452927102 7035941814155305659
[07/15 18:05:39     29s] CTS services accumulated run-time stats initial state:
[07/15 18:05:39     29s]   delay calculator: calls=6210, total_wall_time=0.192s, mean_wall_time=0.031ms
[07/15 18:05:39     29s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/15 18:05:39     29s]   steiner router: calls=6211, total_wall_time=0.031s, mean_wall_time=0.005ms
[07/15 18:05:39     29s] Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:05:39     29s] Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] Layer information for route type LeafUnshield:
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] ---------------------------------------------------------------------
[07/15 18:05:39     29s] Layer     Preferred    Route    Res.          Cap.          RC
[07/15 18:05:39     29s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 18:05:39     29s] ---------------------------------------------------------------------
[07/15 18:05:39     29s] MET1      N            H          0.469         0.287         0.135
[07/15 18:05:39     29s] MET2      Y            V          0.407         0.297         0.121
[07/15 18:05:39     29s] MET3      Y            H          0.407         0.298         0.121
[07/15 18:05:39     29s] MET4      Y            V          0.407         0.296         0.120
[07/15 18:05:39     29s] METTP     N            H          0.136         0.276         0.037
[07/15 18:05:39     29s] METTPL    N            V          0.004         0.371         0.002
[07/15 18:05:39     29s] ---------------------------------------------------------------------
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:05:39     29s] Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] Layer information for route type TrunkUnshield:
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] ---------------------------------------------------------------------
[07/15 18:05:39     29s] Layer     Preferred    Route    Res.          Cap.          RC
[07/15 18:05:39     29s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 18:05:39     29s] ---------------------------------------------------------------------
[07/15 18:05:39     29s] MET1      N            H          0.469         0.287         0.135
[07/15 18:05:39     29s] MET2      Y            V          0.407         0.297         0.121
[07/15 18:05:39     29s] MET3      Y            H          0.407         0.298         0.121
[07/15 18:05:39     29s] MET4      Y            V          0.407         0.296         0.120
[07/15 18:05:39     29s] METTP     N            H          0.136         0.276         0.037
[07/15 18:05:39     29s] METTPL    N            V          0.004         0.371         0.002
[07/15 18:05:39     29s] ---------------------------------------------------------------------
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:05:39     29s] Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] Layer information for route type default_route_type_nonleaf:
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] ---------------------------------------------------------------------
[07/15 18:05:39     29s] Layer     Preferred    Route    Res.          Cap.          RC
[07/15 18:05:39     29s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 18:05:39     29s] ---------------------------------------------------------------------
[07/15 18:05:39     29s] MET1      N            H          0.469         0.287         0.135
[07/15 18:05:39     29s] MET2      Y            V          0.407         0.297         0.121
[07/15 18:05:39     29s] MET3      Y            H          0.407         0.298         0.121
[07/15 18:05:39     29s] MET4      Y            V          0.407         0.296         0.120
[07/15 18:05:39     29s] METTP     N            H          0.136         0.276         0.037
[07/15 18:05:39     29s] METTPL    N            V          0.004         0.371         0.002
[07/15 18:05:39     29s] ---------------------------------------------------------------------
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] Via selection for estimated routes (rule default):
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] -----------------------------------------------------------------------
[07/15 18:05:39     29s] Layer           Via Cell        Res.     Cap.     RC       Top of Stack
[07/15 18:05:39     29s] Range                           (Ohm)    (fF)     (fs)     Only
[07/15 18:05:39     29s] -----------------------------------------------------------------------
[07/15 18:05:39     29s] MET1-MET2       VIA1_Y_so       6.735    0.034    0.231    false
[07/15 18:05:39     29s] MET2-MET3       VIA2_o          6.735    0.030    0.199    false
[07/15 18:05:39     29s] MET3-MET4       VIA3_o          6.735    0.029    0.198    false
[07/15 18:05:39     29s] MET4-METTP      VIATPnw_Y_so    3.191    0.101    0.322    false
[07/15 18:05:39     29s] METTP-METTPL    VIATPL_eo       1.795    0.392    0.704    false
[07/15 18:05:39     29s] -----------------------------------------------------------------------
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] No ideal or dont_touch nets found in the clock tree
[07/15 18:05:39     29s] No dont_touch hnets found in the clock tree
[07/15 18:05:39     29s] No dont_touch hpins found in the clock network.
[07/15 18:05:39     29s] Checking for illegal sizes of clock logic instances...
[07/15 18:05:39     29s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] Filtering reasons for cell type: inverter
[07/15 18:05:39     29s] =========================================
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] --------------------------------------------------------------------------
[07/15 18:05:39     29s] Clock trees    Power domain    Reason              Library cells
[07/15 18:05:39     29s] --------------------------------------------------------------------------
[07/15 18:05:39     29s] all            auto-default    Library trimming    { INJI3VX12 INJI3VX16 }
[07/15 18:05:39     29s] --------------------------------------------------------------------------
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] Validating CTS configuration done. (took cpu=0:00:00.8 real=0:00:00.9)
[07/15 18:05:39     29s] CCOpt configuration status: all checks passed.
[07/15 18:05:39     29s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[07/15 18:05:39     29s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[07/15 18:05:39     29s]   No exclusion drivers are needed.
[07/15 18:05:39     29s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[07/15 18:05:39     29s] Antenna diode management...
[07/15 18:05:39     29s]   Found 0 antenna diodes in the clock trees.
[07/15 18:05:39     29s]   
[07/15 18:05:39     29s] Antenna diode management done.
[07/15 18:05:39     29s] Adding driver cells for primary IOs...
[07/15 18:05:39     29s]   
[07/15 18:05:39     29s]   ----------------------------------------------------------------------------------------------
[07/15 18:05:39     29s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[07/15 18:05:39     29s]   ----------------------------------------------------------------------------------------------
[07/15 18:05:39     29s]     (empty table)
[07/15 18:05:39     29s]   ----------------------------------------------------------------------------------------------
[07/15 18:05:39     29s]   
[07/15 18:05:39     29s]   
[07/15 18:05:39     29s] Adding driver cells for primary IOs done.
[07/15 18:05:39     29s] Adding driver cell for primary IO roots...
[07/15 18:05:39     29s] Adding driver cell for primary IO roots done.
[07/15 18:05:39     29s] Maximizing clock DAG abstraction...
[07/15 18:05:39     29s]   Removing clock DAG drivers
[07/15 18:05:39     29s] Maximizing clock DAG abstraction done.
[07/15 18:05:39     29s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:00.9)
[07/15 18:05:39     29s] Synthesizing clock trees...
[07/15 18:05:39     29s]   Preparing To Balance...
[07/15 18:05:39     29s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:05:39     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1883.7M, EPOCH TIME: 1721081139.320726
[07/15 18:05:39     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1883.7M, EPOCH TIME: 1721081139.322542
[07/15 18:05:39     29s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:39     29s]   Leaving CCOpt scope - Initializing placement interface...
[07/15 18:05:39     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1874.2M, EPOCH TIME: 1721081139.322720
[07/15 18:05:39     29s] Processing tracks to init pin-track alignment.
[07/15 18:05:39     29s] z: 2, totalTracks: 1
[07/15 18:05:39     29s] z: 4, totalTracks: 1
[07/15 18:05:39     29s] z: 6, totalTracks: 1
[07/15 18:05:39     29s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:39     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1874.2M, EPOCH TIME: 1721081139.324021
[07/15 18:05:39     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:39     29s] OPERPROF:     Starting CMU at level 3, MEM:1874.2M, EPOCH TIME: 1721081139.332933
[07/15 18:05:39     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1874.2M, EPOCH TIME: 1721081139.333154
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:05:39     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1874.2M, EPOCH TIME: 1721081139.333318
[07/15 18:05:39     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1874.2M, EPOCH TIME: 1721081139.333363
[07/15 18:05:39     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1874.2M, EPOCH TIME: 1721081139.333511
[07/15 18:05:39     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1874.2MB).
[07/15 18:05:39     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1874.2M, EPOCH TIME: 1721081139.333683
[07/15 18:05:39     29s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:39     29s]   Merging duplicate siblings in DAG...
[07/15 18:05:39     29s]     Clock DAG stats before merging:
[07/15 18:05:39     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/15 18:05:39     29s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:39     29s]       misc counts      : r=2, pp=0
[07/15 18:05:39     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/15 18:05:39     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/15 18:05:39     29s]     Clock DAG hash before merging: 13493631225452927102 7035941814155305659
[07/15 18:05:39     29s]     CTS services accumulated run-time stats before merging:
[07/15 18:05:39     29s]       delay calculator: calls=6210, total_wall_time=0.192s, mean_wall_time=0.031ms
[07/15 18:05:39     29s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/15 18:05:39     29s]       steiner router: calls=6211, total_wall_time=0.031s, mean_wall_time=0.005ms
[07/15 18:05:39     29s]     Resynthesising clock tree into netlist...
[07/15 18:05:39     29s]       Reset timing graph...
[07/15 18:05:39     29s] Ignoring AAE DB Resetting ...
[07/15 18:05:39     29s]       Reset timing graph done.
[07/15 18:05:39     29s]     Resynthesising clock tree into netlist done.
[07/15 18:05:39     29s]     Merging duplicate clock dag driver clones in DAG...
[07/15 18:05:39     29s]     Merging duplicate clock dag driver clones in DAG done.
[07/15 18:05:39     29s]     
[07/15 18:05:39     29s]     Disconnecting clock tree from netlist...
[07/15 18:05:39     29s]     Disconnecting clock tree from netlist done.
[07/15 18:05:39     29s]   Merging duplicate siblings in DAG done.
[07/15 18:05:39     29s]   Applying movement limits...
[07/15 18:05:39     29s]   Applying movement limits done.
[07/15 18:05:39     29s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:39     29s]   CCOpt::Phase::Construction...
[07/15 18:05:39     29s]   Stage::Clustering...
[07/15 18:05:39     29s]   Clustering...
[07/15 18:05:39     29s]     Clock DAG hash before 'Clustering': 13493631225452927102 7035941814155305659
[07/15 18:05:39     29s]     CTS services accumulated run-time stats before 'Clustering':
[07/15 18:05:39     29s]       delay calculator: calls=6210, total_wall_time=0.192s, mean_wall_time=0.031ms
[07/15 18:05:39     29s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/15 18:05:39     29s]       steiner router: calls=6211, total_wall_time=0.031s, mean_wall_time=0.005ms
[07/15 18:05:39     29s]     Initialize for clustering...
[07/15 18:05:39     29s]     Clock DAG stats before clustering:
[07/15 18:05:39     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/15 18:05:39     29s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:39     29s]       misc counts      : r=2, pp=0
[07/15 18:05:39     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/15 18:05:39     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/15 18:05:39     29s]     Clock DAG hash before clustering: 13493631225452927102 7035941814155305659
[07/15 18:05:39     29s]     CTS services accumulated run-time stats before clustering:
[07/15 18:05:39     29s]       delay calculator: calls=6210, total_wall_time=0.192s, mean_wall_time=0.031ms
[07/15 18:05:39     29s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/15 18:05:39     29s]       steiner router: calls=6211, total_wall_time=0.031s, mean_wall_time=0.005ms
[07/15 18:05:39     29s]     Computing max distances from locked parents...
[07/15 18:05:39     29s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[07/15 18:05:39     29s]     Computing max distances from locked parents done.
[07/15 18:05:39     29s]     Computing optimal clock node locations...
[07/15 18:05:39     29s]     : ...20% ...40% ...60% ...80% ...100% 
[07/15 18:05:39     29s]     Optimal path computation stats:
[07/15 18:05:39     29s]       Successful          : 0
[07/15 18:05:39     29s]       Unsuccessful        : 0
[07/15 18:05:39     29s]       Immovable           : 140621524238338
[07/15 18:05:39     29s]       lockedParentLocation: 0
[07/15 18:05:39     29s]       Region hash         : 9b63d8a4eba3eebd
[07/15 18:05:39     29s]     Unsuccessful details:
[07/15 18:05:39     29s]     
[07/15 18:05:39     29s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:39     29s] End AAE Lib Interpolated Model. (MEM=1874.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:39     29s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:39     29s]     Bottom-up phase...
[07/15 18:05:39     29s]     Clustering bottom-up starting from leaves...
[07/15 18:05:39     29s]       Clustering clock_tree CLK...
[07/15 18:05:39     29s]       Clustering clock_tree CLK done.
[07/15 18:05:39     29s]       Clustering clock_tree SPI_CLK...
[07/15 18:05:39     29s]       Clustering clock_tree SPI_CLK done.
[07/15 18:05:39     29s]     Clustering bottom-up starting from leaves done.
[07/15 18:05:39     29s]     Rebuilding the clock tree after clustering...
[07/15 18:05:39     29s]     Rebuilding the clock tree after clustering done.
[07/15 18:05:39     29s]     Clock DAG stats after bottom-up phase:
[07/15 18:05:39     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:05:39     29s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:39     29s]       misc counts      : r=2, pp=0
[07/15 18:05:39     29s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:05:39     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 18:05:39     29s]     Clock DAG library cell distribution after bottom-up phase {count}:
[07/15 18:05:39     29s]        Bufs: BUJI3VX16: 4 
[07/15 18:05:39     29s]     Clock DAG hash after bottom-up phase: 2909024118425101298 13056111534691416969
[07/15 18:05:39     29s]     CTS services accumulated run-time stats after bottom-up phase:
[07/15 18:05:39     29s]       delay calculator: calls=6439, total_wall_time=0.217s, mean_wall_time=0.034ms
[07/15 18:05:39     29s]       legalizer: calls=28, total_wall_time=0.000s, mean_wall_time=0.015ms
[07/15 18:05:39     29s]       steiner router: calls=6433, total_wall_time=0.040s, mean_wall_time=0.006ms
[07/15 18:05:39     29s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:05:39     29s]     Legalizing clock trees...
[07/15 18:05:39     29s]     Resynthesising clock tree into netlist...
[07/15 18:05:39     29s]       Reset timing graph...
[07/15 18:05:39     29s] Ignoring AAE DB Resetting ...
[07/15 18:05:39     29s]       Reset timing graph done.
[07/15 18:05:39     29s]     Resynthesising clock tree into netlist done.
[07/15 18:05:39     29s]     Commiting net attributes....
[07/15 18:05:39     29s]     Commiting net attributes. done.
[07/15 18:05:39     29s]     Leaving CCOpt scope - ClockRefiner...
[07/15 18:05:39     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1874.2M, EPOCH TIME: 1721081139.461895
[07/15 18:05:39     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.002, MEM:1836.2M, EPOCH TIME: 1721081139.463895
[07/15 18:05:39     29s]     Assigned high priority to 372 instances.
[07/15 18:05:39     29s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[07/15 18:05:39     29s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[07/15 18:05:39     29s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1836.2M, EPOCH TIME: 1721081139.464431
[07/15 18:05:39     29s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1836.2M, EPOCH TIME: 1721081139.464522
[07/15 18:05:39     29s] Processing tracks to init pin-track alignment.
[07/15 18:05:39     29s] z: 2, totalTracks: 1
[07/15 18:05:39     29s] z: 4, totalTracks: 1
[07/15 18:05:39     29s] z: 6, totalTracks: 1
[07/15 18:05:39     29s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:39     29s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1836.2M, EPOCH TIME: 1721081139.465761
[07/15 18:05:39     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:39     29s] OPERPROF:       Starting CMU at level 4, MEM:1836.2M, EPOCH TIME: 1721081139.474632
[07/15 18:05:39     29s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1836.2M, EPOCH TIME: 1721081139.474852
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:05:39     29s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1836.2M, EPOCH TIME: 1721081139.475017
[07/15 18:05:39     29s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1836.2M, EPOCH TIME: 1721081139.475059
[07/15 18:05:39     29s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1836.2M, EPOCH TIME: 1721081139.475264
[07/15 18:05:39     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1836.2MB).
[07/15 18:05:39     29s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:1836.2M, EPOCH TIME: 1721081139.475464
[07/15 18:05:39     29s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:1836.2M, EPOCH TIME: 1721081139.475513
[07/15 18:05:39     29s] TDRefine: refinePlace mode is spiral
[07/15 18:05:39     29s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.24853.1
[07/15 18:05:39     29s] OPERPROF: Starting RefinePlace at level 1, MEM:1836.2M, EPOCH TIME: 1721081139.475586
[07/15 18:05:39     29s] *** Starting refinePlace (0:00:29.6 mem=1836.2M) ***
[07/15 18:05:39     29s] Total net bbox length = 4.250e+04 (2.363e+04 1.888e+04) (ext = 4.655e+03)
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:39     29s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:05:39     29s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:39     29s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:39     29s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1836.2M, EPOCH TIME: 1721081139.476851
[07/15 18:05:39     29s] Starting refinePlace ...
[07/15 18:05:39     29s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:39     29s] One DDP V2 for no tweak run.
[07/15 18:05:39     29s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:39     29s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1836.2M, EPOCH TIME: 1721081139.479420
[07/15 18:05:39     29s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:05:39     29s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1836.2M, EPOCH TIME: 1721081139.479479
[07/15 18:05:39     29s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1836.2M, EPOCH TIME: 1721081139.479546
[07/15 18:05:39     29s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1836.2M, EPOCH TIME: 1721081139.479586
[07/15 18:05:39     29s] DDP markSite nrRow 45 nrJob 45
[07/15 18:05:39     29s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1836.2M, EPOCH TIME: 1721081139.479680
[07/15 18:05:39     29s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1836.2M, EPOCH TIME: 1721081139.479723
[07/15 18:05:39     29s]   Spread Effort: high, standalone mode, useDDP on.
[07/15 18:05:39     29s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1836.2MB) @(0:00:29.6 - 0:00:29.6).
[07/15 18:05:39     29s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:05:39     29s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:05:39     29s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fe52a368288.
[07/15 18:05:39     29s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:05:39     29s] Move report: legalization moves 22 insts, mean move: 7.03 um, max move: 28.56 um spiral
[07/15 18:05:39     29s] 	Max move on inst (spi1_conf1_asyn_reg[0]): (221.76, 203.84) --> (236.88, 217.28)
[07/15 18:05:39     29s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:05:39     29s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:05:39     29s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1817.2MB) @(0:00:29.6 - 0:00:29.6).
[07/15 18:05:39     29s] Move report: Detail placement moves 22 insts, mean move: 7.03 um, max move: 28.56 um 
[07/15 18:05:39     29s] 	Max move on inst (spi1_conf1_asyn_reg[0]): (221.76, 203.84) --> (236.88, 217.28)
[07/15 18:05:39     29s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1817.2MB
[07/15 18:05:39     29s] Statistics of distance of Instance movement in refine placement:
[07/15 18:05:39     29s]   maximum (X+Y) =        28.56 um
[07/15 18:05:39     29s]   inst (spi1_conf1_asyn_reg[0]) with max move: (221.76, 203.84) -> (236.88, 217.28)
[07/15 18:05:39     29s]   mean    (X+Y) =         7.03 um
[07/15 18:05:39     29s] Summary Report:
[07/15 18:05:39     29s] Instances move: 22 (out of 1222 movable)
[07/15 18:05:39     29s] Instances flipped: 0
[07/15 18:05:39     29s] Mean displacement: 7.03 um
[07/15 18:05:39     29s] Max displacement: 28.56 um (Instance: spi1_conf1_asyn_reg[0]) (221.76, 203.84) -> (236.88, 217.28)
[07/15 18:05:39     29s] 	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
[07/15 18:05:39     29s] Total instances moved : 22
[07/15 18:05:39     29s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.028, MEM:1817.2M, EPOCH TIME: 1721081139.504654
[07/15 18:05:39     29s] Total net bbox length = 4.264e+04 (2.370e+04 1.895e+04) (ext = 4.663e+03)
[07/15 18:05:39     29s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1817.2MB
[07/15 18:05:39     29s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1817.2MB) @(0:00:29.6 - 0:00:29.6).
[07/15 18:05:39     29s] *** Finished refinePlace (0:00:29.6 mem=1817.2M) ***
[07/15 18:05:39     29s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.24853.1
[07/15 18:05:39     29s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.029, MEM:1817.2M, EPOCH TIME: 1721081139.505081
[07/15 18:05:39     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1817.2M, EPOCH TIME: 1721081139.505130
[07/15 18:05:39     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1222).
[07/15 18:05:39     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1812.2M, EPOCH TIME: 1721081139.507166
[07/15 18:05:39     29s]     ClockRefiner summary
[07/15 18:05:39     29s]     All clock instances: Moved 9, flipped 6 and cell swapped 0 (out of a total of 372).
[07/15 18:05:39     29s]     The largest move was 11.2 um for spi1_conf0_reg[26].
[07/15 18:05:39     29s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[07/15 18:05:39     29s]     Clock sinks: Moved 9, flipped 6 and cell swapped 0 (out of a total of 368).
[07/15 18:05:39     29s]     The largest move was 11.2 um for spi1_conf0_reg[26].
[07/15 18:05:39     29s]     Revert refine place priority changes on 0 instances.
[07/15 18:05:39     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1812.2M, EPOCH TIME: 1721081139.507823
[07/15 18:05:39     29s] Processing tracks to init pin-track alignment.
[07/15 18:05:39     29s] z: 2, totalTracks: 1
[07/15 18:05:39     29s] z: 4, totalTracks: 1
[07/15 18:05:39     29s] z: 6, totalTracks: 1
[07/15 18:05:39     29s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:39     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1812.2M, EPOCH TIME: 1721081139.509074
[07/15 18:05:39     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:39     29s] OPERPROF:     Starting CMU at level 3, MEM:1812.2M, EPOCH TIME: 1721081139.518021
[07/15 18:05:39     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1812.2M, EPOCH TIME: 1721081139.518238
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:05:39     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1812.2M, EPOCH TIME: 1721081139.518433
[07/15 18:05:39     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1812.2M, EPOCH TIME: 1721081139.518480
[07/15 18:05:39     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1828.2M, EPOCH TIME: 1721081139.518820
[07/15 18:05:39     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1828.2MB).
[07/15 18:05:39     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1828.2M, EPOCH TIME: 1721081139.518991
[07/15 18:05:39     29s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:05:39     29s]     Disconnecting clock tree from netlist...
[07/15 18:05:39     29s]     Disconnecting clock tree from netlist done.
[07/15 18:05:39     29s]     Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:05:39     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1828.2M, EPOCH TIME: 1721081139.519461
[07/15 18:05:39     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1828.2M, EPOCH TIME: 1721081139.521100
[07/15 18:05:39     29s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:39     29s]     Leaving CCOpt scope - Initializing placement interface...
[07/15 18:05:39     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1828.2M, EPOCH TIME: 1721081139.521241
[07/15 18:05:39     29s] Processing tracks to init pin-track alignment.
[07/15 18:05:39     29s] z: 2, totalTracks: 1
[07/15 18:05:39     29s] z: 4, totalTracks: 1
[07/15 18:05:39     29s] z: 6, totalTracks: 1
[07/15 18:05:39     29s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:39     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1828.2M, EPOCH TIME: 1721081139.522293
[07/15 18:05:39     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:39     29s] OPERPROF:     Starting CMU at level 3, MEM:1828.2M, EPOCH TIME: 1721081139.531643
[07/15 18:05:39     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1828.2M, EPOCH TIME: 1721081139.531865
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:05:39     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1828.2M, EPOCH TIME: 1721081139.532024
[07/15 18:05:39     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1828.2M, EPOCH TIME: 1721081139.532068
[07/15 18:05:39     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1828.2M, EPOCH TIME: 1721081139.532188
[07/15 18:05:39     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1828.2MB).
[07/15 18:05:39     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1828.2M, EPOCH TIME: 1721081139.532354
[07/15 18:05:39     29s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:39     29s]     Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:05:39     29s] End AAE Lib Interpolated Model. (MEM=1828.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:39     29s]     Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:39     29s]     
[07/15 18:05:39     29s]     Clock tree legalization - Histogram:
[07/15 18:05:39     29s]     ====================================
[07/15 18:05:39     29s]     
[07/15 18:05:39     29s]     --------------------------------
[07/15 18:05:39     29s]     Movement (um)    Number of cells
[07/15 18:05:39     29s]     --------------------------------
[07/15 18:05:39     29s]       (empty table)
[07/15 18:05:39     29s]     --------------------------------
[07/15 18:05:39     29s]     
[07/15 18:05:39     29s]     
[07/15 18:05:39     29s]     Clock tree legalization - There are no Movements:
[07/15 18:05:39     29s]     =================================================
[07/15 18:05:39     29s]     
[07/15 18:05:39     29s]     ---------------------------------------------
[07/15 18:05:39     29s]     Movement (um)    Desired     Achieved    Node
[07/15 18:05:39     29s]                      location    location    
[07/15 18:05:39     29s]     ---------------------------------------------
[07/15 18:05:39     29s]       (empty table)
[07/15 18:05:39     29s]     ---------------------------------------------
[07/15 18:05:39     29s]     
[07/15 18:05:39     29s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:05:39     29s]     Clock DAG stats after 'Clustering':
[07/15 18:05:39     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:05:39     29s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:39     29s]       misc counts      : r=2, pp=0
[07/15 18:05:39     29s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:05:39     29s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:05:39     29s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:39     29s]       wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.598pF, total=0.629pF
[07/15 18:05:39     29s]       wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
[07/15 18:05:39     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 18:05:39     29s]     Clock DAG net violations after 'Clustering': none
[07/15 18:05:39     29s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[07/15 18:05:39     29s]       Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:39     29s]       Leaf  : target=0.622ns count=5 avg=0.258ns sd=0.031ns min=0.205ns max=0.282ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:39     29s]     Clock DAG library cell distribution after 'Clustering' {count}:
[07/15 18:05:39     29s]        Bufs: BUJI3VX16: 4 
[07/15 18:05:39     29s]     Clock DAG hash after 'Clustering': 9844404760201916531 8312006355684660928
[07/15 18:05:39     29s]     CTS services accumulated run-time stats after 'Clustering':
[07/15 18:05:39     29s]       delay calculator: calls=6445, total_wall_time=0.217s, mean_wall_time=0.034ms
[07/15 18:05:39     29s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:05:39     29s]       steiner router: calls=6439, total_wall_time=0.041s, mean_wall_time=0.006ms
[07/15 18:05:39     29s]     Primary reporting skew groups after 'Clustering':
[07/15 18:05:39     29s]       skew_group CLK/functional_mode: insertion delay [min=0.301, max=0.364, avg=0.341, sd=0.015], skew [0.063 vs 0.286], 100% {0.301, 0.364} (wid=0.065 ws=0.051) (gid=0.315 gs=0.030)
[07/15 18:05:39     29s]           min path sink: spi1_conf1_meta_reg[0]/C
[07/15 18:05:39     29s]           max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:05:39     29s]     Skew group summary after 'Clustering':
[07/15 18:05:39     29s]       skew_group CLK/functional_mode: insertion delay [min=0.301, max=0.364, avg=0.341, sd=0.015], skew [0.063 vs 0.286], 100% {0.301, 0.364} (wid=0.065 ws=0.051) (gid=0.315 gs=0.030)
[07/15 18:05:39     29s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040, avg=0.028, sd=0.009], skew [0.031 vs 0.286], 100% {0.008, 0.040} (wid=0.040 ws=0.031) (gid=0.000 gs=0.000)
[07/15 18:05:39     29s]     Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:39     29s]   Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:05:39     29s]   
[07/15 18:05:39     29s]   Post-Clustering Statistics Report
[07/15 18:05:39     29s]   =================================
[07/15 18:05:39     29s]   
[07/15 18:05:39     29s]   Fanout Statistics:
[07/15 18:05:39     29s]   
[07/15 18:05:39     29s]   -------------------------------------------------------------------------------------------
[07/15 18:05:39     29s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[07/15 18:05:39     29s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[07/15 18:05:39     29s]   -------------------------------------------------------------------------------------------
[07/15 18:05:39     29s]   Trunk         2       3.000       2         4        1.414      {1 <= 2, 1 <= 4}
[07/15 18:05:39     29s]   Leaf          5      73.600      46        86       16.134      {1 <= 54, 2 <= 81, 2 <= 90}
[07/15 18:05:39     29s]   -------------------------------------------------------------------------------------------
[07/15 18:05:39     29s]   
[07/15 18:05:39     29s]   Clustering Failure Statistics:
[07/15 18:05:39     29s]   
[07/15 18:05:39     29s]   --------------------------------
[07/15 18:05:39     29s]   Net Type    Clusters    Clusters
[07/15 18:05:39     29s]               Tried       Failed
[07/15 18:05:39     29s]   --------------------------------
[07/15 18:05:39     29s]   Leaf           4           0
[07/15 18:05:39     29s]   --------------------------------
[07/15 18:05:39     29s]   
[07/15 18:05:39     29s]   Clustering Partition Statistics:
[07/15 18:05:39     29s]   
[07/15 18:05:39     29s]   -------------------------------------------------------------------------------------
[07/15 18:05:39     29s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[07/15 18:05:39     29s]               Fraction    Fraction    Count        Size       Size    Size    Size
[07/15 18:05:39     29s]   -------------------------------------------------------------------------------------
[07/15 18:05:39     29s]   Leaf         0.000       1.000          1        322.000    322     322       0.000
[07/15 18:05:39     29s]   -------------------------------------------------------------------------------------
[07/15 18:05:39     29s]   
[07/15 18:05:39     29s]   Longest 5 runtime clustering solutions:
[07/15 18:05:39     29s]   
[07/15 18:05:39     29s]   ------------------------------------------------------------------------------
[07/15 18:05:39     29s]   Wall time     Fanout    Instances Added    Iterations    Clock Tree    Driver
[07/15 18:05:39     29s]   ------------------------------------------------------------------------------
[07/15 18:05:39     29s]   106298.685     322         0                  0          CLK           CLK
[07/15 18:05:39     29s]    12129.377      46         0                  0          SPI_CLK       SPI_CLK
[07/15 18:05:39     29s]   ------------------------------------------------------------------------------
[07/15 18:05:39     29s]   
[07/15 18:05:39     29s]   Longest 10 runtime per clock tree:
[07/15 18:05:39     29s]   
[07/15 18:05:39     29s]   ---------------------------------------------------------------------------------------
[07/15 18:05:39     29s]   Wall Time     Mean          Min           Max           Std. Dev    Count    Clock Tree
[07/15 18:05:39     29s]   ---------------------------------------------------------------------------------------
[07/15 18:05:39     29s]   106298.685    106298.685    106298.685    106298.685     0.000         2     CLK
[07/15 18:05:39     29s]    12129.377     12129.377     12129.377     12129.377     0.000         2     SPI_CLK
[07/15 18:05:39     29s]   ---------------------------------------------------------------------------------------
[07/15 18:05:39     29s]   
[07/15 18:05:39     29s]   Bottom-up runtime statistics:
[07/15 18:05:39     29s]   
[07/15 18:05:39     29s]   ----------------------------------------------------------
[07/15 18:05:39     29s]   Mean         Min          Max           Std. Dev     Count
[07/15 18:05:39     29s]   ----------------------------------------------------------
[07/15 18:05:39     29s]   59214.031    12129.377    106298.685    66587.756       2
[07/15 18:05:39     29s]   ----------------------------------------------------------
[07/15 18:05:39     29s]   
[07/15 18:05:39     29s]   
[07/15 18:05:39     29s]   Looking for fanout violations...
[07/15 18:05:39     29s]   Looking for fanout violations done.
[07/15 18:05:39     29s]   CongRepair After Initial Clustering...
[07/15 18:05:39     29s]   Reset timing graph...
[07/15 18:05:39     29s] Ignoring AAE DB Resetting ...
[07/15 18:05:39     29s]   Reset timing graph done.
[07/15 18:05:39     29s]   Leaving CCOpt scope - Early Global Route...
[07/15 18:05:39     29s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1866.4M, EPOCH TIME: 1721081139.551897
[07/15 18:05:39     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[07/15 18:05:39     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] All LLGs are deleted
[07/15 18:05:39     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1866.4M, EPOCH TIME: 1721081139.553468
[07/15 18:05:39     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1866.4M, EPOCH TIME: 1721081139.553552
[07/15 18:05:39     29s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1828.4M, EPOCH TIME: 1721081139.553965
[07/15 18:05:39     29s]   Clock implementation routing...
[07/15 18:05:39     29s] Net route status summary:
[07/15 18:05:39     29s]   Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:05:39     29s]   Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:05:39     29s]     Routing using eGR only...
[07/15 18:05:39     29s]       Early Global Route - eGR only step...
[07/15 18:05:39     29s] (ccopt eGR): There are 6 nets to be routed. 0 nets have skip routing designation.
[07/15 18:05:39     29s] (ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
[07/15 18:05:39     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:05:39     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:05:39     29s] (ccopt eGR): Start to route 6 all nets
[07/15 18:05:39     29s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1828.36 MB )
[07/15 18:05:39     29s] (I)      ============================ Layers =============================
[07/15 18:05:39     29s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:39     29s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:05:39     29s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:39     29s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:05:39     29s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:05:39     29s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:05:39     29s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:05:39     29s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:05:39     29s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:05:39     29s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:05:39     29s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:05:39     29s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:05:39     29s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:05:39     29s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:05:39     29s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:05:39     29s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:39     29s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:05:39     29s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:05:39     29s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:05:39     29s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:05:39     29s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:05:39     29s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:05:39     29s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:05:39     29s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:05:39     29s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:05:39     29s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:05:39     29s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:05:39     29s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:05:39     29s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:05:39     29s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:05:39     29s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:05:39     29s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:05:39     29s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:05:39     29s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:05:39     29s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:05:39     29s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:05:39     29s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:05:39     29s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:05:39     29s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:05:39     29s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:05:39     29s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:05:39     29s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:05:39     29s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:05:39     29s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:05:39     29s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:05:39     29s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:05:39     29s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:05:39     29s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:05:39     29s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:05:39     29s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:05:39     29s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:05:39     29s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:05:39     29s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:05:39     29s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:05:39     29s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:05:39     29s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:05:39     29s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:05:39     29s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:05:39     29s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:05:39     29s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:05:39     29s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:05:39     29s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:05:39     29s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:05:39     29s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:05:39     29s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:05:39     29s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:05:39     29s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:05:39     29s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:05:39     29s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:05:39     29s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:05:39     29s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:05:39     29s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:05:39     29s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:05:39     29s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:05:39     29s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:05:39     29s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:05:39     29s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:05:39     29s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:05:39     29s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:05:39     29s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:39     29s] (I)      Started Import and model ( Curr Mem: 1828.36 MB )
[07/15 18:05:39     29s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:39     29s] (I)      == Non-default Options ==
[07/15 18:05:39     29s] (I)      Clean congestion better                            : true
[07/15 18:05:39     29s] (I)      Estimate vias on DPT layer                         : true
[07/15 18:05:39     29s] (I)      Clean congestion layer assignment rounds           : 3
[07/15 18:05:39     29s] (I)      Layer constraints as soft constraints              : true
[07/15 18:05:39     29s] (I)      Soft top layer                                     : true
[07/15 18:05:39     29s] (I)      Skip prospective layer relax nets                  : true
[07/15 18:05:39     29s] (I)      Better NDR handling                                : true
[07/15 18:05:39     29s] (I)      Improved NDR modeling in LA                        : true
[07/15 18:05:39     29s] (I)      Routing cost fix for NDR handling                  : true
[07/15 18:05:39     29s] (I)      Block tracks for preroutes                         : true
[07/15 18:05:39     29s] (I)      Assign IRoute by net group key                     : true
[07/15 18:05:39     29s] (I)      Block unroutable channels                          : true
[07/15 18:05:39     29s] (I)      Block unroutable channels 3D                       : true
[07/15 18:05:39     29s] (I)      Bound layer relaxed segment wl                     : true
[07/15 18:05:39     29s] (I)      Blocked pin reach length threshold                 : 2
[07/15 18:05:39     29s] (I)      Check blockage within NDR space in TA              : true
[07/15 18:05:39     29s] (I)      Skip must join for term with via pillar            : true
[07/15 18:05:39     29s] (I)      Model find APA for IO pin                          : true
[07/15 18:05:39     29s] (I)      On pin location for off pin term                   : true
[07/15 18:05:39     29s] (I)      Handle EOL spacing                                 : true
[07/15 18:05:39     29s] (I)      Merge PG vias by gap                               : true
[07/15 18:05:39     29s] (I)      Maximum routing layer                              : 6
[07/15 18:05:39     29s] (I)      Route selected nets only                           : true
[07/15 18:05:39     29s] (I)      Refine MST                                         : true
[07/15 18:05:39     29s] (I)      Honor PRL                                          : true
[07/15 18:05:39     29s] (I)      Strong congestion aware                            : true
[07/15 18:05:39     29s] (I)      Improved initial location for IRoutes              : true
[07/15 18:05:39     29s] (I)      Multi panel TA                                     : true
[07/15 18:05:39     29s] (I)      Penalize wire overlap                              : true
[07/15 18:05:39     29s] (I)      Expand small instance blockage                     : true
[07/15 18:05:39     29s] (I)      Reduce via in TA                                   : true
[07/15 18:05:39     29s] (I)      SS-aware routing                                   : true
[07/15 18:05:39     29s] (I)      Improve tree edge sharing                          : true
[07/15 18:05:39     29s] (I)      Improve 2D via estimation                          : true
[07/15 18:05:39     29s] (I)      Refine Steiner tree                                : true
[07/15 18:05:39     29s] (I)      Build spine tree                                   : true
[07/15 18:05:39     29s] (I)      Model pass through capacity                        : true
[07/15 18:05:39     29s] (I)      Extend blockages by a half GCell                   : true
[07/15 18:05:39     29s] (I)      Consider pin shapes                                : true
[07/15 18:05:39     29s] (I)      Consider pin shapes for all nodes                  : true
[07/15 18:05:39     29s] (I)      Consider NR APA                                    : true
[07/15 18:05:39     29s] (I)      Consider IO pin shape                              : true
[07/15 18:05:39     29s] (I)      Fix pin connection bug                             : true
[07/15 18:05:39     29s] (I)      Consider layer RC for local wires                  : true
[07/15 18:05:39     29s] (I)      Route to clock mesh pin                            : true
[07/15 18:05:39     29s] (I)      LA-aware pin escape length                         : 2
[07/15 18:05:39     29s] (I)      Connect multiple ports                             : true
[07/15 18:05:39     29s] (I)      Split for must join                                : true
[07/15 18:05:39     29s] (I)      Number of threads                                  : 1
[07/15 18:05:39     29s] (I)      Routing effort level                               : 10000
[07/15 18:05:39     29s] (I)      Prefer layer length threshold                      : 8
[07/15 18:05:39     29s] (I)      Overflow penalty cost                              : 10
[07/15 18:05:39     29s] (I)      A-star cost                                        : 0.300000
[07/15 18:05:39     29s] (I)      Misalignment cost                                  : 10.000000
[07/15 18:05:39     29s] (I)      Threshold for short IRoute                         : 6
[07/15 18:05:39     29s] (I)      Via cost during post routing                       : 1.000000
[07/15 18:05:39     29s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/15 18:05:39     29s] (I)      Source-to-sink ratio                               : 0.300000
[07/15 18:05:39     29s] (I)      Scenic ratio bound                                 : 3.000000
[07/15 18:05:39     29s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/15 18:05:39     29s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/15 18:05:39     29s] (I)      PG-aware similar topology routing                  : true
[07/15 18:05:39     29s] (I)      Maze routing via cost fix                          : true
[07/15 18:05:39     29s] (I)      Apply PRL on PG terms                              : true
[07/15 18:05:39     29s] (I)      Apply PRL on obs objects                           : true
[07/15 18:05:39     29s] (I)      Handle range-type spacing rules                    : true
[07/15 18:05:39     29s] (I)      PG gap threshold multiplier                        : 10.000000
[07/15 18:05:39     29s] (I)      Parallel spacing query fix                         : true
[07/15 18:05:39     29s] (I)      Force source to root IR                            : true
[07/15 18:05:39     29s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/15 18:05:39     29s] (I)      Do not relax to DPT layer                          : true
[07/15 18:05:39     29s] (I)      No DPT in post routing                             : true
[07/15 18:05:39     29s] (I)      Modeling PG via merging fix                        : true
[07/15 18:05:39     29s] (I)      Shield aware TA                                    : true
[07/15 18:05:39     29s] (I)      Strong shield aware TA                             : true
[07/15 18:05:39     29s] (I)      Overflow calculation fix in LA                     : true
[07/15 18:05:39     29s] (I)      Post routing fix                                   : true
[07/15 18:05:39     29s] (I)      Strong post routing                                : true
[07/15 18:05:39     29s] (I)      NDR via pillar fix                                 : true
[07/15 18:05:39     29s] (I)      Violation on path threshold                        : 1
[07/15 18:05:39     29s] (I)      Pass through capacity modeling                     : true
[07/15 18:05:39     29s] (I)      Select the non-relaxed segments in post routing stage : true
[07/15 18:05:39     29s] (I)      Select term pin box for io pin                     : true
[07/15 18:05:39     29s] (I)      Penalize NDR sharing                               : true
[07/15 18:05:39     29s] (I)      Enable special modeling                            : false
[07/15 18:05:39     29s] (I)      Keep fixed segments                                : true
[07/15 18:05:39     29s] (I)      Reorder net groups by key                          : true
[07/15 18:05:39     29s] (I)      Increase net scenic ratio                          : true
[07/15 18:05:39     29s] (I)      Method to set GCell size                           : row
[07/15 18:05:39     29s] (I)      Connect multiple ports and must join fix           : true
[07/15 18:05:39     29s] (I)      Avoid high resistance layers                       : true
[07/15 18:05:39     29s] (I)      Model find APA for IO pin fix                      : true
[07/15 18:05:39     29s] (I)      Avoid connecting non-metal layers                  : true
[07/15 18:05:39     29s] (I)      Use track pitch for NDR                            : true
[07/15 18:05:39     29s] (I)      Enable layer relax to lower layer                  : true
[07/15 18:05:39     29s] (I)      Enable layer relax to upper layer                  : true
[07/15 18:05:39     29s] (I)      Top layer relaxation fix                           : true
[07/15 18:05:39     29s] (I)      Handle non-default track width                     : false
[07/15 18:05:39     29s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:05:39     29s] (I)      Use row-based GCell size
[07/15 18:05:39     29s] (I)      Use row-based GCell align
[07/15 18:05:39     29s] (I)      layer 0 area = 202000
[07/15 18:05:39     29s] (I)      layer 1 area = 202000
[07/15 18:05:39     29s] (I)      layer 2 area = 202000
[07/15 18:05:39     29s] (I)      layer 3 area = 202000
[07/15 18:05:39     29s] (I)      layer 4 area = 562000
[07/15 18:05:39     29s] (I)      layer 5 area = 10000000
[07/15 18:05:39     29s] (I)      GCell unit size   : 4480
[07/15 18:05:39     29s] (I)      GCell multiplier  : 1
[07/15 18:05:39     29s] (I)      GCell row height  : 4480
[07/15 18:05:39     29s] (I)      Actual row height : 4480
[07/15 18:05:39     29s] (I)      GCell align ref   : 20160 20160
[07/15 18:05:39     29s] [NR-eGR] Track table information for default rule: 
[07/15 18:05:39     29s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:05:39     29s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:05:39     29s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:05:39     29s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:05:39     29s] [NR-eGR] METTP has single uniform track structure
[07/15 18:05:39     29s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:05:39     29s] (I)      ================= Default via ==================
[07/15 18:05:39     29s] (I)      +---+--------------------+---------------------+
[07/15 18:05:39     29s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:05:39     29s] (I)      +---+--------------------+---------------------+
[07/15 18:05:39     29s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:05:39     29s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:05:39     29s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:05:39     29s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:05:39     29s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:05:39     29s] (I)      +---+--------------------+---------------------+
[07/15 18:05:39     29s] [NR-eGR] Read 10 PG shapes
[07/15 18:05:39     29s] [NR-eGR] Read 0 clock shapes
[07/15 18:05:39     29s] [NR-eGR] Read 0 other shapes
[07/15 18:05:39     29s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:05:39     29s] [NR-eGR] #Instance Blockages : 0
[07/15 18:05:39     29s] [NR-eGR] #PG Blockages       : 10
[07/15 18:05:39     29s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:05:39     29s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:05:39     29s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:05:39     29s] [NR-eGR] #Other Blockages    : 0
[07/15 18:05:39     29s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:05:39     29s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:05:39     29s] [NR-eGR] Read 1256 nets ( ignored 1250 )
[07/15 18:05:39     29s] [NR-eGR] Connected 0 must-join pins/ports
[07/15 18:05:39     29s] (I)      early_global_route_priority property id does not exist.
[07/15 18:05:39     29s] (I)      Read Num Blocks=250  Num Prerouted Wires=0  Num CS=0
[07/15 18:05:39     29s] (I)      Layer 1 (V) : #blockages 250 : #preroutes 0
[07/15 18:05:39     29s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:05:39     29s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:05:39     29s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[07/15 18:05:39     29s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[07/15 18:05:39     29s] (I)      Moved 2 terms for better access 
[07/15 18:05:39     29s] (I)      Number of ignored nets                =      0
[07/15 18:05:39     29s] (I)      Number of connected nets              =      0
[07/15 18:05:39     29s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:05:39     29s] (I)      Number of clock nets                  =      6.  Ignored: No
[07/15 18:05:39     29s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:05:39     29s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:05:39     29s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:05:39     29s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:05:39     29s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:05:39     29s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:05:39     29s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:05:39     29s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[07/15 18:05:39     29s] (I)      Ndr track 0 does not exist
[07/15 18:05:39     29s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:05:39     29s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:05:39     29s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:05:39     29s] (I)      Site width          :   560  (dbu)
[07/15 18:05:39     29s] (I)      Row height          :  4480  (dbu)
[07/15 18:05:39     29s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:05:39     29s] (I)      GCell width         :  4480  (dbu)
[07/15 18:05:39     29s] (I)      GCell height        :  4480  (dbu)
[07/15 18:05:39     29s] (I)      Grid                :    99    54     6
[07/15 18:05:39     29s] (I)      Layer numbers       :     1     2     3     4     5     6
[07/15 18:05:39     29s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[07/15 18:05:39     29s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[07/15 18:05:39     29s] (I)      Default wire width  :   230   280   280   280   440  3000
[07/15 18:05:39     29s] (I)      Default wire space  :   230   280   280   280   460  2500
[07/15 18:05:39     29s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[07/15 18:05:39     29s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[07/15 18:05:39     29s] (I)      First track coord   :   280   280   280   280  1400  6160
[07/15 18:05:39     29s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[07/15 18:05:39     29s] (I)      Total num of tracks :   432   795   432   795   215    79
[07/15 18:05:39     29s] (I)      Num of masks        :     1     1     1     1     1     1
[07/15 18:05:39     29s] (I)      Num of trim masks   :     0     0     0     0     0     0
[07/15 18:05:39     29s] (I)      --------------------------------------------------------
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] [NR-eGR] ============ Routing rule table ============
[07/15 18:05:39     29s] [NR-eGR] Rule id: 0  Nets: 6
[07/15 18:05:39     29s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:05:39     29s] (I)                    Layer    2    3    4     5     6 
[07/15 18:05:39     29s] (I)                    Pitch  560  560  560  1120  5600 
[07/15 18:05:39     29s] (I)             #Used tracks    1    1    1     1     1 
[07/15 18:05:39     29s] (I)       #Fully used tracks    1    1    1     1     1 
[07/15 18:05:39     29s] [NR-eGR] ========================================
[07/15 18:05:39     29s] [NR-eGR] 
[07/15 18:05:39     29s] (I)      =============== Blocked Tracks ===============
[07/15 18:05:39     29s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:39     29s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:05:39     29s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:39     29s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:05:39     29s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:05:39     29s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:05:39     29s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:05:39     29s] (I)      |     5 |   21285 |        0 |         0.00% |
[07/15 18:05:39     29s] (I)      |     6 |    4266 |        0 |         0.00% |
[07/15 18:05:39     29s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:39     29s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1828.36 MB )
[07/15 18:05:39     29s] (I)      Reset routing kernel
[07/15 18:05:39     29s] (I)      Started Global Routing ( Curr Mem: 1828.36 MB )
[07/15 18:05:39     29s] (I)      totalPins=378  totalGlobalPin=378 (100.00%)
[07/15 18:05:39     29s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:05:39     29s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [2, 4]
[07/15 18:05:39     29s] (I)      
[07/15 18:05:39     29s] (I)      ============  Phase 1a Route ============
[07/15 18:05:39     29s] (I)      Usage: 878 = (400 H, 478 V) = (0.94% H, 0.60% V) = (1.792e+03um H, 2.141e+03um V)
[07/15 18:05:39     29s] (I)      
[07/15 18:05:39     29s] (I)      ============  Phase 1b Route ============
[07/15 18:05:39     29s] (I)      Usage: 878 = (400 H, 478 V) = (0.94% H, 0.60% V) = (1.792e+03um H, 2.141e+03um V)
[07/15 18:05:39     29s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.933440e+03um
[07/15 18:05:39     29s] (I)      
[07/15 18:05:39     29s] (I)      ============  Phase 1c Route ============
[07/15 18:05:39     29s] (I)      Usage: 878 = (400 H, 478 V) = (0.94% H, 0.60% V) = (1.792e+03um H, 2.141e+03um V)
[07/15 18:05:39     29s] (I)      
[07/15 18:05:39     29s] (I)      ============  Phase 1d Route ============
[07/15 18:05:39     29s] (I)      Usage: 878 = (400 H, 478 V) = (0.94% H, 0.60% V) = (1.792e+03um H, 2.141e+03um V)
[07/15 18:05:39     29s] (I)      
[07/15 18:05:39     29s] (I)      ============  Phase 1e Route ============
[07/15 18:05:39     29s] (I)      Usage: 878 = (400 H, 478 V) = (0.94% H, 0.60% V) = (1.792e+03um H, 2.141e+03um V)
[07/15 18:05:39     29s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.933440e+03um
[07/15 18:05:39     29s] (I)      
[07/15 18:05:39     29s] (I)      ============  Phase 1f Route ============
[07/15 18:05:39     29s] (I)      Usage: 878 = (400 H, 478 V) = (0.94% H, 0.60% V) = (1.792e+03um H, 2.141e+03um V)
[07/15 18:05:39     29s] (I)      
[07/15 18:05:39     29s] (I)      ============  Phase 1g Route ============
[07/15 18:05:39     29s] (I)      Usage: 877 = (397 H, 480 V) = (0.93% H, 0.60% V) = (1.779e+03um H, 2.150e+03um V)
[07/15 18:05:39     29s] (I)      #Nets         : 6
[07/15 18:05:39     29s] (I)      #Relaxed nets : 0
[07/15 18:05:39     29s] (I)      Wire length   : 877
[07/15 18:05:39     29s] (I)      
[07/15 18:05:39     29s] (I)      ============  Phase 1h Route ============
[07/15 18:05:39     29s] (I)      Usage: 873 = (390 H, 483 V) = (0.91% H, 0.61% V) = (1.747e+03um H, 2.164e+03um V)
[07/15 18:05:39     29s] (I)      
[07/15 18:05:39     29s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:05:39     29s] [NR-eGR]                        OverCon            
[07/15 18:05:39     29s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:05:39     29s] [NR-eGR]        Layer             (1-0)    OverCon
[07/15 18:05:39     29s] [NR-eGR] ----------------------------------------------
[07/15 18:05:39     29s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:39     29s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:39     29s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:39     29s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:39     29s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:39     29s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:39     29s] [NR-eGR] ----------------------------------------------
[07/15 18:05:39     29s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/15 18:05:39     29s] [NR-eGR] 
[07/15 18:05:39     29s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1828.36 MB )
[07/15 18:05:39     29s] (I)      total 2D Cap : 148089 = (64053 H, 84036 V)
[07/15 18:05:39     29s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:05:39     29s] (I)      ============= Track Assignment ============
[07/15 18:05:39     29s] (I)      Started Track Assignment (1T) ( Curr Mem: 1828.36 MB )
[07/15 18:05:39     29s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:05:39     29s] (I)      Run Multi-thread track assignment
[07/15 18:05:39     29s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1828.36 MB )
[07/15 18:05:39     29s] (I)      Started Export ( Curr Mem: 1828.36 MB )
[07/15 18:05:39     29s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:05:39     29s] [NR-eGR] -----------------------------------
[07/15 18:05:39     29s] [NR-eGR]  MET1    (1H)             0   4790 
[07/15 18:05:39     29s] [NR-eGR]  MET2    (2V)         22830   6622 
[07/15 18:05:39     29s] [NR-eGR]  MET3    (3H)         26817    361 
[07/15 18:05:39     29s] [NR-eGR]  MET4    (4V)          2796      0 
[07/15 18:05:39     29s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:05:39     29s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:05:39     29s] [NR-eGR] -----------------------------------
[07/15 18:05:39     29s] [NR-eGR]          Total        52443  11773 
[07/15 18:05:39     29s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:39     29s] [NR-eGR] Total half perimeter of net bounding box: 42641um
[07/15 18:05:39     29s] [NR-eGR] Total length: 52443um, number of vias: 11773
[07/15 18:05:39     29s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:39     29s] [NR-eGR] Total eGR-routed clock nets wire length: 3992um, number of vias: 846
[07/15 18:05:39     29s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:39     29s] [NR-eGR] Report for selected net(s) only.
[07/15 18:05:39     29s] [NR-eGR]                 Length (um)  Vias 
[07/15 18:05:39     29s] [NR-eGR] ----------------------------------
[07/15 18:05:39     29s] [NR-eGR]  MET1    (1H)             0   376 
[07/15 18:05:39     29s] [NR-eGR]  MET2    (2V)          1561   415 
[07/15 18:05:39     29s] [NR-eGR]  MET3    (3H)          1776    55 
[07/15 18:05:39     29s] [NR-eGR]  MET4    (4V)           655     0 
[07/15 18:05:39     29s] [NR-eGR]  METTP   (5H)             0     0 
[07/15 18:05:39     29s] [NR-eGR]  METTPL  (6V)             0     0 
[07/15 18:05:39     29s] [NR-eGR] ----------------------------------
[07/15 18:05:39     29s] [NR-eGR]          Total         3992   846 
[07/15 18:05:39     29s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:39     29s] [NR-eGR] Total half perimeter of net bounding box: 1693um
[07/15 18:05:39     29s] [NR-eGR] Total length: 3992um, number of vias: 846
[07/15 18:05:39     29s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:39     29s] [NR-eGR] Total routed clock nets wire length: 3992um, number of vias: 846
[07/15 18:05:39     29s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:39     29s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1828.36 MB )
[07/15 18:05:39     29s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1828.36 MB )
[07/15 18:05:39     29s] (I)      =================================== Runtime Summary ===================================
[07/15 18:05:39     29s] (I)       Step                                        %     Start    Finish      Real       CPU 
[07/15 18:05:39     29s] (I)      ---------------------------------------------------------------------------------------
[07/15 18:05:39     29s] (I)       Early Global Route kernel             100.00%  1.19 sec  1.22 sec  0.04 sec  0.04 sec 
[07/15 18:05:39     29s] (I)       +-Import and model                     24.84%  1.20 sec  1.21 sec  0.01 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | +-Create place DB                     5.97%  1.20 sec  1.20 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | +-Import place data                 5.70%  1.20 sec  1.20 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | +-Read instances and placement    1.71%  1.20 sec  1.20 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | +-Read nets                       3.43%  1.20 sec  1.20 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | +-Create route DB                    13.79%  1.20 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | +-Import route data (1T)           11.57%  1.20 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | +-Read blockages ( Layer 2-6 )    2.66%  1.20 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | | +-Read routing blockages        0.01%  1.20 sec  1.20 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | | +-Read instance blockages       0.46%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | | +-Read PG blockages             0.15%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | | +-Read clock blockages          0.04%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | | +-Read other blockages          0.04%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | | +-Read halo blockages           0.02%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | | +-Read boundary cut boxes       0.01%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | +-Read blackboxes                 0.03%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | +-Read prerouted                  0.78%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | +-Read unlegalized nets           0.12%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | +-Read nets                       0.11%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | +-Set up via pillars              0.01%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | +-Initialize 3D grid graph        0.32%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | +-Model blockage capacity         2.65%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | | +-Initialize 3D capacity        2.09%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | +-Move terms for access (1T)      0.19%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | +-Read aux data                       0.01%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | +-Others data preparation             0.08%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | +-Create route kernel                 3.45%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       +-Global Routing                       16.17%  1.21 sec  1.22 sec  0.01 sec  0.01 sec 
[07/15 18:05:39     29s] (I)       | +-Initialization                      0.15%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | +-Net group 1                        14.26%  1.21 sec  1.22 sec  0.01 sec  0.01 sec 
[07/15 18:05:39     29s] (I)       | | +-Generate topology                 3.20%  1.21 sec  1.21 sec  0.00 sec  0.01 sec 
[07/15 18:05:39     29s] (I)       | | +-Phase 1a                          1.46%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | +-Pattern routing (1T)            0.98%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | +-Phase 1b                          0.28%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | +-Phase 1c                          0.04%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | +-Phase 1d                          0.04%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | +-Phase 1e                          0.37%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | +-Route legalization              0.01%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | +-Phase 1f                          0.04%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | +-Phase 1g                          1.44%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | +-Post Routing                    1.12%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | +-Phase 1h                          1.54%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | | +-Post Routing                    1.21%  1.21 sec  1.21 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | +-Layer assignment (1T)             1.39%  1.21 sec  1.22 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       +-Export 3D cong map                    1.51%  1.22 sec  1.22 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | +-Export 2D cong map                  0.23%  1.22 sec  1.22 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       +-Extract Global 3D Wires               0.03%  1.22 sec  1.22 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       +-Track Assignment (1T)                 6.13%  1.22 sec  1.22 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | +-Initialization                      0.04%  1.22 sec  1.22 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | +-Track Assignment Kernel             4.92%  1.22 sec  1.22 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | +-Free Memory                         0.01%  1.22 sec  1.22 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       +-Export                               13.17%  1.22 sec  1.22 sec  0.00 sec  0.01 sec 
[07/15 18:05:39     29s] (I)       | +-Export DB wires                     1.88%  1.22 sec  1.22 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | +-Export all nets                   0.68%  1.22 sec  1.22 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | | +-Set wire vias                     0.14%  1.22 sec  1.22 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | +-Report wirelength                   6.27%  1.22 sec  1.22 sec  0.00 sec  0.01 sec 
[07/15 18:05:39     29s] (I)       | +-Update net boxes                    3.69%  1.22 sec  1.22 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       | +-Update timing                       0.01%  1.22 sec  1.22 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)       +-Postprocess design                    0.53%  1.22 sec  1.22 sec  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)      ==================== Summary by functions =====================
[07/15 18:05:39     29s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:05:39     29s] (I)      ---------------------------------------------------------------
[07/15 18:05:39     29s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.04 sec 
[07/15 18:05:39     29s] (I)        1  Import and model               24.84%  0.01 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        1  Global Routing                 16.17%  0.01 sec  0.01 sec 
[07/15 18:05:39     29s] (I)        1  Export                         13.17%  0.00 sec  0.01 sec 
[07/15 18:05:39     29s] (I)        1  Track Assignment (1T)           6.13%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        1  Export 3D cong map              1.51%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        1  Postprocess design              0.53%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        1  Extract Global 3D Wires         0.03%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        2  Net group 1                    14.26%  0.01 sec  0.01 sec 
[07/15 18:05:39     29s] (I)        2  Create route DB                13.79%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        2  Report wirelength               6.27%  0.00 sec  0.01 sec 
[07/15 18:05:39     29s] (I)        2  Create place DB                 5.97%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        2  Track Assignment Kernel         4.92%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        2  Update net boxes                3.69%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        2  Create route kernel             3.45%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        2  Export DB wires                 1.88%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        2  Export 2D cong map              0.23%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        2  Initialization                  0.20%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        2  Others data preparation         0.08%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        3  Import route data (1T)         11.57%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        3  Import place data               5.70%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        3  Generate topology               3.20%  0.00 sec  0.01 sec 
[07/15 18:05:39     29s] (I)        3  Phase 1h                        1.54%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        3  Phase 1a                        1.46%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        3  Phase 1g                        1.44%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        3  Layer assignment (1T)           1.39%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        3  Export all nets                 0.68%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        3  Phase 1e                        0.37%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        3  Phase 1b                        0.28%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        3  Set wire vias                   0.14%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        3  Phase 1f                        0.04%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        3  Phase 1d                        0.04%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        4  Read nets                       3.54%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        4  Read blockages ( Layer 2-6 )    2.66%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        4  Model blockage capacity         2.65%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        4  Post Routing                    2.33%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        4  Read instances and placement    1.71%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        4  Pattern routing (1T)            0.98%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        4  Read prerouted                  0.78%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        4  Initialize 3D grid graph        0.32%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        4  Move terms for access (1T)      0.19%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        4  Read unlegalized nets           0.12%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        5  Initialize 3D capacity          2.09%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        5  Read instance blockages         0.46%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        5  Read PG blockages               0.15%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 18:05:39     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:05:39     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:05:39     29s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:05:39     29s]     Routing using eGR only done.
[07/15 18:05:39     29s] Net route status summary:
[07/15 18:05:39     29s]   Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:05:39     29s]   Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] CCOPT: Done with clock implementation routing.
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s]   Clock implementation routing done.
[07/15 18:05:39     29s]   Fixed 6 wires.
[07/15 18:05:39     29s]   CCOpt: Starting congestion repair using flow wrapper...
[07/15 18:05:39     29s]     Congestion Repair...
[07/15 18:05:39     29s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:29.8/0:06:28.5 (0.1), mem = 1828.4M
[07/15 18:05:39     29s] Info: Disable timing driven in postCTS congRepair.
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] Starting congRepair ...
[07/15 18:05:39     29s] User Input Parameters:
[07/15 18:05:39     29s] - Congestion Driven    : On
[07/15 18:05:39     29s] - Timing Driven        : Off
[07/15 18:05:39     29s] - Area-Violation Based : On
[07/15 18:05:39     29s] - Start Rollback Level : -5
[07/15 18:05:39     29s] - Legalized            : On
[07/15 18:05:39     29s] - Window Based         : Off
[07/15 18:05:39     29s] - eDen incr mode       : Off
[07/15 18:05:39     29s] - Small incr mode      : Off
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1828.4M, EPOCH TIME: 1721081139.634531
[07/15 18:05:39     29s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.001, MEM:1828.4M, EPOCH TIME: 1721081139.635600
[07/15 18:05:39     29s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1828.4M, EPOCH TIME: 1721081139.635661
[07/15 18:05:39     29s] Starting Early Global Route congestion estimation: mem = 1828.4M
[07/15 18:05:39     29s] (I)      ============================ Layers =============================
[07/15 18:05:39     29s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:39     29s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:05:39     29s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:39     29s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:05:39     29s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:05:39     29s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:05:39     29s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:05:39     29s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:05:39     29s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:05:39     29s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:05:39     29s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:05:39     29s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:05:39     29s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:05:39     29s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:05:39     29s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:05:39     29s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:39     29s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:05:39     29s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:05:39     29s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:05:39     29s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:05:39     29s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:05:39     29s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:05:39     29s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:05:39     29s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:05:39     29s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:05:39     29s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:05:39     29s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:05:39     29s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:05:39     29s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:05:39     29s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:05:39     29s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:05:39     29s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:05:39     29s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:05:39     29s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:05:39     29s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:05:39     29s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:05:39     29s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:05:39     29s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:05:39     29s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:05:39     29s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:05:39     29s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:05:39     29s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:05:39     29s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:05:39     29s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:05:39     29s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:05:39     29s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:05:39     29s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:05:39     29s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:05:39     29s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:05:39     29s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:05:39     29s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:05:39     29s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:05:39     29s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:05:39     29s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:05:39     29s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:05:39     29s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:05:39     29s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:05:39     29s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:05:39     29s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:05:39     29s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:05:39     29s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:05:39     29s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:05:39     29s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:05:39     29s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:05:39     29s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:05:39     29s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:05:39     29s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:05:39     29s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:05:39     29s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:05:39     29s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:05:39     29s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:05:39     29s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:05:39     29s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:05:39     29s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:05:39     29s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:05:39     29s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:05:39     29s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:05:39     29s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:05:39     29s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:05:39     29s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:05:39     29s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:05:39     29s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:05:39     29s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:39     29s] (I)      Started Import and model ( Curr Mem: 1828.36 MB )
[07/15 18:05:39     29s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:39     29s] (I)      == Non-default Options ==
[07/15 18:05:39     29s] (I)      Maximum routing layer                              : 4
[07/15 18:05:39     29s] (I)      Number of threads                                  : 1
[07/15 18:05:39     29s] (I)      Use non-blocking free Dbs wires                    : false
[07/15 18:05:39     29s] (I)      Method to set GCell size                           : row
[07/15 18:05:39     29s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:05:39     29s] (I)      Use row-based GCell size
[07/15 18:05:39     29s] (I)      Use row-based GCell align
[07/15 18:05:39     29s] (I)      layer 0 area = 202000
[07/15 18:05:39     29s] (I)      layer 1 area = 202000
[07/15 18:05:39     29s] (I)      layer 2 area = 202000
[07/15 18:05:39     29s] (I)      layer 3 area = 202000
[07/15 18:05:39     29s] (I)      GCell unit size   : 4480
[07/15 18:05:39     29s] (I)      GCell multiplier  : 1
[07/15 18:05:39     29s] (I)      GCell row height  : 4480
[07/15 18:05:39     29s] (I)      Actual row height : 4480
[07/15 18:05:39     29s] (I)      GCell align ref   : 20160 20160
[07/15 18:05:39     29s] [NR-eGR] Track table information for default rule: 
[07/15 18:05:39     29s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:05:39     29s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:05:39     29s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:05:39     29s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:05:39     29s] [NR-eGR] METTP has single uniform track structure
[07/15 18:05:39     29s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:05:39     29s] (I)      ================= Default via ==================
[07/15 18:05:39     29s] (I)      +---+--------------------+---------------------+
[07/15 18:05:39     29s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:05:39     29s] (I)      +---+--------------------+---------------------+
[07/15 18:05:39     29s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:05:39     29s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:05:39     29s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:05:39     29s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:05:39     29s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:05:39     29s] (I)      +---+--------------------+---------------------+
[07/15 18:05:39     29s] [NR-eGR] Read 260 PG shapes
[07/15 18:05:39     29s] [NR-eGR] Read 0 clock shapes
[07/15 18:05:39     29s] [NR-eGR] Read 0 other shapes
[07/15 18:05:39     29s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:05:39     29s] [NR-eGR] #Instance Blockages : 0
[07/15 18:05:39     29s] [NR-eGR] #PG Blockages       : 260
[07/15 18:05:39     29s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:05:39     29s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:05:39     29s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:05:39     29s] [NR-eGR] #Other Blockages    : 0
[07/15 18:05:39     29s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:05:39     29s] [NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 724
[07/15 18:05:39     29s] [NR-eGR] Read 1256 nets ( ignored 6 )
[07/15 18:05:39     29s] (I)      early_global_route_priority property id does not exist.
[07/15 18:05:39     29s] (I)      Read Num Blocks=260  Num Prerouted Wires=724  Num CS=0
[07/15 18:05:39     29s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 491
[07/15 18:05:39     29s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 217
[07/15 18:05:39     29s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 16
[07/15 18:05:39     29s] (I)      Number of ignored nets                =      6
[07/15 18:05:39     29s] (I)      Number of connected nets              =      0
[07/15 18:05:39     29s] (I)      Number of fixed nets                  =      6.  Ignored: Yes
[07/15 18:05:39     29s] (I)      Number of clock nets                  =      6.  Ignored: No
[07/15 18:05:39     29s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:05:39     29s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:05:39     29s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:05:39     29s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:05:39     29s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:05:39     29s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:05:39     29s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:05:39     29s] (I)      Ndr track 0 does not exist
[07/15 18:05:39     29s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:05:39     29s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:05:39     29s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:05:39     29s] (I)      Site width          :   560  (dbu)
[07/15 18:05:39     29s] (I)      Row height          :  4480  (dbu)
[07/15 18:05:39     29s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:05:39     29s] (I)      GCell width         :  4480  (dbu)
[07/15 18:05:39     29s] (I)      GCell height        :  4480  (dbu)
[07/15 18:05:39     29s] (I)      Grid                :    99    54     4
[07/15 18:05:39     29s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:05:39     29s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:05:39     29s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:05:39     29s] (I)      Default wire width  :   230   280   280   280
[07/15 18:05:39     29s] (I)      Default wire space  :   230   280   280   280
[07/15 18:05:39     29s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:05:39     29s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:05:39     29s] (I)      First track coord   :   280   280   280   280
[07/15 18:05:39     29s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:05:39     29s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:05:39     29s] (I)      Num of masks        :     1     1     1     1
[07/15 18:05:39     29s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:05:39     29s] (I)      --------------------------------------------------------
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] [NR-eGR] ============ Routing rule table ============
[07/15 18:05:39     29s] [NR-eGR] Rule id: 0  Nets: 1250
[07/15 18:05:39     29s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:05:39     29s] (I)                    Layer    2    3    4 
[07/15 18:05:39     29s] (I)                    Pitch  560  560  560 
[07/15 18:05:39     29s] (I)             #Used tracks    1    1    1 
[07/15 18:05:39     29s] (I)       #Fully used tracks    1    1    1 
[07/15 18:05:39     29s] [NR-eGR] ========================================
[07/15 18:05:39     29s] [NR-eGR] 
[07/15 18:05:39     29s] (I)      =============== Blocked Tracks ===============
[07/15 18:05:39     29s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:39     29s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:05:39     29s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:39     29s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:05:39     29s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:05:39     29s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:05:39     29s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:05:39     29s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:39     29s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1828.36 MB )
[07/15 18:05:39     29s] (I)      Reset routing kernel
[07/15 18:05:39     29s] (I)      Started Global Routing ( Curr Mem: 1828.36 MB )
[07/15 18:05:39     29s] (I)      totalPins=4492  totalGlobalPin=4389 (97.71%)
[07/15 18:05:39     29s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:05:39     29s] [NR-eGR] Layer group 1: route 1250 net(s) in layer range [2, 4]
[07/15 18:05:39     29s] (I)      
[07/15 18:05:39     29s] (I)      ============  Phase 1a Route ============
[07/15 18:05:39     29s] (I)      Usage: 10278 = (5473 H, 4805 V) = (12.80% H, 6.02% V) = (2.452e+04um H, 2.153e+04um V)
[07/15 18:05:39     29s] (I)      
[07/15 18:05:39     29s] (I)      ============  Phase 1b Route ============
[07/15 18:05:39     29s] (I)      Usage: 10278 = (5473 H, 4805 V) = (12.80% H, 6.02% V) = (2.452e+04um H, 2.153e+04um V)
[07/15 18:05:39     29s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.604544e+04um
[07/15 18:05:39     29s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:05:39     29s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:05:39     29s] (I)      
[07/15 18:05:39     29s] (I)      ============  Phase 1c Route ============
[07/15 18:05:39     29s] (I)      Usage: 10278 = (5473 H, 4805 V) = (12.80% H, 6.02% V) = (2.452e+04um H, 2.153e+04um V)
[07/15 18:05:39     29s] (I)      
[07/15 18:05:39     29s] (I)      ============  Phase 1d Route ============
[07/15 18:05:39     29s] (I)      Usage: 10278 = (5473 H, 4805 V) = (12.80% H, 6.02% V) = (2.452e+04um H, 2.153e+04um V)
[07/15 18:05:39     29s] (I)      
[07/15 18:05:39     29s] (I)      ============  Phase 1e Route ============
[07/15 18:05:39     29s] (I)      Usage: 10278 = (5473 H, 4805 V) = (12.80% H, 6.02% V) = (2.452e+04um H, 2.153e+04um V)
[07/15 18:05:39     29s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.604544e+04um
[07/15 18:05:39     29s] (I)      
[07/15 18:05:39     29s] (I)      ============  Phase 1l Route ============
[07/15 18:05:39     29s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:05:39     29s] (I)      Layer  2:      36109      6595         9        4016       37960    ( 9.57%) 
[07/15 18:05:39     29s] (I)      Layer  3:      42336      5955         0           0       42336    ( 0.00%) 
[07/15 18:05:39     29s] (I)      Layer  4:      42135       618         0           0       41976    ( 0.00%) 
[07/15 18:05:39     29s] (I)      Total:        120580     13168         9        4016      122272    ( 3.18%) 
[07/15 18:05:39     29s] (I)      
[07/15 18:05:39     29s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:05:39     29s] [NR-eGR]                        OverCon            
[07/15 18:05:39     29s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:05:39     29s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:05:39     29s] [NR-eGR] ----------------------------------------------
[07/15 18:05:39     29s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:39     29s] [NR-eGR]    MET2 ( 2)         9( 0.19%)   ( 0.19%) 
[07/15 18:05:39     29s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:39     29s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:39     29s] [NR-eGR] ----------------------------------------------
[07/15 18:05:39     29s] [NR-eGR]        Total         9( 0.06%)   ( 0.06%) 
[07/15 18:05:39     29s] [NR-eGR] 
[07/15 18:05:39     29s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1828.36 MB )
[07/15 18:05:39     29s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:05:39     29s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:05:39     29s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1828.4M
[07/15 18:05:39     29s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.031, MEM:1828.4M, EPOCH TIME: 1721081139.666410
[07/15 18:05:39     29s] OPERPROF: Starting HotSpotCal at level 1, MEM:1828.4M, EPOCH TIME: 1721081139.666459
[07/15 18:05:39     29s] [hotspot] +------------+---------------+---------------+
[07/15 18:05:39     29s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:05:39     29s] [hotspot] +------------+---------------+---------------+
[07/15 18:05:39     29s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:05:39     29s] [hotspot] +------------+---------------+---------------+
[07/15 18:05:39     29s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:05:39     29s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:05:39     29s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1828.4M, EPOCH TIME: 1721081139.666946
[07/15 18:05:39     29s] Skipped repairing congestion.
[07/15 18:05:39     29s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1828.4M, EPOCH TIME: 1721081139.667026
[07/15 18:05:39     29s] Starting Early Global Route wiring: mem = 1828.4M
[07/15 18:05:39     29s] (I)      ============= Track Assignment ============
[07/15 18:05:39     29s] (I)      Started Track Assignment (1T) ( Curr Mem: 1828.36 MB )
[07/15 18:05:39     29s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:05:39     29s] (I)      Run Multi-thread track assignment
[07/15 18:05:39     29s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1829.36 MB )
[07/15 18:05:39     29s] (I)      Started Export ( Curr Mem: 1829.36 MB )
[07/15 18:05:39     29s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:05:39     29s] [NR-eGR] -----------------------------------
[07/15 18:05:39     29s] [NR-eGR]  MET1    (1H)             0   4790 
[07/15 18:05:39     29s] [NR-eGR]  MET2    (2V)         22709   6628 
[07/15 18:05:39     29s] [NR-eGR]  MET3    (3H)         26863    367 
[07/15 18:05:39     29s] [NR-eGR]  MET4    (4V)          2993      0 
[07/15 18:05:39     29s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:05:39     29s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:05:39     29s] [NR-eGR] -----------------------------------
[07/15 18:05:39     29s] [NR-eGR]          Total        52564  11785 
[07/15 18:05:39     29s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:39     29s] [NR-eGR] Total half perimeter of net bounding box: 42641um
[07/15 18:05:39     29s] [NR-eGR] Total length: 52564um, number of vias: 11785
[07/15 18:05:39     29s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:39     29s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/15 18:05:39     29s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:39     29s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1829.36 MB )
[07/15 18:05:39     29s] Early Global Route wiring runtime: 0.02 seconds, mem = 1829.4M
[07/15 18:05:39     29s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.030, REAL:0.016, MEM:1829.4M, EPOCH TIME: 1721081139.682988
[07/15 18:05:39     29s] Tdgp not successfully inited but do clear! skip clearing
[07/15 18:05:39     29s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:05:39     29s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:00:29.8/0:06:28.6 (0.1), mem = 1829.4M
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] =============================================================================================
[07/15 18:05:39     29s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.18-s099_1
[07/15 18:05:39     29s] =============================================================================================
[07/15 18:05:39     29s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:05:39     29s] ---------------------------------------------------------------------------------------------
[07/15 18:05:39     29s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:05:39     29s] ---------------------------------------------------------------------------------------------
[07/15 18:05:39     29s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:05:39     29s] ---------------------------------------------------------------------------------------------
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:05:39     29s]   CCOpt: Starting congestion repair using flow wrapper done.
[07/15 18:05:39     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1829.4M, EPOCH TIME: 1721081139.689471
[07/15 18:05:39     29s] Processing tracks to init pin-track alignment.
[07/15 18:05:39     29s] z: 2, totalTracks: 1
[07/15 18:05:39     29s] z: 4, totalTracks: 1
[07/15 18:05:39     29s] z: 6, totalTracks: 1
[07/15 18:05:39     29s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:39     29s] All LLGs are deleted
[07/15 18:05:39     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1829.4M, EPOCH TIME: 1721081139.690537
[07/15 18:05:39     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1829.4M, EPOCH TIME: 1721081139.690614
[07/15 18:05:39     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1829.4M, EPOCH TIME: 1721081139.690810
[07/15 18:05:39     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:39     29s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1829.4M, EPOCH TIME: 1721081139.690983
[07/15 18:05:39     29s] Max number of tech site patterns supported in site array is 256.
[07/15 18:05:39     29s] Core basic site is core_ji3v
[07/15 18:05:39     29s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1829.4M, EPOCH TIME: 1721081139.699660
[07/15 18:05:39     29s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:05:39     29s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:05:39     29s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1829.4M, EPOCH TIME: 1721081139.699889
[07/15 18:05:39     29s] Fast DP-INIT is on for default
[07/15 18:05:39     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:05:39     29s] Atter site array init, number of instance map data is 0.
[07/15 18:05:39     29s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1829.4M, EPOCH TIME: 1721081139.700361
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:39     29s] OPERPROF:     Starting CMU at level 3, MEM:1829.4M, EPOCH TIME: 1721081139.700958
[07/15 18:05:39     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1829.4M, EPOCH TIME: 1721081139.701215
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:05:39     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1829.4M, EPOCH TIME: 1721081139.701370
[07/15 18:05:39     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1829.4M, EPOCH TIME: 1721081139.701437
[07/15 18:05:39     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1829.4M, EPOCH TIME: 1721081139.701654
[07/15 18:05:39     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1829.4MB).
[07/15 18:05:39     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1829.4M, EPOCH TIME: 1721081139.701823
[07/15 18:05:39     29s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.1 real=0:00:00.2)
[07/15 18:05:39     29s]   Leaving CCOpt scope - extractRC...
[07/15 18:05:39     29s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/15 18:05:39     29s] Extraction called for design 'aska_dig' of instances=1222 and nets=1283 using extraction engine 'preRoute' .
[07/15 18:05:39     29s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:05:39     29s] RC Extraction called in multi-corner(2) mode.
[07/15 18:05:39     29s] RCMode: PreRoute
[07/15 18:05:39     29s]       RC Corner Indexes            0       1   
[07/15 18:05:39     29s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:05:39     29s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:05:39     29s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:05:39     29s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:05:39     29s] Shrink Factor                : 1.00000
[07/15 18:05:39     29s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:05:39     29s] Using capacitance table file ...
[07/15 18:05:39     29s] 
[07/15 18:05:39     29s] Trim Metal Layers:
[07/15 18:05:39     29s] LayerId::1 widthSet size::4
[07/15 18:05:39     29s] LayerId::2 widthSet size::4
[07/15 18:05:39     29s] LayerId::3 widthSet size::4
[07/15 18:05:39     29s] LayerId::4 widthSet size::4
[07/15 18:05:39     29s] LayerId::5 widthSet size::4
[07/15 18:05:39     29s] LayerId::6 widthSet size::2
[07/15 18:05:39     29s] Updating RC grid for preRoute extraction ...
[07/15 18:05:39     29s] eee: pegSigSF::1.070000
[07/15 18:05:39     29s] Initializing multi-corner capacitance tables ... 
[07/15 18:05:39     29s] Initializing multi-corner resistance tables ...
[07/15 18:05:39     29s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:05:39     29s] eee: l::2 avDens::0.125699 usedTrk::563.131183 availTrk::4480.000000 sigTrk::563.131183
[07/15 18:05:39     29s] eee: l::3 avDens::0.159621 usedTrk::600.175000 availTrk::3760.000000 sigTrk::600.175000
[07/15 18:05:39     29s] eee: l::4 avDens::0.020936 usedTrk::70.346094 availTrk::3360.000000 sigTrk::70.346094
[07/15 18:05:39     29s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:05:39     29s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:05:39     29s] {RT max_rc 0 4 4 0}
[07/15 18:05:39     29s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.048137 aWlH=0.000000 lMod=0 pMax=0.825200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:05:39     29s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1829.363M)
[07/15 18:05:39     29s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/15 18:05:39     29s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:39     29s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:05:39     29s] End AAE Lib Interpolated Model. (MEM=1829.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:39     29s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:39     29s]   Clock DAG stats after clustering cong repair call:
[07/15 18:05:39     29s]     cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:05:39     29s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:39     29s]     misc counts      : r=2, pp=0
[07/15 18:05:39     29s]     cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:05:39     29s]     cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:05:39     29s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:39     29s]     wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
[07/15 18:05:39     29s]     wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
[07/15 18:05:39     29s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 18:05:39     29s]   Clock DAG net violations after clustering cong repair call: none
[07/15 18:05:39     29s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[07/15 18:05:39     29s]     Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:39     29s]     Leaf  : target=0.622ns count=5 avg=0.258ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:39     29s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[07/15 18:05:39     29s]      Bufs: BUJI3VX16: 4 
[07/15 18:05:39     29s]   Clock DAG hash after clustering cong repair call: 9844404760201916531 8312006355684660928
[07/15 18:05:39     29s]   CTS services accumulated run-time stats after clustering cong repair call:
[07/15 18:05:39     29s]     delay calculator: calls=6451, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:05:39     29s]     legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:05:39     29s]     steiner router: calls=6451, total_wall_time=0.045s, mean_wall_time=0.007ms
[07/15 18:05:39     29s]   Primary reporting skew groups after clustering cong repair call:
[07/15 18:05:39     29s]     skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364, avg=0.341, sd=0.015], skew [0.062 vs 0.286], 100% {0.302, 0.364} (wid=0.065 ws=0.051) (gid=0.315 gs=0.030)
[07/15 18:05:39     29s]         min path sink: spi1_conf1_meta_reg[0]/C
[07/15 18:05:39     29s]         max path sink: npg1_phase_up_count_reg[2]/C
[07/15 18:05:39     29s]   Skew group summary after clustering cong repair call:
[07/15 18:05:39     29s]     skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364, avg=0.341, sd=0.015], skew [0.062 vs 0.286], 100% {0.302, 0.364} (wid=0.065 ws=0.051) (gid=0.315 gs=0.030)
[07/15 18:05:39     29s]     skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040, avg=0.028, sd=0.009], skew [0.032 vs 0.286], 100% {0.008, 0.040} (wid=0.040 ws=0.032) (gid=0.000 gs=0.000)
[07/15 18:05:39     29s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:05:39     29s]   Stage::Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/15 18:05:39     29s]   Stage::DRV Fixing...
[07/15 18:05:39     29s]   Fixing clock tree slew time and max cap violations...
[07/15 18:05:39     29s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 9844404760201916531 8312006355684660928
[07/15 18:05:39     29s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[07/15 18:05:39     29s]       delay calculator: calls=6451, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:05:39     29s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:05:39     29s]       steiner router: calls=6451, total_wall_time=0.045s, mean_wall_time=0.007ms
[07/15 18:05:39     29s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:05:39     29s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[07/15 18:05:39     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:05:39     29s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:39     29s]       misc counts      : r=2, pp=0
[07/15 18:05:39     29s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:05:39     29s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:05:39     29s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:39     29s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
[07/15 18:05:39     29s]       wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
[07/15 18:05:39     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 18:05:39     29s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[07/15 18:05:39     29s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[07/15 18:05:39     29s]       Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:39     29s]       Leaf  : target=0.622ns count=5 avg=0.258ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:39     29s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[07/15 18:05:39     29s]        Bufs: BUJI3VX16: 4 
[07/15 18:05:39     29s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 9844404760201916531 8312006355684660928
[07/15 18:05:39     29s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[07/15 18:05:39     29s]       delay calculator: calls=6451, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:05:39     29s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:05:39     29s]       steiner router: calls=6451, total_wall_time=0.045s, mean_wall_time=0.007ms
[07/15 18:05:39     29s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[07/15 18:05:39     29s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
[07/15 18:05:39     29s]           min path sink: spi1_conf1_meta_reg[0]/C
[07/15 18:05:39     29s]           max path sink: npg1_phase_up_count_reg[2]/C
[07/15 18:05:39     29s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[07/15 18:05:39     29s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
[07/15 18:05:39     29s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
[07/15 18:05:39     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:39     29s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:39     29s]   Fixing clock tree slew time and max cap violations - detailed pass...
[07/15 18:05:39     29s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 9844404760201916531 8312006355684660928
[07/15 18:05:39     29s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 18:05:39     29s]       delay calculator: calls=6451, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:05:39     29s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:05:39     29s]       steiner router: calls=6451, total_wall_time=0.045s, mean_wall_time=0.007ms
[07/15 18:05:39     29s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:05:39     29s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 18:05:39     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:05:39     29s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:39     29s]       misc counts      : r=2, pp=0
[07/15 18:05:39     29s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:05:39     29s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:05:39     29s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:39     29s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
[07/15 18:05:39     29s]       wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
[07/15 18:05:39     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 18:05:39     29s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[07/15 18:05:39     29s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 18:05:39     29s]       Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:39     29s]       Leaf  : target=0.622ns count=5 avg=0.258ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:39     29s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[07/15 18:05:39     29s]        Bufs: BUJI3VX16: 4 
[07/15 18:05:39     29s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 9844404760201916531 8312006355684660928
[07/15 18:05:39     29s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 18:05:39     29s]       delay calculator: calls=6451, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:05:39     29s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:05:39     29s]       steiner router: calls=6451, total_wall_time=0.045s, mean_wall_time=0.007ms
[07/15 18:05:39     29s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 18:05:39     29s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364, avg=0.341, sd=0.015], skew [0.062 vs 0.286], 100% {0.302, 0.364} (wid=0.065 ws=0.051) (gid=0.315 gs=0.030)
[07/15 18:05:39     29s]           min path sink: spi1_conf1_meta_reg[0]/C
[07/15 18:05:39     29s]           max path sink: npg1_phase_up_count_reg[2]/C
[07/15 18:05:39     29s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 18:05:39     29s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364, avg=0.341, sd=0.015], skew [0.062 vs 0.286], 100% {0.302, 0.364} (wid=0.065 ws=0.051) (gid=0.315 gs=0.030)
[07/15 18:05:39     29s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040, avg=0.028, sd=0.009], skew [0.032 vs 0.286], 100% {0.008, 0.040} (wid=0.040 ws=0.032) (gid=0.000 gs=0.000)
[07/15 18:05:39     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:39     29s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:39     29s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:39     29s]   Stage::Insertion Delay Reduction...
[07/15 18:05:39     29s]   Removing unnecessary root buffering...
[07/15 18:05:39     29s]     Clock DAG hash before 'Removing unnecessary root buffering': 9844404760201916531 8312006355684660928
[07/15 18:05:39     29s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[07/15 18:05:39     29s]       delay calculator: calls=6451, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:05:39     29s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:05:39     29s]       steiner router: calls=6451, total_wall_time=0.045s, mean_wall_time=0.007ms
[07/15 18:05:39     29s]     Clock DAG stats after 'Removing unnecessary root buffering':
[07/15 18:05:39     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:05:39     29s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:39     29s]       misc counts      : r=2, pp=0
[07/15 18:05:39     29s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:05:39     29s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:05:39     29s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:39     29s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
[07/15 18:05:39     29s]       wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
[07/15 18:05:39     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 18:05:39     29s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[07/15 18:05:39     29s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[07/15 18:05:39     29s]       Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:39     29s]       Leaf  : target=0.622ns count=5 avg=0.258ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:39     29s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[07/15 18:05:39     29s]        Bufs: BUJI3VX16: 4 
[07/15 18:05:39     29s]     Clock DAG hash after 'Removing unnecessary root buffering': 9844404760201916531 8312006355684660928
[07/15 18:05:39     29s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[07/15 18:05:39     29s]       delay calculator: calls=6451, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:05:39     29s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:05:39     29s]       steiner router: calls=6451, total_wall_time=0.045s, mean_wall_time=0.007ms
[07/15 18:05:39     29s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[07/15 18:05:39     29s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
[07/15 18:05:39     29s]           min path sink: spi1_conf1_meta_reg[0]/C
[07/15 18:05:39     29s]           max path sink: npg1_phase_up_count_reg[2]/C
[07/15 18:05:39     29s]     Skew group summary after 'Removing unnecessary root buffering':
[07/15 18:05:39     29s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
[07/15 18:05:39     29s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
[07/15 18:05:39     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:39     29s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:39     29s]   Removing unconstrained drivers...
[07/15 18:05:39     29s]     Clock DAG hash before 'Removing unconstrained drivers': 9844404760201916531 8312006355684660928
[07/15 18:05:39     29s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[07/15 18:05:39     29s]       delay calculator: calls=6451, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:05:39     29s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:05:39     29s]       steiner router: calls=6451, total_wall_time=0.045s, mean_wall_time=0.007ms
[07/15 18:05:39     29s]     Clock DAG stats after 'Removing unconstrained drivers':
[07/15 18:05:39     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:05:39     29s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:39     29s]       misc counts      : r=2, pp=0
[07/15 18:05:39     29s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:05:39     29s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:05:39     29s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:39     29s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
[07/15 18:05:39     29s]       wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
[07/15 18:05:39     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 18:05:39     29s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[07/15 18:05:39     29s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[07/15 18:05:39     29s]       Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:39     29s]       Leaf  : target=0.622ns count=5 avg=0.258ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:39     29s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[07/15 18:05:39     29s]        Bufs: BUJI3VX16: 4 
[07/15 18:05:39     29s]     Clock DAG hash after 'Removing unconstrained drivers': 9844404760201916531 8312006355684660928
[07/15 18:05:39     29s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[07/15 18:05:39     29s]       delay calculator: calls=6451, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:05:39     29s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:05:39     29s]       steiner router: calls=6451, total_wall_time=0.045s, mean_wall_time=0.007ms
[07/15 18:05:39     29s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[07/15 18:05:39     29s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
[07/15 18:05:39     29s]           min path sink: spi1_conf1_meta_reg[0]/C
[07/15 18:05:39     29s]           max path sink: npg1_phase_up_count_reg[2]/C
[07/15 18:05:39     29s]     Skew group summary after 'Removing unconstrained drivers':
[07/15 18:05:39     29s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
[07/15 18:05:39     29s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
[07/15 18:05:39     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:39     29s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:39     29s]   Reducing insertion delay 1...
[07/15 18:05:39     29s]     Clock DAG hash before 'Reducing insertion delay 1': 9844404760201916531 8312006355684660928
[07/15 18:05:39     29s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[07/15 18:05:39     29s]       delay calculator: calls=6451, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:05:39     29s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:05:39     29s]       steiner router: calls=6451, total_wall_time=0.045s, mean_wall_time=0.007ms
[07/15 18:05:39     29s]     Clock DAG stats after 'Reducing insertion delay 1':
[07/15 18:05:39     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:05:39     29s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:39     29s]       misc counts      : r=2, pp=0
[07/15 18:05:39     29s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:05:39     29s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:05:39     29s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:39     29s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
[07/15 18:05:39     29s]       wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
[07/15 18:05:39     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 18:05:39     29s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[07/15 18:05:39     29s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[07/15 18:05:39     29s]       Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:39     29s]       Leaf  : target=0.622ns count=5 avg=0.258ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:39     29s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[07/15 18:05:39     29s]        Bufs: BUJI3VX16: 4 
[07/15 18:05:39     29s]     Clock DAG hash after 'Reducing insertion delay 1': 9844404760201916531 8312006355684660928
[07/15 18:05:39     29s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[07/15 18:05:39     29s]       delay calculator: calls=6521, total_wall_time=0.223s, mean_wall_time=0.034ms
[07/15 18:05:39     29s]       legalizer: calls=56, total_wall_time=0.002s, mean_wall_time=0.033ms
[07/15 18:05:39     29s]       steiner router: calls=6485, total_wall_time=0.048s, mean_wall_time=0.007ms
[07/15 18:05:39     29s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[07/15 18:05:39     29s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
[07/15 18:05:39     29s]           min path sink: spi1_conf1_meta_reg[0]/C
[07/15 18:05:39     29s]           max path sink: npg1_phase_up_count_reg[2]/C
[07/15 18:05:39     29s]     Skew group summary after 'Reducing insertion delay 1':
[07/15 18:05:39     29s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
[07/15 18:05:39     29s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
[07/15 18:05:39     29s]     Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:39     29s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:39     29s]   Removing longest path buffering...
[07/15 18:05:39     29s]     Clock DAG hash before 'Removing longest path buffering': 9844404760201916531 8312006355684660928
[07/15 18:05:39     29s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[07/15 18:05:39     29s]       delay calculator: calls=6521, total_wall_time=0.223s, mean_wall_time=0.034ms
[07/15 18:05:39     29s]       legalizer: calls=56, total_wall_time=0.002s, mean_wall_time=0.033ms
[07/15 18:05:39     29s]       steiner router: calls=6485, total_wall_time=0.048s, mean_wall_time=0.007ms
[07/15 18:05:39     29s]     Clock DAG stats after 'Removing longest path buffering':
[07/15 18:05:39     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:05:39     29s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:39     29s]       misc counts      : r=2, pp=0
[07/15 18:05:39     29s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:05:39     29s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:05:39     29s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:39     29s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
[07/15 18:05:39     29s]       wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
[07/15 18:05:39     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 18:05:39     29s]     Clock DAG net violations after 'Removing longest path buffering': none
[07/15 18:05:39     29s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[07/15 18:05:39     29s]       Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:39     29s]       Leaf  : target=0.622ns count=5 avg=0.258ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:39     29s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[07/15 18:05:39     29s]        Bufs: BUJI3VX16: 4 
[07/15 18:05:39     29s]     Clock DAG hash after 'Removing longest path buffering': 9844404760201916531 8312006355684660928
[07/15 18:05:39     29s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[07/15 18:05:39     29s]       delay calculator: calls=6521, total_wall_time=0.223s, mean_wall_time=0.034ms
[07/15 18:05:39     29s]       legalizer: calls=56, total_wall_time=0.002s, mean_wall_time=0.033ms
[07/15 18:05:39     29s]       steiner router: calls=6485, total_wall_time=0.048s, mean_wall_time=0.007ms
[07/15 18:05:39     29s]     Primary reporting skew groups after 'Removing longest path buffering':
[07/15 18:05:39     29s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
[07/15 18:05:39     29s]           min path sink: spi1_conf1_meta_reg[0]/C
[07/15 18:05:39     29s]           max path sink: npg1_phase_up_count_reg[2]/C
[07/15 18:05:39     29s]     Skew group summary after 'Removing longest path buffering':
[07/15 18:05:39     29s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
[07/15 18:05:39     29s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
[07/15 18:05:39     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:39     29s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:39     29s]   Reducing insertion delay 2...
[07/15 18:05:39     29s]     Clock DAG hash before 'Reducing insertion delay 2': 9844404760201916531 8312006355684660928
[07/15 18:05:39     29s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[07/15 18:05:39     29s]       delay calculator: calls=6521, total_wall_time=0.223s, mean_wall_time=0.034ms
[07/15 18:05:39     29s]       legalizer: calls=56, total_wall_time=0.002s, mean_wall_time=0.033ms
[07/15 18:05:39     29s]       steiner router: calls=6485, total_wall_time=0.048s, mean_wall_time=0.007ms
[07/15 18:05:40     30s]     Path optimization required 190 stage delay updates 
[07/15 18:05:40     30s]     Clock DAG stats after 'Reducing insertion delay 2':
[07/15 18:05:40     30s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:05:40     30s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:40     30s]       misc counts      : r=2, pp=0
[07/15 18:05:40     30s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:05:40     30s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:05:40     30s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:40     30s]       wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.598pF, total=0.640pF
[07/15 18:05:40     30s]       wire lengths     : top=0.000um, trunk=299.880um, leaf=3772.272um, total=4072.152um
[07/15 18:05:40     30s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 18:05:40     30s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[07/15 18:05:40     30s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[07/15 18:05:40     30s]       Trunk : target=0.622ns count=1 avg=0.138ns sd=0.000ns min=0.138ns max=0.138ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     30s]       Leaf  : target=0.622ns count=5 avg=0.256ns sd=0.029ns min=0.205ns max=0.276ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     30s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[07/15 18:05:40     30s]        Bufs: BUJI3VX16: 4 
[07/15 18:05:40     30s]     Clock DAG hash after 'Reducing insertion delay 2': 350473645426759998 14301825853025135269
[07/15 18:05:40     30s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[07/15 18:05:40     30s]       delay calculator: calls=6884, total_wall_time=0.255s, mean_wall_time=0.037ms
[07/15 18:05:40     30s]       legalizer: calls=160, total_wall_time=0.003s, mean_wall_time=0.021ms
[07/15 18:05:40     30s]       steiner router: calls=6675, total_wall_time=0.089s, mean_wall_time=0.013ms
[07/15 18:05:40     30s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[07/15 18:05:40     30s]       skew_group CLK/functional_mode: insertion delay [min=0.303, max=0.358, avg=0.340, sd=0.013], skew [0.054 vs 0.286], 100% {0.303, 0.358} (wid=0.064 ws=0.052) (gid=0.321 gs=0.034)
[07/15 18:05:40     30s]           min path sink: spi1_conf0_reg[26]/C
[07/15 18:05:40     30s]           max path sink: spi1_conf0_reg[23]/C
[07/15 18:05:40     30s]     Skew group summary after 'Reducing insertion delay 2':
[07/15 18:05:40     30s]       skew_group CLK/functional_mode: insertion delay [min=0.303, max=0.358, avg=0.340, sd=0.013], skew [0.054 vs 0.286], 100% {0.303, 0.358} (wid=0.064 ws=0.052) (gid=0.321 gs=0.034)
[07/15 18:05:40     30s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040, avg=0.028, sd=0.009], skew [0.032 vs 0.286], 100% {0.008, 0.040} (wid=0.040 ws=0.032) (gid=0.000 gs=0.000)
[07/15 18:05:40     30s]     Legalizer API calls during this step: 104 succeeded with high effort: 104 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:40     30s]   Reducing insertion delay 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/15 18:05:40     30s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/15 18:05:40     30s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.8 real=0:00:00.8)
[07/15 18:05:40     30s]   CCOpt::Phase::Implementation...
[07/15 18:05:40     30s]   Stage::Reducing Power...
[07/15 18:05:40     30s]   Improving clock tree routing...
[07/15 18:05:40     30s]     Clock DAG hash before 'Improving clock tree routing': 350473645426759998 14301825853025135269
[07/15 18:05:40     30s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[07/15 18:05:40     30s]       delay calculator: calls=6884, total_wall_time=0.255s, mean_wall_time=0.037ms
[07/15 18:05:40     30s]       legalizer: calls=160, total_wall_time=0.003s, mean_wall_time=0.021ms
[07/15 18:05:40     30s]       steiner router: calls=6675, total_wall_time=0.089s, mean_wall_time=0.013ms
[07/15 18:05:40     30s]     Iteration 1...
[07/15 18:05:40     30s]     Iteration 1 done.
[07/15 18:05:40     30s]     Clock DAG stats after 'Improving clock tree routing':
[07/15 18:05:40     30s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:05:40     30s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:40     30s]       misc counts      : r=2, pp=0
[07/15 18:05:40     30s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:05:40     30s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:05:40     30s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:40     30s]       wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.598pF, total=0.640pF
[07/15 18:05:40     30s]       wire lengths     : top=0.000um, trunk=299.880um, leaf=3772.272um, total=4072.152um
[07/15 18:05:40     30s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 18:05:40     30s]     Clock DAG net violations after 'Improving clock tree routing': none
[07/15 18:05:40     30s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[07/15 18:05:40     30s]       Trunk : target=0.622ns count=1 avg=0.138ns sd=0.000ns min=0.138ns max=0.138ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     30s]       Leaf  : target=0.622ns count=5 avg=0.256ns sd=0.029ns min=0.205ns max=0.276ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     30s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[07/15 18:05:40     30s]        Bufs: BUJI3VX16: 4 
[07/15 18:05:40     30s]     Clock DAG hash after 'Improving clock tree routing': 350473645426759998 14301825853025135269
[07/15 18:05:40     30s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[07/15 18:05:40     30s]       delay calculator: calls=6884, total_wall_time=0.255s, mean_wall_time=0.037ms
[07/15 18:05:40     30s]       legalizer: calls=160, total_wall_time=0.003s, mean_wall_time=0.021ms
[07/15 18:05:40     30s]       steiner router: calls=6675, total_wall_time=0.089s, mean_wall_time=0.013ms
[07/15 18:05:40     30s]     Primary reporting skew groups after 'Improving clock tree routing':
[07/15 18:05:40     30s]       skew_group CLK/functional_mode: insertion delay [min=0.303, max=0.358], skew [0.054 vs 0.286]
[07/15 18:05:40     30s]           min path sink: spi1_conf0_reg[26]/C
[07/15 18:05:40     30s]           max path sink: spi1_conf0_reg[23]/C
[07/15 18:05:40     30s]     Skew group summary after 'Improving clock tree routing':
[07/15 18:05:40     30s]       skew_group CLK/functional_mode: insertion delay [min=0.303, max=0.358], skew [0.054 vs 0.286]
[07/15 18:05:40     30s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
[07/15 18:05:40     30s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:40     30s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:40     30s]   Reducing clock tree power 1...
[07/15 18:05:40     30s]     Clock DAG hash before 'Reducing clock tree power 1': 350473645426759998 14301825853025135269
[07/15 18:05:40     30s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[07/15 18:05:40     30s]       delay calculator: calls=6884, total_wall_time=0.255s, mean_wall_time=0.037ms
[07/15 18:05:40     30s]       legalizer: calls=160, total_wall_time=0.003s, mean_wall_time=0.021ms
[07/15 18:05:40     30s]       steiner router: calls=6675, total_wall_time=0.089s, mean_wall_time=0.013ms
[07/15 18:05:40     30s]     Resizing gates: 
[07/15 18:05:40     30s]     Legalizer releasing space for clock trees
[07/15 18:05:40     30s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/15 18:05:40     30s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:40     30s]     100% 
[07/15 18:05:40     30s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[07/15 18:05:40     30s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:05:40     30s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:40     30s]       misc counts      : r=2, pp=0
[07/15 18:05:40     30s]       cell areas       : b=135.475um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=135.475um^2
[07/15 18:05:40     30s]       cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.061pF
[07/15 18:05:40     30s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:40     30s]       wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.598pF, total=0.638pF
[07/15 18:05:40     30s]       wire lengths     : top=0.000um, trunk=253.680um, leaf=3771.762um, total=4025.442um
[07/15 18:05:40     30s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 18:05:40     30s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[07/15 18:05:40     30s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[07/15 18:05:40     30s]       Trunk : target=0.622ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     30s]       Leaf  : target=0.622ns count=5 avg=0.481ns sd=0.166ns min=0.205ns max=0.620ns {1 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:40     30s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[07/15 18:05:40     30s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 2 
[07/15 18:05:40     30s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 11458694822098659824 4975912162937898331
[07/15 18:05:40     30s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[07/15 18:05:40     30s]       delay calculator: calls=6930, total_wall_time=0.259s, mean_wall_time=0.037ms
[07/15 18:05:40     30s]       legalizer: calls=172, total_wall_time=0.003s, mean_wall_time=0.020ms
[07/15 18:05:40     30s]       steiner router: calls=6683, total_wall_time=0.091s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[07/15 18:05:40     30s]       skew_group CLK/functional_mode: insertion delay [min=0.504, max=0.569], skew [0.065 vs 0.286]
[07/15 18:05:40     30s]           min path sink: npg1_DOWN_accumulator_reg[2]/C
[07/15 18:05:40     30s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 18:05:40     30s]     Skew group summary after reducing clock tree power 1 iteration 1:
[07/15 18:05:40     30s]       skew_group CLK/functional_mode: insertion delay [min=0.504, max=0.569], skew [0.065 vs 0.286]
[07/15 18:05:40     30s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
[07/15 18:05:40     30s]     Resizing gates: 
[07/15 18:05:40     30s]     Legalizer releasing space for clock trees
[07/15 18:05:40     30s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/15 18:05:40     30s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:40     30s]     100% 
[07/15 18:05:40     30s]     Clock DAG stats after 'Reducing clock tree power 1':
[07/15 18:05:40     30s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:05:40     30s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:40     30s]       misc counts      : r=2, pp=0
[07/15 18:05:40     30s]       cell areas       : b=135.475um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=135.475um^2
[07/15 18:05:40     30s]       cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.061pF
[07/15 18:05:40     30s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:40     30s]       wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.598pF, total=0.638pF
[07/15 18:05:40     30s]       wire lengths     : top=0.000um, trunk=253.680um, leaf=3771.762um, total=4025.442um
[07/15 18:05:40     30s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 18:05:40     30s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[07/15 18:05:40     30s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[07/15 18:05:40     30s]       Trunk : target=0.622ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     30s]       Leaf  : target=0.622ns count=5 avg=0.481ns sd=0.166ns min=0.205ns max=0.620ns {1 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:40     30s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[07/15 18:05:40     30s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 2 
[07/15 18:05:40     30s]     Clock DAG hash after 'Reducing clock tree power 1': 11458694822098659824 4975912162937898331
[07/15 18:05:40     30s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[07/15 18:05:40     30s]       delay calculator: calls=6952, total_wall_time=0.262s, mean_wall_time=0.038ms
[07/15 18:05:40     30s]       legalizer: calls=180, total_wall_time=0.004s, mean_wall_time=0.019ms
[07/15 18:05:40     30s]       steiner router: calls=6683, total_wall_time=0.091s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[07/15 18:05:40     30s]       skew_group CLK/functional_mode: insertion delay [min=0.504, max=0.569], skew [0.065 vs 0.286]
[07/15 18:05:40     30s]           min path sink: npg1_DOWN_accumulator_reg[2]/C
[07/15 18:05:40     30s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 18:05:40     30s]     Skew group summary after 'Reducing clock tree power 1':
[07/15 18:05:40     30s]       skew_group CLK/functional_mode: insertion delay [min=0.504, max=0.569], skew [0.065 vs 0.286]
[07/15 18:05:40     30s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
[07/15 18:05:40     30s]     Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:40     30s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:05:40     30s]   Reducing clock tree power 2...
[07/15 18:05:40     30s]     Clock DAG hash before 'Reducing clock tree power 2': 11458694822098659824 4975912162937898331
[07/15 18:05:40     30s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[07/15 18:05:40     30s]       delay calculator: calls=6952, total_wall_time=0.262s, mean_wall_time=0.038ms
[07/15 18:05:40     30s]       legalizer: calls=180, total_wall_time=0.004s, mean_wall_time=0.019ms
[07/15 18:05:40     30s]       steiner router: calls=6683, total_wall_time=0.091s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]     Path optimization required 0 stage delay updates 
[07/15 18:05:40     30s]     Clock DAG stats after 'Reducing clock tree power 2':
[07/15 18:05:40     30s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:05:40     30s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:40     30s]       misc counts      : r=2, pp=0
[07/15 18:05:40     30s]       cell areas       : b=135.475um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=135.475um^2
[07/15 18:05:40     30s]       cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.061pF
[07/15 18:05:40     30s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:40     30s]       wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.598pF, total=0.638pF
[07/15 18:05:40     30s]       wire lengths     : top=0.000um, trunk=253.680um, leaf=3771.762um, total=4025.442um
[07/15 18:05:40     30s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 18:05:40     30s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[07/15 18:05:40     30s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[07/15 18:05:40     30s]       Trunk : target=0.622ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     30s]       Leaf  : target=0.622ns count=5 avg=0.481ns sd=0.166ns min=0.205ns max=0.620ns {1 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:40     30s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[07/15 18:05:40     30s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 2 
[07/15 18:05:40     30s]     Clock DAG hash after 'Reducing clock tree power 2': 11458694822098659824 4975912162937898331
[07/15 18:05:40     30s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[07/15 18:05:40     30s]       delay calculator: calls=6952, total_wall_time=0.262s, mean_wall_time=0.038ms
[07/15 18:05:40     30s]       legalizer: calls=180, total_wall_time=0.004s, mean_wall_time=0.019ms
[07/15 18:05:40     30s]       steiner router: calls=6683, total_wall_time=0.091s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[07/15 18:05:40     30s]       skew_group CLK/functional_mode: insertion delay [min=0.504, max=0.569, avg=0.534, sd=0.019], skew [0.065 vs 0.286], 100% {0.504, 0.569} (wid=0.060 ws=0.051) (gid=0.509 gs=0.014)
[07/15 18:05:40     30s]           min path sink: npg1_DOWN_accumulator_reg[2]/C
[07/15 18:05:40     30s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 18:05:40     30s]     Skew group summary after 'Reducing clock tree power 2':
[07/15 18:05:40     30s]       skew_group CLK/functional_mode: insertion delay [min=0.504, max=0.569, avg=0.534, sd=0.019], skew [0.065 vs 0.286], 100% {0.504, 0.569} (wid=0.060 ws=0.051) (gid=0.509 gs=0.014)
[07/15 18:05:40     30s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040, avg=0.028, sd=0.009], skew [0.032 vs 0.286], 100% {0.008, 0.040} (wid=0.040 ws=0.032) (gid=0.000 gs=0.000)
[07/15 18:05:40     30s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:40     30s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:40     30s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:05:40     30s]   Stage::Balancing...
[07/15 18:05:40     30s]   Approximately balancing fragments step...
[07/15 18:05:40     30s]     Clock DAG hash before 'Approximately balancing fragments step': 11458694822098659824 4975912162937898331
[07/15 18:05:40     30s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[07/15 18:05:40     30s]       delay calculator: calls=6952, total_wall_time=0.262s, mean_wall_time=0.038ms
[07/15 18:05:40     30s]       legalizer: calls=180, total_wall_time=0.004s, mean_wall_time=0.019ms
[07/15 18:05:40     30s]       steiner router: calls=6683, total_wall_time=0.091s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]     Resolve constraints - Approximately balancing fragments...
[07/15 18:05:40     30s]     Resolving skew group constraints...
[07/15 18:05:40     30s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[07/15 18:05:40     30s]     Resolving skew group constraints done.
[07/15 18:05:40     30s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:40     30s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[07/15 18:05:40     30s]     Trial balancer estimated the amount of delay to be added in balancing: 3.199ns
[07/15 18:05:40     30s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:40     30s]     Approximately balancing fragments...
[07/15 18:05:40     30s]       Moving gates to improve sub-tree skew...
[07/15 18:05:40     30s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 11458694822098659824 4975912162937898331
[07/15 18:05:40     30s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[07/15 18:05:40     30s]           delay calculator: calls=6984, total_wall_time=0.263s, mean_wall_time=0.038ms
[07/15 18:05:40     30s]           legalizer: calls=180, total_wall_time=0.004s, mean_wall_time=0.019ms
[07/15 18:05:40     30s]           steiner router: calls=6715, total_wall_time=0.091s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]         Tried: 7 Succeeded: 0
[07/15 18:05:40     30s]         Topology Tried: 0 Succeeded: 0
[07/15 18:05:40     30s]         0 Succeeded with SS ratio
[07/15 18:05:40     30s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[07/15 18:05:40     30s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[07/15 18:05:40     30s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[07/15 18:05:40     30s]           cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:05:40     30s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:40     30s]           misc counts      : r=2, pp=0
[07/15 18:05:40     30s]           cell areas       : b=135.475um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=135.475um^2
[07/15 18:05:40     30s]           cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.061pF
[07/15 18:05:40     30s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:40     30s]           wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.598pF, total=0.638pF
[07/15 18:05:40     30s]           wire lengths     : top=0.000um, trunk=253.680um, leaf=3771.762um, total=4025.442um
[07/15 18:05:40     30s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 18:05:40     30s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[07/15 18:05:40     30s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[07/15 18:05:40     30s]           Trunk : target=0.622ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     30s]           Leaf  : target=0.622ns count=5 avg=0.481ns sd=0.166ns min=0.205ns max=0.620ns {1 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:40     30s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[07/15 18:05:40     30s]            Bufs: BUJI3VX8: 2 BUJI3VX6: 2 
[07/15 18:05:40     30s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 11458694822098659824 4975912162937898331
[07/15 18:05:40     30s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[07/15 18:05:40     30s]           delay calculator: calls=6984, total_wall_time=0.263s, mean_wall_time=0.038ms
[07/15 18:05:40     30s]           legalizer: calls=180, total_wall_time=0.004s, mean_wall_time=0.019ms
[07/15 18:05:40     30s]           steiner router: calls=6715, total_wall_time=0.091s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:40     30s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:40     30s]       Approximately balancing fragments bottom up...
[07/15 18:05:40     30s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 11458694822098659824 4975912162937898331
[07/15 18:05:40     30s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[07/15 18:05:40     30s]           delay calculator: calls=6984, total_wall_time=0.263s, mean_wall_time=0.038ms
[07/15 18:05:40     30s]           legalizer: calls=180, total_wall_time=0.004s, mean_wall_time=0.019ms
[07/15 18:05:40     30s]           steiner router: calls=6715, total_wall_time=0.091s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:05:40     30s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[07/15 18:05:40     30s]           cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:05:40     30s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:40     30s]           misc counts      : r=2, pp=0
[07/15 18:05:40     30s]           cell areas       : b=135.475um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=135.475um^2
[07/15 18:05:40     30s]           cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.061pF
[07/15 18:05:40     30s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:40     30s]           wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.598pF, total=0.638pF
[07/15 18:05:40     30s]           wire lengths     : top=0.000um, trunk=253.680um, leaf=3771.762um, total=4025.442um
[07/15 18:05:40     30s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 18:05:40     30s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[07/15 18:05:40     30s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[07/15 18:05:40     30s]           Trunk : target=0.622ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     30s]           Leaf  : target=0.622ns count=5 avg=0.481ns sd=0.166ns min=0.205ns max=0.620ns {1 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:40     30s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[07/15 18:05:40     30s]            Bufs: BUJI3VX8: 2 BUJI3VX6: 2 
[07/15 18:05:40     30s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 11458694822098659824 4975912162937898331
[07/15 18:05:40     30s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[07/15 18:05:40     30s]           delay calculator: calls=7006, total_wall_time=0.265s, mean_wall_time=0.038ms
[07/15 18:05:40     30s]           legalizer: calls=180, total_wall_time=0.004s, mean_wall_time=0.019ms
[07/15 18:05:40     30s]           steiner router: calls=6715, total_wall_time=0.091s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:40     30s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:40     30s]       Approximately balancing fragments, wire and cell delays...
[07/15 18:05:40     30s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[07/15 18:05:40     30s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/15 18:05:40     30s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:40     30s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:40     30s]           misc counts      : r=2, pp=0
[07/15 18:05:40     30s]           cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 18:05:40     30s]           cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 18:05:40     30s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:40     30s]           wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 18:05:40     30s]           wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 18:05:40     30s]           hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 18:05:40     30s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[07/15 18:05:40     30s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/15 18:05:40     30s]           Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     30s]           Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:40     30s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[07/15 18:05:40     30s]            Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:40     30s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 1943222167662273449 15691273204984404072
[07/15 18:05:40     30s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/15 18:05:40     30s]           delay calculator: calls=8388, total_wall_time=0.347s, mean_wall_time=0.041ms
[07/15 18:05:40     30s]           legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]           steiner router: calls=7607, total_wall_time=0.156s, mean_wall_time=0.021ms
[07/15 18:05:40     30s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[07/15 18:05:40     30s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[07/15 18:05:40     30s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[07/15 18:05:40     30s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:40     30s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:40     30s]           misc counts      : r=2, pp=0
[07/15 18:05:40     30s]           cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 18:05:40     30s]           cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 18:05:40     30s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:40     30s]           wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 18:05:40     30s]           wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 18:05:40     30s]           hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 18:05:40     30s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[07/15 18:05:40     30s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[07/15 18:05:40     30s]           Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     30s]           Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:40     30s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[07/15 18:05:40     30s]            Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:40     30s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 1943222167662273449 15691273204984404072
[07/15 18:05:40     30s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[07/15 18:05:40     30s]           delay calculator: calls=8388, total_wall_time=0.347s, mean_wall_time=0.041ms
[07/15 18:05:40     30s]           legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]           steiner router: calls=7607, total_wall_time=0.156s, mean_wall_time=0.021ms
[07/15 18:05:40     30s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[07/15 18:05:40     30s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.6 real=0:00:00.6)
[07/15 18:05:40     30s]     Approximately balancing fragments done.
[07/15 18:05:40     30s]     Clock DAG stats after 'Approximately balancing fragments step':
[07/15 18:05:40     30s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:40     30s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:40     30s]       misc counts      : r=2, pp=0
[07/15 18:05:40     30s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 18:05:40     30s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 18:05:40     30s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:40     30s]       wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 18:05:40     30s]       wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 18:05:40     30s]       hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 18:05:40     30s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[07/15 18:05:40     30s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[07/15 18:05:40     30s]       Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     30s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:40     30s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[07/15 18:05:40     30s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:40     30s]     Clock DAG hash after 'Approximately balancing fragments step': 1943222167662273449 15691273204984404072
[07/15 18:05:40     30s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[07/15 18:05:40     30s]       delay calculator: calls=8388, total_wall_time=0.347s, mean_wall_time=0.041ms
[07/15 18:05:40     30s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]       steiner router: calls=7607, total_wall_time=0.156s, mean_wall_time=0.021ms
[07/15 18:05:40     30s]     Legalizer API calls during this step: 483 succeeded with high effort: 483 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:40     30s]   Approximately balancing fragments step done. (took cpu=0:00:00.6 real=0:00:00.6)
[07/15 18:05:40     30s]   Clock DAG stats after Approximately balancing fragments:
[07/15 18:05:40     30s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:40     30s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:40     30s]     misc counts      : r=2, pp=0
[07/15 18:05:40     30s]     cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 18:05:40     30s]     cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 18:05:40     30s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:40     30s]     wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 18:05:40     30s]     wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 18:05:40     30s]     hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 18:05:40     30s]   Clock DAG net violations after Approximately balancing fragments: none
[07/15 18:05:40     30s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[07/15 18:05:40     30s]     Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     30s]     Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:40     30s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[07/15 18:05:40     30s]      Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:40     30s]   Clock DAG hash after Approximately balancing fragments: 1943222167662273449 15691273204984404072
[07/15 18:05:40     30s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[07/15 18:05:40     30s]     delay calculator: calls=8388, total_wall_time=0.347s, mean_wall_time=0.041ms
[07/15 18:05:40     30s]     legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]     steiner router: calls=7607, total_wall_time=0.156s, mean_wall_time=0.021ms
[07/15 18:05:40     30s]   Primary reporting skew groups after Approximately balancing fragments:
[07/15 18:05:40     30s]     skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 18:05:40     30s]         min path sink: spi1_conf0_meta_reg[15]/C
[07/15 18:05:40     30s]         max path sink: spi1_ele2_meta_reg[4]/C
[07/15 18:05:40     30s]   Skew group summary after Approximately balancing fragments:
[07/15 18:05:40     30s]     skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 18:05:40     30s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007], skew [0.027 vs 0.286]
[07/15 18:05:40     30s]   Improving fragments clock skew...
[07/15 18:05:40     30s]     Clock DAG hash before 'Improving fragments clock skew': 1943222167662273449 15691273204984404072
[07/15 18:05:40     30s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[07/15 18:05:40     30s]       delay calculator: calls=8388, total_wall_time=0.347s, mean_wall_time=0.041ms
[07/15 18:05:40     30s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]       steiner router: calls=7607, total_wall_time=0.156s, mean_wall_time=0.021ms
[07/15 18:05:40     30s]     Clock DAG stats after 'Improving fragments clock skew':
[07/15 18:05:40     30s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:40     30s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:40     30s]       misc counts      : r=2, pp=0
[07/15 18:05:40     30s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 18:05:40     30s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 18:05:40     30s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:40     30s]       wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 18:05:40     30s]       wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 18:05:40     30s]       hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 18:05:40     30s]     Clock DAG net violations after 'Improving fragments clock skew': none
[07/15 18:05:40     30s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[07/15 18:05:40     30s]       Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     30s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:40     30s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[07/15 18:05:40     30s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:40     30s]     Clock DAG hash after 'Improving fragments clock skew': 1943222167662273449 15691273204984404072
[07/15 18:05:40     30s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[07/15 18:05:40     30s]       delay calculator: calls=8388, total_wall_time=0.347s, mean_wall_time=0.041ms
[07/15 18:05:40     30s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]       steiner router: calls=7607, total_wall_time=0.156s, mean_wall_time=0.021ms
[07/15 18:05:40     30s]     Primary reporting skew groups after 'Improving fragments clock skew':
[07/15 18:05:40     30s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 18:05:40     30s]           min path sink: spi1_conf0_meta_reg[15]/C
[07/15 18:05:40     30s]           max path sink: spi1_ele2_meta_reg[4]/C
[07/15 18:05:40     30s]     Skew group summary after 'Improving fragments clock skew':
[07/15 18:05:40     30s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 18:05:40     30s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007], skew [0.027 vs 0.286]
[07/15 18:05:40     30s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:40     30s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:40     30s]   Approximately balancing step...
[07/15 18:05:40     30s]     Clock DAG hash before 'Approximately balancing step': 1943222167662273449 15691273204984404072
[07/15 18:05:40     30s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[07/15 18:05:40     30s]       delay calculator: calls=8388, total_wall_time=0.347s, mean_wall_time=0.041ms
[07/15 18:05:40     30s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]       steiner router: calls=7607, total_wall_time=0.156s, mean_wall_time=0.021ms
[07/15 18:05:40     30s]     Resolve constraints - Approximately balancing...
[07/15 18:05:40     30s]     Resolving skew group constraints...
[07/15 18:05:40     30s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[07/15 18:05:40     30s]     Resolving skew group constraints done.
[07/15 18:05:40     30s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:40     30s]     Approximately balancing...
[07/15 18:05:40     30s]       Approximately balancing, wire and cell delays...
[07/15 18:05:40     30s]       Approximately balancing, wire and cell delays, iteration 1...
[07/15 18:05:40     30s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[07/15 18:05:40     30s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:40     30s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:40     30s]           misc counts      : r=2, pp=0
[07/15 18:05:40     30s]           cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 18:05:40     30s]           cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 18:05:40     30s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:40     30s]           wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 18:05:40     30s]           wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 18:05:40     30s]           hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 18:05:40     30s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[07/15 18:05:40     30s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[07/15 18:05:40     30s]           Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     30s]           Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:40     30s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[07/15 18:05:40     30s]            Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:40     30s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 1943222167662273449 15691273204984404072
[07/15 18:05:40     30s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[07/15 18:05:40     30s]           delay calculator: calls=8388, total_wall_time=0.347s, mean_wall_time=0.041ms
[07/15 18:05:40     30s]           legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]           steiner router: calls=7607, total_wall_time=0.156s, mean_wall_time=0.021ms
[07/15 18:05:40     30s]       Approximately balancing, wire and cell delays, iteration 1 done.
[07/15 18:05:40     30s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:40     30s]     Approximately balancing done.
[07/15 18:05:40     30s]     Clock DAG stats after 'Approximately balancing step':
[07/15 18:05:40     30s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:40     30s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:40     30s]       misc counts      : r=2, pp=0
[07/15 18:05:40     30s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 18:05:40     30s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 18:05:40     30s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:40     30s]       wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 18:05:40     30s]       wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 18:05:40     30s]       hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 18:05:40     30s]     Clock DAG net violations after 'Approximately balancing step': none
[07/15 18:05:40     30s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[07/15 18:05:40     30s]       Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     30s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:40     30s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[07/15 18:05:40     30s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:40     30s]     Clock DAG hash after 'Approximately balancing step': 1943222167662273449 15691273204984404072
[07/15 18:05:40     30s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[07/15 18:05:40     30s]       delay calculator: calls=8388, total_wall_time=0.347s, mean_wall_time=0.041ms
[07/15 18:05:40     30s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]       steiner router: calls=7607, total_wall_time=0.156s, mean_wall_time=0.021ms
[07/15 18:05:40     30s]     Primary reporting skew groups after 'Approximately balancing step':
[07/15 18:05:40     30s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 18:05:40     30s]           min path sink: spi1_conf0_meta_reg[15]/C
[07/15 18:05:40     30s]           max path sink: spi1_ele2_meta_reg[4]/C
[07/15 18:05:40     30s]     Skew group summary after 'Approximately balancing step':
[07/15 18:05:40     30s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 18:05:40     30s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007], skew [0.027 vs 0.286]
[07/15 18:05:40     30s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:40     30s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:40     30s]   Fixing clock tree overload...
[07/15 18:05:40     30s]     Clock DAG hash before 'Fixing clock tree overload': 1943222167662273449 15691273204984404072
[07/15 18:05:40     30s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[07/15 18:05:40     30s]       delay calculator: calls=8388, total_wall_time=0.347s, mean_wall_time=0.041ms
[07/15 18:05:40     30s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]       steiner router: calls=7607, total_wall_time=0.156s, mean_wall_time=0.021ms
[07/15 18:05:40     30s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:05:40     30s]     Clock DAG stats after 'Fixing clock tree overload':
[07/15 18:05:40     30s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:40     30s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:40     30s]       misc counts      : r=2, pp=0
[07/15 18:05:40     30s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 18:05:40     30s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 18:05:40     30s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:40     30s]       wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 18:05:40     30s]       wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 18:05:40     30s]       hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 18:05:40     30s]     Clock DAG net violations after 'Fixing clock tree overload': none
[07/15 18:05:40     30s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[07/15 18:05:40     30s]       Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     30s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:40     30s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[07/15 18:05:40     30s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:40     30s]     Clock DAG hash after 'Fixing clock tree overload': 1943222167662273449 15691273204984404072
[07/15 18:05:40     30s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[07/15 18:05:40     30s]       delay calculator: calls=8388, total_wall_time=0.347s, mean_wall_time=0.041ms
[07/15 18:05:40     30s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]       steiner router: calls=7607, total_wall_time=0.156s, mean_wall_time=0.021ms
[07/15 18:05:40     30s]     Primary reporting skew groups after 'Fixing clock tree overload':
[07/15 18:05:40     30s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 18:05:40     30s]           min path sink: spi1_conf0_meta_reg[15]/C
[07/15 18:05:40     30s]           max path sink: spi1_ele2_meta_reg[4]/C
[07/15 18:05:40     30s]     Skew group summary after 'Fixing clock tree overload':
[07/15 18:05:40     30s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 18:05:40     30s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007], skew [0.027 vs 0.286]
[07/15 18:05:40     30s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:40     30s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:40     30s]   Approximately balancing paths...
[07/15 18:05:40     30s]     Clock DAG hash before 'Approximately balancing paths': 1943222167662273449 15691273204984404072
[07/15 18:05:40     30s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[07/15 18:05:40     30s]       delay calculator: calls=8388, total_wall_time=0.347s, mean_wall_time=0.041ms
[07/15 18:05:40     30s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]       steiner router: calls=7607, total_wall_time=0.156s, mean_wall_time=0.021ms
[07/15 18:05:40     30s]     Added 0 buffers.
[07/15 18:05:40     30s]     Clock DAG stats after 'Approximately balancing paths':
[07/15 18:05:40     30s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:40     30s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:40     30s]       misc counts      : r=2, pp=0
[07/15 18:05:40     30s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 18:05:40     30s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 18:05:40     30s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:40     30s]       wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 18:05:40     30s]       wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 18:05:40     30s]       hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 18:05:40     30s]     Clock DAG net violations after 'Approximately balancing paths': none
[07/15 18:05:40     30s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[07/15 18:05:40     30s]       Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     30s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:40     30s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[07/15 18:05:40     30s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:40     30s]     Clock DAG hash after 'Approximately balancing paths': 1943222167662273449 15691273204984404072
[07/15 18:05:40     30s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[07/15 18:05:40     30s]       delay calculator: calls=8388, total_wall_time=0.347s, mean_wall_time=0.041ms
[07/15 18:05:40     30s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]       steiner router: calls=7607, total_wall_time=0.156s, mean_wall_time=0.021ms
[07/15 18:05:40     30s]     Primary reporting skew groups after 'Approximately balancing paths':
[07/15 18:05:40     30s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062, avg=2.031, sd=0.017], skew [0.056 vs 0.286], 100% {2.006, 2.062} (wid=0.071 ws=0.046) (gid=1.991 gs=0.010)
[07/15 18:05:40     30s]           min path sink: spi1_conf0_meta_reg[15]/C
[07/15 18:05:40     30s]           max path sink: spi1_ele2_meta_reg[4]/C
[07/15 18:05:40     30s]     Skew group summary after 'Approximately balancing paths':
[07/15 18:05:40     30s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062, avg=2.031, sd=0.017], skew [0.056 vs 0.286], 100% {2.006, 2.062} (wid=0.071 ws=0.046) (gid=1.991 gs=0.010)
[07/15 18:05:40     30s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007, avg=1.994, sd=0.011], skew [0.027 vs 0.286], 100% {1.981, 2.007} (wid=0.056 ws=0.027) (gid=1.951 gs=0.000)
[07/15 18:05:40     30s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:40     30s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.1)
[07/15 18:05:40     30s]   Stage::Balancing done. (took cpu=0:00:00.7 real=0:00:00.7)
[07/15 18:05:40     30s]   Stage::Polishing...
[07/15 18:05:40     30s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:05:40     30s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:40     30s]   Clock DAG stats before polishing:
[07/15 18:05:40     30s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:40     30s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:40     30s]     misc counts      : r=2, pp=0
[07/15 18:05:40     30s]     cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 18:05:40     30s]     cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 18:05:40     30s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:40     30s]     wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 18:05:40     30s]     wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 18:05:40     30s]     hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 18:05:40     30s]   Clock DAG net violations before polishing: none
[07/15 18:05:40     30s]   Clock DAG primary half-corner transition distribution before polishing:
[07/15 18:05:40     30s]     Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     30s]     Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:40     30s]   Clock DAG library cell distribution before polishing {count}:
[07/15 18:05:40     30s]      Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:40     30s]   Clock DAG hash before polishing: 1943222167662273449 15691273204984404072
[07/15 18:05:40     30s]   CTS services accumulated run-time stats before polishing:
[07/15 18:05:40     30s]     delay calculator: calls=8401, total_wall_time=0.348s, mean_wall_time=0.041ms
[07/15 18:05:40     30s]     legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]     steiner router: calls=7620, total_wall_time=0.158s, mean_wall_time=0.021ms
[07/15 18:05:40     30s]   Primary reporting skew groups before polishing:
[07/15 18:05:40     30s]     skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 18:05:40     30s]         min path sink: spi1_conf0_meta_reg[15]/C
[07/15 18:05:40     30s]         max path sink: spi1_conf0_meta_reg[7]/C
[07/15 18:05:40     30s]   Skew group summary before polishing:
[07/15 18:05:40     30s]     skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 18:05:40     30s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007], skew [0.027 vs 0.286]
[07/15 18:05:40     30s]   Merging balancing drivers for power...
[07/15 18:05:40     30s]     Clock DAG hash before 'Merging balancing drivers for power': 1943222167662273449 15691273204984404072
[07/15 18:05:40     30s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[07/15 18:05:40     30s]       delay calculator: calls=8401, total_wall_time=0.348s, mean_wall_time=0.041ms
[07/15 18:05:40     30s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     30s]       steiner router: calls=7620, total_wall_time=0.158s, mean_wall_time=0.021ms
[07/15 18:05:40     30s]     Tried: 14 Succeeded: 0
[07/15 18:05:40     30s]     Clock DAG stats after 'Merging balancing drivers for power':
[07/15 18:05:40     30s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:40     30s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:40     30s]       misc counts      : r=2, pp=0
[07/15 18:05:40     30s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 18:05:40     30s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 18:05:40     30s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:40     30s]       wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 18:05:40     30s]       wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 18:05:40     30s]       hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 18:05:40     30s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[07/15 18:05:40     30s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[07/15 18:05:40     31s]       Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     31s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:40     31s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[07/15 18:05:40     31s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:40     31s]     Clock DAG hash after 'Merging balancing drivers for power': 1943222167662273449 15691273204984404072
[07/15 18:05:40     31s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[07/15 18:05:40     31s]       delay calculator: calls=8401, total_wall_time=0.348s, mean_wall_time=0.041ms
[07/15 18:05:40     31s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     31s]       steiner router: calls=7620, total_wall_time=0.158s, mean_wall_time=0.021ms
[07/15 18:05:40     31s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[07/15 18:05:40     31s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 18:05:40     31s]           min path sink: spi1_conf0_meta_reg[15]/C
[07/15 18:05:40     31s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 18:05:40     31s]     Skew group summary after 'Merging balancing drivers for power':
[07/15 18:05:40     31s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 18:05:40     31s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007], skew [0.027 vs 0.286]
[07/15 18:05:40     31s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:40     31s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:40     31s]   Improving clock skew...
[07/15 18:05:40     31s]     Clock DAG hash before 'Improving clock skew': 1943222167662273449 15691273204984404072
[07/15 18:05:40     31s]     CTS services accumulated run-time stats before 'Improving clock skew':
[07/15 18:05:40     31s]       delay calculator: calls=8401, total_wall_time=0.348s, mean_wall_time=0.041ms
[07/15 18:05:40     31s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     31s]       steiner router: calls=7620, total_wall_time=0.158s, mean_wall_time=0.021ms
[07/15 18:05:40     31s]     Clock DAG stats after 'Improving clock skew':
[07/15 18:05:40     31s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:40     31s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:40     31s]       misc counts      : r=2, pp=0
[07/15 18:05:40     31s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 18:05:40     31s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 18:05:40     31s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:40     31s]       wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 18:05:40     31s]       wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 18:05:40     31s]       hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 18:05:40     31s]     Clock DAG net violations after 'Improving clock skew': none
[07/15 18:05:40     31s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[07/15 18:05:40     31s]       Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:40     31s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:40     31s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[07/15 18:05:40     31s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:40     31s]     Clock DAG hash after 'Improving clock skew': 1943222167662273449 15691273204984404072
[07/15 18:05:40     31s]     CTS services accumulated run-time stats after 'Improving clock skew':
[07/15 18:05:40     31s]       delay calculator: calls=8401, total_wall_time=0.348s, mean_wall_time=0.041ms
[07/15 18:05:40     31s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     31s]       steiner router: calls=7620, total_wall_time=0.158s, mean_wall_time=0.021ms
[07/15 18:05:40     31s]     Primary reporting skew groups after 'Improving clock skew':
[07/15 18:05:40     31s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062, avg=2.031, sd=0.017], skew [0.056 vs 0.286], 100% {2.006, 2.062} (wid=0.071 ws=0.046) (gid=1.990 gs=0.010)
[07/15 18:05:40     31s]           min path sink: spi1_conf0_meta_reg[15]/C
[07/15 18:05:40     31s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 18:05:40     31s]     Skew group summary after 'Improving clock skew':
[07/15 18:05:40     31s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062, avg=2.031, sd=0.017], skew [0.056 vs 0.286], 100% {2.006, 2.062} (wid=0.071 ws=0.046) (gid=1.990 gs=0.010)
[07/15 18:05:40     31s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007, avg=1.994, sd=0.011], skew [0.027 vs 0.286], 100% {1.981, 2.007} (wid=0.056 ws=0.027) (gid=1.951 gs=0.000)
[07/15 18:05:40     31s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:40     31s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:40     31s]   Moving gates to reduce wire capacitance...
[07/15 18:05:40     31s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 1943222167662273449 15691273204984404072
[07/15 18:05:40     31s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[07/15 18:05:40     31s]       delay calculator: calls=8401, total_wall_time=0.348s, mean_wall_time=0.041ms
[07/15 18:05:40     31s]       legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     31s]       steiner router: calls=7620, total_wall_time=0.158s, mean_wall_time=0.021ms
[07/15 18:05:40     31s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[07/15 18:05:40     31s]     Iteration 1...
[07/15 18:05:40     31s]       Artificially removing short and long paths...
[07/15 18:05:40     31s]         Clock DAG hash before 'Artificially removing short and long paths': 1943222167662273449 15691273204984404072
[07/15 18:05:40     31s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/15 18:05:40     31s]           delay calculator: calls=8401, total_wall_time=0.348s, mean_wall_time=0.041ms
[07/15 18:05:40     31s]           legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     31s]           steiner router: calls=7620, total_wall_time=0.158s, mean_wall_time=0.021ms
[07/15 18:05:40     31s]         For skew_group CLK/functional_mode target band (2.006, 2.062)
[07/15 18:05:40     31s]         For skew_group SPI_CLK/functional_mode target band (1.981, 2.007)
[07/15 18:05:40     31s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:40     31s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:40     31s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[07/15 18:05:40     31s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 1943222167662273449 15691273204984404072
[07/15 18:05:40     31s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[07/15 18:05:40     31s]           delay calculator: calls=8401, total_wall_time=0.348s, mean_wall_time=0.041ms
[07/15 18:05:40     31s]           legalizer: calls=663, total_wall_time=0.009s, mean_wall_time=0.014ms
[07/15 18:05:40     31s]           steiner router: calls=7620, total_wall_time=0.158s, mean_wall_time=0.021ms
[07/15 18:05:40     31s]         Legalizer releasing space for clock trees
[07/15 18:05:40     31s]         Legalizing clock trees...
[07/15 18:05:41     31s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]         Legalizer API calls during this step: 43 succeeded with high effort: 43 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:05:41     31s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[07/15 18:05:41     31s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 373817850550992038 16651801420502742951
[07/15 18:05:41     31s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[07/15 18:05:41     31s]           delay calculator: calls=8459, total_wall_time=0.353s, mean_wall_time=0.042ms
[07/15 18:05:41     31s]           legalizer: calls=706, total_wall_time=0.010s, mean_wall_time=0.014ms
[07/15 18:05:41     31s]           steiner router: calls=7650, total_wall_time=0.163s, mean_wall_time=0.021ms
[07/15 18:05:41     31s]         Moving gates: 
[07/15 18:05:41     31s]         Legalizer releasing space for clock trees
[07/15 18:05:41     31s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/15 18:05:41     31s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]         100% 
[07/15 18:05:41     31s]         Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:05:41     31s]     Iteration 1 done.
[07/15 18:05:41     31s]     Iteration 2...
[07/15 18:05:41     31s]       Artificially removing short and long paths...
[07/15 18:05:41     31s]         Clock DAG hash before 'Artificially removing short and long paths': 3837658368165534854 14473830398701861767
[07/15 18:05:41     31s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/15 18:05:41     31s]           delay calculator: calls=8674, total_wall_time=0.366s, mean_wall_time=0.042ms
[07/15 18:05:41     31s]           legalizer: calls=860, total_wall_time=0.012s, mean_wall_time=0.014ms
[07/15 18:05:41     31s]           steiner router: calls=7822, total_wall_time=0.181s, mean_wall_time=0.023ms
[07/15 18:05:41     31s]         For skew_group CLK/functional_mode target band (1.857, 1.914)
[07/15 18:05:41     31s]         For skew_group SPI_CLK/functional_mode target band (1.860, 1.887)
[07/15 18:05:41     31s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[07/15 18:05:41     31s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 3837658368165534854 14473830398701861767
[07/15 18:05:41     31s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[07/15 18:05:41     31s]           delay calculator: calls=8674, total_wall_time=0.366s, mean_wall_time=0.042ms
[07/15 18:05:41     31s]           legalizer: calls=860, total_wall_time=0.012s, mean_wall_time=0.014ms
[07/15 18:05:41     31s]           steiner router: calls=7822, total_wall_time=0.181s, mean_wall_time=0.023ms
[07/15 18:05:41     31s]         Legalizer releasing space for clock trees
[07/15 18:05:41     31s]         Legalizing clock trees...
[07/15 18:05:41     31s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]         Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[07/15 18:05:41     31s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 3837658368165534854 14473830398701861767
[07/15 18:05:41     31s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[07/15 18:05:41     31s]           delay calculator: calls=8720, total_wall_time=0.370s, mean_wall_time=0.042ms
[07/15 18:05:41     31s]           legalizer: calls=902, total_wall_time=0.013s, mean_wall_time=0.015ms
[07/15 18:05:41     31s]           steiner router: calls=7850, total_wall_time=0.185s, mean_wall_time=0.024ms
[07/15 18:05:41     31s]         Moving gates: 
[07/15 18:05:41     31s]         Legalizer releasing space for clock trees
[07/15 18:05:41     31s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/15 18:05:41     31s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]         100% 
[07/15 18:05:41     31s]         Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:05:41     31s]     Iteration 2 done.
[07/15 18:05:41     31s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[07/15 18:05:41     31s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[07/15 18:05:41     31s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:41     31s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:41     31s]       misc counts      : r=2, pp=0
[07/15 18:05:41     31s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 18:05:41     31s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 18:05:41     31s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:41     31s]       wire capacitance : top=0.000pF, trunk=0.282pF, leaf=0.625pF, total=0.907pF
[07/15 18:05:41     31s]       wire lengths     : top=0.000um, trunk=1852.455um, leaf=3933.509um, total=5785.964um
[07/15 18:05:41     31s]       hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
[07/15 18:05:41     31s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[07/15 18:05:41     31s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[07/15 18:05:41     31s]       Trunk : target=0.622ns count=8 avg=0.284ns sd=0.170ns min=0.054ns max=0.515ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:41     31s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:41     31s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[07/15 18:05:41     31s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:41     31s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[07/15 18:05:41     31s]       delay calculator: calls=8930, total_wall_time=0.383s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]       legalizer: calls=1056, total_wall_time=0.015s, mean_wall_time=0.014ms
[07/15 18:05:41     31s]       steiner router: calls=8036, total_wall_time=0.204s, mean_wall_time=0.025ms
[07/15 18:05:41     31s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[07/15 18:05:41     31s]       skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
[07/15 18:05:41     31s]           min path sink: spi1_conf0_reg[15]/C
[07/15 18:05:41     31s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 18:05:41     31s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[07/15 18:05:41     31s]       skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
[07/15 18:05:41     31s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.860, max=1.887, avg=1.874, sd=0.011], skew [0.027 vs 0.286], 100% {1.860, 1.887} (wid=0.053 ws=0.027) (gid=1.834 gs=0.000)
[07/15 18:05:41     31s]     Legalizer API calls during this step: 393 succeeded with high effort: 393 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/15 18:05:41     31s]   Reducing clock tree power 3...
[07/15 18:05:41     31s]     Clock DAG hash before 'Reducing clock tree power 3': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[07/15 18:05:41     31s]       delay calculator: calls=8930, total_wall_time=0.383s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]       legalizer: calls=1056, total_wall_time=0.015s, mean_wall_time=0.014ms
[07/15 18:05:41     31s]       steiner router: calls=8036, total_wall_time=0.204s, mean_wall_time=0.025ms
[07/15 18:05:41     31s]     Artificially removing short and long paths...
[07/15 18:05:41     31s]       Clock DAG hash before 'Artificially removing short and long paths': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/15 18:05:41     31s]         delay calculator: calls=8930, total_wall_time=0.383s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]         legalizer: calls=1056, total_wall_time=0.015s, mean_wall_time=0.014ms
[07/15 18:05:41     31s]         steiner router: calls=8036, total_wall_time=0.204s, mean_wall_time=0.025ms
[07/15 18:05:41     31s]       For skew_group CLK/functional_mode target band (1.857, 1.915)
[07/15 18:05:41     31s]       For skew_group SPI_CLK/functional_mode target band (1.860, 1.887)
[07/15 18:05:41     31s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]     Initial gate capacitance is (rise=1.429pF fall=1.447pF).
[07/15 18:05:41     31s]     Resizing gates: 
[07/15 18:05:41     31s]     Legalizer releasing space for clock trees
[07/15 18:05:41     31s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/15 18:05:41     31s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]     100% 
[07/15 18:05:41     31s]     Clock DAG stats after 'Reducing clock tree power 3':
[07/15 18:05:41     31s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:41     31s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:41     31s]       misc counts      : r=2, pp=0
[07/15 18:05:41     31s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 18:05:41     31s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 18:05:41     31s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:41     31s]       wire capacitance : top=0.000pF, trunk=0.282pF, leaf=0.625pF, total=0.907pF
[07/15 18:05:41     31s]       wire lengths     : top=0.000um, trunk=1852.455um, leaf=3933.509um, total=5785.964um
[07/15 18:05:41     31s]       hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
[07/15 18:05:41     31s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[07/15 18:05:41     31s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[07/15 18:05:41     31s]       Trunk : target=0.622ns count=8 avg=0.284ns sd=0.170ns min=0.054ns max=0.515ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:41     31s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:41     31s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[07/15 18:05:41     31s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:41     31s]     Clock DAG hash after 'Reducing clock tree power 3': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[07/15 18:05:41     31s]       delay calculator: calls=8984, total_wall_time=0.387s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]       legalizer: calls=1080, total_wall_time=0.015s, mean_wall_time=0.014ms
[07/15 18:05:41     31s]       steiner router: calls=8043, total_wall_time=0.204s, mean_wall_time=0.025ms
[07/15 18:05:41     31s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[07/15 18:05:41     31s]       skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
[07/15 18:05:41     31s]           min path sink: spi1_conf0_reg[15]/C
[07/15 18:05:41     31s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 18:05:41     31s]     Skew group summary after 'Reducing clock tree power 3':
[07/15 18:05:41     31s]       skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
[07/15 18:05:41     31s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.860, max=1.887, avg=1.874, sd=0.011], skew [0.027 vs 0.286], 100% {1.860, 1.887} (wid=0.053 ws=0.027) (gid=1.834 gs=0.000)
[07/15 18:05:41     31s]     Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]   Improving insertion delay...
[07/15 18:05:41     31s]     Clock DAG hash before 'Improving insertion delay': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[07/15 18:05:41     31s]       delay calculator: calls=8984, total_wall_time=0.387s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]       legalizer: calls=1080, total_wall_time=0.015s, mean_wall_time=0.014ms
[07/15 18:05:41     31s]       steiner router: calls=8043, total_wall_time=0.204s, mean_wall_time=0.025ms
[07/15 18:05:41     31s]     Clock DAG stats after 'Improving insertion delay':
[07/15 18:05:41     31s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:41     31s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:41     31s]       misc counts      : r=2, pp=0
[07/15 18:05:41     31s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 18:05:41     31s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 18:05:41     31s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:41     31s]       wire capacitance : top=0.000pF, trunk=0.282pF, leaf=0.625pF, total=0.907pF
[07/15 18:05:41     31s]       wire lengths     : top=0.000um, trunk=1852.455um, leaf=3933.509um, total=5785.964um
[07/15 18:05:41     31s]       hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
[07/15 18:05:41     31s]     Clock DAG net violations after 'Improving insertion delay': none
[07/15 18:05:41     31s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[07/15 18:05:41     31s]       Trunk : target=0.622ns count=8 avg=0.284ns sd=0.170ns min=0.054ns max=0.515ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:41     31s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:41     31s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[07/15 18:05:41     31s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:41     31s]     Clock DAG hash after 'Improving insertion delay': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[07/15 18:05:41     31s]       delay calculator: calls=8984, total_wall_time=0.387s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]       legalizer: calls=1080, total_wall_time=0.015s, mean_wall_time=0.014ms
[07/15 18:05:41     31s]       steiner router: calls=8043, total_wall_time=0.204s, mean_wall_time=0.025ms
[07/15 18:05:41     31s]     Primary reporting skew groups after 'Improving insertion delay':
[07/15 18:05:41     31s]       skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
[07/15 18:05:41     31s]           min path sink: spi1_conf0_reg[15]/C
[07/15 18:05:41     31s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 18:05:41     31s]     Skew group summary after 'Improving insertion delay':
[07/15 18:05:41     31s]       skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
[07/15 18:05:41     31s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.860, max=1.887, avg=1.874, sd=0.011], skew [0.027 vs 0.286], 100% {1.860, 1.887} (wid=0.053 ws=0.027) (gid=1.834 gs=0.000)
[07/15 18:05:41     31s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]   Wire Opt OverFix...
[07/15 18:05:41     31s]     Clock DAG hash before 'Wire Opt OverFix': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[07/15 18:05:41     31s]       delay calculator: calls=8984, total_wall_time=0.387s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]       legalizer: calls=1080, total_wall_time=0.015s, mean_wall_time=0.014ms
[07/15 18:05:41     31s]       steiner router: calls=8043, total_wall_time=0.204s, mean_wall_time=0.025ms
[07/15 18:05:41     31s]     Wire Reduction extra effort...
[07/15 18:05:41     31s]       Clock DAG hash before 'Wire Reduction extra effort': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[07/15 18:05:41     31s]         delay calculator: calls=8984, total_wall_time=0.387s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]         legalizer: calls=1080, total_wall_time=0.015s, mean_wall_time=0.014ms
[07/15 18:05:41     31s]         steiner router: calls=8043, total_wall_time=0.204s, mean_wall_time=0.025ms
[07/15 18:05:41     31s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[07/15 18:05:41     31s]       Artificially removing short and long paths...
[07/15 18:05:41     31s]         Clock DAG hash before 'Artificially removing short and long paths': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/15 18:05:41     31s]           delay calculator: calls=8984, total_wall_time=0.387s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]           legalizer: calls=1080, total_wall_time=0.015s, mean_wall_time=0.014ms
[07/15 18:05:41     31s]           steiner router: calls=8043, total_wall_time=0.204s, mean_wall_time=0.025ms
[07/15 18:05:41     31s]         For skew_group CLK/functional_mode target band (1.857, 1.915)
[07/15 18:05:41     31s]         For skew_group SPI_CLK/functional_mode target band (1.860, 1.887)
[07/15 18:05:41     31s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]       Global shorten wires A0...
[07/15 18:05:41     31s]         Clock DAG hash before 'Global shorten wires A0': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[07/15 18:05:41     31s]           delay calculator: calls=8984, total_wall_time=0.387s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]           legalizer: calls=1080, total_wall_time=0.015s, mean_wall_time=0.014ms
[07/15 18:05:41     31s]           steiner router: calls=8043, total_wall_time=0.204s, mean_wall_time=0.025ms
[07/15 18:05:41     31s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]       Move For Wirelength - core...
[07/15 18:05:41     31s]         Clock DAG hash before 'Move For Wirelength - core': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[07/15 18:05:41     31s]           delay calculator: calls=8984, total_wall_time=0.387s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]           legalizer: calls=1086, total_wall_time=0.016s, mean_wall_time=0.015ms
[07/15 18:05:41     31s]           steiner router: calls=8043, total_wall_time=0.204s, mean_wall_time=0.025ms
[07/15 18:05:41     31s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=0, computed=11, moveTooSmall=6, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=43, accepted=0
[07/15 18:05:41     31s]         Max accepted move=0.000um, total accepted move=0.000um
[07/15 18:05:41     31s]         Legalizer API calls during this step: 55 succeeded with high effort: 55 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:05:41     31s]       Global shorten wires A1...
[07/15 18:05:41     31s]         Clock DAG hash before 'Global shorten wires A1': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[07/15 18:05:41     31s]           delay calculator: calls=9120, total_wall_time=0.394s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]           legalizer: calls=1141, total_wall_time=0.017s, mean_wall_time=0.015ms
[07/15 18:05:41     31s]           steiner router: calls=8149, total_wall_time=0.214s, mean_wall_time=0.026ms
[07/15 18:05:41     31s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]       Move For Wirelength - core...
[07/15 18:05:41     31s]         Clock DAG hash before 'Move For Wirelength - core': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[07/15 18:05:41     31s]           delay calculator: calls=9123, total_wall_time=0.395s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]           legalizer: calls=1147, total_wall_time=0.018s, mean_wall_time=0.015ms
[07/15 18:05:41     31s]           steiner router: calls=8151, total_wall_time=0.214s, mean_wall_time=0.026ms
[07/15 18:05:41     31s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=5, computed=6, moveTooSmall=18, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=13, accepted=0
[07/15 18:05:41     31s]         Max accepted move=0.000um, total accepted move=0.000um
[07/15 18:05:41     31s]         Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]       Global shorten wires B...
[07/15 18:05:41     31s]         Clock DAG hash before 'Global shorten wires B': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[07/15 18:05:41     31s]           delay calculator: calls=9178, total_wall_time=0.397s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]           legalizer: calls=1161, total_wall_time=0.018s, mean_wall_time=0.015ms
[07/15 18:05:41     31s]           steiner router: calls=8187, total_wall_time=0.216s, mean_wall_time=0.026ms
[07/15 18:05:41     31s]         Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]       Move For Wirelength - branch...
[07/15 18:05:41     31s]         Clock DAG hash before 'Move For Wirelength - branch': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[07/15 18:05:41     31s]           delay calculator: calls=9222, total_wall_time=0.400s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]           legalizer: calls=1182, total_wall_time=0.018s, mean_wall_time=0.016ms
[07/15 18:05:41     31s]           steiner router: calls=8215, total_wall_time=0.220s, mean_wall_time=0.027ms
[07/15 18:05:41     31s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=0, computed=11, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=24, accepted=0
[07/15 18:05:41     31s]         Max accepted move=0.000um, total accepted move=0.000um
[07/15 18:05:41     31s]         Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[07/15 18:05:41     31s]       Clock DAG stats after 'Wire Reduction extra effort':
[07/15 18:05:41     31s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:41     31s]         sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:41     31s]         misc counts      : r=2, pp=0
[07/15 18:05:41     31s]         cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 18:05:41     31s]         cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 18:05:41     31s]         sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:41     31s]         wire capacitance : top=0.000pF, trunk=0.282pF, leaf=0.625pF, total=0.907pF
[07/15 18:05:41     31s]         wire lengths     : top=0.000um, trunk=1852.455um, leaf=3933.509um, total=5785.964um
[07/15 18:05:41     31s]         hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
[07/15 18:05:41     31s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[07/15 18:05:41     31s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[07/15 18:05:41     31s]         Trunk : target=0.622ns count=8 avg=0.284ns sd=0.170ns min=0.054ns max=0.515ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:41     31s]         Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:41     31s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[07/15 18:05:41     31s]          Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:41     31s]       Clock DAG hash after 'Wire Reduction extra effort': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[07/15 18:05:41     31s]         delay calculator: calls=9296, total_wall_time=0.404s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]         legalizer: calls=1206, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:41     31s]         steiner router: calls=8265, total_wall_time=0.224s, mean_wall_time=0.027ms
[07/15 18:05:41     31s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[07/15 18:05:41     31s]         skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
[07/15 18:05:41     31s]             min path sink: spi1_conf0_reg[15]/C
[07/15 18:05:41     31s]             max path sink: spi1_conf0_meta_reg[7]/C
[07/15 18:05:41     31s]       Skew group summary after 'Wire Reduction extra effort':
[07/15 18:05:41     31s]         skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
[07/15 18:05:41     31s]         skew_group SPI_CLK/functional_mode: insertion delay [min=1.860, max=1.887, avg=1.874, sd=0.011], skew [0.027 vs 0.286], 100% {1.860, 1.887} (wid=0.053 ws=0.027) (gid=1.834 gs=0.000)
[07/15 18:05:41     31s]       Legalizer API calls during this step: 126 succeeded with high effort: 126 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]     Wire Reduction extra effort done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:05:41     31s]     Optimizing orientation...
[07/15 18:05:41     31s]     FlipOpt...
[07/15 18:05:41     31s]     Disconnecting clock tree from netlist...
[07/15 18:05:41     31s]     Disconnecting clock tree from netlist done.
[07/15 18:05:41     31s]     Performing Single Threaded FlipOpt
[07/15 18:05:41     31s]     Optimizing orientation on clock cells...
[07/15 18:05:41     31s]       Orientation Wirelength Optimization: Attempted = 14 , Succeeded = 0 , Constraints Broken = 9 , CannotMove = 3 , Illegal = 2 , Other = 0
[07/15 18:05:41     31s]     Optimizing orientation on clock cells done.
[07/15 18:05:41     31s]     Resynthesising clock tree into netlist...
[07/15 18:05:41     31s]       Reset timing graph...
[07/15 18:05:41     31s] Ignoring AAE DB Resetting ...
[07/15 18:05:41     31s]       Reset timing graph done.
[07/15 18:05:41     31s]     Resynthesising clock tree into netlist done.
[07/15 18:05:41     31s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s] End AAE Lib Interpolated Model. (MEM=1872.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:41     31s]     Clock DAG stats after 'Wire Opt OverFix':
[07/15 18:05:41     31s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:41     31s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:41     31s]       misc counts      : r=2, pp=0
[07/15 18:05:41     31s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 18:05:41     31s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 18:05:41     31s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:41     31s]       wire capacitance : top=0.000pF, trunk=0.282pF, leaf=0.625pF, total=0.907pF
[07/15 18:05:41     31s]       wire lengths     : top=0.000um, trunk=1852.455um, leaf=3933.509um, total=5785.964um
[07/15 18:05:41     31s]       hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
[07/15 18:05:41     31s]     Clock DAG net violations after 'Wire Opt OverFix': none
[07/15 18:05:41     31s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[07/15 18:05:41     31s]       Trunk : target=0.622ns count=8 avg=0.284ns sd=0.170ns min=0.054ns max=0.516ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:41     31s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 18:05:41     31s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[07/15 18:05:41     31s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:41     31s]     Clock DAG hash after 'Wire Opt OverFix': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[07/15 18:05:41     31s]       delay calculator: calls=9309, total_wall_time=0.405s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]       legalizer: calls=1206, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:41     31s]       steiner router: calls=8304, total_wall_time=0.227s, mean_wall_time=0.027ms
[07/15 18:05:41     31s]     Primary reporting skew groups after 'Wire Opt OverFix':
[07/15 18:05:41     31s]       skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
[07/15 18:05:41     31s]           min path sink: spi1_conf0_reg[15]/C
[07/15 18:05:41     31s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 18:05:41     31s]     Skew group summary after 'Wire Opt OverFix':
[07/15 18:05:41     31s]       skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
[07/15 18:05:41     31s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.860, max=1.887, avg=1.874, sd=0.011], skew [0.027 vs 0.286], 100% {1.860, 1.887} (wid=0.053 ws=0.027) (gid=1.834 gs=0.000)
[07/15 18:05:41     31s]     Legalizer API calls during this step: 126 succeeded with high effort: 126 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]   Wire Opt OverFix done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:05:41     31s]   Total capacitance is (rise=2.336pF fall=2.355pF), of which (rise=0.907pF fall=0.907pF) is wire, and (rise=1.429pF fall=1.447pF) is gate.
[07/15 18:05:41     31s]   Stage::Polishing done. (took cpu=0:00:00.7 real=0:00:00.7)
[07/15 18:05:41     31s]   Stage::Updating netlist...
[07/15 18:05:41     31s]   Reset timing graph...
[07/15 18:05:41     31s] Ignoring AAE DB Resetting ...
[07/15 18:05:41     31s]   Reset timing graph done.
[07/15 18:05:41     31s]   Setting non-default rules before calling refine place.
[07/15 18:05:41     31s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:05:41     31s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1872.6M, EPOCH TIME: 1721081141.583519
[07/15 18:05:41     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[07/15 18:05:41     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:41     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:41     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:41     31s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1831.6M, EPOCH TIME: 1721081141.585684
[07/15 18:05:41     31s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]   Leaving CCOpt scope - ClockRefiner...
[07/15 18:05:41     31s]   Assigned high priority to 11 instances.
[07/15 18:05:41     31s]   Soft fixed 11 clock instances.
[07/15 18:05:41     31s]   Performing Clock Only Refine Place.
[07/15 18:05:41     31s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[07/15 18:05:41     31s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1831.6M, EPOCH TIME: 1721081141.586685
[07/15 18:05:41     31s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1831.6M, EPOCH TIME: 1721081141.586777
[07/15 18:05:41     31s] Processing tracks to init pin-track alignment.
[07/15 18:05:41     31s] z: 2, totalTracks: 1
[07/15 18:05:41     31s] z: 4, totalTracks: 1
[07/15 18:05:41     31s] z: 6, totalTracks: 1
[07/15 18:05:41     31s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:41     31s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1831.6M, EPOCH TIME: 1721081141.588022
[07/15 18:05:41     31s] Info: 11 insts are soft-fixed.
[07/15 18:05:41     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:41     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:41     31s] 
[07/15 18:05:41     31s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:41     31s] OPERPROF:       Starting CMU at level 4, MEM:1831.6M, EPOCH TIME: 1721081141.596991
[07/15 18:05:41     31s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1831.6M, EPOCH TIME: 1721081141.597223
[07/15 18:05:41     31s] 
[07/15 18:05:41     31s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:05:41     31s] Info: 11 insts are soft-fixed.
[07/15 18:05:41     31s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1831.6M, EPOCH TIME: 1721081141.597439
[07/15 18:05:41     31s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1831.6M, EPOCH TIME: 1721081141.597482
[07/15 18:05:41     31s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1831.6M, EPOCH TIME: 1721081141.597677
[07/15 18:05:41     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1831.6MB).
[07/15 18:05:41     31s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:1831.6M, EPOCH TIME: 1721081141.597845
[07/15 18:05:41     31s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:1831.6M, EPOCH TIME: 1721081141.597884
[07/15 18:05:41     31s] TDRefine: refinePlace mode is spiral
[07/15 18:05:41     31s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.24853.2
[07/15 18:05:41     31s] OPERPROF: Starting RefinePlace at level 1, MEM:1831.6M, EPOCH TIME: 1721081141.597938
[07/15 18:05:41     31s] *** Starting refinePlace (0:00:31.6 mem=1831.6M) ***
[07/15 18:05:41     31s] Total net bbox length = 4.428e+04 (2.483e+04 1.944e+04) (ext = 5.091e+03)
[07/15 18:05:41     31s] 
[07/15 18:05:41     31s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:41     31s] Info: 11 insts are soft-fixed.
[07/15 18:05:41     31s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:05:41     31s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:05:41     31s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:05:41     31s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:41     31s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:41     31s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1831.6M, EPOCH TIME: 1721081141.599512
[07/15 18:05:41     31s] Starting refinePlace ...
[07/15 18:05:41     31s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:41     31s] One DDP V2 for no tweak run.
[07/15 18:05:41     31s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:05:41     31s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1831.6MB
[07/15 18:05:41     31s] Statistics of distance of Instance movement in refine placement:
[07/15 18:05:41     31s]   maximum (X+Y) =         0.00 um
[07/15 18:05:41     31s]   mean    (X+Y) =         0.00 um
[07/15 18:05:41     31s] Summary Report:
[07/15 18:05:41     31s] Instances move: 0 (out of 1229 movable)
[07/15 18:05:41     31s] Instances flipped: 0
[07/15 18:05:41     31s] Mean displacement: 0.00 um
[07/15 18:05:41     31s] Max displacement: 0.00 um 
[07/15 18:05:41     31s] Total instances moved : 0
[07/15 18:05:41     31s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.001, MEM:1831.6M, EPOCH TIME: 1721081141.600123
[07/15 18:05:41     31s] Total net bbox length = 4.428e+04 (2.483e+04 1.944e+04) (ext = 5.091e+03)
[07/15 18:05:41     31s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1831.6MB
[07/15 18:05:41     31s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1831.6MB) @(0:00:31.6 - 0:00:31.6).
[07/15 18:05:41     31s] *** Finished refinePlace (0:00:31.6 mem=1831.6M) ***
[07/15 18:05:41     31s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.24853.2
[07/15 18:05:41     31s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.003, MEM:1831.6M, EPOCH TIME: 1721081141.600539
[07/15 18:05:41     31s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1831.6M, EPOCH TIME: 1721081141.600583
[07/15 18:05:41     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:05:41     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:41     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:41     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:41     31s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1831.6M, EPOCH TIME: 1721081141.602252
[07/15 18:05:41     31s]   ClockRefiner summary
[07/15 18:05:41     31s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 379).
[07/15 18:05:41     31s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 11).
[07/15 18:05:41     31s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 368).
[07/15 18:05:41     31s]   Restoring pStatusCts on 11 clock instances.
[07/15 18:05:41     31s]   Revert refine place priority changes on 0 instances.
[07/15 18:05:41     31s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.4 real=0:00:01.5)
[07/15 18:05:41     31s]   CCOpt::Phase::eGRPC...
[07/15 18:05:41     31s]   eGR Post Conditioning loop iteration 0...
[07/15 18:05:41     31s]     Clock implementation routing...
[07/15 18:05:41     31s]       Leaving CCOpt scope - Routing Tools...
[07/15 18:05:41     31s] Net route status summary:
[07/15 18:05:41     31s]   Clock:        13 (unrouted=13, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:05:41     31s]   Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:05:41     31s]       Routing using eGR only...
[07/15 18:05:41     31s]         Early Global Route - eGR only step...
[07/15 18:05:41     31s] (ccopt eGR): There are 13 nets to be routed. 0 nets have skip routing designation.
[07/15 18:05:41     31s] (ccopt eGR): There are 13 nets for routing of which 13 have one or more fixed wires.
[07/15 18:05:41     31s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:05:41     31s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:05:41     31s] (ccopt eGR): Start to route 13 all nets
[07/15 18:05:41     31s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1831.57 MB )
[07/15 18:05:41     31s] (I)      ============================ Layers =============================
[07/15 18:05:41     31s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:41     31s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:05:41     31s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:41     31s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:05:41     31s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:05:41     31s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:05:41     31s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:05:41     31s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:05:41     31s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:05:41     31s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:05:41     31s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:05:41     31s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:05:41     31s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:05:41     31s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:05:41     31s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:05:41     31s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:41     31s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:05:41     31s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:05:41     31s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:05:41     31s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:05:41     31s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:05:41     31s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:05:41     31s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:05:41     31s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:05:41     31s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:05:41     31s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:05:41     31s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:05:41     31s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:05:41     31s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:05:41     31s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:05:41     31s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:05:41     31s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:05:41     31s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:05:41     31s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:05:41     31s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:05:41     31s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:05:41     31s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:05:41     31s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:05:41     31s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:05:41     31s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:05:41     31s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:05:41     31s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:05:41     31s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:05:41     31s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:05:41     31s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:05:41     31s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:05:41     31s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:05:41     31s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:05:41     31s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:05:41     31s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:05:41     31s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:05:41     31s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:05:41     31s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:05:41     31s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:05:41     31s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:05:41     31s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:05:41     31s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:05:41     31s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:05:41     31s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:05:41     31s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:05:41     31s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:05:41     31s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:05:41     31s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:05:41     31s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:05:41     31s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:05:41     31s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:05:41     31s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:05:41     31s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:05:41     31s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:05:41     31s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:05:41     31s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:05:41     31s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:05:41     31s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:05:41     31s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:05:41     31s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:05:41     31s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:05:41     31s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:05:41     31s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:05:41     31s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:05:41     31s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:41     31s] (I)      Started Import and model ( Curr Mem: 1831.57 MB )
[07/15 18:05:41     31s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:41     31s] (I)      == Non-default Options ==
[07/15 18:05:41     31s] (I)      Clean congestion better                            : true
[07/15 18:05:41     31s] (I)      Estimate vias on DPT layer                         : true
[07/15 18:05:41     31s] (I)      Clean congestion layer assignment rounds           : 3
[07/15 18:05:41     31s] (I)      Layer constraints as soft constraints              : true
[07/15 18:05:41     31s] (I)      Soft top layer                                     : true
[07/15 18:05:41     31s] (I)      Skip prospective layer relax nets                  : true
[07/15 18:05:41     31s] (I)      Better NDR handling                                : true
[07/15 18:05:41     31s] (I)      Improved NDR modeling in LA                        : true
[07/15 18:05:41     31s] (I)      Routing cost fix for NDR handling                  : true
[07/15 18:05:41     31s] (I)      Block tracks for preroutes                         : true
[07/15 18:05:41     31s] (I)      Assign IRoute by net group key                     : true
[07/15 18:05:41     31s] (I)      Block unroutable channels                          : true
[07/15 18:05:41     31s] (I)      Block unroutable channels 3D                       : true
[07/15 18:05:41     31s] (I)      Bound layer relaxed segment wl                     : true
[07/15 18:05:41     31s] (I)      Blocked pin reach length threshold                 : 2
[07/15 18:05:41     31s] (I)      Check blockage within NDR space in TA              : true
[07/15 18:05:41     31s] (I)      Skip must join for term with via pillar            : true
[07/15 18:05:41     31s] (I)      Model find APA for IO pin                          : true
[07/15 18:05:41     31s] (I)      On pin location for off pin term                   : true
[07/15 18:05:41     31s] (I)      Handle EOL spacing                                 : true
[07/15 18:05:41     31s] (I)      Merge PG vias by gap                               : true
[07/15 18:05:41     31s] (I)      Maximum routing layer                              : 6
[07/15 18:05:41     31s] (I)      Route selected nets only                           : true
[07/15 18:05:41     31s] (I)      Refine MST                                         : true
[07/15 18:05:41     31s] (I)      Honor PRL                                          : true
[07/15 18:05:41     31s] (I)      Strong congestion aware                            : true
[07/15 18:05:41     31s] (I)      Improved initial location for IRoutes              : true
[07/15 18:05:41     31s] (I)      Multi panel TA                                     : true
[07/15 18:05:41     31s] (I)      Penalize wire overlap                              : true
[07/15 18:05:41     31s] (I)      Expand small instance blockage                     : true
[07/15 18:05:41     31s] (I)      Reduce via in TA                                   : true
[07/15 18:05:41     31s] (I)      SS-aware routing                                   : true
[07/15 18:05:41     31s] (I)      Improve tree edge sharing                          : true
[07/15 18:05:41     31s] (I)      Improve 2D via estimation                          : true
[07/15 18:05:41     31s] (I)      Refine Steiner tree                                : true
[07/15 18:05:41     31s] (I)      Build spine tree                                   : true
[07/15 18:05:41     31s] (I)      Model pass through capacity                        : true
[07/15 18:05:41     31s] (I)      Extend blockages by a half GCell                   : true
[07/15 18:05:41     31s] (I)      Consider pin shapes                                : true
[07/15 18:05:41     31s] (I)      Consider pin shapes for all nodes                  : true
[07/15 18:05:41     31s] (I)      Consider NR APA                                    : true
[07/15 18:05:41     31s] (I)      Consider IO pin shape                              : true
[07/15 18:05:41     31s] (I)      Fix pin connection bug                             : true
[07/15 18:05:41     31s] (I)      Consider layer RC for local wires                  : true
[07/15 18:05:41     31s] (I)      Route to clock mesh pin                            : true
[07/15 18:05:41     31s] (I)      LA-aware pin escape length                         : 2
[07/15 18:05:41     31s] (I)      Connect multiple ports                             : true
[07/15 18:05:41     31s] (I)      Split for must join                                : true
[07/15 18:05:41     31s] (I)      Number of threads                                  : 1
[07/15 18:05:41     31s] (I)      Routing effort level                               : 10000
[07/15 18:05:41     31s] (I)      Prefer layer length threshold                      : 8
[07/15 18:05:41     31s] (I)      Overflow penalty cost                              : 10
[07/15 18:05:41     31s] (I)      A-star cost                                        : 0.300000
[07/15 18:05:41     31s] (I)      Misalignment cost                                  : 10.000000
[07/15 18:05:41     31s] (I)      Threshold for short IRoute                         : 6
[07/15 18:05:41     31s] (I)      Via cost during post routing                       : 1.000000
[07/15 18:05:41     31s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/15 18:05:41     31s] (I)      Source-to-sink ratio                               : 0.300000
[07/15 18:05:41     31s] (I)      Scenic ratio bound                                 : 3.000000
[07/15 18:05:41     31s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/15 18:05:41     31s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/15 18:05:41     31s] (I)      PG-aware similar topology routing                  : true
[07/15 18:05:41     31s] (I)      Maze routing via cost fix                          : true
[07/15 18:05:41     31s] (I)      Apply PRL on PG terms                              : true
[07/15 18:05:41     31s] (I)      Apply PRL on obs objects                           : true
[07/15 18:05:41     31s] (I)      Handle range-type spacing rules                    : true
[07/15 18:05:41     31s] (I)      PG gap threshold multiplier                        : 10.000000
[07/15 18:05:41     31s] (I)      Parallel spacing query fix                         : true
[07/15 18:05:41     31s] (I)      Force source to root IR                            : true
[07/15 18:05:41     31s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/15 18:05:41     31s] (I)      Do not relax to DPT layer                          : true
[07/15 18:05:41     31s] (I)      No DPT in post routing                             : true
[07/15 18:05:41     31s] (I)      Modeling PG via merging fix                        : true
[07/15 18:05:41     31s] (I)      Shield aware TA                                    : true
[07/15 18:05:41     31s] (I)      Strong shield aware TA                             : true
[07/15 18:05:41     31s] (I)      Overflow calculation fix in LA                     : true
[07/15 18:05:41     31s] (I)      Post routing fix                                   : true
[07/15 18:05:41     31s] (I)      Strong post routing                                : true
[07/15 18:05:41     31s] (I)      NDR via pillar fix                                 : true
[07/15 18:05:41     31s] (I)      Violation on path threshold                        : 1
[07/15 18:05:41     31s] (I)      Pass through capacity modeling                     : true
[07/15 18:05:41     31s] (I)      Select the non-relaxed segments in post routing stage : true
[07/15 18:05:41     31s] (I)      Select term pin box for io pin                     : true
[07/15 18:05:41     31s] (I)      Penalize NDR sharing                               : true
[07/15 18:05:41     31s] (I)      Enable special modeling                            : false
[07/15 18:05:41     31s] (I)      Keep fixed segments                                : true
[07/15 18:05:41     31s] (I)      Reorder net groups by key                          : true
[07/15 18:05:41     31s] (I)      Increase net scenic ratio                          : true
[07/15 18:05:41     31s] (I)      Method to set GCell size                           : row
[07/15 18:05:41     31s] (I)      Connect multiple ports and must join fix           : true
[07/15 18:05:41     31s] (I)      Avoid high resistance layers                       : true
[07/15 18:05:41     31s] (I)      Model find APA for IO pin fix                      : true
[07/15 18:05:41     31s] (I)      Avoid connecting non-metal layers                  : true
[07/15 18:05:41     31s] (I)      Use track pitch for NDR                            : true
[07/15 18:05:41     31s] (I)      Enable layer relax to lower layer                  : true
[07/15 18:05:41     31s] (I)      Enable layer relax to upper layer                  : true
[07/15 18:05:41     31s] (I)      Top layer relaxation fix                           : true
[07/15 18:05:41     31s] (I)      Handle non-default track width                     : false
[07/15 18:05:41     31s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:05:41     31s] (I)      Use row-based GCell size
[07/15 18:05:41     31s] (I)      Use row-based GCell align
[07/15 18:05:41     31s] (I)      layer 0 area = 202000
[07/15 18:05:41     31s] (I)      layer 1 area = 202000
[07/15 18:05:41     31s] (I)      layer 2 area = 202000
[07/15 18:05:41     31s] (I)      layer 3 area = 202000
[07/15 18:05:41     31s] (I)      layer 4 area = 562000
[07/15 18:05:41     31s] (I)      layer 5 area = 10000000
[07/15 18:05:41     31s] (I)      GCell unit size   : 4480
[07/15 18:05:41     31s] (I)      GCell multiplier  : 1
[07/15 18:05:41     31s] (I)      GCell row height  : 4480
[07/15 18:05:41     31s] (I)      Actual row height : 4480
[07/15 18:05:41     31s] (I)      GCell align ref   : 20160 20160
[07/15 18:05:41     31s] [NR-eGR] Track table information for default rule: 
[07/15 18:05:41     31s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:05:41     31s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:05:41     31s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:05:41     31s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:05:41     31s] [NR-eGR] METTP has single uniform track structure
[07/15 18:05:41     31s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:05:41     31s] (I)      ================= Default via ==================
[07/15 18:05:41     31s] (I)      +---+--------------------+---------------------+
[07/15 18:05:41     31s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:05:41     31s] (I)      +---+--------------------+---------------------+
[07/15 18:05:41     31s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:05:41     31s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:05:41     31s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:05:41     31s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:05:41     31s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:05:41     31s] (I)      +---+--------------------+---------------------+
[07/15 18:05:41     31s] [NR-eGR] Read 10 PG shapes
[07/15 18:05:41     31s] [NR-eGR] Read 0 clock shapes
[07/15 18:05:41     31s] [NR-eGR] Read 0 other shapes
[07/15 18:05:41     31s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:05:41     31s] [NR-eGR] #Instance Blockages : 0
[07/15 18:05:41     31s] [NR-eGR] #PG Blockages       : 10
[07/15 18:05:41     31s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:05:41     31s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:05:41     31s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:05:41     31s] [NR-eGR] #Other Blockages    : 0
[07/15 18:05:41     31s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:05:41     31s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:05:41     31s] [NR-eGR] Read 1263 nets ( ignored 1250 )
[07/15 18:05:41     31s] [NR-eGR] Connected 0 must-join pins/ports
[07/15 18:05:41     31s] (I)      early_global_route_priority property id does not exist.
[07/15 18:05:41     31s] (I)      Read Num Blocks=250  Num Prerouted Wires=0  Num CS=0
[07/15 18:05:41     31s] (I)      Layer 1 (V) : #blockages 250 : #preroutes 0
[07/15 18:05:41     31s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:05:41     31s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:05:41     31s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[07/15 18:05:41     31s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[07/15 18:05:41     31s] (I)      Moved 2 terms for better access 
[07/15 18:05:41     31s] (I)      Number of ignored nets                =      0
[07/15 18:05:41     31s] (I)      Number of connected nets              =      0
[07/15 18:05:41     31s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:05:41     31s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 18:05:41     31s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:05:41     31s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:05:41     31s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:05:41     31s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:05:41     31s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:05:41     31s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:05:41     31s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:05:41     31s] [NR-eGR] There are 13 clock nets ( 0 with NDR ).
[07/15 18:05:41     31s] (I)      Ndr track 0 does not exist
[07/15 18:05:41     31s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:05:41     31s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:05:41     31s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:05:41     31s] (I)      Site width          :   560  (dbu)
[07/15 18:05:41     31s] (I)      Row height          :  4480  (dbu)
[07/15 18:05:41     31s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:05:41     31s] (I)      GCell width         :  4480  (dbu)
[07/15 18:05:41     31s] (I)      GCell height        :  4480  (dbu)
[07/15 18:05:41     31s] (I)      Grid                :    99    54     6
[07/15 18:05:41     31s] (I)      Layer numbers       :     1     2     3     4     5     6
[07/15 18:05:41     31s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[07/15 18:05:41     31s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[07/15 18:05:41     31s] (I)      Default wire width  :   230   280   280   280   440  3000
[07/15 18:05:41     31s] (I)      Default wire space  :   230   280   280   280   460  2500
[07/15 18:05:41     31s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[07/15 18:05:41     31s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[07/15 18:05:41     31s] (I)      First track coord   :   280   280   280   280  1400  6160
[07/15 18:05:41     31s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[07/15 18:05:41     31s] (I)      Total num of tracks :   432   795   432   795   215    79
[07/15 18:05:41     31s] (I)      Num of masks        :     1     1     1     1     1     1
[07/15 18:05:41     31s] (I)      Num of trim masks   :     0     0     0     0     0     0
[07/15 18:05:41     31s] (I)      --------------------------------------------------------
[07/15 18:05:41     31s] 
[07/15 18:05:41     31s] [NR-eGR] ============ Routing rule table ============
[07/15 18:05:41     31s] [NR-eGR] Rule id: 0  Nets: 13
[07/15 18:05:41     31s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:05:41     31s] (I)                    Layer    2    3    4     5     6 
[07/15 18:05:41     31s] (I)                    Pitch  560  560  560  1120  5600 
[07/15 18:05:41     31s] (I)             #Used tracks    1    1    1     1     1 
[07/15 18:05:41     31s] (I)       #Fully used tracks    1    1    1     1     1 
[07/15 18:05:41     31s] [NR-eGR] ========================================
[07/15 18:05:41     31s] [NR-eGR] 
[07/15 18:05:41     31s] (I)      =============== Blocked Tracks ===============
[07/15 18:05:41     31s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:41     31s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:05:41     31s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:41     31s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:05:41     31s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:05:41     31s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:05:41     31s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:05:41     31s] (I)      |     5 |   21285 |        0 |         0.00% |
[07/15 18:05:41     31s] (I)      |     6 |    4266 |        0 |         0.00% |
[07/15 18:05:41     31s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:41     31s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1831.57 MB )
[07/15 18:05:41     31s] (I)      Reset routing kernel
[07/15 18:05:41     31s] (I)      Started Global Routing ( Curr Mem: 1831.57 MB )
[07/15 18:05:41     31s] (I)      totalPins=392  totalGlobalPin=392 (100.00%)
[07/15 18:05:41     31s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:05:41     31s] [NR-eGR] Layer group 1: route 13 net(s) in layer range [2, 4]
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1a Route ============
[07/15 18:05:41     31s] (I)      Usage: 1280 = (680 H, 600 V) = (1.59% H, 0.75% V) = (3.046e+03um H, 2.688e+03um V)
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1b Route ============
[07/15 18:05:41     31s] (I)      Usage: 1280 = (680 H, 600 V) = (1.59% H, 0.75% V) = (3.046e+03um H, 2.688e+03um V)
[07/15 18:05:41     31s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.734400e+03um
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1c Route ============
[07/15 18:05:41     31s] (I)      Usage: 1280 = (680 H, 600 V) = (1.59% H, 0.75% V) = (3.046e+03um H, 2.688e+03um V)
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1d Route ============
[07/15 18:05:41     31s] (I)      Usage: 1280 = (680 H, 600 V) = (1.59% H, 0.75% V) = (3.046e+03um H, 2.688e+03um V)
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1e Route ============
[07/15 18:05:41     31s] (I)      Usage: 1280 = (680 H, 600 V) = (1.59% H, 0.75% V) = (3.046e+03um H, 2.688e+03um V)
[07/15 18:05:41     31s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.734400e+03um
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1f Route ============
[07/15 18:05:41     31s] (I)      Usage: 1280 = (680 H, 600 V) = (1.59% H, 0.75% V) = (3.046e+03um H, 2.688e+03um V)
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1g Route ============
[07/15 18:05:41     31s] (I)      Usage: 1270 = (671 H, 599 V) = (1.57% H, 0.75% V) = (3.006e+03um H, 2.684e+03um V)
[07/15 18:05:41     31s] (I)      #Nets         : 13
[07/15 18:05:41     31s] (I)      #Relaxed nets : 1
[07/15 18:05:41     31s] (I)      Wire length   : 1106
[07/15 18:05:41     31s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 6]
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1h Route ============
[07/15 18:05:41     31s] (I)      Usage: 1267 = (669 H, 598 V) = (1.56% H, 0.75% V) = (2.997e+03um H, 2.679e+03um V)
[07/15 18:05:41     31s] (I)      total 2D Cap : 148089 = (64053 H, 84036 V)
[07/15 18:05:41     31s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 6]
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1a Route ============
[07/15 18:05:41     31s] (I)      Usage: 1441 = (742 H, 699 V) = (1.16% H, 0.83% V) = (3.324e+03um H, 3.132e+03um V)
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1b Route ============
[07/15 18:05:41     31s] (I)      Usage: 1441 = (742 H, 699 V) = (1.16% H, 0.83% V) = (3.324e+03um H, 3.132e+03um V)
[07/15 18:05:41     31s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.455680e+03um
[07/15 18:05:41     31s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:05:41     31s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1c Route ============
[07/15 18:05:41     31s] (I)      Usage: 1441 = (742 H, 699 V) = (1.16% H, 0.83% V) = (3.324e+03um H, 3.132e+03um V)
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1d Route ============
[07/15 18:05:41     31s] (I)      Usage: 1441 = (742 H, 699 V) = (1.16% H, 0.83% V) = (3.324e+03um H, 3.132e+03um V)
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1e Route ============
[07/15 18:05:41     31s] (I)      Usage: 1441 = (742 H, 699 V) = (1.16% H, 0.83% V) = (3.324e+03um H, 3.132e+03um V)
[07/15 18:05:41     31s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.455680e+03um
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1f Route ============
[07/15 18:05:41     31s] (I)      Usage: 1441 = (742 H, 699 V) = (1.16% H, 0.83% V) = (3.324e+03um H, 3.132e+03um V)
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1g Route ============
[07/15 18:05:41     31s] (I)      Usage: 1440 = (740 H, 700 V) = (1.16% H, 0.83% V) = (3.315e+03um H, 3.136e+03um V)
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1h Route ============
[07/15 18:05:41     31s] (I)      Usage: 1440 = (740 H, 700 V) = (1.16% H, 0.83% V) = (3.315e+03um H, 3.136e+03um V)
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:05:41     31s] [NR-eGR]                        OverCon            
[07/15 18:05:41     31s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:05:41     31s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:05:41     31s] [NR-eGR] ----------------------------------------------
[07/15 18:05:41     31s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:41     31s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:41     31s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:41     31s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:41     31s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:41     31s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:41     31s] [NR-eGR] ----------------------------------------------
[07/15 18:05:41     31s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/15 18:05:41     31s] [NR-eGR] 
[07/15 18:05:41     31s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1831.57 MB )
[07/15 18:05:41     31s] (I)      total 2D Cap : 148089 = (64053 H, 84036 V)
[07/15 18:05:41     31s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:05:41     31s] (I)      ============= Track Assignment ============
[07/15 18:05:41     31s] (I)      Started Track Assignment (1T) ( Curr Mem: 1831.57 MB )
[07/15 18:05:41     31s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:05:41     31s] (I)      Run Multi-thread track assignment
[07/15 18:05:41     31s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1831.57 MB )
[07/15 18:05:41     31s] (I)      Started Export ( Curr Mem: 1831.57 MB )
[07/15 18:05:41     31s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:05:41     31s] [NR-eGR] -----------------------------------
[07/15 18:05:41     31s] [NR-eGR]  MET1    (1H)             0   4804 
[07/15 18:05:41     31s] [NR-eGR]  MET2    (2V)         22729   6635 
[07/15 18:05:41     31s] [NR-eGR]  MET3    (3H)         28130    384 
[07/15 18:05:41     31s] [NR-eGR]  MET4    (4V)          3502      0 
[07/15 18:05:41     31s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:05:41     31s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:05:41     31s] [NR-eGR] -----------------------------------
[07/15 18:05:41     31s] [NR-eGR]          Total        54361  11823 
[07/15 18:05:41     31s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:41     31s] [NR-eGR] Total half perimeter of net bounding box: 44275um
[07/15 18:05:41     31s] [NR-eGR] Total length: 54361um, number of vias: 11823
[07/15 18:05:41     31s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:41     31s] [NR-eGR] Total eGR-routed clock nets wire length: 5790um, number of vias: 884
[07/15 18:05:41     31s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:41     31s] [NR-eGR] Report for selected net(s) only.
[07/15 18:05:41     31s] [NR-eGR]                 Length (um)  Vias 
[07/15 18:05:41     31s] [NR-eGR] ----------------------------------
[07/15 18:05:41     31s] [NR-eGR]  MET1    (1H)             0   390 
[07/15 18:05:41     31s] [NR-eGR]  MET2    (2V)          1582   422 
[07/15 18:05:41     31s] [NR-eGR]  MET3    (3H)          3044    72 
[07/15 18:05:41     31s] [NR-eGR]  MET4    (4V)          1164     0 
[07/15 18:05:41     31s] [NR-eGR]  METTP   (5H)             0     0 
[07/15 18:05:41     31s] [NR-eGR]  METTPL  (6V)             0     0 
[07/15 18:05:41     31s] [NR-eGR] ----------------------------------
[07/15 18:05:41     31s] [NR-eGR]          Total         5790   884 
[07/15 18:05:41     31s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:41     31s] [NR-eGR] Total half perimeter of net bounding box: 3327um
[07/15 18:05:41     31s] [NR-eGR] Total length: 5790um, number of vias: 884
[07/15 18:05:41     31s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:41     31s] [NR-eGR] Total routed clock nets wire length: 5790um, number of vias: 884
[07/15 18:05:41     31s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:41     31s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1831.57 MB )
[07/15 18:05:41     31s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1831.57 MB )
[07/15 18:05:41     31s] (I)      =================================== Runtime Summary ===================================
[07/15 18:05:41     31s] (I)       Step                                        %     Start    Finish      Real       CPU 
[07/15 18:05:41     31s] (I)      ---------------------------------------------------------------------------------------
[07/15 18:05:41     31s] (I)       Early Global Route kernel             100.00%  3.23 sec  3.27 sec  0.04 sec  0.04 sec 
[07/15 18:05:41     31s] (I)       +-Import and model                     22.68%  3.25 sec  3.26 sec  0.01 sec  0.01 sec 
[07/15 18:05:41     31s] (I)       | +-Create place DB                     5.45%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Import place data                 5.20%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Read instances and placement    1.54%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Read nets                       3.15%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Create route DB                    12.57%  3.25 sec  3.25 sec  0.00 sec  0.01 sec 
[07/15 18:05:41     31s] (I)       | | +-Import route data (1T)           10.51%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Read blockages ( Layer 2-6 )    2.43%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | | +-Read routing blockages        0.01%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | | +-Read instance blockages       0.42%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | | +-Read PG blockages             0.12%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | | +-Read clock blockages          0.04%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | | +-Read other blockages          0.04%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | | +-Read halo blockages           0.02%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | | +-Read boundary cut boxes       0.01%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Read blackboxes                 0.03%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Read prerouted                  0.69%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Read unlegalized nets           0.11%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Read nets                       0.10%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Set up via pillars              0.01%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Initialize 3D grid graph        0.20%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Model blockage capacity         2.45%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | | +-Initialize 3D capacity        1.92%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Move terms for access (1T)      0.19%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Read aux data                       0.01%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Others data preparation             0.07%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Create route kernel                 3.24%  3.25 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       +-Global Routing                       24.08%  3.26 sec  3.27 sec  0.01 sec  0.01 sec 
[07/15 18:05:41     31s] (I)       | +-Initialization                      0.12%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Net group 1                        13.44%  3.26 sec  3.26 sec  0.01 sec  0.01 sec 
[07/15 18:05:41     31s] (I)       | | +-Generate topology                 3.31%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1a                          1.41%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Pattern routing (1T)            0.93%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1b                          0.26%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1c                          0.04%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1d                          0.03%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1e                          0.40%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Route legalization              0.01%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1f                          0.03%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1g                          1.41%  3.26 sec  3.26 sec  0.00 sec  0.01 sec 
[07/15 18:05:41     31s] (I)       | | | +-Post Routing                    1.09%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1h                          1.23%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Post Routing                    0.94%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Layer assignment (1T)             1.34%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Net group 2                         8.65%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Generate topology                 0.94%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1a                          1.45%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Pattern routing (1T)            0.79%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Add via demand to 2D            0.11%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1b                          0.19%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1c                          0.03%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1d                          0.03%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1e                          0.33%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Route legalization              0.01%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1f                          0.03%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1g                          0.55%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Post Routing                    0.27%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1h                          0.52%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Post Routing                    0.24%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Layer assignment (1T)             0.47%  3.26 sec  3.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       +-Export 3D cong map                    1.31%  3.27 sec  3.27 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Export 2D cong map                  0.21%  3.27 sec  3.27 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       +-Extract Global 3D Wires               0.04%  3.27 sec  3.27 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       +-Track Assignment (1T)                 5.47%  3.27 sec  3.27 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Initialization                      0.04%  3.27 sec  3.27 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Track Assignment Kernel             4.57%  3.27 sec  3.27 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Free Memory                         0.01%  3.27 sec  3.27 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       +-Export                               11.12%  3.27 sec  3.27 sec  0.00 sec  0.01 sec 
[07/15 18:05:41     31s] (I)       | +-Export DB wires                     0.97%  3.27 sec  3.27 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Export all nets                   0.39%  3.27 sec  3.27 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Set wire vias                     0.08%  3.27 sec  3.27 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Report wirelength                   5.92%  3.27 sec  3.27 sec  0.00 sec  0.01 sec 
[07/15 18:05:41     31s] (I)       | +-Update net boxes                    3.16%  3.27 sec  3.27 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Update timing                       0.01%  3.27 sec  3.27 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       +-Postprocess design                    0.77%  3.27 sec  3.27 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)      ==================== Summary by functions =====================
[07/15 18:05:41     31s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:05:41     31s] (I)      ---------------------------------------------------------------
[07/15 18:05:41     31s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.04 sec 
[07/15 18:05:41     31s] (I)        1  Global Routing                 24.08%  0.01 sec  0.01 sec 
[07/15 18:05:41     31s] (I)        1  Import and model               22.68%  0.01 sec  0.01 sec 
[07/15 18:05:41     31s] (I)        1  Export                         11.12%  0.00 sec  0.01 sec 
[07/15 18:05:41     31s] (I)        1  Track Assignment (1T)           5.47%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        1  Export 3D cong map              1.31%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        1  Postprocess design              0.77%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Net group 1                    13.44%  0.01 sec  0.01 sec 
[07/15 18:05:41     31s] (I)        2  Create route DB                12.57%  0.00 sec  0.01 sec 
[07/15 18:05:41     31s] (I)        2  Net group 2                     8.65%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Report wirelength               5.92%  0.00 sec  0.01 sec 
[07/15 18:05:41     31s] (I)        2  Create place DB                 5.45%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Track Assignment Kernel         4.57%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Create route kernel             3.24%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Update net boxes                3.16%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Export DB wires                 0.97%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Export 2D cong map              0.21%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Initialization                  0.16%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Others data preparation         0.07%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Import route data (1T)         10.51%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Import place data               5.20%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Generate topology               4.25%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Phase 1a                        2.86%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Phase 1g                        1.96%  0.00 sec  0.01 sec 
[07/15 18:05:41     31s] (I)        3  Layer assignment (1T)           1.81%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Phase 1h                        1.74%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Phase 1e                        0.73%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Phase 1b                        0.45%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Export all nets                 0.39%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Set wire vias                   0.08%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Phase 1c                        0.07%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Phase 1f                        0.07%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Phase 1d                        0.06%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Read nets                       3.25%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Post Routing                    2.54%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Model blockage capacity         2.45%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Read blockages ( Layer 2-6 )    2.43%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Pattern routing (1T)            1.72%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Read instances and placement    1.54%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Read prerouted                  0.69%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Initialize 3D grid graph        0.20%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Move terms for access (1T)      0.19%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Add via demand to 2D            0.11%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Read unlegalized nets           0.11%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        5  Initialize 3D capacity          1.92%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        5  Read instance blockages         0.42%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        5  Read PG blockages               0.12%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:05:41     31s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:05:41     31s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:05:41     31s]       Routing using eGR only done.
[07/15 18:05:41     31s] Net route status summary:
[07/15 18:05:41     31s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:05:41     31s]   Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:05:41     31s] 
[07/15 18:05:41     31s] CCOPT: Done with clock implementation routing.
[07/15 18:05:41     31s] 
[07/15 18:05:41     31s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:05:41     31s]     Clock implementation routing done.
[07/15 18:05:41     31s]     Leaving CCOpt scope - extractRC...
[07/15 18:05:41     31s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/15 18:05:41     31s] Extraction called for design 'aska_dig' of instances=1229 and nets=1290 using extraction engine 'preRoute' .
[07/15 18:05:41     31s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:05:41     31s] RC Extraction called in multi-corner(2) mode.
[07/15 18:05:41     31s] RCMode: PreRoute
[07/15 18:05:41     31s]       RC Corner Indexes            0       1   
[07/15 18:05:41     31s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:05:41     31s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:05:41     31s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:05:41     31s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:05:41     31s] Shrink Factor                : 1.00000
[07/15 18:05:41     31s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:05:41     31s] Using capacitance table file ...
[07/15 18:05:41     31s] 
[07/15 18:05:41     31s] Trim Metal Layers:
[07/15 18:05:41     31s] LayerId::1 widthSet size::4
[07/15 18:05:41     31s] LayerId::2 widthSet size::4
[07/15 18:05:41     31s] LayerId::3 widthSet size::4
[07/15 18:05:41     31s] LayerId::4 widthSet size::4
[07/15 18:05:41     31s] LayerId::5 widthSet size::4
[07/15 18:05:41     31s] LayerId::6 widthSet size::2
[07/15 18:05:41     31s] Updating RC grid for preRoute extraction ...
[07/15 18:05:41     31s] eee: pegSigSF::1.070000
[07/15 18:05:41     31s] Initializing multi-corner capacitance tables ... 
[07/15 18:05:41     31s] Initializing multi-corner resistance tables ...
[07/15 18:05:41     31s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:05:41     31s] eee: l::2 avDens::0.125800 usedTrk::563.586203 availTrk::4480.000000 sigTrk::563.586203
[07/15 18:05:41     31s] eee: l::3 avDens::0.167128 usedTrk::628.400000 availTrk::3760.000000 sigTrk::628.400000
[07/15 18:05:41     31s] eee: l::4 avDens::0.024319 usedTrk::81.712276 availTrk::3360.000000 sigTrk::81.712276
[07/15 18:05:41     31s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:05:41     31s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:05:41     31s] {RT max_rc 0 4 4 0}
[07/15 18:05:41     31s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.048137 aWlH=0.000000 lMod=0 pMax=0.825200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:05:41     31s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1831.574M)
[07/15 18:05:41     31s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/15 18:05:41     31s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]     Leaving CCOpt scope - Initializing placement interface...
[07/15 18:05:41     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:1831.6M, EPOCH TIME: 1721081141.701301
[07/15 18:05:41     31s] Processing tracks to init pin-track alignment.
[07/15 18:05:41     31s] z: 2, totalTracks: 1
[07/15 18:05:41     31s] z: 4, totalTracks: 1
[07/15 18:05:41     31s] z: 6, totalTracks: 1
[07/15 18:05:41     31s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:41     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1831.6M, EPOCH TIME: 1721081141.702747
[07/15 18:05:41     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:41     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:41     31s] 
[07/15 18:05:41     31s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:41     31s] OPERPROF:     Starting CMU at level 3, MEM:1831.6M, EPOCH TIME: 1721081141.711638
[07/15 18:05:41     31s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1831.6M, EPOCH TIME: 1721081141.711870
[07/15 18:05:41     31s] 
[07/15 18:05:41     31s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:05:41     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1831.6M, EPOCH TIME: 1721081141.712034
[07/15 18:05:41     31s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1831.6M, EPOCH TIME: 1721081141.712076
[07/15 18:05:41     31s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1831.6M, EPOCH TIME: 1721081141.712197
[07/15 18:05:41     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1831.6MB).
[07/15 18:05:41     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1831.6M, EPOCH TIME: 1721081141.712368
[07/15 18:05:41     31s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]     Legalizer reserving space for clock trees
[07/15 18:05:41     31s]     Calling post conditioning for eGRPC...
[07/15 18:05:41     31s]       eGRPC...
[07/15 18:05:41     31s]         eGRPC active optimizations:
[07/15 18:05:41     31s]          - Move Down
[07/15 18:05:41     31s]          - Downsizing before DRV sizing
[07/15 18:05:41     31s]          - DRV fixing with sizing
[07/15 18:05:41     31s]          - Move to fanout
[07/15 18:05:41     31s]          - Cloning
[07/15 18:05:41     31s]         
[07/15 18:05:41     31s]         Currently running CTS, using active skew data
[07/15 18:05:41     31s]         Reset bufferability constraints...
[07/15 18:05:41     31s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[07/15 18:05:41     31s]         Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:05:41     31s] End AAE Lib Interpolated Model. (MEM=1831.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:41     31s]         Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]         Clock DAG stats eGRPC initial state:
[07/15 18:05:41     31s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:41     31s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:41     31s]           misc counts      : r=2, pp=0
[07/15 18:05:41     31s]           cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 18:05:41     31s]           cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 18:05:41     31s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:41     31s]           wire capacitance : top=0.000pF, trunk=0.301pF, leaf=0.686pF, total=0.987pF
[07/15 18:05:41     31s]           wire lengths     : top=0.000um, trunk=1854.065um, leaf=3935.685um, total=5789.750um
[07/15 18:05:41     31s]           hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
[07/15 18:05:41     31s]         Clock DAG net violations eGRPC initial state:
[07/15 18:05:41     31s]           Remaining Transition : {count=2, worst=[0.015ns, 0.003ns]} avg=0.009ns sd=0.008ns sum=0.018ns
[07/15 18:05:41     31s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[07/15 18:05:41     31s]           Trunk : target=0.622ns count=8 avg=0.300ns sd=0.186ns min=0.054ns max=0.565ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:41     31s]           Leaf  : target=0.622ns count=5 avg=0.555ns sd=0.070ns min=0.495ns max=0.637ns {0 <= 0.373ns, 1 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns} {2 <= 0.653ns, 0 <= 0.684ns, 0 <= 0.746ns, 0 <= 0.933ns, 0 > 0.933ns}
[07/15 18:05:41     31s]         Clock DAG library cell distribution eGRPC initial state {count}:
[07/15 18:05:41     31s]            Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:41     31s]         Clock DAG hash eGRPC initial state: 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]         CTS services accumulated run-time stats eGRPC initial state:
[07/15 18:05:41     31s]           delay calculator: calls=9322, total_wall_time=0.406s, mean_wall_time=0.044ms
[07/15 18:05:41     31s]           legalizer: calls=1217, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:41     31s]           steiner router: calls=8317, total_wall_time=0.229s, mean_wall_time=0.028ms
[07/15 18:05:41     31s]         Primary reporting skew groups eGRPC initial state:
[07/15 18:05:41     31s]           skew_group CLK/functional_mode: insertion delay [min=1.927, max=1.985, avg=1.956, sd=0.018], skew [0.058 vs 0.286], 100% {1.927, 1.985} (wid=0.059 ws=0.040) (gid=1.925 gs=0.018)
[07/15 18:05:41     31s]               min path sink: npg1_DOWN_accumulator_reg[2]/C
[07/15 18:05:41     31s]               max path sink: spi1_ele2_meta_reg[4]/C
[07/15 18:05:41     31s]         Skew group summary eGRPC initial state:
[07/15 18:05:41     31s]           skew_group CLK/functional_mode: insertion delay [min=1.927, max=1.985, avg=1.956, sd=0.018], skew [0.058 vs 0.286], 100% {1.927, 1.985} (wid=0.059 ws=0.040) (gid=1.925 gs=0.018)
[07/15 18:05:41     31s]           skew_group SPI_CLK/functional_mode: insertion delay [min=1.921, max=1.931, avg=1.927, sd=0.003], skew [0.010 vs 0.286], 100% {1.921, 1.931} (wid=0.039 ws=0.010) (gid=1.892 gs=0.000)
[07/15 18:05:41     31s]         eGRPC Moving buffers...
[07/15 18:05:41     31s]           Clock DAG hash before 'eGRPC Moving buffers': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[07/15 18:05:41     31s]             delay calculator: calls=9322, total_wall_time=0.406s, mean_wall_time=0.044ms
[07/15 18:05:41     31s]             legalizer: calls=1217, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:41     31s]             steiner router: calls=8317, total_wall_time=0.229s, mean_wall_time=0.028ms
[07/15 18:05:41     31s]           Violation analysis...
[07/15 18:05:41     31s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]           Clock DAG stats after 'eGRPC Moving buffers':
[07/15 18:05:41     31s]             cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:41     31s]             sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:41     31s]             misc counts      : r=2, pp=0
[07/15 18:05:41     31s]             cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 18:05:41     31s]             cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 18:05:41     31s]             sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:41     31s]             wire capacitance : top=0.000pF, trunk=0.301pF, leaf=0.686pF, total=0.987pF
[07/15 18:05:41     31s]             wire lengths     : top=0.000um, trunk=1854.065um, leaf=3935.685um, total=5789.750um
[07/15 18:05:41     31s]             hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
[07/15 18:05:41     31s]           Clock DAG net violations after 'eGRPC Moving buffers':
[07/15 18:05:41     31s]             Remaining Transition : {count=2, worst=[0.015ns, 0.003ns]} avg=0.009ns sd=0.008ns sum=0.018ns
[07/15 18:05:41     31s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[07/15 18:05:41     31s]             Trunk : target=0.622ns count=8 avg=0.300ns sd=0.186ns min=0.054ns max=0.565ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:41     31s]             Leaf  : target=0.622ns count=5 avg=0.555ns sd=0.070ns min=0.495ns max=0.637ns {0 <= 0.373ns, 1 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns} {2 <= 0.653ns, 0 <= 0.684ns, 0 <= 0.746ns, 0 <= 0.933ns, 0 > 0.933ns}
[07/15 18:05:41     31s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[07/15 18:05:41     31s]              Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:41     31s]           Clock DAG hash after 'eGRPC Moving buffers': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[07/15 18:05:41     31s]             delay calculator: calls=9322, total_wall_time=0.406s, mean_wall_time=0.044ms
[07/15 18:05:41     31s]             legalizer: calls=1217, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:41     31s]             steiner router: calls=8317, total_wall_time=0.229s, mean_wall_time=0.028ms
[07/15 18:05:41     31s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[07/15 18:05:41     31s]             skew_group CLK/functional_mode: insertion delay [min=1.927, max=1.985], skew [0.058 vs 0.286]
[07/15 18:05:41     31s]                 min path sink: npg1_DOWN_accumulator_reg[2]/C
[07/15 18:05:41     31s]                 max path sink: spi1_ele2_meta_reg[4]/C
[07/15 18:05:41     31s]           Skew group summary after 'eGRPC Moving buffers':
[07/15 18:05:41     31s]             skew_group CLK/functional_mode: insertion delay [min=1.927, max=1.985], skew [0.058 vs 0.286]
[07/15 18:05:41     31s]             skew_group SPI_CLK/functional_mode: insertion delay [min=1.921, max=1.931], skew [0.010 vs 0.286]
[07/15 18:05:41     31s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[07/15 18:05:41     31s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 18:05:41     31s]             delay calculator: calls=9322, total_wall_time=0.406s, mean_wall_time=0.044ms
[07/15 18:05:41     31s]             legalizer: calls=1217, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:41     31s]             steiner router: calls=8317, total_wall_time=0.229s, mean_wall_time=0.028ms
[07/15 18:05:41     31s]           Artificially removing long paths...
[07/15 18:05:41     31s]             Clock DAG hash before 'Artificially removing long paths': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[07/15 18:05:41     31s]               delay calculator: calls=9322, total_wall_time=0.406s, mean_wall_time=0.044ms
[07/15 18:05:41     31s]               legalizer: calls=1217, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:41     31s]               steiner router: calls=8317, total_wall_time=0.229s, mean_wall_time=0.028ms
[07/15 18:05:41     31s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]           Modifying slew-target multiplier from 1 to 0.9
[07/15 18:05:41     31s]           Downsizing prefiltering...
[07/15 18:05:41     31s]           Downsizing prefiltering done.
[07/15 18:05:41     31s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:05:41     31s]           DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 4, numSkippedDueToCloseToSkewTarget = 7
[07/15 18:05:41     31s]           CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
[07/15 18:05:41     31s]           Reverting slew-target multiplier from 0.9 to 1
[07/15 18:05:41     31s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 18:05:41     31s]             cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:41     31s]             sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:41     31s]             misc counts      : r=2, pp=0
[07/15 18:05:41     31s]             cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 18:05:41     31s]             cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 18:05:41     31s]             sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:41     31s]             wire capacitance : top=0.000pF, trunk=0.301pF, leaf=0.686pF, total=0.987pF
[07/15 18:05:41     31s]             wire lengths     : top=0.000um, trunk=1854.065um, leaf=3935.685um, total=5789.750um
[07/15 18:05:41     31s]             hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
[07/15 18:05:41     31s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 18:05:41     31s]             Remaining Transition : {count=2, worst=[0.015ns, 0.003ns]} avg=0.009ns sd=0.008ns sum=0.018ns
[07/15 18:05:41     31s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 18:05:41     31s]             Trunk : target=0.622ns count=8 avg=0.300ns sd=0.186ns min=0.054ns max=0.565ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:41     31s]             Leaf  : target=0.622ns count=5 avg=0.555ns sd=0.070ns min=0.495ns max=0.637ns {0 <= 0.373ns, 1 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns} {2 <= 0.653ns, 0 <= 0.684ns, 0 <= 0.746ns, 0 <= 0.933ns, 0 > 0.933ns}
[07/15 18:05:41     31s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[07/15 18:05:41     31s]              Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:41     31s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 18:05:41     31s]             delay calculator: calls=9358, total_wall_time=0.406s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]             legalizer: calls=1219, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:41     31s]             steiner router: calls=8349, total_wall_time=0.229s, mean_wall_time=0.027ms
[07/15 18:05:41     31s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 18:05:41     31s]             skew_group CLK/functional_mode: insertion delay [min=1.927, max=1.985], skew [0.058 vs 0.286]
[07/15 18:05:41     31s]                 min path sink: npg1_DOWN_accumulator_reg[2]/C
[07/15 18:05:41     31s]                 max path sink: spi1_ele2_meta_reg[4]/C
[07/15 18:05:41     31s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 18:05:41     31s]             skew_group CLK/functional_mode: insertion delay [min=1.927, max=1.985], skew [0.058 vs 0.286]
[07/15 18:05:41     31s]             skew_group SPI_CLK/functional_mode: insertion delay [min=1.921, max=1.931], skew [0.010 vs 0.286]
[07/15 18:05:41     31s]           Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]         eGRPC Fixing DRVs...
[07/15 18:05:41     31s]           Clock DAG hash before 'eGRPC Fixing DRVs': 11923553384577043418 13065972043453109059
[07/15 18:05:41     31s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[07/15 18:05:41     31s]             delay calculator: calls=9358, total_wall_time=0.406s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]             legalizer: calls=1219, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:41     31s]             steiner router: calls=8349, total_wall_time=0.229s, mean_wall_time=0.027ms
[07/15 18:05:41     31s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:05:41     31s]           CCOpt-eGRPC: considered: 13, tested: 13, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 2
[07/15 18:05:41     31s]           
[07/15 18:05:41     31s]           Statistics: Fix DRVs (cell sizing):
[07/15 18:05:41     31s]           ===================================
[07/15 18:05:41     31s]           
[07/15 18:05:41     31s]           Cell changes by Net Type:
[07/15 18:05:41     31s]           
[07/15 18:05:41     31s]           ----------------------------------------------------------------------------------------------------------------------------
[07/15 18:05:41     31s]           Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[07/15 18:05:41     31s]           ----------------------------------------------------------------------------------------------------------------------------
[07/15 18:05:41     31s]           top                0                    0                    0            0                    0                    0
[07/15 18:05:41     31s]           trunk              0                    0                    0            0                    0                    0
[07/15 18:05:41     31s]           leaf               2 [100.0%]           2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
[07/15 18:05:41     31s]           ----------------------------------------------------------------------------------------------------------------------------
[07/15 18:05:41     31s]           Total              2 [100.0%]           2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
[07/15 18:05:41     31s]           ----------------------------------------------------------------------------------------------------------------------------
[07/15 18:05:41     31s]           
[07/15 18:05:41     31s]           Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 15.053um^2 (5.941%)
[07/15 18:05:41     31s]           Max. move: 2.800um (CTS_ccl_a_buf_00004), Min. move: 0.000um, Avg. move: 1.400um
[07/15 18:05:41     31s]           
[07/15 18:05:41     31s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[07/15 18:05:41     31s]             cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:41     31s]             sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:41     31s]             misc counts      : r=2, pp=0
[07/15 18:05:41     31s]             cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 18:05:41     31s]             cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 18:05:41     31s]             sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:41     31s]             wire capacitance : top=0.000pF, trunk=0.301pF, leaf=0.686pF, total=0.987pF
[07/15 18:05:41     31s]             wire lengths     : top=0.000um, trunk=1854.065um, leaf=3935.685um, total=5789.750um
[07/15 18:05:41     31s]             hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
[07/15 18:05:41     31s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[07/15 18:05:41     31s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[07/15 18:05:41     31s]             Trunk : target=0.622ns count=8 avg=0.302ns sd=0.185ns min=0.054ns max=0.565ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:41     31s]             Leaf  : target=0.622ns count=5 avg=0.487ns sd=0.026ns min=0.456ns max=0.520ns {0 <= 0.373ns, 3 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:41     31s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[07/15 18:05:41     31s]              Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:41     31s]           Clock DAG hash after 'eGRPC Fixing DRVs': 14244557555267228605 8635779591484885244
[07/15 18:05:41     31s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[07/15 18:05:41     31s]             delay calculator: calls=9404, total_wall_time=0.408s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]             legalizer: calls=1223, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:41     31s]             steiner router: calls=8381, total_wall_time=0.229s, mean_wall_time=0.027ms
[07/15 18:05:41     31s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[07/15 18:05:41     31s]             skew_group CLK/functional_mode: insertion delay [min=1.904, max=1.974], skew [0.070 vs 0.286]
[07/15 18:05:41     31s]                 min path sink: spi1_conf0_reg[26]/C
[07/15 18:05:41     31s]                 max path sink: spi1_conf0_reg[21]/C
[07/15 18:05:41     31s]           Skew group summary after 'eGRPC Fixing DRVs':
[07/15 18:05:41     31s]             skew_group CLK/functional_mode: insertion delay [min=1.904, max=1.974], skew [0.070 vs 0.286]
[07/15 18:05:41     31s]             skew_group SPI_CLK/functional_mode: insertion delay [min=1.921, max=1.931], skew [0.010 vs 0.286]
[07/15 18:05:41     31s]           Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:41     31s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]         
[07/15 18:05:41     31s]         Slew Diagnostics: After DRV fixing
[07/15 18:05:41     31s]         ==================================
[07/15 18:05:41     31s]         
[07/15 18:05:41     31s]         Global Causes:
[07/15 18:05:41     31s]         
[07/15 18:05:41     31s]         -------------------------------------
[07/15 18:05:41     31s]         Cause
[07/15 18:05:41     31s]         -------------------------------------
[07/15 18:05:41     31s]         DRV fixing with buffering is disabled
[07/15 18:05:41     31s]         -------------------------------------
[07/15 18:05:41     31s]         
[07/15 18:05:41     31s]         Top 5 overslews:
[07/15 18:05:41     31s]         
[07/15 18:05:41     31s]         ---------------------------------
[07/15 18:05:41     31s]         Overslew    Causes    Driving Pin
[07/15 18:05:41     31s]         ---------------------------------
[07/15 18:05:41     31s]           (empty table)
[07/15 18:05:41     31s]         ---------------------------------
[07/15 18:05:41     31s]         
[07/15 18:05:41     31s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/15 18:05:41     31s]         
[07/15 18:05:41     31s]         -------------------
[07/15 18:05:41     31s]         Cause    Occurences
[07/15 18:05:41     31s]         -------------------
[07/15 18:05:41     31s]           (empty table)
[07/15 18:05:41     31s]         -------------------
[07/15 18:05:41     31s]         
[07/15 18:05:41     31s]         Violation diagnostics counts from the 0 nodes that have violations:
[07/15 18:05:41     31s]         
[07/15 18:05:41     31s]         -------------------
[07/15 18:05:41     31s]         Cause    Occurences
[07/15 18:05:41     31s]         -------------------
[07/15 18:05:41     31s]           (empty table)
[07/15 18:05:41     31s]         -------------------
[07/15 18:05:41     31s]         
[07/15 18:05:41     31s]         Reconnecting optimized routes...
[07/15 18:05:41     31s]         Reset timing graph...
[07/15 18:05:41     31s] Ignoring AAE DB Resetting ...
[07/15 18:05:41     31s]         Reset timing graph done.
[07/15 18:05:41     31s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]         Violation analysis...
[07/15 18:05:41     31s] End AAE Lib Interpolated Model. (MEM=1869.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:41     31s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]         Clock instances to consider for cloning: 0
[07/15 18:05:41     31s]         Reset timing graph...
[07/15 18:05:41     31s] Ignoring AAE DB Resetting ...
[07/15 18:05:41     31s]         Reset timing graph done.
[07/15 18:05:41     31s]         Set dirty flag on 2 instances, 4 nets
[07/15 18:05:41     31s]         Clock DAG stats before routing clock trees:
[07/15 18:05:41     31s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:41     31s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:41     31s]           misc counts      : r=2, pp=0
[07/15 18:05:41     31s]           cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 18:05:41     31s]           cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 18:05:41     31s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:41     31s]           wire capacitance : top=0.000pF, trunk=0.301pF, leaf=0.686pF, total=0.987pF
[07/15 18:05:41     31s]           wire lengths     : top=0.000um, trunk=1854.065um, leaf=3935.685um, total=5789.750um
[07/15 18:05:41     31s]           hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
[07/15 18:05:41     31s]         Clock DAG net violations before routing clock trees: none
[07/15 18:05:41     31s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[07/15 18:05:41     31s]           Trunk : target=0.622ns count=8 avg=0.302ns sd=0.185ns min=0.054ns max=0.565ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:41     31s]           Leaf  : target=0.622ns count=5 avg=0.487ns sd=0.026ns min=0.456ns max=0.520ns {0 <= 0.373ns, 3 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:41     31s]         Clock DAG library cell distribution before routing clock trees {count}:
[07/15 18:05:41     31s]            Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:41     31s]         Clock DAG hash before routing clock trees: 14244557555267228605 8635779591484885244
[07/15 18:05:41     31s]         CTS services accumulated run-time stats before routing clock trees:
[07/15 18:05:41     31s]           delay calculator: calls=9408, total_wall_time=0.408s, mean_wall_time=0.043ms
[07/15 18:05:41     31s]           legalizer: calls=1223, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:41     31s]           steiner router: calls=8381, total_wall_time=0.229s, mean_wall_time=0.027ms
[07/15 18:05:41     31s]         Primary reporting skew groups before routing clock trees:
[07/15 18:05:41     31s]           skew_group CLK/functional_mode: insertion delay [min=1.904, max=1.974, avg=1.946, sd=0.016], skew [0.070 vs 0.286], 100% {1.904, 1.974} (wid=0.060 ws=0.041) (gid=1.925 gs=0.041)
[07/15 18:05:41     31s]               min path sink: spi1_conf0_reg[26]/C
[07/15 18:05:41     31s]               max path sink: spi1_conf0_reg[21]/C
[07/15 18:05:41     31s]         Skew group summary before routing clock trees:
[07/15 18:05:41     31s]           skew_group CLK/functional_mode: insertion delay [min=1.904, max=1.974, avg=1.946, sd=0.016], skew [0.070 vs 0.286], 100% {1.904, 1.974} (wid=0.060 ws=0.041) (gid=1.925 gs=0.041)
[07/15 18:05:41     31s]           skew_group SPI_CLK/functional_mode: insertion delay [min=1.921, max=1.931, avg=1.927, sd=0.003], skew [0.010 vs 0.286], 100% {1.921, 1.931} (wid=0.039 ws=0.010) (gid=1.892 gs=0.000)
[07/15 18:05:41     31s]       eGRPC done.
[07/15 18:05:41     31s]     Calling post conditioning for eGRPC done.
[07/15 18:05:41     31s]   eGR Post Conditioning loop iteration 0 done.
[07/15 18:05:41     31s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[07/15 18:05:41     31s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:05:41     31s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1869.7M, EPOCH TIME: 1721081141.776767
[07/15 18:05:41     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:41     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:41     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:41     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:41     31s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1831.7M, EPOCH TIME: 1721081141.778689
[07/15 18:05:41     31s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:41     31s]   Leaving CCOpt scope - ClockRefiner...
[07/15 18:05:41     31s]   Assigned high priority to 0 instances.
[07/15 18:05:41     31s]   Soft fixed 11 clock instances.
[07/15 18:05:41     31s]   Performing Single Pass Refine Place.
[07/15 18:05:41     31s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[07/15 18:05:41     31s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1831.7M, EPOCH TIME: 1721081141.779664
[07/15 18:05:41     31s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1831.7M, EPOCH TIME: 1721081141.779755
[07/15 18:05:41     31s] Processing tracks to init pin-track alignment.
[07/15 18:05:41     31s] z: 2, totalTracks: 1
[07/15 18:05:41     31s] z: 4, totalTracks: 1
[07/15 18:05:41     31s] z: 6, totalTracks: 1
[07/15 18:05:41     31s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:41     31s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1831.7M, EPOCH TIME: 1721081141.781010
[07/15 18:05:41     31s] Info: 11 insts are soft-fixed.
[07/15 18:05:41     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:41     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:41     31s] 
[07/15 18:05:41     31s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:41     31s] OPERPROF:       Starting CMU at level 4, MEM:1831.7M, EPOCH TIME: 1721081141.789822
[07/15 18:05:41     31s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1831.7M, EPOCH TIME: 1721081141.790052
[07/15 18:05:41     31s] 
[07/15 18:05:41     31s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:05:41     31s] Info: 11 insts are soft-fixed.
[07/15 18:05:41     31s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1831.7M, EPOCH TIME: 1721081141.790242
[07/15 18:05:41     31s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1831.7M, EPOCH TIME: 1721081141.790283
[07/15 18:05:41     31s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1831.7M, EPOCH TIME: 1721081141.790432
[07/15 18:05:41     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1831.7MB).
[07/15 18:05:41     31s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:1831.7M, EPOCH TIME: 1721081141.790601
[07/15 18:05:41     31s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:1831.7M, EPOCH TIME: 1721081141.790639
[07/15 18:05:41     31s] TDRefine: refinePlace mode is spiral
[07/15 18:05:41     31s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.24853.3
[07/15 18:05:41     31s] OPERPROF: Starting RefinePlace at level 1, MEM:1831.7M, EPOCH TIME: 1721081141.790695
[07/15 18:05:41     31s] *** Starting refinePlace (0:00:31.8 mem=1831.7M) ***
[07/15 18:05:41     31s] Total net bbox length = 4.428e+04 (2.483e+04 1.944e+04) (ext = 5.091e+03)
[07/15 18:05:41     31s] 
[07/15 18:05:41     31s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:41     31s] Info: 11 insts are soft-fixed.
[07/15 18:05:41     31s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:05:41     31s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:05:41     31s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:05:41     31s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:41     31s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:41     31s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1831.7M, EPOCH TIME: 1721081141.792250
[07/15 18:05:41     31s] Starting refinePlace ...
[07/15 18:05:41     31s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:41     31s] One DDP V2 for no tweak run.
[07/15 18:05:41     31s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:41     31s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1831.7M, EPOCH TIME: 1721081141.794394
[07/15 18:05:41     31s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:05:41     31s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1831.7M, EPOCH TIME: 1721081141.794452
[07/15 18:05:41     31s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1831.7M, EPOCH TIME: 1721081141.794513
[07/15 18:05:41     31s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1831.7M, EPOCH TIME: 1721081141.794553
[07/15 18:05:41     31s] DDP markSite nrRow 45 nrJob 45
[07/15 18:05:41     31s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1831.7M, EPOCH TIME: 1721081141.794639
[07/15 18:05:41     31s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1831.7M, EPOCH TIME: 1721081141.794680
[07/15 18:05:41     31s]   Spread Effort: high, standalone mode, useDDP on.
[07/15 18:05:41     31s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1831.7MB) @(0:00:31.8 - 0:00:31.9).
[07/15 18:05:41     31s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:05:41     31s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 18:05:41     31s] 
[07/15 18:05:41     31s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:05:41     31s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fe52a368288.
[07/15 18:05:41     31s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:05:41     31s] Move report: legalization moves 10 insts, mean move: 3.30 um, max move: 8.96 um spiral
[07/15 18:05:41     31s] 	Max move on inst (spi1_conf1_asyn_reg[14]): (128.80, 109.76) --> (133.28, 114.24)
[07/15 18:05:41     31s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:05:41     31s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:05:41     31s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1819.8MB) @(0:00:31.9 - 0:00:31.9).
[07/15 18:05:41     31s] Move report: Detail placement moves 10 insts, mean move: 3.30 um, max move: 8.96 um 
[07/15 18:05:41     31s] 	Max move on inst (spi1_conf1_asyn_reg[14]): (128.80, 109.76) --> (133.28, 114.24)
[07/15 18:05:41     31s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1819.8MB
[07/15 18:05:41     31s] Statistics of distance of Instance movement in refine placement:
[07/15 18:05:41     31s]   maximum (X+Y) =         8.96 um
[07/15 18:05:41     31s]   inst (spi1_conf1_asyn_reg[14]) with max move: (128.8, 109.76) -> (133.28, 114.24)
[07/15 18:05:41     31s]   mean    (X+Y) =         3.30 um
[07/15 18:05:41     31s] Summary Report:
[07/15 18:05:41     31s] Instances move: 10 (out of 1229 movable)
[07/15 18:05:41     31s] Instances flipped: 0
[07/15 18:05:41     31s] Mean displacement: 3.30 um
[07/15 18:05:41     31s] Max displacement: 8.96 um (Instance: spi1_conf1_asyn_reg[14]) (128.8, 109.76) -> (133.28, 114.24)
[07/15 18:05:41     31s] 	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
[07/15 18:05:41     31s] 	Violation at original loc: Placement Blockage Violation
[07/15 18:05:41     31s] Total instances moved : 10
[07/15 18:05:41     31s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.039, MEM:1819.8M, EPOCH TIME: 1721081141.831186
[07/15 18:05:41     31s] Total net bbox length = 4.429e+04 (2.484e+04 1.945e+04) (ext = 5.090e+03)
[07/15 18:05:41     31s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1819.8MB
[07/15 18:05:41     31s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1819.8MB) @(0:00:31.8 - 0:00:31.9).
[07/15 18:05:41     31s] *** Finished refinePlace (0:00:31.9 mem=1819.8M) ***
[07/15 18:05:41     31s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.24853.3
[07/15 18:05:41     31s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.041, MEM:1819.8M, EPOCH TIME: 1721081141.831639
[07/15 18:05:41     31s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1819.8M, EPOCH TIME: 1721081141.831686
[07/15 18:05:41     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 18:05:41     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:41     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:41     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:41     31s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1815.8M, EPOCH TIME: 1721081141.833802
[07/15 18:05:41     31s]   ClockRefiner summary
[07/15 18:05:41     31s]   All clock instances: Moved 1, flipped 0 and cell swapped 0 (out of a total of 379).
[07/15 18:05:41     31s]   The largest move was 2.8 um for spi1_Rx_data_temp_reg[0].
[07/15 18:05:41     31s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 11).
[07/15 18:05:41     31s]   Clock sinks: Moved 1, flipped 0 and cell swapped 0 (out of a total of 368).
[07/15 18:05:41     31s]   The largest move was 2.8 um for spi1_Rx_data_temp_reg[0].
[07/15 18:05:41     31s]   Restoring pStatusCts on 11 clock instances.
[07/15 18:05:41     31s]   Revert refine place priority changes on 0 instances.
[07/15 18:05:41     31s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.1)
[07/15 18:05:41     31s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:05:41     31s]   CCOpt::Phase::Routing...
[07/15 18:05:41     31s]   Clock implementation routing...
[07/15 18:05:41     31s]     Leaving CCOpt scope - Routing Tools...
[07/15 18:05:41     31s] Net route status summary:
[07/15 18:05:41     31s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:05:41     31s]   Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:05:41     31s]     Routing using eGR in eGR->NR Step...
[07/15 18:05:41     31s]       Early Global Route - eGR->Nr High Frequency step...
[07/15 18:05:41     31s] (ccopt eGR): There are 13 nets to be routed. 0 nets have skip routing designation.
[07/15 18:05:41     31s] (ccopt eGR): There are 13 nets for routing of which 13 have one or more fixed wires.
[07/15 18:05:41     31s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:05:41     31s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:05:41     31s] (ccopt eGR): Start to route 13 all nets
[07/15 18:05:41     31s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1815.78 MB )
[07/15 18:05:41     31s] (I)      ============================ Layers =============================
[07/15 18:05:41     31s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:41     31s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:05:41     31s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:41     31s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:05:41     31s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:05:41     31s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:05:41     31s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:05:41     31s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:05:41     31s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:05:41     31s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:05:41     31s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:05:41     31s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:05:41     31s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:05:41     31s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:05:41     31s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:05:41     31s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:41     31s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:05:41     31s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:05:41     31s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:05:41     31s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:05:41     31s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:05:41     31s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:05:41     31s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:05:41     31s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:05:41     31s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:05:41     31s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:05:41     31s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:05:41     31s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:05:41     31s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:05:41     31s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:05:41     31s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:05:41     31s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:05:41     31s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:05:41     31s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:05:41     31s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:05:41     31s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:05:41     31s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:05:41     31s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:05:41     31s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:05:41     31s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:05:41     31s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:05:41     31s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:05:41     31s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:05:41     31s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:05:41     31s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:05:41     31s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:05:41     31s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:05:41     31s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:05:41     31s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:05:41     31s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:05:41     31s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:05:41     31s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:05:41     31s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:05:41     31s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:05:41     31s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:05:41     31s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:05:41     31s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:05:41     31s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:05:41     31s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:05:41     31s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:05:41     31s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:05:41     31s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:05:41     31s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:05:41     31s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:05:41     31s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:05:41     31s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:05:41     31s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:05:41     31s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:05:41     31s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:05:41     31s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:05:41     31s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:05:41     31s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:05:41     31s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:05:41     31s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:05:41     31s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:05:41     31s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:05:41     31s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:05:41     31s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:05:41     31s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:05:41     31s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:05:41     31s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:05:41     31s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:05:41     31s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:41     31s] (I)      Started Import and model ( Curr Mem: 1815.78 MB )
[07/15 18:05:41     31s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:41     31s] (I)      == Non-default Options ==
[07/15 18:05:41     31s] (I)      Clean congestion better                            : true
[07/15 18:05:41     31s] (I)      Estimate vias on DPT layer                         : true
[07/15 18:05:41     31s] (I)      Clean congestion layer assignment rounds           : 3
[07/15 18:05:41     31s] (I)      Layer constraints as soft constraints              : true
[07/15 18:05:41     31s] (I)      Soft top layer                                     : true
[07/15 18:05:41     31s] (I)      Skip prospective layer relax nets                  : true
[07/15 18:05:41     31s] (I)      Better NDR handling                                : true
[07/15 18:05:41     31s] (I)      Improved NDR modeling in LA                        : true
[07/15 18:05:41     31s] (I)      Routing cost fix for NDR handling                  : true
[07/15 18:05:41     31s] (I)      Block tracks for preroutes                         : true
[07/15 18:05:41     31s] (I)      Assign IRoute by net group key                     : true
[07/15 18:05:41     31s] (I)      Block unroutable channels                          : true
[07/15 18:05:41     31s] (I)      Block unroutable channels 3D                       : true
[07/15 18:05:41     31s] (I)      Bound layer relaxed segment wl                     : true
[07/15 18:05:41     31s] (I)      Blocked pin reach length threshold                 : 2
[07/15 18:05:41     31s] (I)      Check blockage within NDR space in TA              : true
[07/15 18:05:41     31s] (I)      Skip must join for term with via pillar            : true
[07/15 18:05:41     31s] (I)      Model find APA for IO pin                          : true
[07/15 18:05:41     31s] (I)      On pin location for off pin term                   : true
[07/15 18:05:41     31s] (I)      Handle EOL spacing                                 : true
[07/15 18:05:41     31s] (I)      Merge PG vias by gap                               : true
[07/15 18:05:41     31s] (I)      Maximum routing layer                              : 6
[07/15 18:05:41     31s] (I)      Route selected nets only                           : true
[07/15 18:05:41     31s] (I)      Refine MST                                         : true
[07/15 18:05:41     31s] (I)      Honor PRL                                          : true
[07/15 18:05:41     31s] (I)      Strong congestion aware                            : true
[07/15 18:05:41     31s] (I)      Improved initial location for IRoutes              : true
[07/15 18:05:41     31s] (I)      Multi panel TA                                     : true
[07/15 18:05:41     31s] (I)      Penalize wire overlap                              : true
[07/15 18:05:41     31s] (I)      Expand small instance blockage                     : true
[07/15 18:05:41     31s] (I)      Reduce via in TA                                   : true
[07/15 18:05:41     31s] (I)      SS-aware routing                                   : true
[07/15 18:05:41     31s] (I)      Improve tree edge sharing                          : true
[07/15 18:05:41     31s] (I)      Improve 2D via estimation                          : true
[07/15 18:05:41     31s] (I)      Refine Steiner tree                                : true
[07/15 18:05:41     31s] (I)      Build spine tree                                   : true
[07/15 18:05:41     31s] (I)      Model pass through capacity                        : true
[07/15 18:05:41     31s] (I)      Extend blockages by a half GCell                   : true
[07/15 18:05:41     31s] (I)      Consider pin shapes                                : true
[07/15 18:05:41     31s] (I)      Consider pin shapes for all nodes                  : true
[07/15 18:05:41     31s] (I)      Consider NR APA                                    : true
[07/15 18:05:41     31s] (I)      Consider IO pin shape                              : true
[07/15 18:05:41     31s] (I)      Fix pin connection bug                             : true
[07/15 18:05:41     31s] (I)      Consider layer RC for local wires                  : true
[07/15 18:05:41     31s] (I)      Route to clock mesh pin                            : true
[07/15 18:05:41     31s] (I)      LA-aware pin escape length                         : 2
[07/15 18:05:41     31s] (I)      Connect multiple ports                             : true
[07/15 18:05:41     31s] (I)      Split for must join                                : true
[07/15 18:05:41     31s] (I)      Number of threads                                  : 1
[07/15 18:05:41     31s] (I)      Routing effort level                               : 10000
[07/15 18:05:41     31s] (I)      Prefer layer length threshold                      : 8
[07/15 18:05:41     31s] (I)      Overflow penalty cost                              : 10
[07/15 18:05:41     31s] (I)      A-star cost                                        : 0.300000
[07/15 18:05:41     31s] (I)      Misalignment cost                                  : 10.000000
[07/15 18:05:41     31s] (I)      Threshold for short IRoute                         : 6
[07/15 18:05:41     31s] (I)      Via cost during post routing                       : 1.000000
[07/15 18:05:41     31s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/15 18:05:41     31s] (I)      Source-to-sink ratio                               : 0.300000
[07/15 18:05:41     31s] (I)      Scenic ratio bound                                 : 3.000000
[07/15 18:05:41     31s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/15 18:05:41     31s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/15 18:05:41     31s] (I)      PG-aware similar topology routing                  : true
[07/15 18:05:41     31s] (I)      Maze routing via cost fix                          : true
[07/15 18:05:41     31s] (I)      Apply PRL on PG terms                              : true
[07/15 18:05:41     31s] (I)      Apply PRL on obs objects                           : true
[07/15 18:05:41     31s] (I)      Handle range-type spacing rules                    : true
[07/15 18:05:41     31s] (I)      PG gap threshold multiplier                        : 10.000000
[07/15 18:05:41     31s] (I)      Parallel spacing query fix                         : true
[07/15 18:05:41     31s] (I)      Force source to root IR                            : true
[07/15 18:05:41     31s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/15 18:05:41     31s] (I)      Do not relax to DPT layer                          : true
[07/15 18:05:41     31s] (I)      No DPT in post routing                             : true
[07/15 18:05:41     31s] (I)      Modeling PG via merging fix                        : true
[07/15 18:05:41     31s] (I)      Shield aware TA                                    : true
[07/15 18:05:41     31s] (I)      Strong shield aware TA                             : true
[07/15 18:05:41     31s] (I)      Overflow calculation fix in LA                     : true
[07/15 18:05:41     31s] (I)      Post routing fix                                   : true
[07/15 18:05:41     31s] (I)      Strong post routing                                : true
[07/15 18:05:41     31s] (I)      NDR via pillar fix                                 : true
[07/15 18:05:41     31s] (I)      Violation on path threshold                        : 1
[07/15 18:05:41     31s] (I)      Pass through capacity modeling                     : true
[07/15 18:05:41     31s] (I)      Select the non-relaxed segments in post routing stage : true
[07/15 18:05:41     31s] (I)      Select term pin box for io pin                     : true
[07/15 18:05:41     31s] (I)      Penalize NDR sharing                               : true
[07/15 18:05:41     31s] (I)      Enable special modeling                            : false
[07/15 18:05:41     31s] (I)      Keep fixed segments                                : true
[07/15 18:05:41     31s] (I)      Reorder net groups by key                          : true
[07/15 18:05:41     31s] (I)      Increase net scenic ratio                          : true
[07/15 18:05:41     31s] (I)      Method to set GCell size                           : row
[07/15 18:05:41     31s] (I)      Connect multiple ports and must join fix           : true
[07/15 18:05:41     31s] (I)      Avoid high resistance layers                       : true
[07/15 18:05:41     31s] (I)      Model find APA for IO pin fix                      : true
[07/15 18:05:41     31s] (I)      Avoid connecting non-metal layers                  : true
[07/15 18:05:41     31s] (I)      Use track pitch for NDR                            : true
[07/15 18:05:41     31s] (I)      Enable layer relax to lower layer                  : true
[07/15 18:05:41     31s] (I)      Enable layer relax to upper layer                  : true
[07/15 18:05:41     31s] (I)      Top layer relaxation fix                           : true
[07/15 18:05:41     31s] (I)      Handle non-default track width                     : false
[07/15 18:05:41     31s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:05:41     31s] (I)      Use row-based GCell size
[07/15 18:05:41     31s] (I)      Use row-based GCell align
[07/15 18:05:41     31s] (I)      layer 0 area = 202000
[07/15 18:05:41     31s] (I)      layer 1 area = 202000
[07/15 18:05:41     31s] (I)      layer 2 area = 202000
[07/15 18:05:41     31s] (I)      layer 3 area = 202000
[07/15 18:05:41     31s] (I)      layer 4 area = 562000
[07/15 18:05:41     31s] (I)      layer 5 area = 10000000
[07/15 18:05:41     31s] (I)      GCell unit size   : 4480
[07/15 18:05:41     31s] (I)      GCell multiplier  : 1
[07/15 18:05:41     31s] (I)      GCell row height  : 4480
[07/15 18:05:41     31s] (I)      Actual row height : 4480
[07/15 18:05:41     31s] (I)      GCell align ref   : 20160 20160
[07/15 18:05:41     31s] [NR-eGR] Track table information for default rule: 
[07/15 18:05:41     31s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:05:41     31s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:05:41     31s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:05:41     31s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:05:41     31s] [NR-eGR] METTP has single uniform track structure
[07/15 18:05:41     31s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:05:41     31s] (I)      ================= Default via ==================
[07/15 18:05:41     31s] (I)      +---+--------------------+---------------------+
[07/15 18:05:41     31s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:05:41     31s] (I)      +---+--------------------+---------------------+
[07/15 18:05:41     31s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:05:41     31s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:05:41     31s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:05:41     31s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:05:41     31s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:05:41     31s] (I)      +---+--------------------+---------------------+
[07/15 18:05:41     31s] [NR-eGR] Read 10 PG shapes
[07/15 18:05:41     31s] [NR-eGR] Read 0 clock shapes
[07/15 18:05:41     31s] [NR-eGR] Read 0 other shapes
[07/15 18:05:41     31s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:05:41     31s] [NR-eGR] #Instance Blockages : 0
[07/15 18:05:41     31s] [NR-eGR] #PG Blockages       : 10
[07/15 18:05:41     31s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:05:41     31s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:05:41     31s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:05:41     31s] [NR-eGR] #Other Blockages    : 0
[07/15 18:05:41     31s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:05:41     31s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:05:41     31s] [NR-eGR] Read 1263 nets ( ignored 1250 )
[07/15 18:05:41     31s] [NR-eGR] Connected 0 must-join pins/ports
[07/15 18:05:41     31s] (I)      early_global_route_priority property id does not exist.
[07/15 18:05:41     31s] (I)      Read Num Blocks=250  Num Prerouted Wires=0  Num CS=0
[07/15 18:05:41     31s] (I)      Layer 1 (V) : #blockages 250 : #preroutes 0
[07/15 18:05:41     31s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:05:41     31s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:05:41     31s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[07/15 18:05:41     31s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[07/15 18:05:41     31s] (I)      Moved 2 terms for better access 
[07/15 18:05:41     31s] (I)      Number of ignored nets                =      0
[07/15 18:05:41     31s] (I)      Number of connected nets              =      0
[07/15 18:05:41     31s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:05:41     31s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 18:05:41     31s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:05:41     31s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:05:41     31s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:05:41     31s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:05:41     31s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:05:41     31s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:05:41     31s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:05:41     31s] [NR-eGR] There are 13 clock nets ( 0 with NDR ).
[07/15 18:05:41     31s] (I)      Ndr track 0 does not exist
[07/15 18:05:41     31s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:05:41     31s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:05:41     31s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:05:41     31s] (I)      Site width          :   560  (dbu)
[07/15 18:05:41     31s] (I)      Row height          :  4480  (dbu)
[07/15 18:05:41     31s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:05:41     31s] (I)      GCell width         :  4480  (dbu)
[07/15 18:05:41     31s] (I)      GCell height        :  4480  (dbu)
[07/15 18:05:41     31s] (I)      Grid                :    99    54     6
[07/15 18:05:41     31s] (I)      Layer numbers       :     1     2     3     4     5     6
[07/15 18:05:41     31s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[07/15 18:05:41     31s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[07/15 18:05:41     31s] (I)      Default wire width  :   230   280   280   280   440  3000
[07/15 18:05:41     31s] (I)      Default wire space  :   230   280   280   280   460  2500
[07/15 18:05:41     31s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[07/15 18:05:41     31s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[07/15 18:05:41     31s] (I)      First track coord   :   280   280   280   280  1400  6160
[07/15 18:05:41     31s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[07/15 18:05:41     31s] (I)      Total num of tracks :   432   795   432   795   215    79
[07/15 18:05:41     31s] (I)      Num of masks        :     1     1     1     1     1     1
[07/15 18:05:41     31s] (I)      Num of trim masks   :     0     0     0     0     0     0
[07/15 18:05:41     31s] (I)      --------------------------------------------------------
[07/15 18:05:41     31s] 
[07/15 18:05:41     31s] [NR-eGR] ============ Routing rule table ============
[07/15 18:05:41     31s] [NR-eGR] Rule id: 0  Nets: 13
[07/15 18:05:41     31s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:05:41     31s] (I)                    Layer    2    3    4     5     6 
[07/15 18:05:41     31s] (I)                    Pitch  560  560  560  1120  5600 
[07/15 18:05:41     31s] (I)             #Used tracks    1    1    1     1     1 
[07/15 18:05:41     31s] (I)       #Fully used tracks    1    1    1     1     1 
[07/15 18:05:41     31s] [NR-eGR] ========================================
[07/15 18:05:41     31s] [NR-eGR] 
[07/15 18:05:41     31s] (I)      =============== Blocked Tracks ===============
[07/15 18:05:41     31s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:41     31s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:05:41     31s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:41     31s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:05:41     31s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:05:41     31s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:05:41     31s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:05:41     31s] (I)      |     5 |   21285 |        0 |         0.00% |
[07/15 18:05:41     31s] (I)      |     6 |    4266 |        0 |         0.00% |
[07/15 18:05:41     31s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:41     31s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1815.78 MB )
[07/15 18:05:41     31s] (I)      Reset routing kernel
[07/15 18:05:41     31s] (I)      Started Global Routing ( Curr Mem: 1815.78 MB )
[07/15 18:05:41     31s] (I)      totalPins=392  totalGlobalPin=392 (100.00%)
[07/15 18:05:41     31s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:05:41     31s] [NR-eGR] Layer group 1: route 13 net(s) in layer range [2, 4]
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1a Route ============
[07/15 18:05:41     31s] (I)      Usage: 1277 = (677 H, 600 V) = (1.58% H, 0.75% V) = (3.033e+03um H, 2.688e+03um V)
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1b Route ============
[07/15 18:05:41     31s] (I)      Usage: 1277 = (677 H, 600 V) = (1.58% H, 0.75% V) = (3.033e+03um H, 2.688e+03um V)
[07/15 18:05:41     31s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.720960e+03um
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1c Route ============
[07/15 18:05:41     31s] (I)      Usage: 1277 = (677 H, 600 V) = (1.58% H, 0.75% V) = (3.033e+03um H, 2.688e+03um V)
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1d Route ============
[07/15 18:05:41     31s] (I)      Usage: 1277 = (677 H, 600 V) = (1.58% H, 0.75% V) = (3.033e+03um H, 2.688e+03um V)
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1e Route ============
[07/15 18:05:41     31s] (I)      Usage: 1277 = (677 H, 600 V) = (1.58% H, 0.75% V) = (3.033e+03um H, 2.688e+03um V)
[07/15 18:05:41     31s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.720960e+03um
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1f Route ============
[07/15 18:05:41     31s] (I)      Usage: 1277 = (677 H, 600 V) = (1.58% H, 0.75% V) = (3.033e+03um H, 2.688e+03um V)
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1g Route ============
[07/15 18:05:41     31s] (I)      Usage: 1260 = (661 H, 599 V) = (1.55% H, 0.75% V) = (2.961e+03um H, 2.684e+03um V)
[07/15 18:05:41     31s] (I)      #Nets         : 13
[07/15 18:05:41     31s] (I)      #Relaxed nets : 2
[07/15 18:05:41     31s] (I)      Wire length   : 937
[07/15 18:05:41     31s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 6]
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1h Route ============
[07/15 18:05:41     31s] (I)      Usage: 1257 = (659 H, 598 V) = (1.54% H, 0.75% V) = (2.952e+03um H, 2.679e+03um V)
[07/15 18:05:41     31s] (I)      total 2D Cap : 148089 = (64053 H, 84036 V)
[07/15 18:05:41     31s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [2, 6]
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1a Route ============
[07/15 18:05:41     31s] (I)      Usage: 1597 = (815 H, 782 V) = (1.27% H, 0.93% V) = (3.651e+03um H, 3.503e+03um V)
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1b Route ============
[07/15 18:05:41     31s] (I)      Usage: 1597 = (815 H, 782 V) = (1.27% H, 0.93% V) = (3.651e+03um H, 3.503e+03um V)
[07/15 18:05:41     31s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.154560e+03um
[07/15 18:05:41     31s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:05:41     31s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1c Route ============
[07/15 18:05:41     31s] (I)      Usage: 1597 = (815 H, 782 V) = (1.27% H, 0.93% V) = (3.651e+03um H, 3.503e+03um V)
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1d Route ============
[07/15 18:05:41     31s] (I)      Usage: 1597 = (815 H, 782 V) = (1.27% H, 0.93% V) = (3.651e+03um H, 3.503e+03um V)
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1e Route ============
[07/15 18:05:41     31s] (I)      Usage: 1597 = (815 H, 782 V) = (1.27% H, 0.93% V) = (3.651e+03um H, 3.503e+03um V)
[07/15 18:05:41     31s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.154560e+03um
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1f Route ============
[07/15 18:05:41     31s] (I)      Usage: 1597 = (815 H, 782 V) = (1.27% H, 0.93% V) = (3.651e+03um H, 3.503e+03um V)
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1g Route ============
[07/15 18:05:41     31s] (I)      Usage: 1596 = (812 H, 784 V) = (1.27% H, 0.93% V) = (3.638e+03um H, 3.512e+03um V)
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] (I)      ============  Phase 1h Route ============
[07/15 18:05:41     31s] (I)      Usage: 1597 = (815 H, 782 V) = (1.27% H, 0.93% V) = (3.651e+03um H, 3.503e+03um V)
[07/15 18:05:41     31s] (I)      
[07/15 18:05:41     31s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:05:41     31s] [NR-eGR]                        OverCon            
[07/15 18:05:41     31s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:05:41     31s] [NR-eGR]        Layer             (1-0)    OverCon
[07/15 18:05:41     31s] [NR-eGR] ----------------------------------------------
[07/15 18:05:41     31s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:41     31s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:41     31s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:41     31s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:41     31s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:41     31s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:41     31s] [NR-eGR] ----------------------------------------------
[07/15 18:05:41     31s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/15 18:05:41     31s] [NR-eGR] 
[07/15 18:05:41     31s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1823.79 MB )
[07/15 18:05:41     31s] (I)      total 2D Cap : 148089 = (64053 H, 84036 V)
[07/15 18:05:41     31s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:05:41     31s] (I)      ============= Track Assignment ============
[07/15 18:05:41     31s] (I)      Started Track Assignment (1T) ( Curr Mem: 1823.79 MB )
[07/15 18:05:41     31s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:05:41     31s] (I)      Run Multi-thread track assignment
[07/15 18:05:41     31s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1823.79 MB )
[07/15 18:05:41     31s] (I)      Started Export ( Curr Mem: 1823.79 MB )
[07/15 18:05:41     31s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:05:41     31s] [NR-eGR] -----------------------------------
[07/15 18:05:41     31s] [NR-eGR]  MET1    (1H)             0   4804 
[07/15 18:05:41     31s] [NR-eGR]  MET2    (2V)         22699   6641 
[07/15 18:05:41     31s] [NR-eGR]  MET3    (3H)         28135    387 
[07/15 18:05:41     31s] [NR-eGR]  MET4    (4V)          3523      0 
[07/15 18:05:41     31s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:05:41     31s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:05:41     31s] [NR-eGR] -----------------------------------
[07/15 18:05:41     31s] [NR-eGR]          Total        54357  11832 
[07/15 18:05:41     31s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:41     31s] [NR-eGR] Total half perimeter of net bounding box: 44294um
[07/15 18:05:41     31s] [NR-eGR] Total length: 54357um, number of vias: 11832
[07/15 18:05:41     31s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:41     31s] [NR-eGR] Total eGR-routed clock nets wire length: 5786um, number of vias: 893
[07/15 18:05:41     31s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:41     31s] [NR-eGR] Report for selected net(s) only.
[07/15 18:05:41     31s] [NR-eGR]                 Length (um)  Vias 
[07/15 18:05:41     31s] [NR-eGR] ----------------------------------
[07/15 18:05:41     31s] [NR-eGR]  MET1    (1H)             0   390 
[07/15 18:05:41     31s] [NR-eGR]  MET2    (2V)          1552   428 
[07/15 18:05:41     31s] [NR-eGR]  MET3    (3H)          3049    75 
[07/15 18:05:41     31s] [NR-eGR]  MET4    (4V)          1185     0 
[07/15 18:05:41     31s] [NR-eGR]  METTP   (5H)             0     0 
[07/15 18:05:41     31s] [NR-eGR]  METTPL  (6V)             0     0 
[07/15 18:05:41     31s] [NR-eGR] ----------------------------------
[07/15 18:05:41     31s] [NR-eGR]          Total         5786   893 
[07/15 18:05:41     31s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:41     31s] [NR-eGR] Total half perimeter of net bounding box: 3329um
[07/15 18:05:41     31s] [NR-eGR] Total length: 5786um, number of vias: 893
[07/15 18:05:41     31s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:41     31s] [NR-eGR] Total routed clock nets wire length: 5786um, number of vias: 893
[07/15 18:05:41     31s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:41     31s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1823.79 MB )
[07/15 18:05:41     31s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1823.79 MB )
[07/15 18:05:41     31s] (I)      =================================== Runtime Summary ===================================
[07/15 18:05:41     31s] (I)       Step                                        %     Start    Finish      Real       CPU 
[07/15 18:05:41     31s] (I)      ---------------------------------------------------------------------------------------
[07/15 18:05:41     31s] (I)       Early Global Route kernel             100.00%  3.47 sec  3.51 sec  0.04 sec  0.05 sec 
[07/15 18:05:41     31s] (I)       +-Import and model                     22.91%  3.48 sec  3.49 sec  0.01 sec  0.01 sec 
[07/15 18:05:41     31s] (I)       | +-Create place DB                     5.13%  3.48 sec  3.48 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Import place data                 4.83%  3.48 sec  3.48 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Read instances and placement    1.45%  3.48 sec  3.48 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Read nets                       2.91%  3.48 sec  3.48 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Create route DB                    13.47%  3.48 sec  3.49 sec  0.01 sec  0.01 sec 
[07/15 18:05:41     31s] (I)       | | +-Import route data (1T)           11.65%  3.48 sec  3.49 sec  0.00 sec  0.01 sec 
[07/15 18:05:41     31s] (I)       | | | +-Read blockages ( Layer 2-6 )    4.33%  3.48 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | | +-Read routing blockages        0.01%  3.48 sec  3.48 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | | +-Read instance blockages       2.32%  3.48 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | | +-Read PG blockages             0.14%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | | +-Read clock blockages          0.04%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | | +-Read other blockages          0.04%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | | +-Read halo blockages           0.02%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | | +-Read boundary cut boxes       0.01%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Read blackboxes                 0.03%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Read prerouted                  0.66%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Read unlegalized nets           0.11%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Read nets                       0.12%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Set up via pillars              0.01%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Initialize 3D grid graph        0.18%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Model blockage capacity         2.15%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | | +-Initialize 3D capacity        1.69%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Move terms for access (1T)      0.16%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Read aux data                       0.01%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Others data preparation             0.07%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Create route kernel                 2.94%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       +-Global Routing                       25.23%  3.49 sec  3.50 sec  0.01 sec  0.01 sec 
[07/15 18:05:41     31s] (I)       | +-Initialization                      0.11%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Net group 1                        14.44%  3.49 sec  3.50 sec  0.01 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Generate topology                 3.10%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1a                          1.30%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Pattern routing (1T)            0.83%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1b                          0.24%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1c                          0.03%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1d                          0.03%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1e                          0.33%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Route legalization              0.01%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1f                          0.03%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1g                          1.18%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Post Routing                    0.91%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1h                          0.98%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Post Routing                    0.68%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Layer assignment (1T)             1.71%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Net group 2                         9.00%  3.50 sec  3.50 sec  0.00 sec  0.01 sec 
[07/15 18:05:41     31s] (I)       | | +-Generate topology                 1.45%  3.50 sec  3.50 sec  0.00 sec  0.01 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1a                          1.30%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Pattern routing (1T)            0.72%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Add via demand to 2D            0.06%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1b                          0.17%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1c                          0.03%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1d                          0.03%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1e                          0.31%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Route legalization              0.01%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1f                          0.03%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1g                          0.66%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Post Routing                    0.39%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Phase 1h                          0.61%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | | +-Post Routing                    0.35%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Layer assignment (1T)             0.56%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       +-Export 3D cong map                    1.19%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Export 2D cong map                  0.20%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       +-Extract Global 3D Wires               0.04%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       +-Track Assignment (1T)                 5.10%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Initialization                      0.04%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Track Assignment Kernel             4.34%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Free Memory                         0.00%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       +-Export                               11.36%  3.50 sec  3.51 sec  0.00 sec  0.01 sec 
[07/15 18:05:41     31s] (I)       | +-Export DB wires                     1.02%  3.50 sec  3.51 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Export all nets                   0.37%  3.50 sec  3.51 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | | +-Set wire vias                     0.08%  3.51 sec  3.51 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Report wirelength                   6.06%  3.51 sec  3.51 sec  0.00 sec  0.01 sec 
[07/15 18:05:41     31s] (I)       | +-Update net boxes                    3.30%  3.51 sec  3.51 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       | +-Update timing                       0.01%  3.51 sec  3.51 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)       +-Postprocess design                    0.59%  3.51 sec  3.51 sec  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)      ==================== Summary by functions =====================
[07/15 18:05:41     31s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:05:41     31s] (I)      ---------------------------------------------------------------
[07/15 18:05:41     31s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.05 sec 
[07/15 18:05:41     31s] (I)        1  Global Routing                 25.23%  0.01 sec  0.01 sec 
[07/15 18:05:41     31s] (I)        1  Import and model               22.91%  0.01 sec  0.01 sec 
[07/15 18:05:41     31s] (I)        1  Export                         11.36%  0.00 sec  0.01 sec 
[07/15 18:05:41     31s] (I)        1  Track Assignment (1T)           5.10%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        1  Export 3D cong map              1.19%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        1  Postprocess design              0.59%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Net group 1                    14.44%  0.01 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Create route DB                13.47%  0.01 sec  0.01 sec 
[07/15 18:05:41     31s] (I)        2  Net group 2                     9.00%  0.00 sec  0.01 sec 
[07/15 18:05:41     31s] (I)        2  Report wirelength               6.06%  0.00 sec  0.01 sec 
[07/15 18:05:41     31s] (I)        2  Create place DB                 5.13%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Track Assignment Kernel         4.34%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Update net boxes                3.30%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Create route kernel             2.94%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Export DB wires                 1.02%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Export 2D cong map              0.20%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Initialization                  0.15%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Others data preparation         0.07%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Import route data (1T)         11.65%  0.00 sec  0.01 sec 
[07/15 18:05:41     31s] (I)        3  Import place data               4.83%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Generate topology               4.55%  0.00 sec  0.01 sec 
[07/15 18:05:41     31s] (I)        3  Phase 1a                        2.60%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Layer assignment (1T)           2.27%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Phase 1g                        1.84%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Phase 1h                        1.59%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Phase 1e                        0.64%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Phase 1b                        0.41%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Export all nets                 0.37%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Set wire vias                   0.08%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Phase 1f                        0.06%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Phase 1c                        0.06%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        3  Phase 1d                        0.06%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Read blockages ( Layer 2-6 )    4.33%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Read nets                       3.03%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Post Routing                    2.33%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Model blockage capacity         2.15%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Pattern routing (1T)            1.55%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Read instances and placement    1.45%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Read prerouted                  0.66%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Initialize 3D grid graph        0.18%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Move terms for access (1T)      0.16%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Read unlegalized nets           0.11%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Add via demand to 2D            0.06%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        5  Read instance blockages         2.32%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        5  Initialize 3D capacity          1.69%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        5  Read PG blockages               0.14%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 18:05:41     31s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:05:41     31s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:05:41     31s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:05:41     31s]     Routing using eGR in eGR->NR Step done.
[07/15 18:05:41     31s]     Routing using NR in eGR->NR Step...
[07/15 18:05:41     31s] 
[07/15 18:05:41     31s] CCOPT: Preparing to route 13 clock nets with NanoRoute.
[07/15 18:05:41     31s]   All net are default rule.
[07/15 18:05:41     31s]   Preferred NanoRoute mode settings: Current
[07/15 18:05:41     31s] -droutePostRouteSpreadWire auto
[07/15 18:05:41     31s] -droutePostRouteWidenWireRule ""
[07/15 18:05:41     31s] -routeInsertAntennaDiode false
[07/15 18:05:41     31s] -routeInsertDiodeForClockNets false
[07/15 18:05:41     31s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/15 18:05:41     31s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[07/15 18:05:41     31s] To increase the message display limit, refer to the product command reference manual.
[07/15 18:05:41     31s]       Clock detailed routing...
[07/15 18:05:41     31s]         NanoRoute...
[07/15 18:05:41     31s] % Begin globalDetailRoute (date=07/15 18:05:41, mem=1403.9M)
[07/15 18:05:41     31s] 
[07/15 18:05:41     31s] globalDetailRoute
[07/15 18:05:41     31s] 
[07/15 18:05:41     31s] #Start globalDetailRoute on Mon Jul 15 18:05:41 2024
[07/15 18:05:41     31s] #
[07/15 18:05:41     31s] ### Time Record (globalDetailRoute) is installed.
[07/15 18:05:41     31s] ### Time Record (Pre Callback) is installed.
[07/15 18:05:41     31s] ### Time Record (Pre Callback) is uninstalled.
[07/15 18:05:41     31s] ### Time Record (DB Import) is installed.
[07/15 18:05:41     31s] ### Time Record (Timing Data Generation) is installed.
[07/15 18:05:41     31s] ### Time Record (Timing Data Generation) is uninstalled.
[07/15 18:05:41     31s] #create default rule from bind_ndr_rule rule=0x7fe5261c9870 0x7fe5068b0ff0
[07/15 18:05:41     32s] ### Net info: total nets: 1290
[07/15 18:05:41     32s] ### Net info: dirty nets: 0
[07/15 18:05:41     32s] ### Net info: marked as disconnected nets: 0
[07/15 18:05:41     32s] #num needed restored net=0
[07/15 18:05:41     32s] #need_extraction net=0 (total=1290)
[07/15 18:05:41     32s] ### Net info: fully routed nets: 13
[07/15 18:05:41     32s] ### Net info: trivial (< 2 pins) nets: 27
[07/15 18:05:41     32s] ### Net info: unrouted nets: 1250
[07/15 18:05:41     32s] ### Net info: re-extraction nets: 0
[07/15 18:05:41     32s] ### Net info: selected nets: 13
[07/15 18:05:41     32s] ### Net info: ignored nets: 0
[07/15 18:05:41     32s] ### Net info: skip routing nets: 0
[07/15 18:05:42     32s] ### import design signature (2): route=83066566 fixed_route=2013898697 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=948281220 dirty_area=0 del_dirty_area=0 cell=674521846 placement=418073663 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 18:05:42     32s] ### Time Record (DB Import) is uninstalled.
[07/15 18:05:42     32s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/15 18:05:42     32s] #
[07/15 18:05:42     32s] #Wire/Via statistics before line assignment ...
[07/15 18:05:42     32s] #Total wire length = 5786 um.
[07/15 18:05:42     32s] #Total half perimeter of net bounding box = 3349 um.
[07/15 18:05:42     32s] #Total wire length on LAYER MET1 = 0 um.
[07/15 18:05:42     32s] #Total wire length on LAYER MET2 = 1552 um.
[07/15 18:05:42     32s] #Total wire length on LAYER MET3 = 3049 um.
[07/15 18:05:42     32s] #Total wire length on LAYER MET4 = 1185 um.
[07/15 18:05:42     32s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:05:42     32s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:05:42     32s] #Total number of vias = 893
[07/15 18:05:42     32s] #Up-Via Summary (total 893):
[07/15 18:05:42     32s] #           
[07/15 18:05:42     32s] #-----------------------
[07/15 18:05:42     32s] # MET1              390
[07/15 18:05:42     32s] # MET2              428
[07/15 18:05:42     32s] # MET3               75
[07/15 18:05:42     32s] #-----------------------
[07/15 18:05:42     32s] #                   893 
[07/15 18:05:42     32s] #
[07/15 18:05:42     32s] ### Time Record (Data Preparation) is installed.
[07/15 18:05:42     32s] #Start routing data preparation on Mon Jul 15 18:05:42 2024
[07/15 18:05:42     32s] #
[07/15 18:05:42     32s] #VS-NDR VOLTAGE_SPACING_0 is found to be trivial
[07/15 18:05:42     32s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:05:42     32s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:05:42     32s] #Voltage range [0.000 - 3.600] has 1288 nets.
[07/15 18:05:42     32s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:05:42     32s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:05:42     32s] #Build and mark too close pins for the same net.
[07/15 18:05:42     32s] ### Time Record (Cell Pin Access) is installed.
[07/15 18:05:42     32s] #Initial pin access analysis.
[07/15 18:05:43     33s] #Detail pin access analysis.
[07/15 18:05:43     33s] ### Time Record (Cell Pin Access) is uninstalled.
[07/15 18:05:43     33s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[07/15 18:05:43     33s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:05:43     33s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:05:43     33s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:05:43     33s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[07/15 18:05:43     33s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[07/15 18:05:43     33s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[07/15 18:05:43     33s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=6(METTPL)
[07/15 18:05:43     33s] #pin_access_rlayer=2(MET2)
[07/15 18:05:43     33s] #shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/15 18:05:43     33s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/15 18:05:43     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1429.11 (MB), peak = 1462.66 (MB)
[07/15 18:05:43     33s] #Regenerating Ggrids automatically.
[07/15 18:05:43     33s] #Auto generating G-grids with size=15 tracks, using layer MET3's pitch = 0.5600.
[07/15 18:05:43     33s] #Using automatically generated G-grids.
[07/15 18:05:45     35s] #Done routing data preparation.
[07/15 18:05:45     35s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1450.52 (MB), peak = 1462.66 (MB)
[07/15 18:05:45     35s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:05:45     35s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:05:45     35s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:05:45     35s] #Voltage range [0.000 - 3.600] has 1288 nets.
[07/15 18:05:45     35s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:05:45     35s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:05:45     35s] 
[07/15 18:05:45     35s] Trim Metal Layers:
[07/15 18:05:45     35s] LayerId::1 widthSet size::4
[07/15 18:05:45     35s] LayerId::2 widthSet size::4
[07/15 18:05:45     35s] LayerId::3 widthSet size::4
[07/15 18:05:45     35s] LayerId::4 widthSet size::4
[07/15 18:05:45     35s] LayerId::5 widthSet size::4
[07/15 18:05:45     35s] LayerId::6 widthSet size::2
[07/15 18:05:45     35s] Updating RC grid for preRoute extraction ...
[07/15 18:05:45     35s] eee: pegSigSF::1.070000
[07/15 18:05:45     35s] Initializing multi-corner capacitance tables ... 
[07/15 18:05:45     35s] Initializing multi-corner resistance tables ...
[07/15 18:05:45     35s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:05:45     35s] eee: l::2 avDens::0.022942 usedTrk::55.061763 availTrk::2400.000000 sigTrk::55.061763
[07/15 18:05:45     35s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:05:45     35s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:05:45     35s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:05:45     35s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:05:45     35s] {RT max_rc 0 4 4 0}
[07/15 18:05:45     35s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.817600 pMod=83 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:05:45     35s] ### Successfully loaded pre-route RC model
[07/15 18:05:45     35s] ### Time Record (Line Assignment) is installed.
[07/15 18:05:45     35s] #
[07/15 18:05:45     35s] #Distribution of nets:
[07/15 18:05:45     35s] #  
[07/15 18:05:45     35s] # #pin range           #net       %
[07/15 18:05:45     35s] #------------------------------------
[07/15 18:05:45     35s] #          2             612 ( 47.4%)
[07/15 18:05:45     35s] #          3             445 ( 34.5%)
[07/15 18:05:45     35s] #          4              63 (  4.9%)
[07/15 18:05:45     35s] #          5              46 (  3.6%)
[07/15 18:05:45     35s] #          6              20 (  1.6%)
[07/15 18:05:45     35s] #          7              36 (  2.8%)
[07/15 18:05:45     35s] #          8               6 (  0.5%)
[07/15 18:05:45     35s] #          9               2 (  0.2%)
[07/15 18:05:45     35s] #  10  -  19              10 (  0.8%)
[07/15 18:05:45     35s] #  20  -  29               1 (  0.1%)
[07/15 18:05:45     35s] #  30  -  39               4 (  0.3%)
[07/15 18:05:45     35s] #  40  -  49               6 (  0.5%)
[07/15 18:05:45     35s] #  50  -  59               4 (  0.3%)
[07/15 18:05:45     35s] #  60  -  69               1 (  0.1%)
[07/15 18:05:45     35s] #  70  -  79               4 (  0.3%)
[07/15 18:05:45     35s] #  80  -  89               3 (  0.2%)
[07/15 18:05:45     35s] #     >=2000               0 (  0.0%)
[07/15 18:05:45     35s] #
[07/15 18:05:45     35s] #Total: 1290 nets, 1263 non-trivial nets
[07/15 18:05:45     35s] #                              #net       %
[07/15 18:05:45     35s] #-------------------------------------------
[07/15 18:05:45     35s] #  Fully global routed           13 ( 1.0%)
[07/15 18:05:45     35s] #  Clock                         13
[07/15 18:05:45     35s] #  Prefer layer range            13
[07/15 18:05:45     35s] #
[07/15 18:05:45     35s] #Nets in 1 layer range:
[07/15 18:05:45     35s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[07/15 18:05:45     35s] #---------------------------------------------------------
[07/15 18:05:45     35s] #           2 MET2           4 MET4            13 (  1.0%)
[07/15 18:05:45     35s] #
[07/15 18:05:45     35s] #13 nets selected.
[07/15 18:05:45     35s] #
[07/15 18:05:45     35s] ### 
[07/15 18:05:45     35s] ### Net length summary before Line Assignment:
[07/15 18:05:45     35s] ### Layer      H-Len   V-Len         Total       #Up-Via
[07/15 18:05:45     35s] ### ----------------------------------------------------
[07/15 18:05:45     35s] ### 1 MET1         0       0       0(  0%)     390( 43%)
[07/15 18:05:45     35s] ### 2 MET2         0    1550    1550( 27%)     444( 49%)
[07/15 18:05:45     35s] ### 3 MET3      3049       0    3049( 53%)      75(  8%)
[07/15 18:05:45     35s] ### 4 MET4         0    1185    1185( 20%)       0(  0%)
[07/15 18:05:45     35s] ### 5 METTP        0       0       0(  0%)       0(  0%)
[07/15 18:05:45     35s] ### 6 METTPL       0       0       0(  0%)       0(  0%)
[07/15 18:05:45     35s] ### ----------------------------------------------------
[07/15 18:05:45     35s] ###             3049    2736    5785           909      
[07/15 18:05:45     35s] ### 
[07/15 18:05:45     35s] ### Net length and overlap summary after Line Assignment:
[07/15 18:05:45     35s] ### Layer      H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[07/15 18:05:45     35s] ### -----------------------------------------------------------------------------
[07/15 18:05:45     35s] ### 1 MET1        22       0      22(  0%)     390( 48%)    0(  0%)     0(  0.0%)
[07/15 18:05:45     35s] ### 2 MET2         0    1589    1589( 27%)     355( 44%)    0(  0%)     0(  0.0%)
[07/15 18:05:45     35s] ### 3 MET3      3006       0    3006( 52%)      68(  8%)    0(  0%)     0(  0.0%)
[07/15 18:05:45     35s] ### 4 MET4         0    1184    1184( 20%)       0(  0%)    0(  0%)     0(  0.0%)
[07/15 18:05:45     35s] ### 5 METTP        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/15 18:05:45     35s] ### 6 METTPL       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/15 18:05:45     35s] ### -----------------------------------------------------------------------------
[07/15 18:05:45     35s] ###             3029    2773    5802           813          0           0        
[07/15 18:05:45     35s] #
[07/15 18:05:45     35s] #Line Assignment statistics:
[07/15 18:05:45     35s] #Cpu time = 00:00:00
[07/15 18:05:45     35s] #Elapsed time = 00:00:00
[07/15 18:05:45     35s] #Increased memory = 2.52 (MB)
[07/15 18:05:45     35s] #Total memory = 1458.45 (MB)
[07/15 18:05:45     35s] #Peak memory = 1462.66 (MB)
[07/15 18:05:45     35s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[07/15 18:05:45     35s] ### Time Record (Line Assignment) is uninstalled.
[07/15 18:05:45     35s] #
[07/15 18:05:45     35s] #Wire/Via statistics after line assignment ...
[07/15 18:05:45     35s] #Total wire length = 5803 um.
[07/15 18:05:45     35s] #Total half perimeter of net bounding box = 3349 um.
[07/15 18:05:45     35s] #Total wire length on LAYER MET1 = 22 um.
[07/15 18:05:45     35s] #Total wire length on LAYER MET2 = 1589 um.
[07/15 18:05:45     35s] #Total wire length on LAYER MET3 = 3007 um.
[07/15 18:05:45     35s] #Total wire length on LAYER MET4 = 1184 um.
[07/15 18:05:45     35s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:05:45     35s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:05:45     35s] #Total number of vias = 813
[07/15 18:05:45     35s] #Up-Via Summary (total 813):
[07/15 18:05:45     35s] #           
[07/15 18:05:45     35s] #-----------------------
[07/15 18:05:45     35s] # MET1              390
[07/15 18:05:45     35s] # MET2              355
[07/15 18:05:45     35s] # MET3               68
[07/15 18:05:45     35s] #-----------------------
[07/15 18:05:45     35s] #                   813 
[07/15 18:05:45     35s] #
[07/15 18:05:45     35s] #Routing data preparation, pin analysis, line assignment statistics:
[07/15 18:05:45     35s] #Cpu time = 00:00:03
[07/15 18:05:45     35s] #Elapsed time = 00:00:03
[07/15 18:05:45     35s] #Increased memory = 40.30 (MB)
[07/15 18:05:45     35s] #Total memory = 1456.64 (MB)
[07/15 18:05:45     35s] #Peak memory = 1462.66 (MB)
[07/15 18:05:45     35s] #RTESIG:78da9594cd4ec330108439f3142bc3a14850bc7652db072e08ae80f8bb56a671ab88d4ae
[07/15 18:05:45     35s] #       6c07d4b76705080914e23637275f667767563e3a7ebebe0726708afa2c7163e60837f742
[07/15 18:05:45     35s] #       72c5d5199aba3e1738a74f4f97ecf0e8f8f6ee5100039b52bbf2f37568dcc5a20b8b57c8
[07/15 18:05:45     35s] #       edbaf5abaf37c8609272a4f329f4c945482e673a9d7c0b28c8b177307909a11b249486a5
[07/15 18:05:45     35s] #       edd20fd26cbd5db70b68dcd2f65dfe436355fdc6876a4a0382c3a4f5d9ad5c1c6424e7fb
[07/15 18:05:45     35s] #       9495245998a3d61a580e9bd085d516ba4006bdb7d18ddba3b80156b050610decad8db90f
[07/15 18:05:45     35s] #       295c7db5f7e072bf29fc464e31dbe7405876d1dbb81de4cc5f470b017094c50410a5fee5
[07/15 18:05:45     35s] #       5741136bb91faef6c2f58c92219e9c70be5f0fb72c2a598a98eacec0e0947f3e305976c1
[07/15 18:05:45     35s] #       e66152d15ab34f9bc6534245cd51c0a3cb4a0320ad802c4869c381a56c7d6363333aab36
[07/15 18:05:45     35s] #       a4e7831f75442017254788a9ca8cd065a69aede49740c3cb17009af28e0a41e3ed00d53b
[07/15 18:05:45     35s] #       40743bb07ffb3ef800d545b4b1
[07/15 18:05:45     35s] #
[07/15 18:05:45     35s] #Skip comparing routing design signature in db-snapshot flow
[07/15 18:05:45     35s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:05:45     35s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:05:45     35s] #Voltage range [0.000 - 3.600] has 1288 nets.
[07/15 18:05:45     35s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:05:45     35s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:05:45     35s] ### Time Record (Detail Routing) is installed.
[07/15 18:05:45     35s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:05:45     35s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:05:45     35s] #Voltage range [0.000 - 3.600] has 1288 nets.
[07/15 18:05:45     35s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:05:45     35s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:05:45     35s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:05:45     35s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:05:45     35s] #Voltage range [0.000 - 3.600] has 1288 nets.
[07/15 18:05:45     35s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:05:45     35s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:05:45     35s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:05:45     35s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:05:45     35s] #Voltage range [0.000 - 3.600] has 1288 nets.
[07/15 18:05:45     35s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:05:45     35s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:05:45     35s] ### drc_pitch = 6170 (  6.1700 um) drc_range = 4335 (  4.3350 um) route_pitch = 6170 (  6.1700 um) patch_pitch = 11460 ( 11.4600 um) top_route_layer = 6 top_pin_layer = 6
[07/15 18:05:45     35s] #
[07/15 18:05:45     35s] #Start Detail Routing..
[07/15 18:05:45     35s] #start initial detail routing ...
[07/15 18:05:45     35s] ### Design has 15 dirty nets
[07/15 18:05:46     36s] ### Gcell dirty-map stats: routing = 92.45%
[07/15 18:05:46     36s] #   number of violations = 118
[07/15 18:05:46     36s] #
[07/15 18:05:46     36s] #    By Layer and Type :
[07/15 18:05:46     36s] #	         MetSpc    Short   Totals
[07/15 18:05:46     36s] #	MET1         46       72      118
[07/15 18:05:46     36s] #	Totals       46       72      118
[07/15 18:05:46     36s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1464.76 (MB), peak = 1486.41 (MB)
[07/15 18:05:46     36s] #start 1st optimization iteration ...
[07/15 18:05:46     36s] ### Gcell dirty-map stats: routing = 92.45%
[07/15 18:05:46     36s] #   number of violations = 0
[07/15 18:05:46     36s] #    number of process antenna violations = 12
[07/15 18:05:46     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1466.33 (MB), peak = 1486.41 (MB)
[07/15 18:05:46     36s] #Complete Detail Routing.
[07/15 18:05:46     36s] #Total wire length = 6308 um.
[07/15 18:05:46     36s] #Total half perimeter of net bounding box = 3349 um.
[07/15 18:05:46     36s] #Total wire length on LAYER MET1 = 0 um.
[07/15 18:05:46     36s] #Total wire length on LAYER MET2 = 1962 um.
[07/15 18:05:46     36s] #Total wire length on LAYER MET3 = 3111 um.
[07/15 18:05:46     36s] #Total wire length on LAYER MET4 = 1236 um.
[07/15 18:05:46     36s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:05:46     36s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:05:46     36s] #Total number of vias = 697
[07/15 18:05:46     36s] #Up-Via Summary (total 697):
[07/15 18:05:46     36s] #           
[07/15 18:05:46     36s] #-----------------------
[07/15 18:05:46     36s] # MET1              390
[07/15 18:05:46     36s] # MET2              240
[07/15 18:05:46     36s] # MET3               67
[07/15 18:05:46     36s] #-----------------------
[07/15 18:05:46     36s] #                   697 
[07/15 18:05:46     36s] #
[07/15 18:05:46     36s] #Total number of DRC violations = 0
[07/15 18:05:46     36s] ### Time Record (Detail Routing) is uninstalled.
[07/15 18:05:46     36s] #Cpu time = 00:00:01
[07/15 18:05:46     36s] #Elapsed time = 00:00:01
[07/15 18:05:46     36s] #Increased memory = 9.70 (MB)
[07/15 18:05:46     36s] #Total memory = 1466.34 (MB)
[07/15 18:05:46     36s] #Peak memory = 1486.41 (MB)
[07/15 18:05:46     36s] #Skip updating routing design signature in db-snapshot flow
[07/15 18:05:46     36s] #detailRoute Statistics:
[07/15 18:05:46     36s] #Cpu time = 00:00:01
[07/15 18:05:46     36s] #Elapsed time = 00:00:01
[07/15 18:05:46     36s] #Increased memory = 9.71 (MB)
[07/15 18:05:46     36s] #Total memory = 1466.35 (MB)
[07/15 18:05:46     36s] #Peak memory = 1486.41 (MB)
[07/15 18:05:46     36s] ### Time Record (DB Export) is installed.
[07/15 18:05:46     36s] ### export design design signature (9): route=1657490306 fixed_route=2013898697 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=943326568 dirty_area=0 del_dirty_area=0 cell=674521846 placement=418073663 pin_access=1619654433 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 18:05:46     36s] ### Time Record (DB Export) is uninstalled.
[07/15 18:05:46     36s] ### Time Record (Post Callback) is installed.
[07/15 18:05:46     36s] ### Time Record (Post Callback) is uninstalled.
[07/15 18:05:46     36s] #
[07/15 18:05:46     36s] #globalDetailRoute statistics:
[07/15 18:05:46     36s] #Cpu time = 00:00:05
[07/15 18:05:46     36s] #Elapsed time = 00:00:05
[07/15 18:05:46     36s] #Increased memory = 69.33 (MB)
[07/15 18:05:46     36s] #Total memory = 1473.23 (MB)
[07/15 18:05:46     36s] #Peak memory = 1486.41 (MB)
[07/15 18:05:46     36s] #Number of warnings = 0
[07/15 18:05:46     36s] #Total number of warnings = 0
[07/15 18:05:46     36s] #Number of fails = 0
[07/15 18:05:46     36s] #Total number of fails = 0
[07/15 18:05:46     36s] #Complete globalDetailRoute on Mon Jul 15 18:05:46 2024
[07/15 18:05:46     36s] #
[07/15 18:05:46     36s] ### Time Record (globalDetailRoute) is uninstalled.
[07/15 18:05:46     36s] ### 
[07/15 18:05:46     36s] ###   Scalability Statistics
[07/15 18:05:46     36s] ### 
[07/15 18:05:46     36s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:05:46     36s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[07/15 18:05:46     36s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:05:46     36s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/15 18:05:46     36s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/15 18:05:46     36s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/15 18:05:46     36s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/15 18:05:46     36s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/15 18:05:46     36s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[07/15 18:05:46     36s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[07/15 18:05:46     36s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[07/15 18:05:46     36s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[07/15 18:05:46     36s] ###   Entire Command                |        00:00:05|        00:00:05|             1.0|
[07/15 18:05:46     36s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:05:46     36s] ### 
[07/15 18:05:46     36s] % End globalDetailRoute (date=07/15 18:05:46, total cpu=0:00:04.6, real=0:00:05.0, peak res=1486.4M, current mem=1472.2M)
[07/15 18:05:46     36s]         NanoRoute done. (took cpu=0:00:04.6 real=0:00:04.6)
[07/15 18:05:46     36s]       Clock detailed routing done.
[07/15 18:05:46     36s] Skipping check of guided vs. routed net lengths.
[07/15 18:05:46     36s] Set FIXED routing status on 13 net(s)
[07/15 18:05:46     36s] Set FIXED placed status on 11 instance(s)
[07/15 18:05:46     36s]       Route Remaining Unrouted Nets...
[07/15 18:05:46     36s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[07/15 18:05:46     36s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1899.7M, EPOCH TIME: 1721081146.592846
[07/15 18:05:46     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:46     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:46     36s] All LLGs are deleted
[07/15 18:05:46     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:46     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:46     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1899.7M, EPOCH TIME: 1721081146.592927
[07/15 18:05:46     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1899.7M, EPOCH TIME: 1721081146.592974
[07/15 18:05:46     36s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1899.7M, EPOCH TIME: 1721081146.593046
[07/15 18:05:46     36s] ### Creating LA Mngr. totSessionCpu=0:00:36.6 mem=1899.7M
[07/15 18:05:46     36s] ### Creating LA Mngr, finished. totSessionCpu=0:00:36.6 mem=1899.7M
[07/15 18:05:46     36s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1899.74 MB )
[07/15 18:05:46     36s] (I)      ============================ Layers =============================
[07/15 18:05:46     36s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:46     36s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:05:46     36s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:46     36s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:05:46     36s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:05:46     36s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:05:46     36s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:05:46     36s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:05:46     36s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:05:46     36s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:05:46     36s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:05:46     36s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:05:46     36s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:05:46     36s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:05:46     36s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:05:46     36s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:46     36s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:05:46     36s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:05:46     36s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:05:46     36s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:05:46     36s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:05:46     36s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:05:46     36s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:05:46     36s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:05:46     36s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:05:46     36s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:05:46     36s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:05:46     36s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:05:46     36s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:05:46     36s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:05:46     36s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:05:46     36s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:05:46     36s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:05:46     36s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:05:46     36s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:05:46     36s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:05:46     36s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:05:46     36s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:05:46     36s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:05:46     36s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:05:46     36s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:05:46     36s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:05:46     36s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:05:46     36s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:05:46     36s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:05:46     36s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:05:46     36s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:05:46     36s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:05:46     36s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:05:46     36s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:05:46     36s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:05:46     36s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:05:46     36s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:05:46     36s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:05:46     36s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:05:46     36s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:05:46     36s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:05:46     36s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:05:46     36s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:05:46     36s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:05:46     36s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:05:46     36s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:05:46     36s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:05:46     36s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:05:46     36s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:05:46     36s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:05:46     36s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:05:46     36s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:05:46     36s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:05:46     36s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:05:46     36s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:05:46     36s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:05:46     36s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:05:46     36s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:05:46     36s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:05:46     36s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:05:46     36s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:05:46     36s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:05:46     36s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:05:46     36s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:05:46     36s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:05:46     36s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:05:46     36s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:05:46     36s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:05:46     36s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:05:46     36s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:05:46     36s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:05:46     36s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:05:46     36s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:05:46     36s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:05:46     36s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:05:46     36s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:05:46     36s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:05:46     36s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:05:46     36s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:05:46     36s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:05:46     36s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:05:46     36s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:05:46     36s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:46     36s] (I)      Started Import and model ( Curr Mem: 1899.74 MB )
[07/15 18:05:46     36s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:46     36s] (I)      == Non-default Options ==
[07/15 18:05:46     36s] (I)      Maximum routing layer                              : 4
[07/15 18:05:46     36s] (I)      Number of threads                                  : 1
[07/15 18:05:46     36s] (I)      Method to set GCell size                           : row
[07/15 18:05:46     36s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:05:46     36s] (I)      Use row-based GCell size
[07/15 18:05:46     36s] (I)      Use row-based GCell align
[07/15 18:05:46     36s] (I)      layer 0 area = 202000
[07/15 18:05:46     36s] (I)      layer 1 area = 202000
[07/15 18:05:46     36s] (I)      layer 2 area = 202000
[07/15 18:05:46     36s] (I)      layer 3 area = 202000
[07/15 18:05:46     36s] (I)      GCell unit size   : 4480
[07/15 18:05:46     36s] (I)      GCell multiplier  : 1
[07/15 18:05:46     36s] (I)      GCell row height  : 4480
[07/15 18:05:46     36s] (I)      Actual row height : 4480
[07/15 18:05:46     36s] (I)      GCell align ref   : 20160 20160
[07/15 18:05:46     36s] [NR-eGR] Track table information for default rule: 
[07/15 18:05:46     36s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:05:46     36s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:05:46     36s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:05:46     36s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:05:46     36s] [NR-eGR] METTP has single uniform track structure
[07/15 18:05:46     36s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:05:46     36s] (I)      ================= Default via =================
[07/15 18:05:46     36s] (I)      +---+--------------------+--------------------+
[07/15 18:05:46     36s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[07/15 18:05:46     36s] (I)      +---+--------------------+--------------------+
[07/15 18:05:46     36s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[07/15 18:05:46     36s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[07/15 18:05:46     36s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[07/15 18:05:46     36s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[07/15 18:05:46     36s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[07/15 18:05:46     36s] (I)      +---+--------------------+--------------------+
[07/15 18:05:46     36s] [NR-eGR] Read 260 PG shapes
[07/15 18:05:46     36s] [NR-eGR] Read 0 clock shapes
[07/15 18:05:46     36s] [NR-eGR] Read 0 other shapes
[07/15 18:05:46     36s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:05:46     36s] [NR-eGR] #Instance Blockages : 0
[07/15 18:05:46     36s] [NR-eGR] #PG Blockages       : 260
[07/15 18:05:46     36s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:05:46     36s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:05:46     36s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:05:46     36s] [NR-eGR] #Other Blockages    : 0
[07/15 18:05:46     36s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:05:46     36s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 895
[07/15 18:05:46     36s] [NR-eGR] Read 1263 nets ( ignored 13 )
[07/15 18:05:46     36s] (I)      early_global_route_priority property id does not exist.
[07/15 18:05:46     36s] (I)      Read Num Blocks=260  Num Prerouted Wires=895  Num CS=0
[07/15 18:05:46     36s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 605
[07/15 18:05:46     36s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 247
[07/15 18:05:46     36s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 43
[07/15 18:05:46     36s] (I)      Number of ignored nets                =     13
[07/15 18:05:46     36s] (I)      Number of connected nets              =      0
[07/15 18:05:46     36s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[07/15 18:05:46     36s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 18:05:46     36s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:05:46     36s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:05:46     36s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:05:46     36s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:05:46     36s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:05:46     36s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:05:46     36s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:05:46     36s] (I)      Ndr track 0 does not exist
[07/15 18:05:46     36s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:05:46     36s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:05:46     36s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:05:46     36s] (I)      Site width          :   560  (dbu)
[07/15 18:05:46     36s] (I)      Row height          :  4480  (dbu)
[07/15 18:05:46     36s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:05:46     36s] (I)      GCell width         :  4480  (dbu)
[07/15 18:05:46     36s] (I)      GCell height        :  4480  (dbu)
[07/15 18:05:46     36s] (I)      Grid                :    99    54     4
[07/15 18:05:46     36s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:05:46     36s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:05:46     36s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:05:46     36s] (I)      Default wire width  :   230   280   280   280
[07/15 18:05:46     36s] (I)      Default wire space  :   230   280   280   280
[07/15 18:05:46     36s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:05:46     36s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:05:46     36s] (I)      First track coord   :   280   280   280   280
[07/15 18:05:46     36s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:05:46     36s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:05:46     36s] (I)      Num of masks        :     1     1     1     1
[07/15 18:05:46     36s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:05:46     36s] (I)      --------------------------------------------------------
[07/15 18:05:46     36s] 
[07/15 18:05:46     36s] [NR-eGR] ============ Routing rule table ============
[07/15 18:05:46     36s] [NR-eGR] Rule id: 0  Nets: 1250
[07/15 18:05:46     36s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:05:46     36s] (I)                    Layer    2    3    4 
[07/15 18:05:46     36s] (I)                    Pitch  560  560  560 
[07/15 18:05:46     36s] (I)             #Used tracks    1    1    1 
[07/15 18:05:46     36s] (I)       #Fully used tracks    1    1    1 
[07/15 18:05:46     36s] [NR-eGR] ========================================
[07/15 18:05:46     36s] [NR-eGR] 
[07/15 18:05:46     36s] (I)      =============== Blocked Tracks ===============
[07/15 18:05:46     36s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:46     36s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:05:46     36s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:46     36s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:05:46     36s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:05:46     36s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:05:46     36s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:05:46     36s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:46     36s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1899.74 MB )
[07/15 18:05:46     36s] (I)      Reset routing kernel
[07/15 18:05:46     36s] (I)      Started Global Routing ( Curr Mem: 1899.74 MB )
[07/15 18:05:46     36s] (I)      totalPins=4492  totalGlobalPin=4390 (97.73%)
[07/15 18:05:46     36s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:05:46     36s] [NR-eGR] Layer group 1: route 1250 net(s) in layer range [2, 4]
[07/15 18:05:46     36s] (I)      
[07/15 18:05:46     36s] (I)      ============  Phase 1a Route ============
[07/15 18:05:46     36s] (I)      Usage: 10281 = (5479 H, 4802 V) = (12.81% H, 6.02% V) = (2.455e+04um H, 2.151e+04um V)
[07/15 18:05:46     36s] (I)      
[07/15 18:05:46     36s] (I)      ============  Phase 1b Route ============
[07/15 18:05:46     36s] (I)      Usage: 10281 = (5479 H, 4802 V) = (12.81% H, 6.02% V) = (2.455e+04um H, 2.151e+04um V)
[07/15 18:05:46     36s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.605888e+04um
[07/15 18:05:46     36s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:05:46     36s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:05:46     36s] (I)      
[07/15 18:05:46     36s] (I)      ============  Phase 1c Route ============
[07/15 18:05:46     36s] (I)      Usage: 10281 = (5479 H, 4802 V) = (12.81% H, 6.02% V) = (2.455e+04um H, 2.151e+04um V)
[07/15 18:05:46     36s] (I)      
[07/15 18:05:46     36s] (I)      ============  Phase 1d Route ============
[07/15 18:05:46     36s] (I)      Usage: 10281 = (5479 H, 4802 V) = (12.81% H, 6.02% V) = (2.455e+04um H, 2.151e+04um V)
[07/15 18:05:46     36s] (I)      
[07/15 18:05:46     36s] (I)      ============  Phase 1e Route ============
[07/15 18:05:46     36s] (I)      Usage: 10281 = (5479 H, 4802 V) = (12.81% H, 6.02% V) = (2.455e+04um H, 2.151e+04um V)
[07/15 18:05:46     36s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.605888e+04um
[07/15 18:05:46     36s] (I)      
[07/15 18:05:46     36s] (I)      ============  Phase 1l Route ============
[07/15 18:05:46     36s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:05:46     36s] (I)      Layer  2:      36109      6722         9        4016       37960    ( 9.57%) 
[07/15 18:05:46     36s] (I)      Layer  3:      42336      6247         0           0       42336    ( 0.00%) 
[07/15 18:05:46     36s] (I)      Layer  4:      42135       701         0           0       41976    ( 0.00%) 
[07/15 18:05:46     36s] (I)      Total:        120580     13670         9        4016      122272    ( 3.18%) 
[07/15 18:05:46     36s] (I)      
[07/15 18:05:46     36s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:05:46     36s] [NR-eGR]                        OverCon            
[07/15 18:05:46     36s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:05:46     36s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:05:46     36s] [NR-eGR] ----------------------------------------------
[07/15 18:05:46     36s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:46     36s] [NR-eGR]    MET2 ( 2)         9( 0.19%)   ( 0.19%) 
[07/15 18:05:46     36s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:46     36s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:46     36s] [NR-eGR] ----------------------------------------------
[07/15 18:05:46     36s] [NR-eGR]        Total         9( 0.06%)   ( 0.06%) 
[07/15 18:05:46     36s] [NR-eGR] 
[07/15 18:05:46     36s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1899.74 MB )
[07/15 18:05:46     36s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:05:46     36s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:05:46     36s] (I)      ============= Track Assignment ============
[07/15 18:05:46     36s] (I)      Started Track Assignment (1T) ( Curr Mem: 1899.74 MB )
[07/15 18:05:46     36s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:05:46     36s] (I)      Run Multi-thread track assignment
[07/15 18:05:46     36s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1899.74 MB )
[07/15 18:05:46     36s] (I)      Started Export ( Curr Mem: 1899.74 MB )
[07/15 18:05:46     36s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:05:46     36s] [NR-eGR] -----------------------------------
[07/15 18:05:46     36s] [NR-eGR]  MET1    (1H)             0   4804 
[07/15 18:05:46     36s] [NR-eGR]  MET2    (2V)         23290   6471 
[07/15 18:05:46     36s] [NR-eGR]  MET3    (3H)         28207    378 
[07/15 18:05:46     36s] [NR-eGR]  MET4    (4V)          3379      0 
[07/15 18:05:46     36s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:05:46     36s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:05:46     36s] [NR-eGR] -----------------------------------
[07/15 18:05:46     36s] [NR-eGR]          Total        54877  11653 
[07/15 18:05:46     36s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:46     36s] [NR-eGR] Total half perimeter of net bounding box: 44294um
[07/15 18:05:46     36s] [NR-eGR] Total length: 54877um, number of vias: 11653
[07/15 18:05:46     36s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:46     36s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/15 18:05:46     36s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:46     36s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1899.74 MB )
[07/15 18:05:46     36s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1899.74 MB )
[07/15 18:05:46     36s] (I)      =================================== Runtime Summary ===================================
[07/15 18:05:46     36s] (I)       Step                                        %     Start    Finish      Real       CPU 
[07/15 18:05:46     36s] (I)      ---------------------------------------------------------------------------------------
[07/15 18:05:46     36s] (I)       Early Global Route kernel             100.00%  8.21 sec  8.26 sec  0.05 sec  0.05 sec 
[07/15 18:05:46     36s] (I)       +-Import and model                     16.27%  8.22 sec  8.23 sec  0.01 sec  0.01 sec 
[07/15 18:05:46     36s] (I)       | +-Create place DB                     4.63%  8.22 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | +-Import place data                 4.44%  8.22 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | | +-Read instances and placement    1.33%  8.22 sec  8.22 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | | +-Read nets                       2.67%  8.22 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | +-Create route DB                     8.28%  8.23 sec  8.23 sec  0.00 sec  0.01 sec 
[07/15 18:05:46     36s] (I)       | | +-Import route data (1T)            7.81%  8.23 sec  8.23 sec  0.00 sec  0.01 sec 
[07/15 18:05:46     36s] (I)       | | | +-Read blockages ( Layer 2-4 )    1.95%  8.23 sec  8.23 sec  0.00 sec  0.01 sec 
[07/15 18:05:46     36s] (I)       | | | | +-Read routing blockages        0.01%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | | | +-Read instance blockages       0.30%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | | | +-Read PG blockages             0.07%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | | | +-Read clock blockages          0.03%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | | | +-Read other blockages          0.03%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | | | +-Read halo blockages           0.02%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | | | +-Read boundary cut boxes       0.00%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | | +-Read blackboxes                 0.02%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | | +-Read prerouted                  0.36%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | | +-Read unlegalized nets           0.09%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | | +-Read nets                       0.51%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | | +-Set up via pillars              0.02%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | | +-Initialize 3D grid graph        0.03%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | | +-Model blockage capacity         1.41%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | | | +-Initialize 3D capacity        1.11%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | +-Read aux data                       0.00%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | +-Others data preparation             0.09%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | +-Create route kernel                 2.03%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       +-Global Routing                       24.02%  8.23 sec  8.24 sec  0.01 sec  0.01 sec 
[07/15 18:05:46     36s] (I)       | +-Initialization                      0.71%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | +-Net group 1                        21.61%  8.23 sec  8.24 sec  0.01 sec  0.01 sec 
[07/15 18:05:46     36s] (I)       | | +-Generate topology                 1.84%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | +-Phase 1a                          4.02%  8.23 sec  8.24 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | | +-Pattern routing (1T)            3.08%  8.23 sec  8.23 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | | +-Add via demand to 2D            0.45%  8.23 sec  8.24 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | +-Phase 1b                          0.10%  8.24 sec  8.24 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | +-Phase 1c                          0.03%  8.24 sec  8.24 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | +-Phase 1d                          0.03%  8.24 sec  8.24 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | +-Phase 1e                          0.27%  8.24 sec  8.24 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | | +-Route legalization              0.00%  8.24 sec  8.24 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | +-Phase 1l                         13.28%  8.24 sec  8.24 sec  0.01 sec  0.01 sec 
[07/15 18:05:46     36s] (I)       | | | +-Layer assignment (1T)          12.80%  8.24 sec  8.24 sec  0.01 sec  0.01 sec 
[07/15 18:05:46     36s] (I)       | +-Clean cong LA                       0.00%  8.24 sec  8.24 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       +-Export 3D cong map                    1.01%  8.24 sec  8.24 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | +-Export 2D cong map                  0.18%  8.24 sec  8.24 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       +-Extract Global 3D Wires               0.27%  8.24 sec  8.24 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       +-Track Assignment (1T)                17.27%  8.24 sec  8.25 sec  0.01 sec  0.01 sec 
[07/15 18:05:46     36s] (I)       | +-Initialization                      0.09%  8.24 sec  8.24 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | +-Track Assignment Kernel            16.46%  8.24 sec  8.25 sec  0.01 sec  0.01 sec 
[07/15 18:05:46     36s] (I)       | +-Free Memory                         0.01%  8.25 sec  8.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       +-Export                               12.51%  8.25 sec  8.26 sec  0.01 sec  0.01 sec 
[07/15 18:05:46     36s] (I)       | +-Export DB wires                     6.29%  8.25 sec  8.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | +-Export all nets                   4.60%  8.25 sec  8.25 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | | +-Set wire vias                     1.06%  8.25 sec  8.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | +-Report wirelength                   3.10%  8.26 sec  8.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       | +-Update net boxes                    2.26%  8.26 sec  8.26 sec  0.00 sec  0.01 sec 
[07/15 18:05:46     36s] (I)       | +-Update timing                       0.01%  8.26 sec  8.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)       +-Postprocess design                    0.54%  8.26 sec  8.26 sec  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)      ==================== Summary by functions =====================
[07/15 18:05:46     36s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:05:46     36s] (I)      ---------------------------------------------------------------
[07/15 18:05:46     36s] (I)        0  Early Global Route kernel     100.00%  0.05 sec  0.05 sec 
[07/15 18:05:46     36s] (I)        1  Global Routing                 24.02%  0.01 sec  0.01 sec 
[07/15 18:05:46     36s] (I)        1  Track Assignment (1T)          17.27%  0.01 sec  0.01 sec 
[07/15 18:05:46     36s] (I)        1  Import and model               16.27%  0.01 sec  0.01 sec 
[07/15 18:05:46     36s] (I)        1  Export                         12.51%  0.01 sec  0.01 sec 
[07/15 18:05:46     36s] (I)        1  Export 3D cong map              1.01%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        1  Postprocess design              0.54%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        1  Extract Global 3D Wires         0.27%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        2  Net group 1                    21.61%  0.01 sec  0.01 sec 
[07/15 18:05:46     36s] (I)        2  Track Assignment Kernel        16.46%  0.01 sec  0.01 sec 
[07/15 18:05:46     36s] (I)        2  Create route DB                 8.28%  0.00 sec  0.01 sec 
[07/15 18:05:46     36s] (I)        2  Export DB wires                 6.29%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        2  Create place DB                 4.63%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        2  Report wirelength               3.10%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        2  Update net boxes                2.26%  0.00 sec  0.01 sec 
[07/15 18:05:46     36s] (I)        2  Create route kernel             2.03%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        2  Initialization                  0.80%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        2  Export 2D cong map              0.18%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        2  Others data preparation         0.09%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        3  Phase 1l                       13.28%  0.01 sec  0.01 sec 
[07/15 18:05:46     36s] (I)        3  Import route data (1T)          7.81%  0.00 sec  0.01 sec 
[07/15 18:05:46     36s] (I)        3  Export all nets                 4.60%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        3  Import place data               4.44%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        3  Phase 1a                        4.02%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        3  Generate topology               1.84%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        3  Set wire vias                   1.06%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        3  Phase 1e                        0.27%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        3  Phase 1b                        0.10%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        4  Layer assignment (1T)          12.80%  0.01 sec  0.01 sec 
[07/15 18:05:46     36s] (I)        4  Read nets                       3.18%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        4  Pattern routing (1T)            3.08%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        4  Read blockages ( Layer 2-4 )    1.95%  0.00 sec  0.01 sec 
[07/15 18:05:46     36s] (I)        4  Model blockage capacity         1.41%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        4  Read instances and placement    1.33%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        4  Add via demand to 2D            0.45%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        4  Read prerouted                  0.36%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        4  Read unlegalized nets           0.09%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        4  Initialize 3D grid graph        0.03%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        5  Initialize 3D capacity          1.11%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        5  Read instance blockages         0.30%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        5  Read PG blockages               0.07%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        5  Read clock blockages            0.03%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        5  Read other blockages            0.03%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[07/15 18:05:46     36s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:05:46     36s]     Routing using NR in eGR->NR Step done.
[07/15 18:05:46     36s] Net route status summary:
[07/15 18:05:46     36s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=13, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:05:46     36s]   Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:05:46     36s] 
[07/15 18:05:46     36s] CCOPT: Done with clock implementation routing.
[07/15 18:05:46     36s] 
[07/15 18:05:46     36s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.8 real=0:00:04.8)
[07/15 18:05:46     36s]   Clock implementation routing done.
[07/15 18:05:46     36s]   Leaving CCOpt scope - extractRC...
[07/15 18:05:46     36s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/15 18:05:46     36s] Extraction called for design 'aska_dig' of instances=1229 and nets=1290 using extraction engine 'preRoute' .
[07/15 18:05:46     36s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:05:46     36s] RC Extraction called in multi-corner(2) mode.
[07/15 18:05:46     36s] RCMode: PreRoute
[07/15 18:05:46     36s]       RC Corner Indexes            0       1   
[07/15 18:05:46     36s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:05:46     36s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:05:46     36s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:05:46     36s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:05:46     36s] Shrink Factor                : 1.00000
[07/15 18:05:46     36s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:05:46     36s] Using capacitance table file ...
[07/15 18:05:46     36s] 
[07/15 18:05:46     36s] Trim Metal Layers:
[07/15 18:05:46     36s] LayerId::1 widthSet size::4
[07/15 18:05:46     36s] LayerId::2 widthSet size::4
[07/15 18:05:46     36s] LayerId::3 widthSet size::4
[07/15 18:05:46     36s] LayerId::4 widthSet size::4
[07/15 18:05:46     36s] LayerId::5 widthSet size::4
[07/15 18:05:46     36s] LayerId::6 widthSet size::2
[07/15 18:05:46     36s] Updating RC grid for preRoute extraction ...
[07/15 18:05:46     36s] eee: pegSigSF::1.070000
[07/15 18:05:46     36s] Initializing multi-corner capacitance tables ... 
[07/15 18:05:46     36s] Initializing multi-corner resistance tables ...
[07/15 18:05:46     36s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:05:46     36s] eee: l::2 avDens::0.128728 usedTrk::576.702165 availTrk::4480.000000 sigTrk::576.702165
[07/15 18:05:46     36s] eee: l::3 avDens::0.167633 usedTrk::630.299996 availTrk::3760.000000 sigTrk::630.299996
[07/15 18:05:46     36s] eee: l::4 avDens::0.023329 usedTrk::78.385045 availTrk::3360.000000 sigTrk::78.385045
[07/15 18:05:46     36s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:05:46     36s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:05:46     36s] {RT max_rc 0 4 4 0}
[07/15 18:05:46     36s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.044132 aWlH=0.000000 lMod=0 pMax=0.824600 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:05:46     36s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1899.738M)
[07/15 18:05:46     36s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/15 18:05:46     36s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:46     36s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:05:46     36s] End AAE Lib Interpolated Model. (MEM=1899.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:46     36s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:46     36s]   Clock DAG stats after routing clock trees:
[07/15 18:05:46     36s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:46     36s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:46     36s]     misc counts      : r=2, pp=0
[07/15 18:05:46     36s]     cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 18:05:46     36s]     cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 18:05:46     36s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:46     36s]     wire capacitance : top=0.000pF, trunk=0.303pF, leaf=0.764pF, total=1.067pF
[07/15 18:05:46     36s]     wire lengths     : top=0.000um, trunk=1868.160um, leaf=4440.280um, total=6308.440um
[07/15 18:05:46     36s]     hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
[07/15 18:05:46     36s]   Clock DAG net violations after routing clock trees: none
[07/15 18:05:46     36s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[07/15 18:05:46     36s]     Trunk : target=0.622ns count=8 avg=0.304ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:46     36s]     Leaf  : target=0.622ns count=5 avg=0.501ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:46     36s]   Clock DAG library cell distribution after routing clock trees {count}:
[07/15 18:05:46     36s]      Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:46     36s]   Clock DAG hash after routing clock trees: 16233445215467223576 144189393569072577
[07/15 18:05:46     36s]   CTS services accumulated run-time stats after routing clock trees:
[07/15 18:05:46     36s]     delay calculator: calls=9421, total_wall_time=0.409s, mean_wall_time=0.043ms
[07/15 18:05:46     36s]     legalizer: calls=1223, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:46     36s]     steiner router: calls=8394, total_wall_time=0.231s, mean_wall_time=0.028ms
[07/15 18:05:46     36s]   Primary reporting skew groups after routing clock trees:
[07/15 18:05:46     36s]     skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.020], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.052 ws=0.036) (gid=1.951 gs=0.049)
[07/15 18:05:46     36s]         min path sink: spi1_conf0_reg[26]/C
[07/15 18:05:46     36s]         max path sink: spi1_conf0_reg[23]/C
[07/15 18:05:46     36s]   Skew group summary after routing clock trees:
[07/15 18:05:46     36s]     skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.020], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.052 ws=0.036) (gid=1.951 gs=0.049)
[07/15 18:05:46     36s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.938, max=1.945, avg=1.942, sd=0.002], skew [0.008 vs 0.286], 100% {1.938, 1.945} (wid=0.037 ws=0.008) (gid=1.909 gs=0.000)
[07/15 18:05:46     36s]   CCOpt::Phase::Routing done. (took cpu=0:00:04.9 real=0:00:04.9)
[07/15 18:05:46     36s]   CCOpt::Phase::PostConditioning...
[07/15 18:05:46     36s]   Leaving CCOpt scope - Initializing placement interface...
[07/15 18:05:46     36s] OPERPROF: Starting DPlace-Init at level 1, MEM:1947.4M, EPOCH TIME: 1721081146.696272
[07/15 18:05:46     36s] Processing tracks to init pin-track alignment.
[07/15 18:05:46     36s] z: 2, totalTracks: 1
[07/15 18:05:46     36s] z: 4, totalTracks: 1
[07/15 18:05:46     36s] z: 6, totalTracks: 1
[07/15 18:05:46     36s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:46     36s] All LLGs are deleted
[07/15 18:05:46     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:46     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:46     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1947.4M, EPOCH TIME: 1721081146.697551
[07/15 18:05:46     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1947.4M, EPOCH TIME: 1721081146.697644
[07/15 18:05:46     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1947.4M, EPOCH TIME: 1721081146.697845
[07/15 18:05:46     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:46     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:46     36s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1947.4M, EPOCH TIME: 1721081146.698027
[07/15 18:05:46     36s] Max number of tech site patterns supported in site array is 256.
[07/15 18:05:46     36s] Core basic site is core_ji3v
[07/15 18:05:46     36s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1947.4M, EPOCH TIME: 1721081146.706652
[07/15 18:05:46     36s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:05:46     36s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:05:46     36s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1947.4M, EPOCH TIME: 1721081146.706880
[07/15 18:05:46     36s] Fast DP-INIT is on for default
[07/15 18:05:46     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:05:46     36s] Atter site array init, number of instance map data is 0.
[07/15 18:05:46     36s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1947.4M, EPOCH TIME: 1721081146.707292
[07/15 18:05:46     36s] 
[07/15 18:05:46     36s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:46     36s] OPERPROF:     Starting CMU at level 3, MEM:1947.4M, EPOCH TIME: 1721081146.707939
[07/15 18:05:46     36s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1947.4M, EPOCH TIME: 1721081146.708178
[07/15 18:05:46     36s] 
[07/15 18:05:46     36s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:05:46     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1947.4M, EPOCH TIME: 1721081146.708333
[07/15 18:05:46     36s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1947.4M, EPOCH TIME: 1721081146.708379
[07/15 18:05:46     36s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1963.4M, EPOCH TIME: 1721081146.708705
[07/15 18:05:46     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1963.4MB).
[07/15 18:05:46     36s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1963.4M, EPOCH TIME: 1721081146.708866
[07/15 18:05:46     36s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:46     36s]   Removing CTS place status from clock tree and sinks.
[07/15 18:05:46     36s]   Removed CTS place status from 11 clock cells (out of 14 ) and 0 clock sinks (out of 0 ).
[07/15 18:05:46     36s]   Legalizer reserving space for clock trees
[07/15 18:05:46     36s]   PostConditioning...
[07/15 18:05:46     36s]     PostConditioning active optimizations:
[07/15 18:05:46     36s]      - DRV fixing with initial upsizing, sizing and buffering
[07/15 18:05:46     36s]      - Skew fixing with sizing
[07/15 18:05:46     36s]     
[07/15 18:05:46     36s]     Currently running CTS, using active skew data
[07/15 18:05:46     36s]     Reset bufferability constraints...
[07/15 18:05:46     36s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[07/15 18:05:46     36s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:46     36s]     PostConditioning Upsizing To Fix DRVs...
[07/15 18:05:46     36s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 16233445215467223576 144189393569072577
[07/15 18:05:46     36s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[07/15 18:05:46     36s]         delay calculator: calls=9421, total_wall_time=0.409s, mean_wall_time=0.043ms
[07/15 18:05:46     36s]         legalizer: calls=1234, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:46     36s]         steiner router: calls=8394, total_wall_time=0.231s, mean_wall_time=0.028ms
[07/15 18:05:46     36s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:05:46     36s]       CCOpt-PostConditioning: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/15 18:05:46     36s]       
[07/15 18:05:46     36s]       Statistics: Fix DRVs (initial upsizing):
[07/15 18:05:46     36s]       ========================================
[07/15 18:05:46     36s]       
[07/15 18:05:46     36s]       Cell changes by Net Type:
[07/15 18:05:46     36s]       
[07/15 18:05:46     36s]       -------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/15 18:05:46     36s]       -------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]       top                0            0           0            0                    0                0
[07/15 18:05:46     36s]       trunk              0            0           0            0                    0                0
[07/15 18:05:46     36s]       leaf               0            0           0            0                    0                0
[07/15 18:05:46     36s]       -------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]       Total              0            0           0            0                    0                0
[07/15 18:05:46     36s]       -------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]       
[07/15 18:05:46     36s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/15 18:05:46     36s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/15 18:05:46     36s]       
[07/15 18:05:46     36s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[07/15 18:05:46     36s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:46     36s]         sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:46     36s]         misc counts      : r=2, pp=0
[07/15 18:05:46     36s]         cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 18:05:46     36s]         cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 18:05:46     36s]         sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:46     36s]         wire capacitance : top=0.000pF, trunk=0.303pF, leaf=0.764pF, total=1.067pF
[07/15 18:05:46     36s]         wire lengths     : top=0.000um, trunk=1868.160um, leaf=4440.280um, total=6308.440um
[07/15 18:05:46     36s]         hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
[07/15 18:05:46     36s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[07/15 18:05:46     36s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[07/15 18:05:46     36s]         Trunk : target=0.622ns count=8 avg=0.304ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:46     36s]         Leaf  : target=0.622ns count=5 avg=0.501ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:46     36s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[07/15 18:05:46     36s]          Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:46     36s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 16233445215467223576 144189393569072577
[07/15 18:05:46     36s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[07/15 18:05:46     36s]         delay calculator: calls=9421, total_wall_time=0.409s, mean_wall_time=0.043ms
[07/15 18:05:46     36s]         legalizer: calls=1234, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:46     36s]         steiner router: calls=8394, total_wall_time=0.231s, mean_wall_time=0.028ms
[07/15 18:05:46     36s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[07/15 18:05:46     36s]         skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992], skew [0.074 vs 0.286]
[07/15 18:05:46     36s]             min path sink: spi1_conf0_reg[26]/C
[07/15 18:05:46     36s]             max path sink: spi1_conf0_reg[23]/C
[07/15 18:05:46     36s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[07/15 18:05:46     36s]         skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992], skew [0.074 vs 0.286]
[07/15 18:05:46     36s]         skew_group SPI_CLK/functional_mode: insertion delay [min=1.938, max=1.945], skew [0.008 vs 0.286]
[07/15 18:05:46     36s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:46     36s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:46     36s]     Recomputing CTS skew targets...
[07/15 18:05:46     36s]     Resolving skew group constraints...
[07/15 18:05:46     36s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[07/15 18:05:46     36s]     Resolving skew group constraints done.
[07/15 18:05:46     36s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:46     36s]     PostConditioning Fixing DRVs...
[07/15 18:05:46     36s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 16233445215467223576 144189393569072577
[07/15 18:05:46     36s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[07/15 18:05:46     36s]         delay calculator: calls=9421, total_wall_time=0.409s, mean_wall_time=0.043ms
[07/15 18:05:46     36s]         legalizer: calls=1234, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:46     36s]         steiner router: calls=8394, total_wall_time=0.231s, mean_wall_time=0.028ms
[07/15 18:05:46     36s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:05:46     36s]       CCOpt-PostConditioning: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/15 18:05:46     36s]       
[07/15 18:05:46     36s]       Statistics: Fix DRVs (cell sizing):
[07/15 18:05:46     36s]       ===================================
[07/15 18:05:46     36s]       
[07/15 18:05:46     36s]       Cell changes by Net Type:
[07/15 18:05:46     36s]       
[07/15 18:05:46     36s]       -------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/15 18:05:46     36s]       -------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]       top                0            0           0            0                    0                0
[07/15 18:05:46     36s]       trunk              0            0           0            0                    0                0
[07/15 18:05:46     36s]       leaf               0            0           0            0                    0                0
[07/15 18:05:46     36s]       -------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]       Total              0            0           0            0                    0                0
[07/15 18:05:46     36s]       -------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]       
[07/15 18:05:46     36s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/15 18:05:46     36s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/15 18:05:46     36s]       
[07/15 18:05:46     36s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[07/15 18:05:46     36s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:46     36s]         sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:46     36s]         misc counts      : r=2, pp=0
[07/15 18:05:46     36s]         cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 18:05:46     36s]         cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 18:05:46     36s]         sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:46     36s]         wire capacitance : top=0.000pF, trunk=0.303pF, leaf=0.764pF, total=1.067pF
[07/15 18:05:46     36s]         wire lengths     : top=0.000um, trunk=1868.160um, leaf=4440.280um, total=6308.440um
[07/15 18:05:46     36s]         hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
[07/15 18:05:46     36s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[07/15 18:05:46     36s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[07/15 18:05:46     36s]         Trunk : target=0.622ns count=8 avg=0.304ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:46     36s]         Leaf  : target=0.622ns count=5 avg=0.501ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:46     36s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[07/15 18:05:46     36s]          Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:46     36s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 16233445215467223576 144189393569072577
[07/15 18:05:46     36s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[07/15 18:05:46     36s]         delay calculator: calls=9421, total_wall_time=0.409s, mean_wall_time=0.043ms
[07/15 18:05:46     36s]         legalizer: calls=1234, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:46     36s]         steiner router: calls=8394, total_wall_time=0.231s, mean_wall_time=0.028ms
[07/15 18:05:46     36s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[07/15 18:05:46     36s]         skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992], skew [0.074 vs 0.286]
[07/15 18:05:46     36s]             min path sink: spi1_conf0_reg[26]/C
[07/15 18:05:46     36s]             max path sink: spi1_conf0_reg[23]/C
[07/15 18:05:46     36s]       Skew group summary after 'PostConditioning Fixing DRVs':
[07/15 18:05:46     36s]         skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992], skew [0.074 vs 0.286]
[07/15 18:05:46     36s]         skew_group SPI_CLK/functional_mode: insertion delay [min=1.938, max=1.945], skew [0.008 vs 0.286]
[07/15 18:05:46     36s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:46     36s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:46     36s]     Buffering to fix DRVs...
[07/15 18:05:46     36s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[07/15 18:05:46     36s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:05:46     36s]     Inserted 0 buffers and inverters.
[07/15 18:05:46     36s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[07/15 18:05:46     36s]     CCOpt-PostConditioning: nets considered: 13, nets tested: 13, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[07/15 18:05:46     36s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[07/15 18:05:46     36s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:46     36s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:46     36s]       misc counts      : r=2, pp=0
[07/15 18:05:46     36s]       cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 18:05:46     36s]       cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 18:05:46     36s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:46     36s]       wire capacitance : top=0.000pF, trunk=0.303pF, leaf=0.764pF, total=1.067pF
[07/15 18:05:46     36s]       wire lengths     : top=0.000um, trunk=1868.160um, leaf=4440.280um, total=6308.440um
[07/15 18:05:46     36s]       hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
[07/15 18:05:46     36s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[07/15 18:05:46     36s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[07/15 18:05:46     36s]       Trunk : target=0.622ns count=8 avg=0.304ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:46     36s]       Leaf  : target=0.622ns count=5 avg=0.501ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:46     36s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[07/15 18:05:46     36s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:46     36s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 16233445215467223576 144189393569072577
[07/15 18:05:46     36s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[07/15 18:05:46     36s]       delay calculator: calls=9421, total_wall_time=0.409s, mean_wall_time=0.043ms
[07/15 18:05:46     36s]       legalizer: calls=1234, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:46     36s]       steiner router: calls=8394, total_wall_time=0.231s, mean_wall_time=0.028ms
[07/15 18:05:46     36s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[07/15 18:05:46     36s]       skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.020], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.052 ws=0.036) (gid=1.951 gs=0.049)
[07/15 18:05:46     36s]           min path sink: spi1_conf0_reg[26]/C
[07/15 18:05:46     36s]           max path sink: spi1_conf0_reg[23]/C
[07/15 18:05:46     36s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[07/15 18:05:46     36s]       skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.020], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.052 ws=0.036) (gid=1.951 gs=0.049)
[07/15 18:05:46     36s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.938, max=1.945, avg=1.942, sd=0.002], skew [0.008 vs 0.286], 100% {1.938, 1.945} (wid=0.037 ws=0.008) (gid=1.909 gs=0.000)
[07/15 18:05:46     36s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:46     36s]     
[07/15 18:05:46     36s]     Slew Diagnostics: After DRV fixing
[07/15 18:05:46     36s]     ==================================
[07/15 18:05:46     36s]     
[07/15 18:05:46     36s]     Global Causes:
[07/15 18:05:46     36s]     
[07/15 18:05:46     36s]     -----
[07/15 18:05:46     36s]     Cause
[07/15 18:05:46     36s]     -----
[07/15 18:05:46     36s]       (empty table)
[07/15 18:05:46     36s]     -----
[07/15 18:05:46     36s]     
[07/15 18:05:46     36s]     Top 5 overslews:
[07/15 18:05:46     36s]     
[07/15 18:05:46     36s]     ---------------------------------
[07/15 18:05:46     36s]     Overslew    Causes    Driving Pin
[07/15 18:05:46     36s]     ---------------------------------
[07/15 18:05:46     36s]       (empty table)
[07/15 18:05:46     36s]     ---------------------------------
[07/15 18:05:46     36s]     
[07/15 18:05:46     36s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/15 18:05:46     36s]     
[07/15 18:05:46     36s]     -------------------
[07/15 18:05:46     36s]     Cause    Occurences
[07/15 18:05:46     36s]     -------------------
[07/15 18:05:46     36s]       (empty table)
[07/15 18:05:46     36s]     -------------------
[07/15 18:05:46     36s]     
[07/15 18:05:46     36s]     Violation diagnostics counts from the 0 nodes that have violations:
[07/15 18:05:46     36s]     
[07/15 18:05:46     36s]     -------------------
[07/15 18:05:46     36s]     Cause    Occurences
[07/15 18:05:46     36s]     -------------------
[07/15 18:05:46     36s]       (empty table)
[07/15 18:05:46     36s]     -------------------
[07/15 18:05:46     36s]     
[07/15 18:05:46     36s]     PostConditioning Fixing Skew by cell sizing...
[07/15 18:05:46     36s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 16233445215467223576 144189393569072577
[07/15 18:05:46     36s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[07/15 18:05:46     36s]         delay calculator: calls=9421, total_wall_time=0.409s, mean_wall_time=0.043ms
[07/15 18:05:46     36s]         legalizer: calls=1234, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:46     36s]         steiner router: calls=8394, total_wall_time=0.231s, mean_wall_time=0.028ms
[07/15 18:05:46     36s]       Path optimization required 0 stage delay updates 
[07/15 18:05:46     36s]       Resized 0 clock insts to decrease delay.
[07/15 18:05:46     36s]       Fixing short paths with downsize only
[07/15 18:05:46     36s]       Path optimization required 0 stage delay updates 
[07/15 18:05:46     36s]       Resized 0 clock insts to increase delay.
[07/15 18:05:46     36s]       
[07/15 18:05:46     36s]       Statistics: Fix Skew (cell sizing):
[07/15 18:05:46     36s]       ===================================
[07/15 18:05:46     36s]       
[07/15 18:05:46     36s]       Cell changes by Net Type:
[07/15 18:05:46     36s]       
[07/15 18:05:46     36s]       -------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/15 18:05:46     36s]       -------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]       top                0            0           0            0                    0                0
[07/15 18:05:46     36s]       trunk              0            0           0            0                    0                0
[07/15 18:05:46     36s]       leaf               0            0           0            0                    0                0
[07/15 18:05:46     36s]       -------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]       Total              0            0           0            0                    0                0
[07/15 18:05:46     36s]       -------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]       
[07/15 18:05:46     36s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/15 18:05:46     36s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/15 18:05:46     36s]       
[07/15 18:05:46     36s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[07/15 18:05:46     36s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:46     36s]         sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:46     36s]         misc counts      : r=2, pp=0
[07/15 18:05:46     36s]         cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 18:05:46     36s]         cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 18:05:46     36s]         sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:46     36s]         wire capacitance : top=0.000pF, trunk=0.303pF, leaf=0.764pF, total=1.067pF
[07/15 18:05:46     36s]         wire lengths     : top=0.000um, trunk=1868.160um, leaf=4440.280um, total=6308.440um
[07/15 18:05:46     36s]         hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
[07/15 18:05:46     36s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[07/15 18:05:46     36s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[07/15 18:05:46     36s]         Trunk : target=0.622ns count=8 avg=0.304ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:46     36s]         Leaf  : target=0.622ns count=5 avg=0.501ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:46     36s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[07/15 18:05:46     36s]          Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:46     36s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 16233445215467223576 144189393569072577
[07/15 18:05:46     36s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[07/15 18:05:46     36s]         delay calculator: calls=9421, total_wall_time=0.409s, mean_wall_time=0.043ms
[07/15 18:05:46     36s]         legalizer: calls=1234, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:46     36s]         steiner router: calls=8394, total_wall_time=0.231s, mean_wall_time=0.028ms
[07/15 18:05:46     36s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[07/15 18:05:46     36s]         skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.020], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.052 ws=0.036) (gid=1.951 gs=0.049)
[07/15 18:05:46     36s]             min path sink: spi1_conf0_reg[26]/C
[07/15 18:05:46     36s]             max path sink: spi1_conf0_reg[23]/C
[07/15 18:05:46     36s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[07/15 18:05:46     36s]         skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.020], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.052 ws=0.036) (gid=1.951 gs=0.049)
[07/15 18:05:46     36s]         skew_group SPI_CLK/functional_mode: insertion delay [min=1.938, max=1.945, avg=1.942, sd=0.002], skew [0.008 vs 0.286], 100% {1.938, 1.945} (wid=0.037 ws=0.008) (gid=1.909 gs=0.000)
[07/15 18:05:46     36s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:05:46     36s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:46     36s]     Reconnecting optimized routes...
[07/15 18:05:46     36s]     Reset timing graph...
[07/15 18:05:46     36s] Ignoring AAE DB Resetting ...
[07/15 18:05:46     36s]     Reset timing graph done.
[07/15 18:05:46     36s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:46     36s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[07/15 18:05:46     36s]     Set dirty flag on 0 instances, 0 nets
[07/15 18:05:46     36s]   PostConditioning done.
[07/15 18:05:46     36s] Net route status summary:
[07/15 18:05:46     36s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=13, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:05:46     36s]   Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:05:46     36s]   Update timing and DAG stats after post-conditioning...
[07/15 18:05:46     36s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:46     36s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:05:46     36s] End AAE Lib Interpolated Model. (MEM=1953.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:46     36s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:46     36s]   Clock DAG stats after post-conditioning:
[07/15 18:05:46     36s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:46     36s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:46     36s]     misc counts      : r=2, pp=0
[07/15 18:05:46     36s]     cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 18:05:46     36s]     cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 18:05:46     36s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:46     36s]     wire capacitance : top=0.000pF, trunk=0.303pF, leaf=0.764pF, total=1.067pF
[07/15 18:05:46     36s]     wire lengths     : top=0.000um, trunk=1868.160um, leaf=4440.280um, total=6308.440um
[07/15 18:05:46     36s]     hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
[07/15 18:05:46     36s]   Clock DAG net violations after post-conditioning: none
[07/15 18:05:46     36s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[07/15 18:05:46     36s]     Trunk : target=0.622ns count=8 avg=0.304ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:46     36s]     Leaf  : target=0.622ns count=5 avg=0.501ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:46     36s]   Clock DAG library cell distribution after post-conditioning {count}:
[07/15 18:05:46     36s]      Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:46     36s]   Clock DAG hash after post-conditioning: 16233445215467223576 144189393569072577
[07/15 18:05:46     36s]   CTS services accumulated run-time stats after post-conditioning:
[07/15 18:05:46     36s]     delay calculator: calls=9434, total_wall_time=0.410s, mean_wall_time=0.043ms
[07/15 18:05:46     36s]     legalizer: calls=1234, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:46     36s]     steiner router: calls=8394, total_wall_time=0.231s, mean_wall_time=0.028ms
[07/15 18:05:46     36s]   Primary reporting skew groups after post-conditioning:
[07/15 18:05:46     36s]     skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.020], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.052 ws=0.036) (gid=1.951 gs=0.049)
[07/15 18:05:46     36s]         min path sink: spi1_conf0_reg[26]/C
[07/15 18:05:46     36s]         max path sink: spi1_conf0_reg[23]/C
[07/15 18:05:46     36s]   Skew group summary after post-conditioning:
[07/15 18:05:46     36s]     skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.020], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.052 ws=0.036) (gid=1.951 gs=0.049)
[07/15 18:05:46     36s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.938, max=1.945, avg=1.942, sd=0.002], skew [0.008 vs 0.286], 100% {1.938, 1.945} (wid=0.037 ws=0.008) (gid=1.909 gs=0.000)
[07/15 18:05:46     36s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:05:46     36s]   Setting CTS place status to fixed for clock tree and sinks.
[07/15 18:05:46     36s]   numClockCells = 14, numClockCellsFixed = 14, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[07/15 18:05:46     36s]   Post-balance tidy up or trial balance steps...
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   Clock DAG stats at end of CTS:
[07/15 18:05:46     36s]   ==============================
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   ---------------------------------------------------------
[07/15 18:05:46     36s]   Cell type                 Count    Area       Capacitance
[07/15 18:05:46     36s]   ---------------------------------------------------------
[07/15 18:05:46     36s]   Buffers                    11      268.442       0.117
[07/15 18:05:46     36s]   Inverters                   0        0.000       0.000
[07/15 18:05:46     36s]   Integrated Clock Gates      0        0.000       0.000
[07/15 18:05:46     36s]   Discrete Clock Gates        0        0.000       0.000
[07/15 18:05:46     36s]   Clock Logic                 0        0.000       0.000
[07/15 18:05:46     36s]   All                        11      268.442       0.117
[07/15 18:05:46     36s]   ---------------------------------------------------------
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   Clock DAG sink counts at end of CTS:
[07/15 18:05:46     36s]   ====================================
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   -------------------------
[07/15 18:05:46     36s]   Sink type           Count
[07/15 18:05:46     36s]   -------------------------
[07/15 18:05:46     36s]   Regular              368
[07/15 18:05:46     36s]   Enable Latch           0
[07/15 18:05:46     36s]   Load Capacitance       0
[07/15 18:05:46     36s]   Antenna Diode          0
[07/15 18:05:46     36s]   Node Sink              0
[07/15 18:05:46     36s]   Total                368
[07/15 18:05:46     36s]   -------------------------
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   Clock DAG wire lengths at end of CTS:
[07/15 18:05:46     36s]   =====================================
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   --------------------
[07/15 18:05:46     36s]   Type     Wire Length
[07/15 18:05:46     36s]   --------------------
[07/15 18:05:46     36s]   Top          0.000
[07/15 18:05:46     36s]   Trunk     1868.160
[07/15 18:05:46     36s]   Leaf      4440.280
[07/15 18:05:46     36s]   Total     6308.440
[07/15 18:05:46     36s]   --------------------
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   Clock DAG hp wire lengths at end of CTS:
[07/15 18:05:46     36s]   ========================================
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   -----------------------
[07/15 18:05:46     36s]   Type     hp Wire Length
[07/15 18:05:46     36s]   -----------------------
[07/15 18:05:46     36s]   Top            0.000
[07/15 18:05:46     36s]   Trunk       1354.080
[07/15 18:05:46     36s]   Leaf        1503.600
[07/15 18:05:46     36s]   Total       2857.680
[07/15 18:05:46     36s]   -----------------------
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   Clock DAG capacitances at end of CTS:
[07/15 18:05:46     36s]   =====================================
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   --------------------------------
[07/15 18:05:46     36s]   Type     Gate     Wire     Total
[07/15 18:05:46     36s]   --------------------------------
[07/15 18:05:46     36s]   Top      0.000    0.000    0.000
[07/15 18:05:46     36s]   Trunk    0.118    0.303    0.420
[07/15 18:05:46     36s]   Leaf     1.339    0.764    2.103
[07/15 18:05:46     36s]   Total    1.457    1.067    2.524
[07/15 18:05:46     36s]   --------------------------------
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   Clock DAG sink capacitances at end of CTS:
[07/15 18:05:46     36s]   ==========================================
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   -----------------------------------------------
[07/15 18:05:46     36s]   Total    Average    Std. Dev.    Min      Max
[07/15 18:05:46     36s]   -----------------------------------------------
[07/15 18:05:46     36s]   1.339     0.004       0.000      0.004    0.004
[07/15 18:05:46     36s]   -----------------------------------------------
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   Clock DAG net violations at end of CTS:
[07/15 18:05:46     36s]   =======================================
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   None
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   Clock DAG primary half-corner transition distribution at end of CTS:
[07/15 18:05:46     36s]   ====================================================================
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[07/15 18:05:46     36s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]   Trunk       0.622       8       0.304       0.186      0.054    0.568    {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}         -
[07/15 18:05:46     36s]   Leaf        0.622       5       0.501       0.032      0.461    0.533    {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}         -
[07/15 18:05:46     36s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   Clock DAG library cell distribution at end of CTS:
[07/15 18:05:46     36s]   ==================================================
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   -----------------------------------------
[07/15 18:05:46     36s]   Name        Type      Inst     Inst Area 
[07/15 18:05:46     36s]                         Count    (um^2)
[07/15 18:05:46     36s]   -----------------------------------------
[07/15 18:05:46     36s]   BUJI3VX8    buffer      4       150.528
[07/15 18:05:46     36s]   BUJI3VX6    buffer      1        30.106
[07/15 18:05:46     36s]   BUJI3VX4    buffer      1        25.088
[07/15 18:05:46     36s]   BUJI3VX1    buffer      5        62.720
[07/15 18:05:46     36s]   -----------------------------------------
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   Clock DAG hash at end of CTS: 16233445215467223576 144189393569072577
[07/15 18:05:46     36s]   CTS services accumulated run-time stats at end of CTS:
[07/15 18:05:46     36s]     delay calculator: calls=9434, total_wall_time=0.410s, mean_wall_time=0.043ms
[07/15 18:05:46     36s]     legalizer: calls=1234, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:46     36s]     steiner router: calls=8394, total_wall_time=0.231s, mean_wall_time=0.028ms
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   Primary reporting skew groups summary at end of CTS:
[07/15 18:05:46     36s]   ====================================================
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]   Half-corner               Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[07/15 18:05:46     36s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]   slow_corner:setup.late    CLK/functional_mode    1.917     1.992     0.074       0.286         0.036           0.036           1.960        0.020     100% {1.917, 1.992}
[07/15 18:05:46     36s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   Skew group summary at end of CTS:
[07/15 18:05:46     36s]   =================================
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]   Half-corner               Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[07/15 18:05:46     36s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]   slow_corner:setup.late    CLK/functional_mode        1.917     1.992     0.074       0.286         0.036           0.036           1.960        0.020     100% {1.917, 1.992}
[07/15 18:05:46     36s]   slow_corner:setup.late    SPI_CLK/functional_mode    1.938     1.945     0.008       0.286         0.008           0.008           1.942        0.002     100% {1.938, 1.945}
[07/15 18:05:46     36s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   Found a total of 0 clock tree pins with a slew violation.
[07/15 18:05:46     36s]   
[07/15 18:05:46     36s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:46     36s] Synthesizing clock trees done.
[07/15 18:05:46     36s] Tidy Up And Update Timing...
[07/15 18:05:46     36s] External - Set all clocks to propagated mode...
[07/15 18:05:46     36s] Innovus updating I/O latencies
[07/15 18:05:46     36s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:05:46     36s] #################################################################################
[07/15 18:05:46     36s] # Design Stage: PreRoute
[07/15 18:05:46     36s] # Design Name: aska_dig
[07/15 18:05:46     36s] # Design Mode: 180nm
[07/15 18:05:46     36s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:05:46     36s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:05:46     36s] # Signoff Settings: SI Off 
[07/15 18:05:46     36s] #################################################################################
[07/15 18:05:46     36s] Topological Sorting (REAL = 0:00:00.0, MEM = 1984.8M, InitMEM = 1984.8M)
[07/15 18:05:46     36s] Start delay calculation (fullDC) (1 T). (MEM=1984.82)
[07/15 18:05:46     36s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 18:05:46     36s] End AAE Lib Interpolated Model. (MEM=1996.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:47     37s] Total number of fetched objects 1263
[07/15 18:05:47     37s] Total number of fetched objects 1263
[07/15 18:05:47     37s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:47     37s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:47     37s] End delay calculation. (MEM=2012.11 CPU=0:00:00.1 REAL=0:00:01.0)
[07/15 18:05:47     37s] End delay calculation (fullDC). (MEM=2012.11 CPU=0:00:00.1 REAL=0:00:01.0)
[07/15 18:05:47     37s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2012.1M) ***
[07/15 18:05:47     37s] Setting all clocks to propagated mode.
[07/15 18:05:47     37s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/15 18:05:47     37s] Clock DAG stats after update timingGraph:
[07/15 18:05:47     37s]   cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:05:47     37s]   sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:05:47     37s]   misc counts      : r=2, pp=0
[07/15 18:05:47     37s]   cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 18:05:47     37s]   cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 18:05:47     37s]   sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:05:47     37s]   wire capacitance : top=0.000pF, trunk=0.303pF, leaf=0.764pF, total=1.067pF
[07/15 18:05:47     37s]   wire lengths     : top=0.000um, trunk=1868.160um, leaf=4440.280um, total=6308.440um
[07/15 18:05:47     37s]   hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
[07/15 18:05:47     37s] Clock DAG net violations after update timingGraph: none
[07/15 18:05:47     37s] Clock DAG primary half-corner transition distribution after update timingGraph:
[07/15 18:05:47     37s]   Trunk : target=0.622ns count=8 avg=0.304ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:47     37s]   Leaf  : target=0.622ns count=5 avg=0.501ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:05:47     37s] Clock DAG library cell distribution after update timingGraph {count}:
[07/15 18:05:47     37s]    Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:05:47     37s] Clock DAG hash after update timingGraph: 16233445215467223576 144189393569072577
[07/15 18:05:47     37s] CTS services accumulated run-time stats after update timingGraph:
[07/15 18:05:47     37s]   delay calculator: calls=9434, total_wall_time=0.410s, mean_wall_time=0.043ms
[07/15 18:05:47     37s]   legalizer: calls=1234, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:05:47     37s]   steiner router: calls=8394, total_wall_time=0.231s, mean_wall_time=0.028ms
[07/15 18:05:47     37s] Primary reporting skew groups after update timingGraph:
[07/15 18:05:47     37s]   skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.020], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.052 ws=0.036) (gid=1.951 gs=0.049)
[07/15 18:05:47     37s]       min path sink: spi1_conf0_reg[26]/C
[07/15 18:05:47     37s]       max path sink: spi1_conf0_reg[23]/C
[07/15 18:05:47     37s] Skew group summary after update timingGraph:
[07/15 18:05:47     37s]   skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.020], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.052 ws=0.036) (gid=1.951 gs=0.049)
[07/15 18:05:47     37s]   skew_group SPI_CLK/functional_mode: insertion delay [min=1.938, max=1.945, avg=1.942, sd=0.002], skew [0.008 vs 0.286], 100% {1.938, 1.945} (wid=0.037 ws=0.008) (gid=1.909 gs=0.000)
[07/15 18:05:47     37s] Logging CTS constraint violations...
[07/15 18:05:47     37s]   No violations found.
[07/15 18:05:47     37s] Logging CTS constraint violations done.
[07/15 18:05:47     37s] Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/15 18:05:47     37s] Runtime done. (took cpu=0:00:08.7 real=0:00:08.8)
[07/15 18:05:47     37s] Runtime Report Coverage % = 99.9
[07/15 18:05:47     37s] Runtime Summary
[07/15 18:05:47     37s] ===============
[07/15 18:05:47     37s] Clock Runtime:  (36%) Core CTS           3.21 (Init 0.90, Construction 0.54, Implementation 1.47, eGRPC 0.09, PostConditioning 0.07, Other 0.14)
[07/15 18:05:47     37s] Clock Runtime:  (57%) CTS services       5.02 (RefinePlace 0.13, EarlyGlobalClock 0.15, NanoRoute 4.64, ExtractRC 0.09, TimingAnalysis 0.00)
[07/15 18:05:47     37s] Clock Runtime:   (6%) Other CTS          0.56 (Init 0.07, CongRepair/EGR-DP 0.11, TimingUpdate 0.37, Other 0.00)
[07/15 18:05:47     37s] Clock Runtime: (100%) Total              8.78
[07/15 18:05:47     37s] 
[07/15 18:05:47     37s] 
[07/15 18:05:47     37s] Runtime Summary:
[07/15 18:05:47     37s] ================
[07/15 18:05:47     37s] 
[07/15 18:05:47     37s] ---------------------------------------------------------------------------------------------------------------------
[07/15 18:05:47     37s] wall  % time  children  called  name
[07/15 18:05:47     37s] ---------------------------------------------------------------------------------------------------------------------
[07/15 18:05:47     37s] 8.79  100.00    8.79      0       
[07/15 18:05:47     37s] 8.79  100.00    8.78      1     Runtime
[07/15 18:05:47     37s] 0.01    0.13    0.01      1     CCOpt::Phase::Initialization
[07/15 18:05:47     37s] 0.01    0.13    0.01      1       Check Prerequisites
[07/15 18:05:47     37s] 0.01    0.13    0.00      1         Leaving CCOpt scope - CheckPlace
[07/15 18:05:47     37s] 0.94   10.72    0.94      1     CCOpt::Phase::PreparingToBalance
[07/15 18:05:47     37s] 0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[07/15 18:05:47     37s] 0.06    0.69    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[07/15 18:05:47     37s] 0.03    0.34    0.03      1       Legalization setup
[07/15 18:05:47     37s] 0.03    0.29    0.00      2         Leaving CCOpt scope - Initializing placement interface
[07/15 18:05:47     37s] 0.00    0.02    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[07/15 18:05:47     37s] 0.85    9.67    0.00      1       Validating CTS configuration
[07/15 18:05:47     37s] 0.00    0.00    0.00      1         Checking module port directions
[07/15 18:05:47     37s] 0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:05:47     37s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[07/15 18:05:47     37s] 0.02    0.18    0.01      1     Preparing To Balance
[07/15 18:05:47     37s] 0.00    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[07/15 18:05:47     37s] 0.01    0.13    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/15 18:05:47     37s] 0.78    8.88    0.78      1     CCOpt::Phase::Construction
[07/15 18:05:47     37s] 0.41    4.67    0.41      1       Stage::Clustering
[07/15 18:05:47     37s] 0.21    2.42    0.20      1         Clustering
[07/15 18:05:47     37s] 0.00    0.02    0.00      1           Initialize for clustering
[07/15 18:05:47     37s] 0.00    0.00    0.00      1             Computing optimal clock node locations
[07/15 18:05:47     37s] 0.12    1.38    0.00      1           Bottom-up phase
[07/15 18:05:47     37s] 0.08    0.93    0.08      1           Legalizing clock trees
[07/15 18:05:47     37s] 0.06    0.65    0.00      1             Leaving CCOpt scope - ClockRefiner
[07/15 18:05:47     37s] 0.00    0.02    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[07/15 18:05:47     37s] 0.01    0.13    0.00      1             Leaving CCOpt scope - Initializing placement interface
[07/15 18:05:47     37s] 0.01    0.08    0.00      1             Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:05:47     37s] 0.20    2.24    0.19      1         CongRepair After Initial Clustering
[07/15 18:05:47     37s] 0.15    1.71    0.12      1           Leaving CCOpt scope - Early Global Route
[07/15 18:05:47     37s] 0.06    0.69    0.00      1             Early Global Route - eGR only step
[07/15 18:05:47     37s] 0.06    0.68    0.00      1             Congestion Repair
[07/15 18:05:47     37s] 0.03    0.36    0.00      1           Leaving CCOpt scope - extractRC
[07/15 18:05:47     37s] 0.01    0.07    0.00      1           Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:05:47     37s] 0.01    0.11    0.01      1       Stage::DRV Fixing
[07/15 18:05:47     37s] 0.00    0.05    0.00      1         Fixing clock tree slew time and max cap violations
[07/15 18:05:47     37s] 0.01    0.06    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[07/15 18:05:47     37s] 0.36    4.09    0.36      1       Stage::Insertion Delay Reduction
[07/15 18:05:47     37s] 0.00    0.03    0.00      1         Removing unnecessary root buffering
[07/15 18:05:47     37s] 0.00    0.03    0.00      1         Removing unconstrained drivers
[07/15 18:05:47     37s] 0.04    0.49    0.00      1         Reducing insertion delay 1
[07/15 18:05:47     37s] 0.00    0.04    0.00      1         Removing longest path buffering
[07/15 18:05:47     37s] 0.31    3.49    0.00      1         Reducing insertion delay 2
[07/15 18:05:47     37s] 1.49   16.90    1.49      1     CCOpt::Phase::Implementation
[07/15 18:05:47     37s] 0.06    0.71    0.06      1       Stage::Reducing Power
[07/15 18:05:47     37s] 0.00    0.04    0.00      1         Improving clock tree routing
[07/15 18:05:47     37s] 0.05    0.61    0.00      1         Reducing clock tree power 1
[07/15 18:05:47     37s] 0.00    0.00    0.00      2           Legalizing clock trees
[07/15 18:05:47     37s] 0.00    0.05    0.00      1         Reducing clock tree power 2
[07/15 18:05:47     37s] 0.75    8.52    0.74      1       Stage::Balancing
[07/15 18:05:47     37s] 0.63    7.20    0.63      1         Approximately balancing fragments step
[07/15 18:05:47     37s] 0.02    0.19    0.00      1           Resolve constraints - Approximately balancing fragments
[07/15 18:05:47     37s] 0.01    0.06    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[07/15 18:05:47     37s] 0.00    0.04    0.00      1           Moving gates to improve sub-tree skew
[07/15 18:05:47     37s] 0.01    0.16    0.00      1           Approximately balancing fragments bottom up
[07/15 18:05:47     37s] 0.59    6.71    0.00      1           Approximately balancing fragments, wire and cell delays
[07/15 18:05:47     37s] 0.01    0.06    0.00      1         Improving fragments clock skew
[07/15 18:05:47     37s] 0.02    0.18    0.01      1         Approximately balancing step
[07/15 18:05:47     37s] 0.01    0.10    0.00      1           Resolve constraints - Approximately balancing
[07/15 18:05:47     37s] 0.00    0.04    0.00      1           Approximately balancing, wire and cell delays
[07/15 18:05:47     37s] 0.00    0.04    0.00      1         Fixing clock tree overload
[07/15 18:05:47     37s] 0.09    0.97    0.00      1         Approximately balancing paths
[07/15 18:05:47     37s] 0.65    7.44    0.65      1       Stage::Polishing
[07/15 18:05:47     37s] 0.01    0.08    0.00      1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:05:47     37s] 0.00    0.04    0.00      1         Merging balancing drivers for power
[07/15 18:05:47     37s] 0.01    0.06    0.00      1         Improving clock skew
[07/15 18:05:47     37s] 0.41    4.61    0.40      1         Moving gates to reduce wire capacitance
[07/15 18:05:47     37s] 0.00    0.04    0.00      2           Artificially removing short and long paths
[07/15 18:05:47     37s] 0.05    0.60    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[07/15 18:05:47     37s] 0.00    0.05    0.00      1             Legalizing clock trees
[07/15 18:05:47     37s] 0.15    1.68    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[07/15 18:05:47     37s] 0.00    0.00    0.00      1             Legalizing clock trees
[07/15 18:05:47     37s] 0.05    0.51    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[07/15 18:05:47     37s] 0.00    0.05    0.00      1             Legalizing clock trees
[07/15 18:05:47     37s] 0.15    1.69    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[07/15 18:05:47     37s] 0.00    0.00    0.00      1             Legalizing clock trees
[07/15 18:05:47     37s] 0.04    0.44    0.00      1         Reducing clock tree power 3
[07/15 18:05:47     37s] 0.00    0.02    0.00      1           Artificially removing short and long paths
[07/15 18:05:47     37s] 0.00    0.01    0.00      1           Legalizing clock trees
[07/15 18:05:47     37s] 0.01    0.06    0.00      1         Improving insertion delay
[07/15 18:05:47     37s] 0.18    2.10    0.17      1         Wire Opt OverFix
[07/15 18:05:47     37s] 0.16    1.85    0.16      1           Wire Reduction extra effort
[07/15 18:05:47     37s] 0.00    0.02    0.00      1             Artificially removing short and long paths
[07/15 18:05:47     37s] 0.00    0.02    0.00      1             Global shorten wires A0
[07/15 18:05:47     37s] 0.09    1.01    0.00      2             Move For Wirelength - core
[07/15 18:05:47     37s] 0.00    0.02    0.00      1             Global shorten wires A1
[07/15 18:05:47     37s] 0.03    0.39    0.00      1             Global shorten wires B
[07/15 18:05:47     37s] 0.03    0.33    0.00      1             Move For Wirelength - branch
[07/15 18:05:47     37s] 0.01    0.08    0.01      1           Optimizing orientation
[07/15 18:05:47     37s] 0.01    0.08    0.00      1             FlipOpt
[07/15 18:05:47     37s] 0.02    0.23    0.02      1       Stage::Updating netlist
[07/15 18:05:47     37s] 0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[07/15 18:05:47     37s] 0.02    0.18    0.00      1         Leaving CCOpt scope - ClockRefiner
[07/15 18:05:47     37s] 0.23    2.63    0.22      1     CCOpt::Phase::eGRPC
[07/15 18:05:47     37s] 0.07    0.74    0.06      1       Leaving CCOpt scope - Routing Tools
[07/15 18:05:47     37s] 0.06    0.69    0.00      1         Early Global Route - eGR only step
[07/15 18:05:47     37s] 0.03    0.36    0.00      1       Leaving CCOpt scope - extractRC
[07/15 18:05:47     37s] 0.01    0.13    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/15 18:05:47     37s] 0.01    0.08    0.01      1       Reset bufferability constraints
[07/15 18:05:47     37s] 0.01    0.08    0.00      1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:05:47     37s] 0.00    0.05    0.00      1       eGRPC Moving buffers
[07/15 18:05:47     37s] 0.00    0.02    0.00      1         Violation analysis
[07/15 18:05:47     37s] 0.02    0.18    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[07/15 18:05:47     37s] 0.00    0.01    0.00      1         Artificially removing long paths
[07/15 18:05:47     37s] 0.02    0.21    0.00      1       eGRPC Fixing DRVs
[07/15 18:05:47     37s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[07/15 18:05:47     37s] 0.00    0.04    0.00      1       Violation analysis
[07/15 18:05:47     37s] 0.00    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[07/15 18:05:47     37s] 0.05    0.62    0.00      1       Leaving CCOpt scope - ClockRefiner
[07/15 18:05:47     37s] 4.86   55.29    4.85      1     CCOpt::Phase::Routing
[07/15 18:05:47     37s] 4.81   54.73    4.76      1       Leaving CCOpt scope - Routing Tools
[07/15 18:05:47     37s] 0.07    0.75    0.00      1         Early Global Route - eGR->Nr High Frequency step
[07/15 18:05:47     37s] 4.64   52.82    0.00      1         NanoRoute
[07/15 18:05:47     37s] 0.05    0.62    0.00      1         Route Remaining Unrouted Nets
[07/15 18:05:47     37s] 0.03    0.36    0.00      1       Leaving CCOpt scope - extractRC
[07/15 18:05:47     37s] 0.01    0.10    0.00      1       Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:05:47     37s] 0.07    0.78    0.06      1     CCOpt::Phase::PostConditioning
[07/15 18:05:47     37s] 0.01    0.14    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/15 18:05:47     37s] 0.00    0.00    0.00      1       Reset bufferability constraints
[07/15 18:05:47     37s] 0.01    0.06    0.00      1       PostConditioning Upsizing To Fix DRVs
[07/15 18:05:47     37s] 0.02    0.19    0.00      1       Recomputing CTS skew targets
[07/15 18:05:47     37s] 0.00    0.04    0.00      1       PostConditioning Fixing DRVs
[07/15 18:05:47     37s] 0.00    0.06    0.00      1       Buffering to fix DRVs
[07/15 18:05:47     37s] 0.01    0.06    0.00      1       PostConditioning Fixing Skew by cell sizing
[07/15 18:05:47     37s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[07/15 18:05:47     37s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[07/15 18:05:47     37s] 0.01    0.10    0.00      1       Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:05:47     37s] 0.01    0.07    0.00      1     Post-balance tidy up or trial balance steps
[07/15 18:05:47     37s] 0.38    4.30    0.37      1     Tidy Up And Update Timing
[07/15 18:05:47     37s] 0.37    4.23    0.00      1       External - Set all clocks to propagated mode
[07/15 18:05:47     37s] ---------------------------------------------------------------------------------------------------------------------
[07/15 18:05:47     37s] 
[07/15 18:05:47     37s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/15 18:05:47     37s] Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:05:47     37s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1993.0M, EPOCH TIME: 1721081147.157138
[07/15 18:05:47     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[07/15 18:05:47     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:47     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:47     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:47     37s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1890.0M, EPOCH TIME: 1721081147.160603
[07/15 18:05:47     37s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:05:47     37s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:08.7/0:00:08.8 (1.0), totSession cpu/real = 0:00:37.2/0:06:36.1 (0.1), mem = 1890.0M
[07/15 18:05:47     37s] 
[07/15 18:05:47     37s] =============================================================================================
[07/15 18:05:47     37s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.18-s099_1
[07/15 18:05:47     37s] =============================================================================================
[07/15 18:05:47     37s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:05:47     37s] ---------------------------------------------------------------------------------------------
[07/15 18:05:47     37s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:47     37s] [ IncrReplace            ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:05:47     37s] [ EarlyGlobalRoute       ]      5   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:05:47     37s] [ DetailRoute            ]      1   0:00:01.4  (  15.5 % )     0:00:01.4 /  0:00:01.4    1.0
[07/15 18:05:47     37s] [ ExtractRC              ]      3   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:05:47     37s] [ FullDelayCalc          ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:05:47     37s] [ MISC                   ]          0:00:06.9  (  78.5 % )     0:00:06.9 /  0:00:06.8    1.0
[07/15 18:05:47     37s] ---------------------------------------------------------------------------------------------
[07/15 18:05:47     37s]  CTS #1 TOTAL                       0:00:08.8  ( 100.0 % )     0:00:08.8 /  0:00:08.7    1.0
[07/15 18:05:47     37s] ---------------------------------------------------------------------------------------------
[07/15 18:05:47     37s] 
[07/15 18:05:47     37s] Synthesizing clock trees with CCOpt done.
[07/15 18:05:47     37s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/15 18:05:47     37s] Type 'man IMPSP-9025' for more detail.
[07/15 18:05:47     37s] Set place::cacheFPlanSiteMark to 0
[07/15 18:05:47     37s] All LLGs are deleted
[07/15 18:05:47     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:47     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:47     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1890.0M, EPOCH TIME: 1721081147.164201
[07/15 18:05:47     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1890.0M, EPOCH TIME: 1721081147.164267
[07/15 18:05:47     37s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:05:47     37s] 
[07/15 18:05:47     37s] *** Summary of all messages that are not suppressed in this session:
[07/15 18:05:47     37s] Severity  ID               Count  Summary                                  
[07/15 18:05:47     37s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/15 18:05:47     37s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[07/15 18:05:47     37s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[07/15 18:05:47     37s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[07/15 18:05:47     37s] *** Message Summary: 17 warning(s), 0 error(s)
[07/15 18:05:47     37s] 
[07/15 18:05:47     37s] *** ccopt_design #1 [finish] : cpu/real = 0:00:08.7/0:00:08.8 (1.0), totSession cpu/real = 0:00:37.2/0:06:36.1 (0.1), mem = 1890.0M
[07/15 18:05:47     37s] 
[07/15 18:05:47     37s] =============================================================================================
[07/15 18:05:47     37s]  Final TAT Report : ccopt_design #1                                             21.18-s099_1
[07/15 18:05:47     37s] =============================================================================================
[07/15 18:05:47     37s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:05:47     37s] ---------------------------------------------------------------------------------------------
[07/15 18:05:47     37s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:47     37s] [ IncrReplace            ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:05:47     37s] [ CTS                    ]      1   0:00:08.3  (  93.6 % )     0:00:08.8 /  0:00:08.7    1.0
[07/15 18:05:47     37s] [ EarlyGlobalRoute       ]      5   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:05:47     37s] [ ExtractRC              ]      3   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:05:47     37s] [ FullDelayCalc          ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:05:47     37s] [ MISC                   ]          0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:05:47     37s] ---------------------------------------------------------------------------------------------
[07/15 18:05:47     37s]  ccopt_design #1 TOTAL              0:00:08.8  ( 100.0 % )     0:00:08.8 /  0:00:08.7    1.0
[07/15 18:05:47     37s] ---------------------------------------------------------------------------------------------
[07/15 18:05:47     37s] 
[07/15 18:05:47     37s] #% End ccopt_design (date=07/15 18:05:47, total cpu=0:00:08.7, real=0:00:09.0, peak res=1525.0M, current mem=1474.0M)
[07/15 18:05:47     37s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
[07/15 18:05:47     37s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:05:47     37s] <CMD> optDesign -postCTS
[07/15 18:05:47     37s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1474.0M, totSessionCpu=0:00:37 **
[07/15 18:05:47     37s] *** optDesign #1 [begin] : totSession cpu/real = 0:00:37.2/0:06:36.1 (0.1), mem = 1890.0M
[07/15 18:05:47     37s] Info: 1 threads available for lower-level modules during optimization.
[07/15 18:05:47     37s] GigaOpt running with 1 threads.
[07/15 18:05:47     37s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:37.2/0:06:36.1 (0.1), mem = 1890.0M
[07/15 18:05:47     37s] **INFO: User settings:
[07/15 18:05:47     37s] setDesignMode -process                            180
[07/15 18:05:47     37s] setExtractRCMode -coupling_c_th                   3
[07/15 18:05:47     37s] setExtractRCMode -engine                          preRoute
[07/15 18:05:47     37s] setExtractRCMode -relative_c_th                   0.03
[07/15 18:05:47     37s] setExtractRCMode -total_c_th                      5
[07/15 18:05:47     37s] setUsefulSkewMode -maxAllowedDelay                1
[07/15 18:05:47     37s] setUsefulSkewMode -noBoundary                     false
[07/15 18:05:47     37s] setDelayCalMode -enable_high_fanout               true
[07/15 18:05:47     37s] setDelayCalMode -engine                           aae
[07/15 18:05:47     37s] setDelayCalMode -ignoreNetLoad                    false
[07/15 18:05:47     37s] setDelayCalMode -socv_accuracy_mode               low
[07/15 18:05:47     37s] setOptMode -activeHoldViews                       { fast_functional_mode }
[07/15 18:05:47     37s] setOptMode -activeSetupViews                      { slow_functional_mode }
[07/15 18:05:47     37s] setOptMode -autoSetupViews                        { slow_functional_mode}
[07/15 18:05:47     37s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[07/15 18:05:47     37s] setOptMode -drcMargin                             0
[07/15 18:05:47     37s] setOptMode -fixCap                                true
[07/15 18:05:47     37s] setOptMode -fixDrc                                true
[07/15 18:05:47     37s] setOptMode -fixFanoutLoad                         false
[07/15 18:05:47     37s] setOptMode -fixTran                               true
[07/15 18:05:47     37s] setOptMode -optimizeFF                            true
[07/15 18:05:47     37s] setOptMode -preserveAllSequential                 false
[07/15 18:05:47     37s] setOptMode -setupTargetSlack                      0
[07/15 18:05:47     37s] setAnalysisMode -analysisType                     bcwc
[07/15 18:05:47     37s] setAnalysisMode -checkType                        setup
[07/15 18:05:47     37s] setAnalysisMode -clkSrcPath                       true
[07/15 18:05:47     37s] setAnalysisMode -clockPropagation                 sdcControl
[07/15 18:05:47     37s] setAnalysisMode -usefulSkew                       true
[07/15 18:05:47     37s] setAnalysisMode -virtualIPO                       false
[07/15 18:05:47     37s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[07/15 18:05:47     37s] setRouteMode -earlyGlobalMaxRouteLayer            4
[07/15 18:05:47     37s] setRouteMode -earlyGlobalMinRouteLayer            2
[07/15 18:05:47     37s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[07/15 18:05:47     37s] 
[07/15 18:05:47     37s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 18:05:47     37s] Need call spDPlaceInit before registerPrioInstLoc.
[07/15 18:05:47     37s] OPERPROF: Starting DPlace-Init at level 1, MEM:1902.8M, EPOCH TIME: 1721081147.232146
[07/15 18:05:47     37s] Processing tracks to init pin-track alignment.
[07/15 18:05:47     37s] z: 2, totalTracks: 1
[07/15 18:05:47     37s] z: 4, totalTracks: 1
[07/15 18:05:47     37s] z: 6, totalTracks: 1
[07/15 18:05:47     37s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:47     37s] All LLGs are deleted
[07/15 18:05:47     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:47     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:47     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1902.8M, EPOCH TIME: 1721081147.233419
[07/15 18:05:47     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1902.8M, EPOCH TIME: 1721081147.233506
[07/15 18:05:47     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1902.8M, EPOCH TIME: 1721081147.233732
[07/15 18:05:47     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:47     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:47     37s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1902.8M, EPOCH TIME: 1721081147.233934
[07/15 18:05:47     37s] Max number of tech site patterns supported in site array is 256.
[07/15 18:05:47     37s] Core basic site is core_ji3v
[07/15 18:05:47     37s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1902.8M, EPOCH TIME: 1721081147.242763
[07/15 18:05:47     37s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:05:47     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:05:47     37s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1902.8M, EPOCH TIME: 1721081147.242964
[07/15 18:05:47     37s] Fast DP-INIT is on for default
[07/15 18:05:47     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:05:47     37s] Atter site array init, number of instance map data is 0.
[07/15 18:05:47     37s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1902.8M, EPOCH TIME: 1721081147.243373
[07/15 18:05:47     37s] 
[07/15 18:05:47     37s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:47     37s] OPERPROF:     Starting CMU at level 3, MEM:1902.8M, EPOCH TIME: 1721081147.243635
[07/15 18:05:47     37s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1902.8M, EPOCH TIME: 1721081147.243847
[07/15 18:05:47     37s] 
[07/15 18:05:47     37s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:05:47     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1902.8M, EPOCH TIME: 1721081147.244013
[07/15 18:05:47     37s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1902.8M, EPOCH TIME: 1721081147.244056
[07/15 18:05:47     37s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1918.8M, EPOCH TIME: 1721081147.244510
[07/15 18:05:47     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1918.8MB).
[07/15 18:05:47     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1918.8M, EPOCH TIME: 1721081147.244681
[07/15 18:05:47     37s] Cell 'RF4DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:05:47     37s] Cell 'RF4DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:05:47     37s] Cell 'RF8DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:05:47     37s] Cell 'RF8DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:05:47     37s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[07/15 18:05:47     37s] 	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:05:47     37s] 	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:05:47     37s] 	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:05:47     37s] 	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:05:47     37s] .
[07/15 18:05:47     37s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1918.8M, EPOCH TIME: 1721081147.244825
[07/15 18:05:47     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:05:47     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:47     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:47     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:47     37s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1918.8M, EPOCH TIME: 1721081147.246667
[07/15 18:05:47     37s] 
[07/15 18:05:47     37s] Creating Lib Analyzer ...
[07/15 18:05:47     37s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:05:47     37s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:05:47     37s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:05:47     37s] 
[07/15 18:05:47     37s] {RT max_rc 0 4 4 0}
[07/15 18:05:47     37s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:38.0 mem=1926.8M
[07/15 18:05:47     37s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:38.0 mem=1926.8M
[07/15 18:05:47     37s] Creating Lib Analyzer, finished. 
[07/15 18:05:47     37s] Effort level <high> specified for reg2reg path_group
[07/15 18:05:47     38s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1500.8M, totSessionCpu=0:00:38 **
[07/15 18:05:47     38s] *** optDesign -postCTS ***
[07/15 18:05:47     38s] DRC Margin: user margin 0.0; extra margin 0.2
[07/15 18:05:47     38s] Hold Target Slack: user slack 0
[07/15 18:05:47     38s] Setup Target Slack: user slack 0; extra slack 0.0
[07/15 18:05:47     38s] setUsefulSkewMode -ecoRoute false
[07/15 18:05:47     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1928.8M, EPOCH TIME: 1721081147.990316
[07/15 18:05:47     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:47     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:47     38s] 
[07/15 18:05:47     38s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:47     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1928.8M, EPOCH TIME: 1721081147.999734
[07/15 18:05:48     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:05:48     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:48     38s] Multi-VT timing optimization disabled based on library information.
[07/15 18:05:48     38s] 
[07/15 18:05:48     38s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:05:48     38s] Deleting Lib Analyzer.
[07/15 18:05:48     38s] 
[07/15 18:05:48     38s] TimeStamp Deleting Cell Server End ...
[07/15 18:05:48     38s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:05:48     38s] 
[07/15 18:05:48     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:05:48     38s] Summary for sequential cells identification: 
[07/15 18:05:48     38s]   Identified SBFF number: 33
[07/15 18:05:48     38s]   Identified MBFF number: 0
[07/15 18:05:48     38s]   Identified SB Latch number: 0
[07/15 18:05:48     38s]   Identified MB Latch number: 0
[07/15 18:05:48     38s]   Not identified SBFF number: 0
[07/15 18:05:48     38s]   Not identified MBFF number: 0
[07/15 18:05:48     38s]   Not identified SB Latch number: 0
[07/15 18:05:48     38s]   Not identified MB Latch number: 0
[07/15 18:05:48     38s]   Number of sequential cells which are not FFs: 43
[07/15 18:05:48     38s]  Visiting view : slow_functional_mode
[07/15 18:05:48     38s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:05:48     38s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:05:48     38s]  Visiting view : fast_functional_mode
[07/15 18:05:48     38s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:05:48     38s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:05:48     38s] TLC MultiMap info (StdDelay):
[07/15 18:05:48     38s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:05:48     38s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:05:48     38s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:05:48     38s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:05:48     38s]  Setting StdDelay to: 91ps
[07/15 18:05:48     38s] 
[07/15 18:05:48     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:05:48     38s] 
[07/15 18:05:48     38s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:05:48     38s] 
[07/15 18:05:48     38s] TimeStamp Deleting Cell Server End ...
[07/15 18:05:48     38s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1928.8M, EPOCH TIME: 1721081148.033239
[07/15 18:05:48     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:48     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:48     38s] All LLGs are deleted
[07/15 18:05:48     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:48     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:48     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1928.8M, EPOCH TIME: 1721081148.033321
[07/15 18:05:48     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1928.8M, EPOCH TIME: 1721081148.033399
[07/15 18:05:48     38s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1920.8M, EPOCH TIME: 1721081148.033790
[07/15 18:05:48     38s] Start to check current routing status for nets...
[07/15 18:05:48     38s] All nets are already routed correctly.
[07/15 18:05:48     38s] End to check current routing status for nets (mem=1920.8M)
[07/15 18:05:48     38s] 
[07/15 18:05:48     38s] Creating Lib Analyzer ...
[07/15 18:05:48     38s] 
[07/15 18:05:48     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:05:48     38s] Summary for sequential cells identification: 
[07/15 18:05:48     38s]   Identified SBFF number: 33
[07/15 18:05:48     38s]   Identified MBFF number: 0
[07/15 18:05:48     38s]   Identified SB Latch number: 0
[07/15 18:05:48     38s]   Identified MB Latch number: 0
[07/15 18:05:48     38s]   Not identified SBFF number: 0
[07/15 18:05:48     38s]   Not identified MBFF number: 0
[07/15 18:05:48     38s]   Not identified SB Latch number: 0
[07/15 18:05:48     38s]   Not identified MB Latch number: 0
[07/15 18:05:48     38s]   Number of sequential cells which are not FFs: 43
[07/15 18:05:48     38s]  Visiting view : slow_functional_mode
[07/15 18:05:48     38s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:05:48     38s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:05:48     38s]  Visiting view : fast_functional_mode
[07/15 18:05:48     38s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:05:48     38s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:05:48     38s] TLC MultiMap info (StdDelay):
[07/15 18:05:48     38s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:05:48     38s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:05:48     38s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:05:48     38s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:05:48     38s]  Setting StdDelay to: 91ps
[07/15 18:05:48     38s] 
[07/15 18:05:48     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:05:48     38s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:05:48     38s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:05:48     38s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:05:48     38s] 
[07/15 18:05:48     38s] {RT max_rc 0 4 4 0}
[07/15 18:05:48     38s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:38.6 mem=1928.8M
[07/15 18:05:48     38s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:38.6 mem=1928.8M
[07/15 18:05:48     38s] Creating Lib Analyzer, finished. 
[07/15 18:05:48     38s] ### Creating TopoMgr, started
[07/15 18:05:48     38s] ### Creating TopoMgr, finished
[07/15 18:05:48     38s] 
[07/15 18:05:48     38s] Footprint cell information for calculating maxBufDist
[07/15 18:05:48     38s] *info: There are 9 candidate Buffer cells
[07/15 18:05:48     38s] *info: There are 9 candidate Inverter cells
[07/15 18:05:48     38s] 
[07/15 18:05:48     38s] #optDebug: Start CG creation (mem=1957.4M)
[07/15 18:05:48     38s]  ...initializing CG  maxDriveDist 2849.668000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 284.966000 
[07/15 18:05:48     38s] (cpu=0:00:00.0, mem=2034.0M)
[07/15 18:05:48     38s]  ...processing cgPrt (cpu=0:00:00.0, mem=2034.0M)
[07/15 18:05:48     38s]  ...processing cgEgp (cpu=0:00:00.0, mem=2034.0M)
[07/15 18:05:48     38s]  ...processing cgPbk (cpu=0:00:00.0, mem=2034.0M)
[07/15 18:05:48     38s]  ...processing cgNrb(cpu=0:00:00.0, mem=2034.0M)
[07/15 18:05:48     38s]  ...processing cgObs (cpu=0:00:00.0, mem=2034.0M)
[07/15 18:05:48     38s]  ...processing cgCon (cpu=0:00:00.0, mem=2034.0M)
[07/15 18:05:48     38s]  ...processing cgPdm (cpu=0:00:00.0, mem=2034.0M)
[07/15 18:05:48     38s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2034.0M)
[07/15 18:05:48     38s] Compute RC Scale Done ...
[07/15 18:05:48     38s] All LLGs are deleted
[07/15 18:05:48     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:48     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:48     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2024.5M, EPOCH TIME: 1721081148.740330
[07/15 18:05:48     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2024.5M, EPOCH TIME: 1721081148.740436
[07/15 18:05:48     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2024.5M, EPOCH TIME: 1721081148.740651
[07/15 18:05:48     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:48     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:48     38s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2024.5M, EPOCH TIME: 1721081148.740857
[07/15 18:05:48     38s] Max number of tech site patterns supported in site array is 256.
[07/15 18:05:48     38s] Core basic site is core_ji3v
[07/15 18:05:48     38s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2024.5M, EPOCH TIME: 1721081148.749586
[07/15 18:05:48     38s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:05:48     38s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:05:48     38s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2024.5M, EPOCH TIME: 1721081148.749792
[07/15 18:05:48     38s] Fast DP-INIT is on for default
[07/15 18:05:48     38s] Atter site array init, number of instance map data is 0.
[07/15 18:05:48     38s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2024.5M, EPOCH TIME: 1721081148.750198
[07/15 18:05:48     38s] 
[07/15 18:05:48     38s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:48     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2024.5M, EPOCH TIME: 1721081148.750642
[07/15 18:05:48     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:05:48     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:48     38s] Starting delay calculation for Setup views
[07/15 18:05:48     38s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:05:48     38s] #################################################################################
[07/15 18:05:48     38s] # Design Stage: PreRoute
[07/15 18:05:48     38s] # Design Name: aska_dig
[07/15 18:05:48     38s] # Design Mode: 180nm
[07/15 18:05:48     38s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:05:48     38s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:05:48     38s] # Signoff Settings: SI Off 
[07/15 18:05:48     38s] #################################################################################
[07/15 18:05:48     38s] Calculate delays in BcWc mode...
[07/15 18:05:48     38s] Topological Sorting (REAL = 0:00:00.0, MEM = 2022.5M, InitMEM = 2022.5M)
[07/15 18:05:48     38s] Start delay calculation (fullDC) (1 T). (MEM=2022.47)
[07/15 18:05:48     38s] End AAE Lib Interpolated Model. (MEM=2033.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:48     39s] Total number of fetched objects 1263
[07/15 18:05:48     39s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:48     39s] End delay calculation. (MEM=2017.98 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:05:48     39s] End delay calculation (fullDC). (MEM=2017.98 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:05:48     39s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2018.0M) ***
[07/15 18:05:49     39s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:39.0 mem=2018.0M)
[07/15 18:05:49     39s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.128  |  5.781  | -0.128  |
|           TNS (ns):| -0.642  |  0.000  | -0.642  |
|    Violating Paths:|    7    |    0    |    7    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2034.0M, EPOCH TIME: 1721081149.047374
[07/15 18:05:49     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:49     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:49     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2034.0M, EPOCH TIME: 1721081149.056595
[07/15 18:05:49     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:05:49     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:49     39s] Density: 60.559%
------------------------------------------------------------------

[07/15 18:05:49     39s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1556.5M, totSessionCpu=0:00:39 **
[07/15 18:05:49     39s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:00:39.1/0:06:38.0 (0.1), mem = 1982.0M
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s] =============================================================================================
[07/15 18:05:49     39s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.18-s099_1
[07/15 18:05:49     39s] =============================================================================================
[07/15 18:05:49     39s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:05:49     39s] ---------------------------------------------------------------------------------------------
[07/15 18:05:49     39s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:49     39s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:05:49     39s] [ DrvReport              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:05:49     39s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:49     39s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  68.8 % )     0:00:01.3 /  0:00:01.3    1.0
[07/15 18:05:49     39s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:49     39s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:05:49     39s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:49     39s] [ TimingUpdate           ]      1   0:00:00.1  (   5.2 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:05:49     39s] [ FullDelayCalc          ]      1   0:00:00.2  (   9.2 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:05:49     39s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.6
[07/15 18:05:49     39s] [ MISC                   ]          0:00:00.2  (   9.2 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:05:49     39s] ---------------------------------------------------------------------------------------------
[07/15 18:05:49     39s]  InitOpt #1 TOTAL                   0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[07/15 18:05:49     39s] ---------------------------------------------------------------------------------------------
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s] ** INFO : this run is activating low effort ccoptDesign flow
[07/15 18:05:49     39s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:05:49     39s] ### Creating PhyDesignMc. totSessionCpu=0:00:39.1 mem=1982.0M
[07/15 18:05:49     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:1982.0M, EPOCH TIME: 1721081149.060099
[07/15 18:05:49     39s] Processing tracks to init pin-track alignment.
[07/15 18:05:49     39s] z: 2, totalTracks: 1
[07/15 18:05:49     39s] z: 4, totalTracks: 1
[07/15 18:05:49     39s] z: 6, totalTracks: 1
[07/15 18:05:49     39s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:49     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1982.0M, EPOCH TIME: 1721081149.061211
[07/15 18:05:49     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:49     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:05:49     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1982.0M, EPOCH TIME: 1721081149.070232
[07/15 18:05:49     39s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1982.0M, EPOCH TIME: 1721081149.070286
[07/15 18:05:49     39s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1982.0M, EPOCH TIME: 1721081149.070452
[07/15 18:05:49     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1982.0MB).
[07/15 18:05:49     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1982.0M, EPOCH TIME: 1721081149.070654
[07/15 18:05:49     39s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 18:05:49     39s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:39.1 mem=1982.0M
[07/15 18:05:49     39s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1982.0M, EPOCH TIME: 1721081149.071688
[07/15 18:05:49     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:05:49     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:49     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:49     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:49     39s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1982.0M, EPOCH TIME: 1721081149.073455
[07/15 18:05:49     39s] TotalInstCnt at PhyDesignMc Destruction: 1229
[07/15 18:05:49     39s] OPTC: m1 20.0 20.0
[07/15 18:05:49     39s] #optDebug: fT-E <X 2 0 0 1>
[07/15 18:05:49     39s] -congRepairInPostCTS false                 # bool, default=false, private
[07/15 18:05:49     39s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 182.0
[07/15 18:05:49     39s] Begin: GigaOpt Route Type Constraints Refinement
[07/15 18:05:49     39s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:39.1/0:06:38.0 (0.1), mem = 1983.0M
[07/15 18:05:49     39s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.24853.1
[07/15 18:05:49     39s] ### Creating RouteCongInterface, started
[07/15 18:05:49     39s] {MMLU 13 13 1263}
[07/15 18:05:49     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.1 mem=1983.0M
[07/15 18:05:49     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.1 mem=1983.0M
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s] #optDebug: {0, 1.000}
[07/15 18:05:49     39s] ### Creating RouteCongInterface, finished
[07/15 18:05:49     39s] Updated routing constraints on 0 nets.
[07/15 18:05:49     39s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.24853.1
[07/15 18:05:49     39s] Bottom Preferred Layer:
[07/15 18:05:49     39s] +-------------+------------+----------+
[07/15 18:05:49     39s] |    Layer    |    CLK     |   Rule   |
[07/15 18:05:49     39s] +-------------+------------+----------+
[07/15 18:05:49     39s] | MET2 (z=2)  |         13 | default  |
[07/15 18:05:49     39s] +-------------+------------+----------+
[07/15 18:05:49     39s] Via Pillar Rule:
[07/15 18:05:49     39s]     None
[07/15 18:05:49     39s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (2.6), totSession cpu/real = 0:00:39.1/0:06:38.0 (0.1), mem = 1983.0M
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s] =============================================================================================
[07/15 18:05:49     39s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.18-s099_1
[07/15 18:05:49     39s] =============================================================================================
[07/15 18:05:49     39s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:05:49     39s] ---------------------------------------------------------------------------------------------
[07/15 18:05:49     39s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  76.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:49     39s] [ MISC                   ]          0:00:00.0  (  23.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:49     39s] ---------------------------------------------------------------------------------------------
[07/15 18:05:49     39s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:49     39s] ---------------------------------------------------------------------------------------------
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s] End: GigaOpt Route Type Constraints Refinement
[07/15 18:05:49     39s] Deleting Lib Analyzer.
[07/15 18:05:49     39s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:39.1/0:06:38.0 (0.1), mem = 1984.0M
[07/15 18:05:49     39s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:05:49     39s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:05:49     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.2 mem=1984.0M
[07/15 18:05:49     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.2 mem=1984.0M
[07/15 18:05:49     39s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/15 18:05:49     39s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.24853.2
[07/15 18:05:49     39s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:05:49     39s] ### Creating PhyDesignMc. totSessionCpu=0:00:39.2 mem=1984.0M
[07/15 18:05:49     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:1984.0M, EPOCH TIME: 1721081149.145527
[07/15 18:05:49     39s] Processing tracks to init pin-track alignment.
[07/15 18:05:49     39s] z: 2, totalTracks: 1
[07/15 18:05:49     39s] z: 4, totalTracks: 1
[07/15 18:05:49     39s] z: 6, totalTracks: 1
[07/15 18:05:49     39s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:49     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1984.0M, EPOCH TIME: 1721081149.146822
[07/15 18:05:49     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:49     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:05:49     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1984.0M, EPOCH TIME: 1721081149.156115
[07/15 18:05:49     39s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1984.0M, EPOCH TIME: 1721081149.156170
[07/15 18:05:49     39s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1984.0M, EPOCH TIME: 1721081149.156310
[07/15 18:05:49     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1984.0MB).
[07/15 18:05:49     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1984.0M, EPOCH TIME: 1721081149.156514
[07/15 18:05:49     39s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 18:05:49     39s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:39.2 mem=1984.0M
[07/15 18:05:49     39s] ### Creating RouteCongInterface, started
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s] Creating Lib Analyzer ...
[07/15 18:05:49     39s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:05:49     39s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:05:49     39s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s] {RT max_rc 0 4 4 0}
[07/15 18:05:49     39s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:39.9 mem=1984.0M
[07/15 18:05:49     39s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:39.9 mem=1984.0M
[07/15 18:05:49     39s] Creating Lib Analyzer, finished. 
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s] #optDebug: {0, 1.000}
[07/15 18:05:49     39s] ### Creating RouteCongInterface, finished
[07/15 18:05:49     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.9 mem=1984.0M
[07/15 18:05:49     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.9 mem=1984.0M
[07/15 18:05:49     39s] Usable buffer cells for single buffer setup transform:
[07/15 18:05:49     39s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[07/15 18:05:49     39s] Number of usable buffer cells above: 9
[07/15 18:05:49     39s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2041.2M, EPOCH TIME: 1721081149.910985
[07/15 18:05:49     39s] Found 0 hard placement blockage before merging.
[07/15 18:05:49     39s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2041.2M, EPOCH TIME: 1721081149.911076
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s] Netlist preparation processing... 
[07/15 18:05:49     39s] Removed 0 instance
[07/15 18:05:49     39s] *info: Marking 0 isolation instances dont touch
[07/15 18:05:49     39s] *info: Marking 0 level shifter instances dont touch
[07/15 18:05:49     39s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:05:49     39s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2058.2M, EPOCH TIME: 1721081149.916051
[07/15 18:05:49     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 18:05:49     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:49     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:49     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:49     39s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2001.2M, EPOCH TIME: 1721081149.918037
[07/15 18:05:49     39s] TotalInstCnt at PhyDesignMc Destruction: 1229
[07/15 18:05:49     39s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.24853.2
[07/15 18:05:49     39s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:39.9/0:06:38.8 (0.1), mem = 2001.2M
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s] =============================================================================================
[07/15 18:05:49     39s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            21.18-s099_1
[07/15 18:05:49     39s] =============================================================================================
[07/15 18:05:49     39s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:05:49     39s] ---------------------------------------------------------------------------------------------
[07/15 18:05:49     39s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  85.2 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:05:49     39s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:49     39s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:05:49     39s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:49     39s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:05:49     39s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:49     39s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:49     39s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:49     39s] [ MISC                   ]          0:00:00.1  (  12.2 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:05:49     39s] ---------------------------------------------------------------------------------------------
[07/15 18:05:49     39s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:05:49     39s] ---------------------------------------------------------------------------------------------
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s] *** Starting optimizing excluded clock nets MEM= 2001.2M) ***
[07/15 18:05:49     39s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2001.2M) ***
[07/15 18:05:49     39s] *** Starting optimizing excluded clock nets MEM= 2001.2M) ***
[07/15 18:05:49     39s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2001.2M) ***
[07/15 18:05:49     39s] Info: Done creating the CCOpt slew target map.
[07/15 18:05:49     39s] Begin: GigaOpt high fanout net optimization
[07/15 18:05:49     39s] GigaOpt HFN: use maxLocalDensity 1.2
[07/15 18:05:49     39s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/15 18:05:49     39s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:40.0/0:06:38.8 (0.1), mem = 2001.2M
[07/15 18:05:49     39s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:05:49     39s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:05:49     39s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.24853.3
[07/15 18:05:49     39s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:05:49     39s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.0 mem=2001.2M
[07/15 18:05:49     39s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:05:49     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:2001.2M, EPOCH TIME: 1721081149.928062
[07/15 18:05:49     39s] Processing tracks to init pin-track alignment.
[07/15 18:05:49     39s] z: 2, totalTracks: 1
[07/15 18:05:49     39s] z: 4, totalTracks: 1
[07/15 18:05:49     39s] z: 6, totalTracks: 1
[07/15 18:05:49     39s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:49     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2001.2M, EPOCH TIME: 1721081149.929412
[07/15 18:05:49     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:49     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:05:49     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2001.2M, EPOCH TIME: 1721081149.938690
[07/15 18:05:49     39s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2001.2M, EPOCH TIME: 1721081149.938744
[07/15 18:05:49     39s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2001.2M, EPOCH TIME: 1721081149.938873
[07/15 18:05:49     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2001.2MB).
[07/15 18:05:49     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2001.2M, EPOCH TIME: 1721081149.939041
[07/15 18:05:49     39s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 18:05:49     39s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.0 mem=2001.2M
[07/15 18:05:49     39s] ### Creating RouteCongInterface, started
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[07/15 18:05:49     39s] 
[07/15 18:05:49     39s] #optDebug: {0, 1.000}
[07/15 18:05:49     39s] ### Creating RouteCongInterface, finished
[07/15 18:05:49     39s] ### Creating LA Mngr. totSessionCpu=0:00:40.0 mem=2001.2M
[07/15 18:05:49     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.0 mem=2001.2M
[07/15 18:05:50     40s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:05:50     40s] Total-nets :: 1263, Stn-nets :: 0, ratio :: 0 %, Total-len 54876.7, Stn-len 0
[07/15 18:05:50     40s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2039.4M, EPOCH TIME: 1721081150.031727
[07/15 18:05:50     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:05:50     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:50     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:50     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:50     40s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2001.4M, EPOCH TIME: 1721081150.033425
[07/15 18:05:50     40s] TotalInstCnt at PhyDesignMc Destruction: 1229
[07/15 18:05:50     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.24853.3
[07/15 18:05:50     40s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:00:40.0/0:06:38.9 (0.1), mem = 2001.4M
[07/15 18:05:50     40s] 
[07/15 18:05:50     40s] =============================================================================================
[07/15 18:05:50     40s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.18-s099_1
[07/15 18:05:50     40s] =============================================================================================
[07/15 18:05:50     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:05:50     40s] ---------------------------------------------------------------------------------------------
[07/15 18:05:50     40s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:50     40s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  14.0 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:05:50     40s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:50     40s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:50     40s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:50     40s] [ MISC                   ]          0:00:00.1  (  83.1 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:05:50     40s] ---------------------------------------------------------------------------------------------
[07/15 18:05:50     40s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:05:50     40s] ---------------------------------------------------------------------------------------------
[07/15 18:05:50     40s] 
[07/15 18:05:50     40s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/15 18:05:50     40s] End: GigaOpt high fanout net optimization
[07/15 18:05:50     40s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:05:50     40s] Deleting Lib Analyzer.
[07/15 18:05:50     40s] Begin: GigaOpt Global Optimization
[07/15 18:05:50     40s] *info: use new DP (enabled)
[07/15 18:05:50     40s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/15 18:05:50     40s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:05:50     40s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:05:50     40s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:40.1/0:06:39.0 (0.1), mem = 2001.4M
[07/15 18:05:50     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.24853.4
[07/15 18:05:50     40s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:05:50     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.1 mem=2001.4M
[07/15 18:05:50     40s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:05:50     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:2001.4M, EPOCH TIME: 1721081150.058272
[07/15 18:05:50     40s] Processing tracks to init pin-track alignment.
[07/15 18:05:50     40s] z: 2, totalTracks: 1
[07/15 18:05:50     40s] z: 4, totalTracks: 1
[07/15 18:05:50     40s] z: 6, totalTracks: 1
[07/15 18:05:50     40s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:50     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2001.4M, EPOCH TIME: 1721081150.059622
[07/15 18:05:50     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:50     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:50     40s] 
[07/15 18:05:50     40s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:50     40s] 
[07/15 18:05:50     40s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:05:50     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2001.4M, EPOCH TIME: 1721081150.068794
[07/15 18:05:50     40s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2001.4M, EPOCH TIME: 1721081150.068847
[07/15 18:05:50     40s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2001.4M, EPOCH TIME: 1721081150.068970
[07/15 18:05:50     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2001.4MB).
[07/15 18:05:50     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2001.4M, EPOCH TIME: 1721081150.069146
[07/15 18:05:50     40s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 18:05:50     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.1 mem=2001.4M
[07/15 18:05:50     40s] ### Creating RouteCongInterface, started
[07/15 18:05:50     40s] 
[07/15 18:05:50     40s] Creating Lib Analyzer ...
[07/15 18:05:50     40s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:05:50     40s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:05:50     40s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:05:50     40s] 
[07/15 18:05:50     40s] {RT max_rc 0 4 4 0}
[07/15 18:05:50     40s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:40.8 mem=2001.4M
[07/15 18:05:50     40s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:40.8 mem=2001.4M
[07/15 18:05:50     40s] Creating Lib Analyzer, finished. 
[07/15 18:05:50     40s] 
[07/15 18:05:50     40s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:05:50     40s] 
[07/15 18:05:50     40s] #optDebug: {0, 1.000}
[07/15 18:05:50     40s] ### Creating RouteCongInterface, finished
[07/15 18:05:50     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.8 mem=2001.4M
[07/15 18:05:50     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.8 mem=2001.4M
[07/15 18:05:50     40s] *info: 13 clock nets excluded
[07/15 18:05:50     40s] *info: 25 no-driver nets excluded.
[07/15 18:05:50     40s] *info: 13 nets with fixed/cover wires excluded.
[07/15 18:05:50     40s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2066.6M, EPOCH TIME: 1721081150.853357
[07/15 18:05:50     40s] Found 0 hard placement blockage before merging.
[07/15 18:05:50     40s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2066.6M, EPOCH TIME: 1721081150.853477
[07/15 18:05:50     40s] ** GigaOpt Global Opt WNS Slack -0.128  TNS Slack -0.642 
[07/15 18:05:50     40s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:05:50     40s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
[07/15 18:05:50     40s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:05:50     40s] |  -0.128|  -0.642|   60.56%|   0:00:00.0| 2069.6M|slow_functional_mode|  default| pulse_active                    |
[07/15 18:05:50     40s] |  -0.128|  -0.642|   60.56%|   0:00:00.0| 2107.4M|slow_functional_mode|  default| pulse_active                    |
[07/15 18:05:50     40s] |  -0.128|  -0.642|   60.56%|   0:00:00.0| 2107.4M|slow_functional_mode|  default| pulse_active                    |
[07/15 18:05:50     40s] |  -0.128|  -0.642|   60.56%|   0:00:00.0| 2107.4M|slow_functional_mode|  default| pulse_active                    |
[07/15 18:05:50     41s] |   0.000|   0.000|   60.57%|   0:00:00.0| 2107.4M|                  NA|       NA| NA                              |
[07/15 18:05:50     41s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:05:50     41s] 
[07/15 18:05:50     41s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2107.4M) ***
[07/15 18:05:50     41s] 
[07/15 18:05:50     41s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2107.4M) ***
[07/15 18:05:50     41s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:05:50     41s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/15 18:05:50     41s] Total-nets :: 1263, Stn-nets :: 0, ratio :: 0 %, Total-len 54876.7, Stn-len 0
[07/15 18:05:50     41s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2088.3M, EPOCH TIME: 1721081150.986242
[07/15 18:05:50     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 18:05:50     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:50     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:50     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:50     41s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2028.3M, EPOCH TIME: 1721081150.988709
[07/15 18:05:50     41s] TotalInstCnt at PhyDesignMc Destruction: 1229
[07/15 18:05:50     41s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.24853.4
[07/15 18:05:50     41s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:41.0/0:06:39.9 (0.1), mem = 2028.3M
[07/15 18:05:50     41s] 
[07/15 18:05:50     41s] =============================================================================================
[07/15 18:05:50     41s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.18-s099_1
[07/15 18:05:50     41s] =============================================================================================
[07/15 18:05:50     41s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:05:50     41s] ---------------------------------------------------------------------------------------------
[07/15 18:05:50     41s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:50     41s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  71.9 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:05:50     41s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:50     41s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:05:50     41s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:50     41s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:05:50     41s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:50     41s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:05:50     41s] [ TransformInit          ]      1   0:00:00.1  (  11.5 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:05:50     41s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:05:50     41s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:50     41s] [ OptEval                ]      4   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:05:50     41s] [ OptCommit              ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:50     41s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:05:50     41s] [ IncrDelayCalc          ]      6   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:05:50     41s] [ SetupOptGetWorkingSet  ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:50     41s] [ SetupOptGetActiveNode  ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:50     41s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:50     41s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:50     41s] [ MISC                   ]          0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.1    1.2
[07/15 18:05:50     41s] ---------------------------------------------------------------------------------------------
[07/15 18:05:50     41s]  GlobalOpt #1 TOTAL                 0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:05:50     41s] ---------------------------------------------------------------------------------------------
[07/15 18:05:50     41s] 
[07/15 18:05:50     41s] End: GigaOpt Global Optimization
[07/15 18:05:50     41s] *** Timing Is met
[07/15 18:05:50     41s] *** Check timing (0:00:00.0)
[07/15 18:05:50     41s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:05:50     41s] Deleting Lib Analyzer.
[07/15 18:05:50     41s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/15 18:05:50     41s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:05:50     41s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:05:50     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.0 mem=2028.3M
[07/15 18:05:50     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.0 mem=2028.3M
[07/15 18:05:50     41s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/15 18:05:50     41s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2028.3M, EPOCH TIME: 1721081150.998641
[07/15 18:05:50     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:50     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:51     41s] 
[07/15 18:05:51     41s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:51     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2028.3M, EPOCH TIME: 1721081151.008171
[07/15 18:05:51     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:05:51     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:51     41s] **INFO: Flow update: Design timing is met.
[07/15 18:05:51     41s] **INFO: Flow update: Design timing is met.
[07/15 18:05:51     41s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[07/15 18:05:51     41s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:05:51     41s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:05:51     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.1 mem=2024.3M
[07/15 18:05:51     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.1 mem=2024.3M
[07/15 18:05:51     41s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:05:51     41s] ### Creating PhyDesignMc. totSessionCpu=0:00:41.1 mem=2081.5M
[07/15 18:05:51     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:2081.5M, EPOCH TIME: 1721081151.061827
[07/15 18:05:51     41s] Processing tracks to init pin-track alignment.
[07/15 18:05:51     41s] z: 2, totalTracks: 1
[07/15 18:05:51     41s] z: 4, totalTracks: 1
[07/15 18:05:51     41s] z: 6, totalTracks: 1
[07/15 18:05:51     41s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:51     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2081.5M, EPOCH TIME: 1721081151.063064
[07/15 18:05:51     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:51     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:51     41s] 
[07/15 18:05:51     41s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:51     41s] 
[07/15 18:05:51     41s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:05:51     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2081.5M, EPOCH TIME: 1721081151.072218
[07/15 18:05:51     41s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2081.5M, EPOCH TIME: 1721081151.072270
[07/15 18:05:51     41s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2081.5M, EPOCH TIME: 1721081151.072419
[07/15 18:05:51     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2081.5MB).
[07/15 18:05:51     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2081.5M, EPOCH TIME: 1721081151.072597
[07/15 18:05:51     41s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 18:05:51     41s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:41.1 mem=2081.5M
[07/15 18:05:51     41s] Begin: Area Reclaim Optimization
[07/15 18:05:51     41s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:41.1/0:06:40.0 (0.1), mem = 2081.5M
[07/15 18:05:51     41s] 
[07/15 18:05:51     41s] Creating Lib Analyzer ...
[07/15 18:05:51     41s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:05:51     41s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:05:51     41s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:05:51     41s] 
[07/15 18:05:51     41s] {RT max_rc 0 4 4 0}
[07/15 18:05:51     41s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:41.7 mem=2087.5M
[07/15 18:05:51     41s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:41.7 mem=2087.5M
[07/15 18:05:51     41s] Creating Lib Analyzer, finished. 
[07/15 18:05:51     41s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.24853.5
[07/15 18:05:51     41s] ### Creating RouteCongInterface, started
[07/15 18:05:51     41s] 
[07/15 18:05:51     41s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[07/15 18:05:51     41s] 
[07/15 18:05:51     41s] #optDebug: {0, 1.000}
[07/15 18:05:51     41s] ### Creating RouteCongInterface, finished
[07/15 18:05:51     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.8 mem=2087.5M
[07/15 18:05:51     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.8 mem=2087.5M
[07/15 18:05:51     41s] Usable buffer cells for single buffer setup transform:
[07/15 18:05:51     41s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[07/15 18:05:51     41s] Number of usable buffer cells above: 9
[07/15 18:05:51     41s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2087.5M, EPOCH TIME: 1721081151.809988
[07/15 18:05:51     41s] Found 0 hard placement blockage before merging.
[07/15 18:05:51     41s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2087.5M, EPOCH TIME: 1721081151.810070
[07/15 18:05:51     41s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.57
[07/15 18:05:51     41s] +---------+---------+--------+--------+------------+--------+
[07/15 18:05:51     41s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 18:05:51     41s] +---------+---------+--------+--------+------------+--------+
[07/15 18:05:51     41s] |   60.57%|        -|   0.000|   0.000|   0:00:00.0| 2087.5M|
[07/15 18:05:51     41s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:05:52     42s] |   60.53%|        4|   0.000|   0.000|   0:00:01.0| 2170.8M|
[07/15 18:05:52     42s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:05:52     42s] +---------+---------+--------+--------+------------+--------+
[07/15 18:05:52     42s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.53
[07/15 18:05:52     42s] 
[07/15 18:05:52     42s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/15 18:05:52     42s] --------------------------------------------------------------
[07/15 18:05:52     42s] |                                   | Total     | Sequential |
[07/15 18:05:52     42s] --------------------------------------------------------------
[07/15 18:05:52     42s] | Num insts resized                 |       0  |       0    |
[07/15 18:05:52     42s] | Num insts undone                  |       0  |       0    |
[07/15 18:05:52     42s] | Num insts Downsized               |       0  |       0    |
[07/15 18:05:52     42s] | Num insts Samesized               |       0  |       0    |
[07/15 18:05:52     42s] | Num insts Upsized                 |       0  |       0    |
[07/15 18:05:52     42s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 18:05:52     42s] --------------------------------------------------------------
[07/15 18:05:52     42s] 
[07/15 18:05:52     42s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/15 18:05:52     42s] End: Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:01.0) **
[07/15 18:05:52     42s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:05:52     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.24853.5
[07/15 18:05:52     42s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.5/0:00:01.6 (1.0), totSession cpu/real = 0:00:42.6/0:06:41.5 (0.1), mem = 2170.8M
[07/15 18:05:52     42s] 
[07/15 18:05:52     42s] =============================================================================================
[07/15 18:05:52     42s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.18-s099_1
[07/15 18:05:52     42s] =============================================================================================
[07/15 18:05:52     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:05:52     42s] ---------------------------------------------------------------------------------------------
[07/15 18:05:52     42s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:52     42s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  42.2 % )     0:00:00.7 /  0:00:00.6    1.0
[07/15 18:05:52     42s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:52     42s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:52     42s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:52     42s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:52     42s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:05:52     42s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:05:52     42s] [ OptGetWeight           ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:52     42s] [ OptEval                ]     17   0:00:00.6  (  40.9 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:05:52     42s] [ OptCommit              ]     17   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.7
[07/15 18:05:52     42s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:05:52     42s] [ IncrDelayCalc          ]     14   0:00:00.1  (   6.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:05:52     42s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:05:52     42s] [ MISC                   ]          0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:05:52     42s] ---------------------------------------------------------------------------------------------
[07/15 18:05:52     42s]  AreaOpt #1 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.5    1.0
[07/15 18:05:52     42s] ---------------------------------------------------------------------------------------------
[07/15 18:05:52     42s] 
[07/15 18:05:52     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2151.7M, EPOCH TIME: 1721081152.631240
[07/15 18:05:52     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 18:05:52     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:52     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:52     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:52     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2064.7M, EPOCH TIME: 1721081152.634142
[07/15 18:05:52     42s] TotalInstCnt at PhyDesignMc Destruction: 1229
[07/15 18:05:52     42s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=2064.68M, totSessionCpu=0:00:43).
[07/15 18:05:52     42s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/15 18:05:52     42s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:05:52     42s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:05:52     42s] ### Creating LA Mngr. totSessionCpu=0:00:42.7 mem=2064.7M
[07/15 18:05:52     42s] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.7 mem=2064.7M
[07/15 18:05:52     42s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:05:52     42s] ### Creating PhyDesignMc. totSessionCpu=0:00:42.7 mem=2121.9M
[07/15 18:05:52     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:2121.9M, EPOCH TIME: 1721081152.641525
[07/15 18:05:52     42s] Processing tracks to init pin-track alignment.
[07/15 18:05:52     42s] z: 2, totalTracks: 1
[07/15 18:05:52     42s] z: 4, totalTracks: 1
[07/15 18:05:52     42s] z: 6, totalTracks: 1
[07/15 18:05:52     42s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:52     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2121.9M, EPOCH TIME: 1721081152.642724
[07/15 18:05:52     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:52     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:52     42s] 
[07/15 18:05:52     42s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:52     42s] 
[07/15 18:05:52     42s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:05:52     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2121.9M, EPOCH TIME: 1721081152.651833
[07/15 18:05:52     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2121.9M, EPOCH TIME: 1721081152.651885
[07/15 18:05:52     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2121.9M, EPOCH TIME: 1721081152.652010
[07/15 18:05:52     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2121.9MB).
[07/15 18:05:52     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2121.9M, EPOCH TIME: 1721081152.652181
[07/15 18:05:52     42s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 18:05:52     42s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:42.7 mem=2121.9M
[07/15 18:05:52     42s] Begin: Area Reclaim Optimization
[07/15 18:05:52     42s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:42.7/0:06:41.6 (0.1), mem = 2121.9M
[07/15 18:05:52     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.24853.6
[07/15 18:05:52     42s] ### Creating RouteCongInterface, started
[07/15 18:05:52     42s] 
[07/15 18:05:52     42s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:05:52     42s] 
[07/15 18:05:52     42s] #optDebug: {0, 1.000}
[07/15 18:05:52     42s] ### Creating RouteCongInterface, finished
[07/15 18:05:52     42s] ### Creating LA Mngr. totSessionCpu=0:00:42.7 mem=2121.9M
[07/15 18:05:52     42s] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.7 mem=2121.9M
[07/15 18:05:52     42s] Usable buffer cells for single buffer setup transform:
[07/15 18:05:52     42s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[07/15 18:05:52     42s] Number of usable buffer cells above: 9
[07/15 18:05:52     42s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2121.9M, EPOCH TIME: 1721081152.733482
[07/15 18:05:52     42s] Found 0 hard placement blockage before merging.
[07/15 18:05:52     42s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2121.9M, EPOCH TIME: 1721081152.733572
[07/15 18:05:52     42s] Reclaim Optimization WNS Slack 0.011  TNS Slack 0.000 Density 60.53
[07/15 18:05:52     42s] +---------+---------+--------+--------+------------+--------+
[07/15 18:05:52     42s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 18:05:52     42s] +---------+---------+--------+--------+------------+--------+
[07/15 18:05:52     42s] |   60.53%|        -|   0.011|   0.000|   0:00:00.0| 2121.9M|
[07/15 18:05:52     42s] |   60.53%|        0|   0.011|   0.000|   0:00:00.0| 2121.9M|
[07/15 18:05:52     42s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:05:52     42s] |   60.53%|        0|   0.011|   0.000|   0:00:00.0| 2121.9M|
[07/15 18:05:52     42s] |   60.53%|        0|   0.011|   0.000|   0:00:00.0| 2121.9M|
[07/15 18:05:52     42s] |   60.53%|        0|   0.011|   0.000|   0:00:00.0| 2121.9M|
[07/15 18:05:52     42s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:05:52     42s] #optDebug: RTR_SNLTF <10.0000 4.4800> <44.8000> 
[07/15 18:05:52     42s] |   60.53%|        0|   0.011|   0.000|   0:00:00.0| 2121.9M|
[07/15 18:05:52     42s] +---------+---------+--------+--------+------------+--------+
[07/15 18:05:52     42s] Reclaim Optimization End WNS Slack 0.011  TNS Slack 0.000 Density 60.53
[07/15 18:05:52     42s] 
[07/15 18:05:52     42s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/15 18:05:52     42s] --------------------------------------------------------------
[07/15 18:05:52     42s] |                                   | Total     | Sequential |
[07/15 18:05:52     42s] --------------------------------------------------------------
[07/15 18:05:52     42s] | Num insts resized                 |       0  |       0    |
[07/15 18:05:52     42s] | Num insts undone                  |       0  |       0    |
[07/15 18:05:52     42s] | Num insts Downsized               |       0  |       0    |
[07/15 18:05:52     42s] | Num insts Samesized               |       0  |       0    |
[07/15 18:05:52     42s] | Num insts Upsized                 |       0  |       0    |
[07/15 18:05:52     42s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 18:05:52     42s] --------------------------------------------------------------
[07/15 18:05:52     42s] 
[07/15 18:05:52     42s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/15 18:05:52     42s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[07/15 18:05:52     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2121.9M, EPOCH TIME: 1721081152.826512
[07/15 18:05:52     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 18:05:52     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:52     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:52     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:52     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2121.9M, EPOCH TIME: 1721081152.828538
[07/15 18:05:52     42s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2121.9M, EPOCH TIME: 1721081152.829283
[07/15 18:05:52     42s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2121.9M, EPOCH TIME: 1721081152.829374
[07/15 18:05:52     42s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2121.9M, EPOCH TIME: 1721081152.830522
[07/15 18:05:52     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:52     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:52     42s] 
[07/15 18:05:52     42s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:52     42s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2121.9M, EPOCH TIME: 1721081152.839671
[07/15 18:05:52     42s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2121.9M, EPOCH TIME: 1721081152.839725
[07/15 18:05:52     42s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2121.9M, EPOCH TIME: 1721081152.839850
[07/15 18:05:52     42s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2121.9M, EPOCH TIME: 1721081152.839979
[07/15 18:05:52     42s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2121.9M, EPOCH TIME: 1721081152.840051
[07/15 18:05:52     42s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2121.9M, EPOCH TIME: 1721081152.840128
[07/15 18:05:52     42s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2121.9M, EPOCH TIME: 1721081152.840165
[07/15 18:05:52     42s] TDRefine: refinePlace mode is spiral
[07/15 18:05:52     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.24853.4
[07/15 18:05:52     42s] OPERPROF: Starting RefinePlace at level 1, MEM:2121.9M, EPOCH TIME: 1721081152.840223
[07/15 18:05:52     42s] *** Starting refinePlace (0:00:42.9 mem=2121.9M) ***
[07/15 18:05:52     42s] Total net bbox length = 4.417e+04 (2.471e+04 1.946e+04) (ext = 5.090e+03)
[07/15 18:05:52     42s] 
[07/15 18:05:52     42s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:52     42s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:05:52     42s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:52     42s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:52     42s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2121.9M, EPOCH TIME: 1721081152.841495
[07/15 18:05:52     42s] Starting refinePlace ...
[07/15 18:05:52     42s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:52     42s] One DDP V2 for no tweak run.
[07/15 18:05:52     42s] 
[07/15 18:05:52     42s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:05:52     42s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fe52a368288.
[07/15 18:05:52     42s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:05:52     42s] Move report: legalization moves 8 insts, mean move: 4.48 um, max move: 7.84 um spiral
[07/15 18:05:52     42s] 	Max move on inst (FE_OFC1_n_7): (225.68, 199.36) --> (229.04, 194.88)
[07/15 18:05:52     42s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:05:52     42s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:05:52     42s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2109.0MB) @(0:00:42.9 - 0:00:42.9).
[07/15 18:05:52     42s] Move report: Detail placement moves 8 insts, mean move: 4.48 um, max move: 7.84 um 
[07/15 18:05:52     42s] 	Max move on inst (FE_OFC1_n_7): (225.68, 199.36) --> (229.04, 194.88)
[07/15 18:05:52     42s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2109.0MB
[07/15 18:05:52     42s] Statistics of distance of Instance movement in refine placement:
[07/15 18:05:52     42s]   maximum (X+Y) =         7.84 um
[07/15 18:05:52     42s]   inst (FE_OFC1_n_7) with max move: (225.68, 199.36) -> (229.04, 194.88)
[07/15 18:05:52     42s]   mean    (X+Y) =         4.48 um
[07/15 18:05:52     42s] Summary Report:
[07/15 18:05:52     42s] Instances move: 8 (out of 1218 movable)
[07/15 18:05:52     42s] Instances flipped: 0
[07/15 18:05:52     42s] Mean displacement: 4.48 um
[07/15 18:05:52     42s] Max displacement: 7.84 um (Instance: FE_OFC1_n_7) (225.68, 199.36) -> (229.04, 194.88)
[07/15 18:05:52     42s] 	Length: 6 sites, height: 1 rows, site name: core_ji3v, cell type: BUJI3VX2
[07/15 18:05:52     42s] Total instances moved : 8
[07/15 18:05:52     42s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.019, MEM:2109.0M, EPOCH TIME: 1721081152.860474
[07/15 18:05:52     42s] Total net bbox length = 4.417e+04 (2.471e+04 1.946e+04) (ext = 5.090e+03)
[07/15 18:05:52     42s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2109.0MB
[07/15 18:05:52     42s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2109.0MB) @(0:00:42.9 - 0:00:42.9).
[07/15 18:05:52     42s] *** Finished refinePlace (0:00:42.9 mem=2109.0M) ***
[07/15 18:05:52     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.24853.4
[07/15 18:05:52     42s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.021, MEM:2109.0M, EPOCH TIME: 1721081152.860895
[07/15 18:05:52     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2109.0M, EPOCH TIME: 1721081152.863845
[07/15 18:05:52     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 18:05:52     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:52     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:52     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:52     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2106.0M, EPOCH TIME: 1721081152.865909
[07/15 18:05:52     42s] *** maximum move = 7.84 um ***
[07/15 18:05:52     42s] *** Finished re-routing un-routed nets (2106.0M) ***
[07/15 18:05:52     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:2106.0M, EPOCH TIME: 1721081152.866873
[07/15 18:05:52     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2106.0M, EPOCH TIME: 1721081152.868066
[07/15 18:05:52     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:52     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:52     42s] 
[07/15 18:05:52     42s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:52     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2106.0M, EPOCH TIME: 1721081152.877111
[07/15 18:05:52     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2106.0M, EPOCH TIME: 1721081152.877165
[07/15 18:05:52     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2122.0M, EPOCH TIME: 1721081152.877574
[07/15 18:05:52     42s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2122.0M, EPOCH TIME: 1721081152.877703
[07/15 18:05:52     42s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2122.0M, EPOCH TIME: 1721081152.877777
[07/15 18:05:52     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2122.0M, EPOCH TIME: 1721081152.877853
[07/15 18:05:52     42s] 
[07/15 18:05:52     42s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2122.0M) ***
[07/15 18:05:52     42s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:05:52     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.24853.6
[07/15 18:05:52     42s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:42.9/0:06:41.8 (0.1), mem = 2122.0M
[07/15 18:05:52     42s] 
[07/15 18:05:52     42s] =============================================================================================
[07/15 18:05:52     42s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    21.18-s099_1
[07/15 18:05:52     42s] =============================================================================================
[07/15 18:05:52     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:05:52     42s] ---------------------------------------------------------------------------------------------
[07/15 18:05:52     42s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:52     42s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:52     42s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:52     42s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:52     42s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:52     42s] [ OptimizationStep       ]      1   0:00:00.0  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:05:52     42s] [ OptSingleIteration     ]      5   0:00:00.0  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:05:52     42s] [ OptGetWeight           ]     51   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:52     42s] [ OptEval                ]     51   0:00:00.1  (  26.3 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 18:05:52     42s] [ OptCommit              ]     51   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:52     42s] [ PostCommitDelayUpdate  ]     51   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:52     42s] [ RefinePlace            ]      1   0:00:00.1  (  25.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:05:52     42s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:52     42s] [ MISC                   ]          0:00:00.1  (  33.1 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:05:52     42s] ---------------------------------------------------------------------------------------------
[07/15 18:05:52     42s]  AreaOpt #2 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:05:52     42s] ---------------------------------------------------------------------------------------------
[07/15 18:05:52     42s] 
[07/15 18:05:52     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2102.9M, EPOCH TIME: 1721081152.883073
[07/15 18:05:52     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:05:52     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:52     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:52     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:52     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2064.9M, EPOCH TIME: 1721081152.885042
[07/15 18:05:52     42s] TotalInstCnt at PhyDesignMc Destruction: 1229
[07/15 18:05:52     42s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2064.89M, totSessionCpu=0:00:43).
[07/15 18:05:52     42s] postCtsLateCongRepair #1 0
[07/15 18:05:52     42s] postCtsLateCongRepair #1 0
[07/15 18:05:52     42s] postCtsLateCongRepair #1 0
[07/15 18:05:52     42s] postCtsLateCongRepair #1 0
[07/15 18:05:52     42s] Starting local wire reclaim
[07/15 18:05:52     42s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2064.9M, EPOCH TIME: 1721081152.905695
[07/15 18:05:52     42s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2064.9M, EPOCH TIME: 1721081152.905772
[07/15 18:05:52     42s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2064.9M, EPOCH TIME: 1721081152.905845
[07/15 18:05:52     42s] Processing tracks to init pin-track alignment.
[07/15 18:05:52     42s] z: 2, totalTracks: 1
[07/15 18:05:52     42s] z: 4, totalTracks: 1
[07/15 18:05:52     42s] z: 6, totalTracks: 1
[07/15 18:05:52     42s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:52     42s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2064.9M, EPOCH TIME: 1721081152.907038
[07/15 18:05:52     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:52     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:52     42s] 
[07/15 18:05:52     42s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:52     42s] 
[07/15 18:05:52     42s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:05:52     42s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.009, MEM:2064.9M, EPOCH TIME: 1721081152.916276
[07/15 18:05:52     42s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2064.9M, EPOCH TIME: 1721081152.916330
[07/15 18:05:52     42s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2064.9M, EPOCH TIME: 1721081152.916480
[07/15 18:05:52     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2064.9MB).
[07/15 18:05:52     42s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.011, MEM:2064.9M, EPOCH TIME: 1721081152.916654
[07/15 18:05:52     42s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:2064.9M, EPOCH TIME: 1721081152.916693
[07/15 18:05:52     42s] TDRefine: refinePlace mode is spiral
[07/15 18:05:52     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.24853.5
[07/15 18:05:52     42s] OPERPROF:   Starting RefinePlace at level 2, MEM:2064.9M, EPOCH TIME: 1721081152.916751
[07/15 18:05:52     42s] *** Starting refinePlace (0:00:42.9 mem=2064.9M) ***
[07/15 18:05:52     42s] Total net bbox length = 4.417e+04 (2.471e+04 1.946e+04) (ext = 5.090e+03)
[07/15 18:05:52     42s] 
[07/15 18:05:52     42s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:52     42s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:52     42s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:52     42s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2064.9M, EPOCH TIME: 1721081152.918010
[07/15 18:05:52     42s] Starting refinePlace ...
[07/15 18:05:52     42s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:52     42s] One DDP V2 for no tweak run.
[07/15 18:05:52     42s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2064.9M, EPOCH TIME: 1721081152.918454
[07/15 18:05:52     42s] OPERPROF:         Starting spMPad at level 5, MEM:2064.9M, EPOCH TIME: 1721081152.919529
[07/15 18:05:52     42s] OPERPROF:           Starting spContextMPad at level 6, MEM:2064.9M, EPOCH TIME: 1721081152.919608
[07/15 18:05:52     42s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2064.9M, EPOCH TIME: 1721081152.919651
[07/15 18:05:52     42s] MP Top (1218): mp=1.050. U=0.604.
[07/15 18:05:52     42s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:2064.9M, EPOCH TIME: 1721081152.919918
[07/15 18:05:52     42s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2064.9M, EPOCH TIME: 1721081152.920052
[07/15 18:05:52     42s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2064.9M, EPOCH TIME: 1721081152.920094
[07/15 18:05:52     42s] OPERPROF:             Starting InitSKP at level 7, MEM:2064.9M, EPOCH TIME: 1721081152.920249
[07/15 18:05:52     42s] no activity file in design. spp won't run.
[07/15 18:05:52     42s] no activity file in design. spp won't run.
[07/15 18:05:52     42s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[07/15 18:05:52     42s] OPERPROF:             Finished InitSKP at level 7, CPU:0.040, REAL:0.039, MEM:2064.9M, EPOCH TIME: 1721081152.959000
[07/15 18:05:52     42s] Timing cost in AAE based: 44.9197776845721819
[07/15 18:05:52     42s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.040, REAL:0.044, MEM:2064.9M, EPOCH TIME: 1721081152.963669
[07/15 18:05:52     42s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.040, REAL:0.044, MEM:2064.9M, EPOCH TIME: 1721081152.963779
[07/15 18:05:52     42s] SKP cleared!
[07/15 18:05:52     42s] AAE Timing clean up.
[07/15 18:05:52     42s] Tweakage: fix icg 1, fix clk 0.
[07/15 18:05:52     42s] Tweakage: density cost 1, scale 0.4.
[07/15 18:05:52     42s] Tweakage: activity cost 0, scale 1.0.
[07/15 18:05:52     42s] Tweakage: timing cost on, scale 1.0.
[07/15 18:05:52     42s] OPERPROF:         Starting CoreOperation at level 5, MEM:2064.9M, EPOCH TIME: 1721081152.964044
[07/15 18:05:52     42s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2064.9M, EPOCH TIME: 1721081152.964505
[07/15 18:05:52     42s] Tweakage swap 0 pairs.
[07/15 18:05:52     42s] Tweakage swap 0 pairs.
[07/15 18:05:52     43s] Tweakage swap 102 pairs.
[07/15 18:05:53     43s] Tweakage swap 36 pairs.
[07/15 18:05:53     43s] Tweakage swap 0 pairs.
[07/15 18:05:53     43s] Tweakage swap 0 pairs.
[07/15 18:05:53     43s] Tweakage swap 6 pairs.
[07/15 18:05:53     43s] Tweakage swap 1 pairs.
[07/15 18:05:53     43s] Tweakage swap 0 pairs.
[07/15 18:05:53     43s] Tweakage swap 0 pairs.
[07/15 18:05:53     43s] Tweakage swap 0 pairs.
[07/15 18:05:53     43s] Tweakage swap 0 pairs.
[07/15 18:05:53     43s] Tweakage swap 0 pairs.
[07/15 18:05:53     43s] Tweakage swap 0 pairs.
[07/15 18:05:53     43s] Tweakage swap 16 pairs.
[07/15 18:05:53     43s] Tweakage swap 1 pairs.
[07/15 18:05:53     43s] Tweakage swap 0 pairs.
[07/15 18:05:53     43s] Tweakage swap 0 pairs.
[07/15 18:05:53     43s] Tweakage swap 0 pairs.
[07/15 18:05:53     43s] Tweakage swap 0 pairs.
[07/15 18:05:53     43s] Tweakage move 0 insts.
[07/15 18:05:53     43s] Tweakage move 0 insts.
[07/15 18:05:53     43s] Tweakage move 82 insts.
[07/15 18:05:53     43s] Tweakage move 25 insts.
[07/15 18:05:53     43s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.160, REAL:0.155, MEM:2080.9M, EPOCH TIME: 1721081153.119781
[07/15 18:05:53     43s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.160, REAL:0.156, MEM:2080.9M, EPOCH TIME: 1721081153.119893
[07/15 18:05:53     43s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.200, REAL:0.202, MEM:2080.9M, EPOCH TIME: 1721081153.120080
[07/15 18:05:53     43s] Move report: Congestion aware Tweak moves 273 insts, mean move: 6.87 um, max move: 32.48 um 
[07/15 18:05:53     43s] 	Max move on inst (spi1_ele2_asyn_reg[18]): (113.12, 91.84) --> (85.12, 96.32)
[07/15 18:05:53     43s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.2, real=0:00:01.0, mem=2080.9mb) @(0:00:42.9 - 0:00:43.1).
[07/15 18:05:53     43s] 
[07/15 18:05:53     43s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:05:53     43s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fe52a368288.
[07/15 18:05:53     43s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:05:53     43s] Move report: legalization moves 16 insts, mean move: 4.58 um, max move: 8.96 um spiral
[07/15 18:05:53     43s] 	Max move on inst (g11843__6131): (106.96, 24.64) --> (115.92, 24.64)
[07/15 18:05:53     43s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:05:53     43s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:05:53     43s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2051.9MB) @(0:00:43.1 - 0:00:43.2).
[07/15 18:05:53     43s] Move report: Detail placement moves 265 insts, mean move: 6.99 um, max move: 32.48 um 
[07/15 18:05:53     43s] 	Max move on inst (spi1_ele2_asyn_reg[18]): (113.12, 91.84) --> (85.12, 96.32)
[07/15 18:05:53     43s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2051.9MB
[07/15 18:05:53     43s] Statistics of distance of Instance movement in refine placement:
[07/15 18:05:53     43s]   maximum (X+Y) =        32.48 um
[07/15 18:05:53     43s]   inst (spi1_ele2_asyn_reg[18]) with max move: (113.12, 91.84) -> (85.12, 96.32)
[07/15 18:05:53     43s]   mean    (X+Y) =         6.99 um
[07/15 18:05:53     43s] Summary Report:
[07/15 18:05:53     43s] Instances move: 265 (out of 1218 movable)
[07/15 18:05:53     43s] Instances flipped: 0
[07/15 18:05:53     43s] Mean displacement: 6.99 um
[07/15 18:05:53     43s] Max displacement: 32.48 um (Instance: spi1_ele2_asyn_reg[18]) (113.12, 91.84) -> (85.12, 96.32)
[07/15 18:05:53     43s] 	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
[07/15 18:05:53     43s] Total instances moved : 265
[07/15 18:05:53     43s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.220, REAL:0.229, MEM:2051.9M, EPOCH TIME: 1721081153.147335
[07/15 18:05:53     43s] Total net bbox length = 4.377e+04 (2.452e+04 1.925e+04) (ext = 5.080e+03)
[07/15 18:05:53     43s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2051.9MB
[07/15 18:05:53     43s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=2051.9MB) @(0:00:42.9 - 0:00:43.2).
[07/15 18:05:53     43s] *** Finished refinePlace (0:00:43.2 mem=2051.9M) ***
[07/15 18:05:53     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.24853.5
[07/15 18:05:53     43s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.220, REAL:0.231, MEM:2051.9M, EPOCH TIME: 1721081153.147781
[07/15 18:05:53     43s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2051.9M, EPOCH TIME: 1721081153.147831
[07/15 18:05:53     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 18:05:53     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:53     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:53     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:53     43s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.002, MEM:2048.9M, EPOCH TIME: 1721081153.150224
[07/15 18:05:53     43s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.250, REAL:0.245, MEM:2048.9M, EPOCH TIME: 1721081153.150276
[07/15 18:05:53     43s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:05:53     43s] #################################################################################
[07/15 18:05:53     43s] # Design Stage: PreRoute
[07/15 18:05:53     43s] # Design Name: aska_dig
[07/15 18:05:53     43s] # Design Mode: 180nm
[07/15 18:05:53     43s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:05:53     43s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:05:53     43s] # Signoff Settings: SI Off 
[07/15 18:05:53     43s] #################################################################################
[07/15 18:05:53     43s] Calculate delays in BcWc mode...
[07/15 18:05:53     43s] Topological Sorting (REAL = 0:00:00.0, MEM = 2029.4M, InitMEM = 2029.4M)
[07/15 18:05:53     43s] Start delay calculation (fullDC) (1 T). (MEM=2029.42)
[07/15 18:05:53     43s] End AAE Lib Interpolated Model. (MEM=2040.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:53     43s] Total number of fetched objects 1263
[07/15 18:05:53     43s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:53     43s] End delay calculation. (MEM=2088.63 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:05:53     43s] End delay calculation (fullDC). (MEM=2088.63 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:05:53     43s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2088.6M) ***
[07/15 18:05:53     43s] eGR doReRoute: optGuide
[07/15 18:05:53     43s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2088.6M, EPOCH TIME: 1721081153.512319
[07/15 18:05:53     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:53     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:53     43s] All LLGs are deleted
[07/15 18:05:53     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:53     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:53     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2088.6M, EPOCH TIME: 1721081153.512415
[07/15 18:05:53     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2088.6M, EPOCH TIME: 1721081153.512473
[07/15 18:05:53     43s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2037.6M, EPOCH TIME: 1721081153.512895
[07/15 18:05:53     43s] {MMLU 0 13 1263}
[07/15 18:05:53     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.5 mem=2037.6M
[07/15 18:05:53     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.5 mem=2037.6M
[07/15 18:05:53     43s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2037.63 MB )
[07/15 18:05:53     43s] (I)      ============================ Layers =============================
[07/15 18:05:53     43s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:53     43s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:05:53     43s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:53     43s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:05:53     43s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:05:53     43s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:05:53     43s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:05:53     43s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:05:53     43s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:05:53     43s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:05:53     43s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:05:53     43s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:05:53     43s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:05:53     43s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:05:53     43s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:05:53     43s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:53     43s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:05:53     43s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:05:53     43s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:05:53     43s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:05:53     43s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:05:53     43s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:05:53     43s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:05:53     43s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:05:53     43s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:05:53     43s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:05:53     43s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:05:53     43s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:05:53     43s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:05:53     43s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:05:53     43s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:05:53     43s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:05:53     43s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:05:53     43s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:05:53     43s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:05:53     43s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:05:53     43s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:05:53     43s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:05:53     43s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:05:53     43s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:05:53     43s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:05:53     43s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:05:53     43s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:05:53     43s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:05:53     43s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:05:53     43s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:05:53     43s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:05:53     43s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:05:53     43s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:05:53     43s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:05:53     43s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:05:53     43s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:05:53     43s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:05:53     43s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:05:53     43s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:05:53     43s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:05:53     43s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:05:53     43s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:05:53     43s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:05:53     43s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:05:53     43s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:05:53     43s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:05:53     43s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:05:53     43s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:05:53     43s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:05:53     43s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:05:53     43s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:05:53     43s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:05:53     43s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:05:53     43s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:05:53     43s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:05:53     43s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:05:53     43s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:05:53     43s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:05:53     43s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:05:53     43s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:05:53     43s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:05:53     43s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:05:53     43s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:05:53     43s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:05:53     43s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:05:53     43s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:05:53     43s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:05:53     43s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:05:53     43s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:05:53     43s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:05:53     43s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:05:53     43s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:05:53     43s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:05:53     43s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:05:53     43s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:05:53     43s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:05:53     43s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:05:53     43s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:05:53     43s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:05:53     43s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:05:53     43s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:05:53     43s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:05:53     43s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:05:53     43s] (I)      Started Import and model ( Curr Mem: 2037.63 MB )
[07/15 18:05:53     43s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:53     43s] (I)      == Non-default Options ==
[07/15 18:05:53     43s] (I)      Maximum routing layer                              : 4
[07/15 18:05:53     43s] (I)      Number of threads                                  : 1
[07/15 18:05:53     43s] (I)      Method to set GCell size                           : row
[07/15 18:05:53     43s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:05:53     43s] (I)      Use row-based GCell size
[07/15 18:05:53     43s] (I)      Use row-based GCell align
[07/15 18:05:53     43s] (I)      layer 0 area = 202000
[07/15 18:05:53     43s] (I)      layer 1 area = 202000
[07/15 18:05:53     43s] (I)      layer 2 area = 202000
[07/15 18:05:53     43s] (I)      layer 3 area = 202000
[07/15 18:05:53     43s] (I)      GCell unit size   : 4480
[07/15 18:05:53     43s] (I)      GCell multiplier  : 1
[07/15 18:05:53     43s] (I)      GCell row height  : 4480
[07/15 18:05:53     43s] (I)      Actual row height : 4480
[07/15 18:05:53     43s] (I)      GCell align ref   : 20160 20160
[07/15 18:05:53     43s] [NR-eGR] Track table information for default rule: 
[07/15 18:05:53     43s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:05:53     43s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:05:53     43s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:05:53     43s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:05:53     43s] [NR-eGR] METTP has single uniform track structure
[07/15 18:05:53     43s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:05:53     43s] (I)      ================= Default via =================
[07/15 18:05:53     43s] (I)      +---+--------------------+--------------------+
[07/15 18:05:53     43s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[07/15 18:05:53     43s] (I)      +---+--------------------+--------------------+
[07/15 18:05:53     43s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[07/15 18:05:53     43s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[07/15 18:05:53     43s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[07/15 18:05:53     43s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[07/15 18:05:53     43s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[07/15 18:05:53     43s] (I)      +---+--------------------+--------------------+
[07/15 18:05:53     43s] [NR-eGR] Read 260 PG shapes
[07/15 18:05:53     43s] [NR-eGR] Read 0 clock shapes
[07/15 18:05:53     43s] [NR-eGR] Read 0 other shapes
[07/15 18:05:53     43s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:05:53     43s] [NR-eGR] #Instance Blockages : 0
[07/15 18:05:53     43s] [NR-eGR] #PG Blockages       : 260
[07/15 18:05:53     43s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:05:53     43s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:05:53     43s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:05:53     43s] [NR-eGR] #Other Blockages    : 0
[07/15 18:05:53     43s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:05:53     43s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 895
[07/15 18:05:53     43s] [NR-eGR] Read 1263 nets ( ignored 13 )
[07/15 18:05:53     43s] (I)      early_global_route_priority property id does not exist.
[07/15 18:05:53     43s] (I)      Read Num Blocks=260  Num Prerouted Wires=895  Num CS=0
[07/15 18:05:53     43s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 605
[07/15 18:05:53     43s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 247
[07/15 18:05:53     43s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 43
[07/15 18:05:53     43s] (I)      Number of ignored nets                =     13
[07/15 18:05:53     43s] (I)      Number of connected nets              =      0
[07/15 18:05:53     43s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[07/15 18:05:53     43s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 18:05:53     43s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:05:53     43s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:05:53     43s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:05:53     43s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:05:53     43s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:05:53     43s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:05:53     43s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:05:53     43s] (I)      Ndr track 0 does not exist
[07/15 18:05:53     43s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:05:53     43s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:05:53     43s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:05:53     43s] (I)      Site width          :   560  (dbu)
[07/15 18:05:53     43s] (I)      Row height          :  4480  (dbu)
[07/15 18:05:53     43s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:05:53     43s] (I)      GCell width         :  4480  (dbu)
[07/15 18:05:53     43s] (I)      GCell height        :  4480  (dbu)
[07/15 18:05:53     43s] (I)      Grid                :    99    54     4
[07/15 18:05:53     43s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:05:53     43s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:05:53     43s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:05:53     43s] (I)      Default wire width  :   230   280   280   280
[07/15 18:05:53     43s] (I)      Default wire space  :   230   280   280   280
[07/15 18:05:53     43s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:05:53     43s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:05:53     43s] (I)      First track coord   :   280   280   280   280
[07/15 18:05:53     43s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:05:53     43s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:05:53     43s] (I)      Num of masks        :     1     1     1     1
[07/15 18:05:53     43s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:05:53     43s] (I)      --------------------------------------------------------
[07/15 18:05:53     43s] 
[07/15 18:05:53     43s] [NR-eGR] ============ Routing rule table ============
[07/15 18:05:53     43s] [NR-eGR] Rule id: 0  Nets: 1250
[07/15 18:05:53     43s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:05:53     43s] (I)                    Layer    2    3    4 
[07/15 18:05:53     43s] (I)                    Pitch  560  560  560 
[07/15 18:05:53     43s] (I)             #Used tracks    1    1    1 
[07/15 18:05:53     43s] (I)       #Fully used tracks    1    1    1 
[07/15 18:05:53     43s] [NR-eGR] ========================================
[07/15 18:05:53     43s] [NR-eGR] 
[07/15 18:05:53     43s] (I)      =============== Blocked Tracks ===============
[07/15 18:05:53     43s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:53     43s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:05:53     43s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:53     43s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:05:53     43s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:05:53     43s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:05:53     43s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:05:53     43s] (I)      +-------+---------+----------+---------------+
[07/15 18:05:53     43s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2037.63 MB )
[07/15 18:05:53     43s] (I)      Reset routing kernel
[07/15 18:05:53     43s] (I)      Started Global Routing ( Curr Mem: 2037.63 MB )
[07/15 18:05:53     43s] (I)      totalPins=4492  totalGlobalPin=4376 (97.42%)
[07/15 18:05:53     43s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:05:53     43s] [NR-eGR] Layer group 1: route 1250 net(s) in layer range [2, 4]
[07/15 18:05:53     43s] (I)      
[07/15 18:05:53     43s] (I)      ============  Phase 1a Route ============
[07/15 18:05:53     43s] (I)      Usage: 10137 = (5385 H, 4752 V) = (12.59% H, 5.96% V) = (2.412e+04um H, 2.129e+04um V)
[07/15 18:05:53     43s] (I)      
[07/15 18:05:53     43s] (I)      ============  Phase 1b Route ============
[07/15 18:05:53     43s] (I)      Usage: 10137 = (5385 H, 4752 V) = (12.59% H, 5.96% V) = (2.412e+04um H, 2.129e+04um V)
[07/15 18:05:53     43s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.541376e+04um
[07/15 18:05:53     43s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:05:53     43s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:05:53     43s] (I)      
[07/15 18:05:53     43s] (I)      ============  Phase 1c Route ============
[07/15 18:05:53     43s] (I)      Usage: 10137 = (5385 H, 4752 V) = (12.59% H, 5.96% V) = (2.412e+04um H, 2.129e+04um V)
[07/15 18:05:53     43s] (I)      
[07/15 18:05:53     43s] (I)      ============  Phase 1d Route ============
[07/15 18:05:53     43s] (I)      Usage: 10137 = (5385 H, 4752 V) = (12.59% H, 5.96% V) = (2.412e+04um H, 2.129e+04um V)
[07/15 18:05:53     43s] (I)      
[07/15 18:05:53     43s] (I)      ============  Phase 1e Route ============
[07/15 18:05:53     43s] (I)      Usage: 10137 = (5385 H, 4752 V) = (12.59% H, 5.96% V) = (2.412e+04um H, 2.129e+04um V)
[07/15 18:05:53     43s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.541376e+04um
[07/15 18:05:53     43s] (I)      
[07/15 18:05:53     43s] (I)      ============  Phase 1l Route ============
[07/15 18:05:53     43s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:05:53     43s] (I)      Layer  2:      36109      6614         5        4016       37960    ( 9.57%) 
[07/15 18:05:53     43s] (I)      Layer  3:      42336      6152         0           0       42336    ( 0.00%) 
[07/15 18:05:53     43s] (I)      Layer  4:      42135       728         0           0       41976    ( 0.00%) 
[07/15 18:05:53     43s] (I)      Total:        120580     13494         5        4016      122272    ( 3.18%) 
[07/15 18:05:53     43s] (I)      
[07/15 18:05:53     43s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:05:53     43s] [NR-eGR]                        OverCon            
[07/15 18:05:53     43s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:05:53     43s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:05:53     43s] [NR-eGR] ----------------------------------------------
[07/15 18:05:53     43s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:53     43s] [NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[07/15 18:05:53     43s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:53     43s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:05:53     43s] [NR-eGR] ----------------------------------------------
[07/15 18:05:53     43s] [NR-eGR]        Total         5( 0.03%)   ( 0.03%) 
[07/15 18:05:53     43s] [NR-eGR] 
[07/15 18:05:53     43s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2045.64 MB )
[07/15 18:05:53     43s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:05:53     43s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:05:53     43s] (I)      ============= Track Assignment ============
[07/15 18:05:53     43s] (I)      Started Track Assignment (1T) ( Curr Mem: 2045.64 MB )
[07/15 18:05:53     43s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:05:53     43s] (I)      Run Multi-thread track assignment
[07/15 18:05:53     43s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2045.64 MB )
[07/15 18:05:53     43s] (I)      Started Export ( Curr Mem: 2045.64 MB )
[07/15 18:05:53     43s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:05:53     43s] [NR-eGR] -----------------------------------
[07/15 18:05:53     43s] [NR-eGR]  MET1    (1H)             0   4804 
[07/15 18:05:53     43s] [NR-eGR]  MET2    (2V)         22907   6377 
[07/15 18:05:53     43s] [NR-eGR]  MET3    (3H)         27813    365 
[07/15 18:05:53     43s] [NR-eGR]  MET4    (4V)          3452      0 
[07/15 18:05:53     43s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:05:53     43s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:05:53     43s] [NR-eGR] -----------------------------------
[07/15 18:05:53     43s] [NR-eGR]          Total        54172  11546 
[07/15 18:05:53     43s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:53     43s] [NR-eGR] Total half perimeter of net bounding box: 43771um
[07/15 18:05:53     43s] [NR-eGR] Total length: 54172um, number of vias: 11546
[07/15 18:05:53     43s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:53     43s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/15 18:05:53     43s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:05:53     43s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2036.12 MB )
[07/15 18:05:53     43s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2030.12 MB )
[07/15 18:05:53     43s] (I)      ==================================== Runtime Summary ====================================
[07/15 18:05:53     43s] (I)       Step                                        %      Start     Finish      Real       CPU 
[07/15 18:05:53     43s] (I)      -----------------------------------------------------------------------------------------
[07/15 18:05:53     43s] (I)       Early Global Route kernel             100.00%  15.13 sec  15.20 sec  0.06 sec  0.07 sec 
[07/15 18:05:53     43s] (I)       +-Import and model                     12.52%  15.14 sec  15.15 sec  0.01 sec  0.01 sec 
[07/15 18:05:53     43s] (I)       | +-Create place DB                     3.41%  15.14 sec  15.15 sec  0.00 sec  0.01 sec 
[07/15 18:05:53     43s] (I)       | | +-Import place data                 3.26%  15.14 sec  15.15 sec  0.00 sec  0.01 sec 
[07/15 18:05:53     43s] (I)       | | | +-Read instances and placement    0.94%  15.14 sec  15.14 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | | +-Read nets                       1.99%  15.14 sec  15.15 sec  0.00 sec  0.01 sec 
[07/15 18:05:53     43s] (I)       | +-Create route DB                     6.70%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | +-Import route data (1T)            6.34%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | | +-Read blockages ( Layer 2-4 )    1.44%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | | | +-Read routing blockages        0.00%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | | | +-Read instance blockages       0.23%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | | | +-Read PG blockages             0.05%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | | | +-Read clock blockages          0.02%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | | | +-Read other blockages          0.02%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | | | +-Read halo blockages           0.01%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | | | +-Read boundary cut boxes       0.00%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | | +-Read blackboxes                 0.02%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | | +-Read prerouted                  0.73%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | | +-Read unlegalized nets           0.08%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | | +-Read nets                       0.43%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | | +-Set up via pillars              0.01%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | | +-Initialize 3D grid graph        0.02%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | | +-Model blockage capacity         1.06%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | | | +-Initialize 3D capacity        0.82%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | +-Read aux data                       0.00%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | +-Others data preparation             0.09%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | +-Create route kernel                 1.51%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       +-Global Routing                       18.40%  15.15 sec  15.16 sec  0.01 sec  0.01 sec 
[07/15 18:05:53     43s] (I)       | +-Initialization                      0.54%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | +-Net group 1                        16.55%  15.15 sec  15.16 sec  0.01 sec  0.01 sec 
[07/15 18:05:53     43s] (I)       | | +-Generate topology                 1.33%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | +-Phase 1a                          2.94%  15.15 sec  15.16 sec  0.00 sec  0.01 sec 
[07/15 18:05:53     43s] (I)       | | | +-Pattern routing (1T)            2.25%  15.15 sec  15.15 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | | +-Add via demand to 2D            0.32%  15.16 sec  15.16 sec  0.00 sec  0.01 sec 
[07/15 18:05:53     43s] (I)       | | +-Phase 1b                          0.07%  15.16 sec  15.16 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | +-Phase 1c                          0.02%  15.16 sec  15.16 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | +-Phase 1d                          0.02%  15.16 sec  15.16 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | +-Phase 1e                          0.20%  15.16 sec  15.16 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | | +-Route legalization              0.00%  15.16 sec  15.16 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | +-Phase 1l                         10.38%  15.16 sec  15.16 sec  0.01 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | | | +-Layer assignment (1T)           9.89%  15.16 sec  15.16 sec  0.01 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | +-Clean cong LA                       0.00%  15.16 sec  15.16 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       +-Export 3D cong map                    0.69%  15.16 sec  15.16 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | +-Export 2D cong map                  0.13%  15.16 sec  15.16 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       +-Extract Global 3D Wires               0.22%  15.16 sec  15.16 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       +-Track Assignment (1T)                12.62%  15.17 sec  15.17 sec  0.01 sec  0.01 sec 
[07/15 18:05:53     43s] (I)       | +-Initialization                      0.07%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | +-Track Assignment Kernel            11.97%  15.17 sec  15.17 sec  0.01 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | +-Free Memory                         0.00%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       +-Export                               31.95%  15.17 sec  15.19 sec  0.02 sec  0.02 sec 
[07/15 18:05:53     43s] (I)       | +-Export DB wires                     4.62%  15.17 sec  15.18 sec  0.00 sec  0.01 sec 
[07/15 18:05:53     43s] (I)       | | +-Export all nets                   3.46%  15.17 sec  15.18 sec  0.00 sec  0.01 sec 
[07/15 18:05:53     43s] (I)       | | +-Set wire vias                     0.69%  15.18 sec  15.18 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | +-Report wirelength                   2.29%  15.18 sec  15.18 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | +-Update net boxes                    1.73%  15.18 sec  15.18 sec  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)       | +-Update timing                      22.66%  15.18 sec  15.19 sec  0.01 sec  0.01 sec 
[07/15 18:05:53     43s] (I)       +-Postprocess design                    1.80%  15.19 sec  15.20 sec  0.00 sec  0.01 sec 
[07/15 18:05:53     43s] (I)      ==================== Summary by functions =====================
[07/15 18:05:53     43s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:05:53     43s] (I)      ---------------------------------------------------------------
[07/15 18:05:53     43s] (I)        0  Early Global Route kernel     100.00%  0.06 sec  0.07 sec 
[07/15 18:05:53     43s] (I)        1  Export                         31.95%  0.02 sec  0.02 sec 
[07/15 18:05:53     43s] (I)        1  Global Routing                 18.40%  0.01 sec  0.01 sec 
[07/15 18:05:53     43s] (I)        1  Track Assignment (1T)          12.62%  0.01 sec  0.01 sec 
[07/15 18:05:53     43s] (I)        1  Import and model               12.52%  0.01 sec  0.01 sec 
[07/15 18:05:53     43s] (I)        1  Postprocess design              1.80%  0.00 sec  0.01 sec 
[07/15 18:05:53     43s] (I)        1  Export 3D cong map              0.69%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        1  Extract Global 3D Wires         0.22%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        2  Update timing                  22.66%  0.01 sec  0.01 sec 
[07/15 18:05:53     43s] (I)        2  Net group 1                    16.55%  0.01 sec  0.01 sec 
[07/15 18:05:53     43s] (I)        2  Track Assignment Kernel        11.97%  0.01 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        2  Create route DB                 6.70%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        2  Export DB wires                 4.62%  0.00 sec  0.01 sec 
[07/15 18:05:53     43s] (I)        2  Create place DB                 3.41%  0.00 sec  0.01 sec 
[07/15 18:05:53     43s] (I)        2  Report wirelength               2.29%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        2  Update net boxes                1.73%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        2  Create route kernel             1.51%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        2  Initialization                  0.61%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        2  Export 2D cong map              0.13%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        2  Others data preparation         0.09%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        3  Phase 1l                       10.38%  0.01 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        3  Import route data (1T)          6.34%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        3  Export all nets                 3.46%  0.00 sec  0.01 sec 
[07/15 18:05:53     43s] (I)        3  Import place data               3.26%  0.00 sec  0.01 sec 
[07/15 18:05:53     43s] (I)        3  Phase 1a                        2.94%  0.00 sec  0.01 sec 
[07/15 18:05:53     43s] (I)        3  Generate topology               1.33%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        3  Set wire vias                   0.69%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        3  Phase 1e                        0.20%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        3  Phase 1b                        0.07%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        3  Phase 1c                        0.02%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        3  Phase 1d                        0.02%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        4  Layer assignment (1T)           9.89%  0.01 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        4  Read nets                       2.43%  0.00 sec  0.01 sec 
[07/15 18:05:53     43s] (I)        4  Pattern routing (1T)            2.25%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        4  Read blockages ( Layer 2-4 )    1.44%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        4  Model blockage capacity         1.06%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        4  Read instances and placement    0.94%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        4  Read prerouted                  0.73%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        4  Add via demand to 2D            0.32%  0.00 sec  0.01 sec 
[07/15 18:05:53     43s] (I)        4  Read unlegalized nets           0.08%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        4  Initialize 3D grid graph        0.02%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        5  Initialize 3D capacity          0.82%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        5  Read instance blockages         0.23%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        5  Read PG blockages               0.05%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        5  Read other blockages            0.02%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        5  Read clock blockages            0.02%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[07/15 18:05:53     43s] Extraction called for design 'aska_dig' of instances=1229 and nets=1290 using extraction engine 'preRoute' .
[07/15 18:05:53     43s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:05:53     43s] RC Extraction called in multi-corner(2) mode.
[07/15 18:05:53     43s] RCMode: PreRoute
[07/15 18:05:53     43s]       RC Corner Indexes            0       1   
[07/15 18:05:53     43s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:05:53     43s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:05:53     43s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:05:53     43s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:05:53     43s] Shrink Factor                : 1.00000
[07/15 18:05:53     43s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:05:53     43s] Using capacitance table file ...
[07/15 18:05:53     43s] 
[07/15 18:05:53     43s] Trim Metal Layers:
[07/15 18:05:53     43s] LayerId::1 widthSet size::4
[07/15 18:05:53     43s] LayerId::2 widthSet size::4
[07/15 18:05:53     43s] LayerId::3 widthSet size::4
[07/15 18:05:53     43s] LayerId::4 widthSet size::4
[07/15 18:05:53     43s] LayerId::5 widthSet size::4
[07/15 18:05:53     43s] LayerId::6 widthSet size::2
[07/15 18:05:53     43s] Updating RC grid for preRoute extraction ...
[07/15 18:05:53     43s] eee: pegSigSF::1.070000
[07/15 18:05:53     43s] Initializing multi-corner capacitance tables ... 
[07/15 18:05:53     43s] Initializing multi-corner resistance tables ...
[07/15 18:05:53     43s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:05:53     43s] eee: l::2 avDens::0.126820 usedTrk::568.152389 availTrk::4480.000000 sigTrk::568.152389
[07/15 18:05:53     43s] eee: l::3 avDens::0.165293 usedTrk::621.500001 availTrk::3760.000000 sigTrk::621.500001
[07/15 18:05:53     43s] eee: l::4 avDens::0.023809 usedTrk::79.997098 availTrk::3360.000000 sigTrk::79.997098
[07/15 18:05:53     43s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:05:53     43s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:05:53     43s] {RT max_rc 0 4 4 0}
[07/15 18:05:53     43s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.046291 aWlH=0.000000 lMod=0 pMax=0.824900 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:05:53     43s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2030.121M)
[07/15 18:05:53     43s] Compute RC Scale Done ...
[07/15 18:05:53     43s] OPERPROF: Starting HotSpotCal at level 1, MEM:2049.2M, EPOCH TIME: 1721081153.635196
[07/15 18:05:53     43s] [hotspot] +------------+---------------+---------------+
[07/15 18:05:53     43s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:05:53     43s] [hotspot] +------------+---------------+---------------+
[07/15 18:05:53     43s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:05:53     43s] [hotspot] +------------+---------------+---------------+
[07/15 18:05:53     43s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:05:53     43s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:05:53     43s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2065.2M, EPOCH TIME: 1721081153.635815
[07/15 18:05:53     43s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[07/15 18:05:53     43s] Begin: GigaOpt Route Type Constraints Refinement
[07/15 18:05:53     43s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:43.6/0:06:42.5 (0.1), mem = 2065.2M
[07/15 18:05:53     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.24853.7
[07/15 18:05:53     43s] ### Creating RouteCongInterface, started
[07/15 18:05:53     43s] 
[07/15 18:05:53     43s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:05:53     43s] 
[07/15 18:05:53     43s] #optDebug: {0, 1.000}
[07/15 18:05:53     43s] ### Creating RouteCongInterface, finished
[07/15 18:05:53     43s] Updated routing constraints on 0 nets.
[07/15 18:05:53     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.24853.7
[07/15 18:05:53     43s] Bottom Preferred Layer:
[07/15 18:05:53     43s] +-------------+------------+----------+
[07/15 18:05:53     43s] |    Layer    |    CLK     |   Rule   |
[07/15 18:05:53     43s] +-------------+------------+----------+
[07/15 18:05:53     43s] | MET2 (z=2)  |         13 | default  |
[07/15 18:05:53     43s] +-------------+------------+----------+
[07/15 18:05:53     43s] Via Pillar Rule:
[07/15 18:05:53     43s]     None
[07/15 18:05:53     43s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (3.0), totSession cpu/real = 0:00:43.7/0:06:42.5 (0.1), mem = 2065.2M
[07/15 18:05:53     43s] 
[07/15 18:05:53     43s] =============================================================================================
[07/15 18:05:53     43s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.18-s099_1
[07/15 18:05:53     43s] =============================================================================================
[07/15 18:05:53     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:05:53     43s] ---------------------------------------------------------------------------------------------
[07/15 18:05:53     43s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  76.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:53     43s] [ MISC                   ]          0:00:00.0  (  23.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:53     43s] ---------------------------------------------------------------------------------------------
[07/15 18:05:53     43s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:53     43s] ---------------------------------------------------------------------------------------------
[07/15 18:05:53     43s] 
[07/15 18:05:53     43s] End: GigaOpt Route Type Constraints Refinement
[07/15 18:05:53     43s] skip EGR on cluster skew clock nets.
[07/15 18:05:53     43s] OPTC: user 20.0
[07/15 18:05:53     43s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:05:53     43s] #################################################################################
[07/15 18:05:53     43s] # Design Stage: PreRoute
[07/15 18:05:53     43s] # Design Name: aska_dig
[07/15 18:05:53     43s] # Design Mode: 180nm
[07/15 18:05:53     43s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:05:53     43s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:05:53     43s] # Signoff Settings: SI Off 
[07/15 18:05:53     43s] #################################################################################
[07/15 18:05:53     43s] Calculate delays in BcWc mode...
[07/15 18:05:53     43s] Topological Sorting (REAL = 0:00:00.0, MEM = 2063.2M, InitMEM = 2063.2M)
[07/15 18:05:53     43s] Start delay calculation (fullDC) (1 T). (MEM=2063.2)
[07/15 18:05:53     43s] End AAE Lib Interpolated Model. (MEM=2074.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:53     43s] Total number of fetched objects 1263
[07/15 18:05:53     43s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:53     43s] End delay calculation. (MEM=2088.87 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:05:53     43s] End delay calculation (fullDC). (MEM=2088.87 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:05:53     43s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2088.9M) ***
[07/15 18:05:53     43s] Begin: GigaOpt postEco DRV Optimization
[07/15 18:05:53     43s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[07/15 18:05:53     43s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:44.0/0:06:42.9 (0.1), mem = 2088.9M
[07/15 18:05:53     43s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:05:53     43s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:05:53     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.24853.8
[07/15 18:05:53     43s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:05:53     43s] ### Creating PhyDesignMc. totSessionCpu=0:00:44.0 mem=2088.9M
[07/15 18:05:53     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:2088.9M, EPOCH TIME: 1721081153.967287
[07/15 18:05:53     43s] Processing tracks to init pin-track alignment.
[07/15 18:05:53     43s] z: 2, totalTracks: 1
[07/15 18:05:53     43s] z: 4, totalTracks: 1
[07/15 18:05:53     43s] z: 6, totalTracks: 1
[07/15 18:05:53     43s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:53     43s] All LLGs are deleted
[07/15 18:05:53     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:53     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:53     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2088.9M, EPOCH TIME: 1721081153.968528
[07/15 18:05:53     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:2088.9M, EPOCH TIME: 1721081153.968606
[07/15 18:05:53     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2088.9M, EPOCH TIME: 1721081153.968804
[07/15 18:05:53     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:53     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:53     43s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2088.9M, EPOCH TIME: 1721081153.968992
[07/15 18:05:53     43s] Max number of tech site patterns supported in site array is 256.
[07/15 18:05:53     43s] Core basic site is core_ji3v
[07/15 18:05:53     43s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2088.9M, EPOCH TIME: 1721081153.977527
[07/15 18:05:53     43s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:05:53     43s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:05:53     43s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2088.9M, EPOCH TIME: 1721081153.977686
[07/15 18:05:53     43s] Fast DP-INIT is on for default
[07/15 18:05:53     43s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:05:53     43s] Atter site array init, number of instance map data is 0.
[07/15 18:05:53     43s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.009, MEM:2088.9M, EPOCH TIME: 1721081153.978074
[07/15 18:05:53     43s] 
[07/15 18:05:53     43s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:53     43s] 
[07/15 18:05:53     43s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:05:53     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.010, MEM:2088.9M, EPOCH TIME: 1721081153.978472
[07/15 18:05:53     43s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2088.9M, EPOCH TIME: 1721081153.978520
[07/15 18:05:53     44s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.000, MEM:2104.9M, EPOCH TIME: 1721081153.978815
[07/15 18:05:53     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2104.9MB).
[07/15 18:05:53     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:2104.9M, EPOCH TIME: 1721081153.978987
[07/15 18:05:53     44s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 18:05:53     44s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:44.0 mem=2104.9M
[07/15 18:05:53     44s] ### Creating RouteCongInterface, started
[07/15 18:05:53     44s] 
[07/15 18:05:53     44s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[07/15 18:05:53     44s] 
[07/15 18:05:53     44s] #optDebug: {0, 1.000}
[07/15 18:05:53     44s] ### Creating RouteCongInterface, finished
[07/15 18:05:53     44s] ### Creating LA Mngr. totSessionCpu=0:00:44.0 mem=2104.9M
[07/15 18:05:53     44s] ### Creating LA Mngr, finished. totSessionCpu=0:00:44.0 mem=2104.9M
[07/15 18:05:54     44s] [GPS-DRV] Optimizer parameters ============================= 
[07/15 18:05:54     44s] [GPS-DRV] maxDensity (design): 0.95
[07/15 18:05:54     44s] [GPS-DRV] maxLocalDensity: 0.98
[07/15 18:05:54     44s] [GPS-DRV] MaxBufDistForPlaceBlk: 896 Microns
[07/15 18:05:54     44s] [GPS-DRV] All active and enabled setup views
[07/15 18:05:54     44s] [GPS-DRV]     slow_functional_mode
[07/15 18:05:54     44s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/15 18:05:54     44s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/15 18:05:54     44s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/15 18:05:54     44s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[07/15 18:05:54     44s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/15 18:05:54     44s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2123.9M, EPOCH TIME: 1721081154.070819
[07/15 18:05:54     44s] Found 0 hard placement blockage before merging.
[07/15 18:05:54     44s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2123.9M, EPOCH TIME: 1721081154.070897
[07/15 18:05:54     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:05:54     44s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/15 18:05:54     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:05:54     44s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/15 18:05:54     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:05:54     44s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:05:54     44s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0| 60.53%|          |         |
[07/15 18:05:54     44s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:05:54     44s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0| 60.53%| 0:00:00.0|  2140.0M|
[07/15 18:05:54     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:05:54     44s] 
[07/15 18:05:54     44s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2140.0M) ***
[07/15 18:05:54     44s] 
[07/15 18:05:54     44s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:05:54     44s] Total-nets :: 1263, Stn-nets :: 0, ratio :: 0 %, Total-len 54171.6, Stn-len 0
[07/15 18:05:54     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2120.9M, EPOCH TIME: 1721081154.097890
[07/15 18:05:54     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 18:05:54     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:54     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:54     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:54     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2072.9M, EPOCH TIME: 1721081154.099865
[07/15 18:05:54     44s] TotalInstCnt at PhyDesignMc Destruction: 1229
[07/15 18:05:54     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.24853.8
[07/15 18:05:54     44s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:44.1/0:06:43.0 (0.1), mem = 2072.9M
[07/15 18:05:54     44s] 
[07/15 18:05:54     44s] =============================================================================================
[07/15 18:05:54     44s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.18-s099_1
[07/15 18:05:54     44s] =============================================================================================
[07/15 18:05:54     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:05:54     44s] ---------------------------------------------------------------------------------------------
[07/15 18:05:54     44s] [ SlackTraversorInit     ]      1   0:00:00.0  (  13.8 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:05:54     44s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:54     44s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  11.8 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:05:54     44s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:54     44s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:54     44s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:54     44s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:54     44s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:54     44s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:54     44s] [ MISC                   ]          0:00:00.1  (  66.6 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:05:54     44s] ---------------------------------------------------------------------------------------------
[07/15 18:05:54     44s]  DrvOpt #2 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:05:54     44s] ---------------------------------------------------------------------------------------------
[07/15 18:05:54     44s] 
[07/15 18:05:54     44s] End: GigaOpt postEco DRV Optimization
[07/15 18:05:54     44s] **INFO: Flow update: Design timing is met.
[07/15 18:05:54     44s] Running refinePlace -preserveRouting true -hardFence false
[07/15 18:05:54     44s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2072.9M, EPOCH TIME: 1721081154.101815
[07/15 18:05:54     44s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2072.9M, EPOCH TIME: 1721081154.101872
[07/15 18:05:54     44s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2072.9M, EPOCH TIME: 1721081154.101948
[07/15 18:05:54     44s] Processing tracks to init pin-track alignment.
[07/15 18:05:54     44s] z: 2, totalTracks: 1
[07/15 18:05:54     44s] z: 4, totalTracks: 1
[07/15 18:05:54     44s] z: 6, totalTracks: 1
[07/15 18:05:54     44s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:54     44s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2072.9M, EPOCH TIME: 1721081154.103141
[07/15 18:05:54     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:54     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:54     44s] 
[07/15 18:05:54     44s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:54     44s] 
[07/15 18:05:54     44s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:05:54     44s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:2072.9M, EPOCH TIME: 1721081154.112266
[07/15 18:05:54     44s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2072.9M, EPOCH TIME: 1721081154.112319
[07/15 18:05:54     44s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2072.9M, EPOCH TIME: 1721081154.112465
[07/15 18:05:54     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2072.9MB).
[07/15 18:05:54     44s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.011, MEM:2072.9M, EPOCH TIME: 1721081154.112641
[07/15 18:05:54     44s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:2072.9M, EPOCH TIME: 1721081154.112682
[07/15 18:05:54     44s] TDRefine: refinePlace mode is spiral
[07/15 18:05:54     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.24853.6
[07/15 18:05:54     44s] OPERPROF:   Starting RefinePlace at level 2, MEM:2072.9M, EPOCH TIME: 1721081154.112737
[07/15 18:05:54     44s] *** Starting refinePlace (0:00:44.1 mem=2072.9M) ***
[07/15 18:05:54     44s] Total net bbox length = 4.377e+04 (2.452e+04 1.925e+04) (ext = 5.080e+03)
[07/15 18:05:54     44s] 
[07/15 18:05:54     44s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:54     44s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:54     44s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:54     44s] 
[07/15 18:05:54     44s] Starting Small incrNP...
[07/15 18:05:54     44s] User Input Parameters:
[07/15 18:05:54     44s] - Congestion Driven    : Off
[07/15 18:05:54     44s] - Timing Driven        : Off
[07/15 18:05:54     44s] - Area-Violation Based : Off
[07/15 18:05:54     44s] - Start Rollback Level : -5
[07/15 18:05:54     44s] - Legalized            : On
[07/15 18:05:54     44s] - Window Based         : Off
[07/15 18:05:54     44s] - eDen incr mode       : Off
[07/15 18:05:54     44s] - Small incr mode      : On
[07/15 18:05:54     44s] 
[07/15 18:05:54     44s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2072.9M, EPOCH TIME: 1721081154.114022
[07/15 18:05:54     44s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2072.9M, EPOCH TIME: 1721081154.114205
[07/15 18:05:54     44s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2072.9M, EPOCH TIME: 1721081154.114542
[07/15 18:05:54     44s] default core: bins with density > 0.750 =  4.00 % ( 2 / 50 )
[07/15 18:05:54     44s] Density distribution unevenness ratio = 10.493%
[07/15 18:05:54     44s] Density distribution unevenness ratio (U70) = 1.879%
[07/15 18:05:54     44s] Density distribution unevenness ratio (U80) = 0.000%
[07/15 18:05:54     44s] Density distribution unevenness ratio (U90) = 0.000%
[07/15 18:05:54     44s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.001, MEM:2072.9M, EPOCH TIME: 1721081154.114622
[07/15 18:05:54     44s] cost 0.777500, thresh 1.000000
[07/15 18:05:54     44s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2072.9M)
[07/15 18:05:54     44s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:05:54     44s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2072.9M, EPOCH TIME: 1721081154.114752
[07/15 18:05:54     44s] Starting refinePlace ...
[07/15 18:05:54     44s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:54     44s] One DDP V2 for no tweak run.
[07/15 18:05:54     44s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:05:54     44s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2072.9M, EPOCH TIME: 1721081154.116658
[07/15 18:05:54     44s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:05:54     44s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2072.9M, EPOCH TIME: 1721081154.116716
[07/15 18:05:54     44s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2072.9M, EPOCH TIME: 1721081154.116793
[07/15 18:05:54     44s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2072.9M, EPOCH TIME: 1721081154.116841
[07/15 18:05:54     44s] DDP markSite nrRow 45 nrJob 45
[07/15 18:05:54     44s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2072.9M, EPOCH TIME: 1721081154.116938
[07/15 18:05:54     44s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2072.9M, EPOCH TIME: 1721081154.116982
[07/15 18:05:54     44s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 18:05:54     44s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2072.9MB) @(0:00:44.1 - 0:00:44.1).
[07/15 18:05:54     44s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:05:54     44s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 18:05:54     44s] 
[07/15 18:05:54     44s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:05:54     44s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fe52a368288.
[07/15 18:05:54     44s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:05:54     44s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/15 18:05:54     44s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:05:54     44s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:05:54     44s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2040.9MB) @(0:00:44.1 - 0:00:44.1).
[07/15 18:05:54     44s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:05:54     44s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2040.9MB
[07/15 18:05:54     44s] Statistics of distance of Instance movement in refine placement:
[07/15 18:05:54     44s]   maximum (X+Y) =         0.00 um
[07/15 18:05:54     44s]   mean    (X+Y) =         0.00 um
[07/15 18:05:54     44s] Summary Report:
[07/15 18:05:54     44s] Instances move: 0 (out of 1218 movable)
[07/15 18:05:54     44s] Instances flipped: 0
[07/15 18:05:54     44s] Mean displacement: 0.00 um
[07/15 18:05:54     44s] Max displacement: 0.00 um 
[07/15 18:05:54     44s] Total instances moved : 0
[07/15 18:05:54     44s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.020, MEM:2040.9M, EPOCH TIME: 1721081154.134957
[07/15 18:05:54     44s] Total net bbox length = 4.377e+04 (2.452e+04 1.925e+04) (ext = 5.080e+03)
[07/15 18:05:54     44s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2040.9MB
[07/15 18:05:54     44s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2040.9MB) @(0:00:44.1 - 0:00:44.1).
[07/15 18:05:54     44s] *** Finished refinePlace (0:00:44.1 mem=2040.9M) ***
[07/15 18:05:54     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.24853.6
[07/15 18:05:54     44s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.023, MEM:2040.9M, EPOCH TIME: 1721081154.135377
[07/15 18:05:54     44s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2040.9M, EPOCH TIME: 1721081154.135439
[07/15 18:05:54     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 18:05:54     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:54     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:54     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:54     44s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:2040.9M, EPOCH TIME: 1721081154.137457
[07/15 18:05:54     44s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.030, REAL:0.036, MEM:2040.9M, EPOCH TIME: 1721081154.137510
[07/15 18:05:54     44s] **INFO: Flow update: Design timing is met.
[07/15 18:05:54     44s] **INFO: Flow update: Design timing is met.
[07/15 18:05:54     44s] **INFO: Flow update: Design timing is met.
[07/15 18:05:54     44s] #optDebug: fT-D <X 1 0 0 0>
[07/15 18:05:54     44s] Register exp ratio and priority group on 0 nets on 1263 nets : 
[07/15 18:05:54     44s] 
[07/15 18:05:54     44s] Active setup views:
[07/15 18:05:54     44s]  slow_functional_mode
[07/15 18:05:54     44s]   Dominating endpoints: 0
[07/15 18:05:54     44s]   Dominating TNS: -0.000
[07/15 18:05:54     44s] 
[07/15 18:05:54     44s] Extraction called for design 'aska_dig' of instances=1229 and nets=1290 using extraction engine 'preRoute' .
[07/15 18:05:54     44s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:05:54     44s] RC Extraction called in multi-corner(2) mode.
[07/15 18:05:54     44s] RCMode: PreRoute
[07/15 18:05:54     44s]       RC Corner Indexes            0       1   
[07/15 18:05:54     44s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:05:54     44s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:05:54     44s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:05:54     44s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:05:54     44s] Shrink Factor                : 1.00000
[07/15 18:05:54     44s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:05:54     44s] Using capacitance table file ...
[07/15 18:05:54     44s] 
[07/15 18:05:54     44s] Trim Metal Layers:
[07/15 18:05:54     44s] LayerId::1 widthSet size::4
[07/15 18:05:54     44s] LayerId::2 widthSet size::4
[07/15 18:05:54     44s] LayerId::3 widthSet size::4
[07/15 18:05:54     44s] LayerId::4 widthSet size::4
[07/15 18:05:54     44s] LayerId::5 widthSet size::4
[07/15 18:05:54     44s] LayerId::6 widthSet size::2
[07/15 18:05:54     44s] Updating RC grid for preRoute extraction ...
[07/15 18:05:54     44s] eee: pegSigSF::1.070000
[07/15 18:05:54     44s] Initializing multi-corner capacitance tables ... 
[07/15 18:05:54     44s] Initializing multi-corner resistance tables ...
[07/15 18:05:54     44s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:05:54     44s] eee: l::2 avDens::0.126820 usedTrk::568.152389 availTrk::4480.000000 sigTrk::568.152389
[07/15 18:05:54     44s] eee: l::3 avDens::0.165293 usedTrk::621.500001 availTrk::3760.000000 sigTrk::621.500001
[07/15 18:05:54     44s] eee: l::4 avDens::0.023809 usedTrk::79.997098 availTrk::3360.000000 sigTrk::79.997098
[07/15 18:05:54     44s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:05:54     44s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:05:54     44s] {RT max_rc 0 4 4 0}
[07/15 18:05:54     44s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.046291 aWlH=0.000000 lMod=0 pMax=0.824900 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:05:54     44s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2056.516M)
[07/15 18:05:54     44s] Starting delay calculation for Setup views
[07/15 18:05:54     44s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:05:54     44s] #################################################################################
[07/15 18:05:54     44s] # Design Stage: PreRoute
[07/15 18:05:54     44s] # Design Name: aska_dig
[07/15 18:05:54     44s] # Design Mode: 180nm
[07/15 18:05:54     44s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:05:54     44s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:05:54     44s] # Signoff Settings: SI Off 
[07/15 18:05:54     44s] #################################################################################
[07/15 18:05:54     44s] Calculate delays in BcWc mode...
[07/15 18:05:54     44s] Topological Sorting (REAL = 0:00:00.0, MEM = 2060.5M, InitMEM = 2060.5M)
[07/15 18:05:54     44s] Start delay calculation (fullDC) (1 T). (MEM=2060.54)
[07/15 18:05:54     44s] End AAE Lib Interpolated Model. (MEM=2072.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:54     44s] Total number of fetched objects 1263
[07/15 18:05:54     44s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:54     44s] End delay calculation. (MEM=2087.74 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:05:54     44s] End delay calculation (fullDC). (MEM=2087.74 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:05:54     44s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2087.7M) ***
[07/15 18:05:54     44s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:44.5 mem=2087.7M)
[07/15 18:05:54     44s] OPTC: user 20.0
[07/15 18:05:54     44s] Reported timing to dir ./timingReports
[07/15 18:05:54     44s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1617.4M, totSessionCpu=0:00:45 **
[07/15 18:05:54     44s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2043.7M, EPOCH TIME: 1721081154.536504
[07/15 18:05:54     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:54     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:54     44s] 
[07/15 18:05:54     44s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:54     44s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2043.7M, EPOCH TIME: 1721081154.545809
[07/15 18:05:54     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:05:54     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:55     44s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  5.818  |  0.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2059.9M, EPOCH TIME: 1721081155.208158
[07/15 18:05:55     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:55     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:55     44s] 
[07/15 18:05:55     44s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:55     44s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2059.9M, EPOCH TIME: 1721081155.218065
[07/15 18:05:55     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:05:55     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:55     44s] Density: 60.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 18:05:55     44s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2059.9M, EPOCH TIME: 1721081155.219897
[07/15 18:05:55     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:55     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:55     44s] 
[07/15 18:05:55     44s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:55     44s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2059.9M, EPOCH TIME: 1721081155.229017
[07/15 18:05:55     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:05:55     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:55     44s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1618.5M, totSessionCpu=0:00:45 **
[07/15 18:05:55     44s] *** Finished optDesign ***
[07/15 18:05:55     44s] 
[07/15 18:05:55     44s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:09.5 real=0:00:10.1)
[07/15 18:05:55     44s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[07/15 18:05:55     44s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.3 real=0:00:00.3)
[07/15 18:05:55     44s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[07/15 18:05:55     44s] Deleting Lib Analyzer.
[07/15 18:05:55     44s] Info: Destroy the CCOpt slew target map.
[07/15 18:05:55     44s] clean pInstBBox. size 0
[07/15 18:05:55     44s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[07/15 18:05:55     44s] All LLGs are deleted
[07/15 18:05:55     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:55     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:55     44s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2059.9M, EPOCH TIME: 1721081155.254918
[07/15 18:05:55     44s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2059.9M, EPOCH TIME: 1721081155.255010
[07/15 18:05:55     44s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:05:55     44s] *** optDesign #1 [finish] : cpu/real = 0:00:07.5/0:00:08.1 (0.9), totSession cpu/real = 0:00:44.7/0:06:44.2 (0.1), mem = 2059.9M
[07/15 18:05:55     44s] 
[07/15 18:05:55     44s] =============================================================================================
[07/15 18:05:55     44s]  Final TAT Report : optDesign #1                                                21.18-s099_1
[07/15 18:05:55     44s] =============================================================================================
[07/15 18:05:55     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:05:55     44s] ---------------------------------------------------------------------------------------------
[07/15 18:05:55     44s] [ InitOpt                ]      1   0:00:01.6  (  19.2 % )     0:00:01.9 /  0:00:01.9    1.0
[07/15 18:05:55     44s] [ GlobalOpt              ]      1   0:00:00.9  (  11.5 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:05:55     44s] [ DrvOpt                 ]      2   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:05:55     44s] [ SimplifyNetlist        ]      1   0:00:00.8  (   9.8 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:05:55     44s] [ AreaOpt                ]      2   0:00:01.7  (  21.4 % )     0:00:01.8 /  0:00:01.8    1.0
[07/15 18:05:55     44s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:05:55     44s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.8 % )     0:00:01.0 /  0:00:00.4    0.4
[07/15 18:05:55     44s] [ DrvReport              ]      2   0:00:00.6  (   7.5 % )     0:00:00.6 /  0:00:00.0    0.1
[07/15 18:05:55     44s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:55     44s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:05:55     44s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:55     44s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:05:55     44s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:55     44s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:55     44s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:55     44s] [ RefinePlace            ]      2   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:05:55     44s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:05:55     44s] [ ExtractRC              ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:05:55     44s] [ TimingUpdate           ]     25   0:00:00.3  (   4.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:05:55     44s] [ FullDelayCalc          ]      4   0:00:00.7  (   9.2 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:05:55     44s] [ TimingReport           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.7
[07/15 18:05:55     44s] [ GenerateReports        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:05:55     44s] [ MISC                   ]          0:00:00.7  (   8.8 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:05:55     44s] ---------------------------------------------------------------------------------------------
[07/15 18:05:55     44s]  optDesign #1 TOTAL                 0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:07.5    0.9
[07/15 18:05:55     44s] ---------------------------------------------------------------------------------------------
[07/15 18:05:55     44s] 
[07/15 18:05:55     44s] 
[07/15 18:05:55     44s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:05:55     44s] 
[07/15 18:05:55     44s] TimeStamp Deleting Cell Server End ...
[07/15 18:05:55     44s] <CMD> optDesign -postCTS -hold
[07/15 18:05:55     44s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1573.7M, totSessionCpu=0:00:45 **
[07/15 18:05:55     44s] *** optDesign #2 [begin] : totSession cpu/real = 0:00:44.7/0:06:44.2 (0.1), mem = 2017.9M
[07/15 18:05:55     44s] Info: 1 threads available for lower-level modules during optimization.
[07/15 18:05:55     44s] GigaOpt running with 1 threads.
[07/15 18:05:55     44s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:44.7/0:06:44.2 (0.1), mem = 2017.9M
[07/15 18:05:55     44s] **INFO: User settings:
[07/15 18:05:55     44s] setDesignMode -process                            180
[07/15 18:05:55     44s] setExtractRCMode -coupling_c_th                   3
[07/15 18:05:55     44s] setExtractRCMode -engine                          preRoute
[07/15 18:05:55     44s] setExtractRCMode -relative_c_th                   0.03
[07/15 18:05:55     44s] setExtractRCMode -total_c_th                      5
[07/15 18:05:55     44s] setUsefulSkewMode -ecoRoute                       false
[07/15 18:05:55     44s] setUsefulSkewMode -maxAllowedDelay                1
[07/15 18:05:55     44s] setUsefulSkewMode -noBoundary                     false
[07/15 18:05:55     44s] setDelayCalMode -enable_high_fanout               true
[07/15 18:05:55     44s] setDelayCalMode -engine                           aae
[07/15 18:05:55     44s] setDelayCalMode -ignoreNetLoad                    false
[07/15 18:05:55     44s] setDelayCalMode -socv_accuracy_mode               low
[07/15 18:05:55     44s] setOptMode -activeSetupViews                      { slow_functional_mode }
[07/15 18:05:55     44s] setOptMode -autoSetupViews                        { slow_functional_mode}
[07/15 18:05:55     44s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[07/15 18:05:55     44s] setOptMode -drcMargin                             0
[07/15 18:05:55     44s] setOptMode -fixCap                                true
[07/15 18:05:55     44s] setOptMode -fixDrc                                true
[07/15 18:05:55     44s] setOptMode -fixFanoutLoad                         false
[07/15 18:05:55     44s] setOptMode -fixTran                               true
[07/15 18:05:55     44s] setOptMode -optimizeFF                            true
[07/15 18:05:55     44s] setOptMode -preserveAllSequential                 false
[07/15 18:05:55     44s] setOptMode -setupTargetSlack                      0
[07/15 18:05:55     44s] setAnalysisMode -analysisType                     bcwc
[07/15 18:05:55     44s] setAnalysisMode -checkType                        setup
[07/15 18:05:55     44s] setAnalysisMode -clkSrcPath                       true
[07/15 18:05:55     44s] setAnalysisMode -clockPropagation                 sdcControl
[07/15 18:05:55     44s] setAnalysisMode -usefulSkew                       true
[07/15 18:05:55     44s] setAnalysisMode -virtualIPO                       false
[07/15 18:05:55     44s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[07/15 18:05:55     44s] setRouteMode -earlyGlobalMaxRouteLayer            4
[07/15 18:05:55     44s] setRouteMode -earlyGlobalMinRouteLayer            2
[07/15 18:05:55     44s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[07/15 18:05:55     44s] 
[07/15 18:05:55     44s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 18:05:55     44s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:05:55     44s] 
[07/15 18:05:55     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:05:55     44s] Summary for sequential cells identification: 
[07/15 18:05:55     44s]   Identified SBFF number: 33
[07/15 18:05:55     44s]   Identified MBFF number: 0
[07/15 18:05:55     44s]   Identified SB Latch number: 0
[07/15 18:05:55     44s]   Identified MB Latch number: 0
[07/15 18:05:55     44s]   Not identified SBFF number: 0
[07/15 18:05:55     44s]   Not identified MBFF number: 0
[07/15 18:05:55     44s]   Not identified SB Latch number: 0
[07/15 18:05:55     44s]   Not identified MB Latch number: 0
[07/15 18:05:55     44s]   Number of sequential cells which are not FFs: 43
[07/15 18:05:55     44s]  Visiting view : slow_functional_mode
[07/15 18:05:55     44s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:05:55     44s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:05:55     44s]  Visiting view : fast_functional_mode
[07/15 18:05:55     44s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:05:55     44s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:05:55     44s] TLC MultiMap info (StdDelay):
[07/15 18:05:55     44s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:05:55     44s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:05:55     44s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:05:55     44s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:05:55     44s]  Setting StdDelay to: 91ps
[07/15 18:05:55     44s] 
[07/15 18:05:55     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:05:55     44s] Need call spDPlaceInit before registerPrioInstLoc.
[07/15 18:05:55     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:2019.9M, EPOCH TIME: 1721081155.308803
[07/15 18:05:55     44s] Processing tracks to init pin-track alignment.
[07/15 18:05:55     44s] z: 2, totalTracks: 1
[07/15 18:05:55     44s] z: 4, totalTracks: 1
[07/15 18:05:55     44s] z: 6, totalTracks: 1
[07/15 18:05:55     44s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:55     44s] All LLGs are deleted
[07/15 18:05:55     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:55     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:55     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2019.9M, EPOCH TIME: 1721081155.310011
[07/15 18:05:55     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2019.9M, EPOCH TIME: 1721081155.310093
[07/15 18:05:55     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2019.9M, EPOCH TIME: 1721081155.310301
[07/15 18:05:55     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:55     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:55     44s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2019.9M, EPOCH TIME: 1721081155.310507
[07/15 18:05:55     44s] Max number of tech site patterns supported in site array is 256.
[07/15 18:05:55     44s] Core basic site is core_ji3v
[07/15 18:05:55     44s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2019.9M, EPOCH TIME: 1721081155.319161
[07/15 18:05:55     44s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:05:55     44s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:05:55     44s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2019.9M, EPOCH TIME: 1721081155.319332
[07/15 18:05:55     44s] Fast DP-INIT is on for default
[07/15 18:05:55     44s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:05:55     44s] Atter site array init, number of instance map data is 0.
[07/15 18:05:55     44s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2019.9M, EPOCH TIME: 1721081155.319739
[07/15 18:05:55     44s] 
[07/15 18:05:55     44s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:55     44s] OPERPROF:     Starting CMU at level 3, MEM:2019.9M, EPOCH TIME: 1721081155.319949
[07/15 18:05:55     44s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2019.9M, EPOCH TIME: 1721081155.320150
[07/15 18:05:55     44s] 
[07/15 18:05:55     44s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:05:55     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2019.9M, EPOCH TIME: 1721081155.320315
[07/15 18:05:55     44s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2019.9M, EPOCH TIME: 1721081155.320359
[07/15 18:05:55     44s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2019.9M, EPOCH TIME: 1721081155.320504
[07/15 18:05:55     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2019.9MB).
[07/15 18:05:55     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2019.9M, EPOCH TIME: 1721081155.320864
[07/15 18:05:55     44s] Cell 'RF4DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:05:55     44s] Cell 'RF4DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:05:55     44s] Cell 'RF8DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:05:55     44s] Cell 'RF8DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:05:55     44s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[07/15 18:05:55     44s] 	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:05:55     44s] 	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:05:55     44s] 	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:05:55     44s] 	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:05:55     44s] .
[07/15 18:05:55     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2019.9M, EPOCH TIME: 1721081155.320998
[07/15 18:05:55     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:05:55     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:55     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:55     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:55     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2017.9M, EPOCH TIME: 1721081155.322903
[07/15 18:05:55     44s] 
[07/15 18:05:55     44s] Creating Lib Analyzer ...
[07/15 18:05:55     44s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:05:55     44s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:05:55     44s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:05:55     44s] 
[07/15 18:05:55     44s] {RT max_rc 0 4 4 0}
[07/15 18:05:55     45s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:45.4 mem=2026.0M
[07/15 18:05:55     45s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:45.4 mem=2026.0M
[07/15 18:05:55     45s] Creating Lib Analyzer, finished. 
[07/15 18:05:55     45s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1580.3M, totSessionCpu=0:00:45 **
[07/15 18:05:55     45s] *** optDesign -postCTS ***
[07/15 18:05:55     45s] DRC Margin: user margin 0.0
[07/15 18:05:55     45s] Hold Target Slack: user slack 0
[07/15 18:05:55     45s] Setup Target Slack: user slack 0;
[07/15 18:05:55     45s] setUsefulSkewMode -ecoRoute false
[07/15 18:05:55     45s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2026.0M, EPOCH TIME: 1721081155.981063
[07/15 18:05:55     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:55     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:55     45s] 
[07/15 18:05:55     45s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:55     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2026.0M, EPOCH TIME: 1721081155.990059
[07/15 18:05:55     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:05:55     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:55     45s] 
[07/15 18:05:55     45s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:05:55     45s] Deleting Lib Analyzer.
[07/15 18:05:55     45s] 
[07/15 18:05:55     45s] TimeStamp Deleting Cell Server End ...
[07/15 18:05:55     45s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:05:55     45s] 
[07/15 18:05:55     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:05:55     45s] Summary for sequential cells identification: 
[07/15 18:05:55     45s]   Identified SBFF number: 33
[07/15 18:05:55     45s]   Identified MBFF number: 0
[07/15 18:05:55     45s]   Identified SB Latch number: 0
[07/15 18:05:55     45s]   Identified MB Latch number: 0
[07/15 18:05:55     45s]   Not identified SBFF number: 0
[07/15 18:05:55     45s]   Not identified MBFF number: 0
[07/15 18:05:55     45s]   Not identified SB Latch number: 0
[07/15 18:05:55     45s]   Not identified MB Latch number: 0
[07/15 18:05:55     45s]   Number of sequential cells which are not FFs: 43
[07/15 18:05:55     45s]  Visiting view : slow_functional_mode
[07/15 18:05:55     45s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:05:55     45s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:05:55     45s]  Visiting view : fast_functional_mode
[07/15 18:05:55     45s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:05:55     45s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:05:55     45s] TLC MultiMap info (StdDelay):
[07/15 18:05:55     45s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:05:55     45s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:05:55     45s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:05:55     45s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:05:55     45s]  Setting StdDelay to: 91ps
[07/15 18:05:55     45s] 
[07/15 18:05:55     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:05:55     45s] 
[07/15 18:05:55     45s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:05:55     45s] 
[07/15 18:05:55     45s] TimeStamp Deleting Cell Server End ...
[07/15 18:05:56     45s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2026.0M, EPOCH TIME: 1721081156.008571
[07/15 18:05:56     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:56     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:56     45s] All LLGs are deleted
[07/15 18:05:56     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:56     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:56     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2026.0M, EPOCH TIME: 1721081156.008647
[07/15 18:05:56     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2026.0M, EPOCH TIME: 1721081156.008694
[07/15 18:05:56     45s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.000, MEM:2018.0M, EPOCH TIME: 1721081156.009022
[07/15 18:05:56     45s] Start to check current routing status for nets...
[07/15 18:05:56     45s] All nets are already routed correctly.
[07/15 18:05:56     45s] End to check current routing status for nets (mem=2018.0M)
[07/15 18:05:56     45s] 
[07/15 18:05:56     45s] Creating Lib Analyzer ...
[07/15 18:05:56     45s] 
[07/15 18:05:56     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:05:56     45s] Summary for sequential cells identification: 
[07/15 18:05:56     45s]   Identified SBFF number: 33
[07/15 18:05:56     45s]   Identified MBFF number: 0
[07/15 18:05:56     45s]   Identified SB Latch number: 0
[07/15 18:05:56     45s]   Identified MB Latch number: 0
[07/15 18:05:56     45s]   Not identified SBFF number: 0
[07/15 18:05:56     45s]   Not identified MBFF number: 0
[07/15 18:05:56     45s]   Not identified SB Latch number: 0
[07/15 18:05:56     45s]   Not identified MB Latch number: 0
[07/15 18:05:56     45s]   Number of sequential cells which are not FFs: 43
[07/15 18:05:56     45s]  Visiting view : slow_functional_mode
[07/15 18:05:56     45s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:05:56     45s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:05:56     45s]  Visiting view : fast_functional_mode
[07/15 18:05:56     45s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:05:56     45s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:05:56     45s] TLC MultiMap info (StdDelay):
[07/15 18:05:56     45s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:05:56     45s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:05:56     45s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:05:56     45s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:05:56     45s]  Setting StdDelay to: 91ps
[07/15 18:05:56     45s] 
[07/15 18:05:56     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:05:56     45s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:05:56     45s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:05:56     45s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:05:56     45s] 
[07/15 18:05:56     45s] {RT max_rc 0 4 4 0}
[07/15 18:05:56     46s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:46.1 mem=2026.0M
[07/15 18:05:56     46s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:46.1 mem=2026.0M
[07/15 18:05:56     46s] Creating Lib Analyzer, finished. 
[07/15 18:05:56     46s] #optDebug: Start CG creation (mem=2054.6M)
[07/15 18:05:56     46s]  ...initializing CG  maxDriveDist 2849.668000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 284.966000 
[07/15 18:05:56     46s] (cpu=0:00:00.0, mem=2128.0M)
[07/15 18:05:56     46s]  ...processing cgPrt (cpu=0:00:00.0, mem=2128.0M)
[07/15 18:05:56     46s]  ...processing cgEgp (cpu=0:00:00.0, mem=2128.0M)
[07/15 18:05:56     46s]  ...processing cgPbk (cpu=0:00:00.0, mem=2128.0M)
[07/15 18:05:56     46s]  ...processing cgNrb(cpu=0:00:00.0, mem=2128.0M)
[07/15 18:05:56     46s]  ...processing cgObs (cpu=0:00:00.0, mem=2128.0M)
[07/15 18:05:56     46s]  ...processing cgCon (cpu=0:00:00.0, mem=2128.0M)
[07/15 18:05:56     46s]  ...processing cgPdm (cpu=0:00:00.0, mem=2128.0M)
[07/15 18:05:56     46s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2128.0M)
[07/15 18:05:56     46s] Compute RC Scale Done ...
[07/15 18:05:56     46s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.4/0:00:01.5 (1.0), totSession cpu/real = 0:00:46.1/0:06:45.6 (0.1), mem = 2118.5M
[07/15 18:05:56     46s] 
[07/15 18:05:56     46s] =============================================================================================
[07/15 18:05:56     46s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.18-s099_1
[07/15 18:05:56     46s] =============================================================================================
[07/15 18:05:56     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:05:56     46s] ---------------------------------------------------------------------------------------------
[07/15 18:05:56     46s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:56     46s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  89.0 % )     0:00:01.3 /  0:00:01.3    1.0
[07/15 18:05:56     46s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:56     46s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:05:56     46s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:56     46s] [ MISC                   ]          0:00:00.1  (   8.1 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:05:56     46s] ---------------------------------------------------------------------------------------------
[07/15 18:05:56     46s]  InitOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.4    1.0
[07/15 18:05:56     46s] ---------------------------------------------------------------------------------------------
[07/15 18:05:56     46s] 
[07/15 18:05:56     46s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:05:56     46s] ### Creating PhyDesignMc. totSessionCpu=0:00:46.1 mem=2118.5M
[07/15 18:05:56     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:2118.5M, EPOCH TIME: 1721081156.712342
[07/15 18:05:56     46s] Processing tracks to init pin-track alignment.
[07/15 18:05:56     46s] z: 2, totalTracks: 1
[07/15 18:05:56     46s] z: 4, totalTracks: 1
[07/15 18:05:56     46s] z: 6, totalTracks: 1
[07/15 18:05:56     46s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:56     46s] All LLGs are deleted
[07/15 18:05:56     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:56     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:56     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2118.5M, EPOCH TIME: 1721081156.713930
[07/15 18:05:56     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2118.5M, EPOCH TIME: 1721081156.714016
[07/15 18:05:56     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2118.5M, EPOCH TIME: 1721081156.714221
[07/15 18:05:56     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:56     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:56     46s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2118.5M, EPOCH TIME: 1721081156.714452
[07/15 18:05:56     46s] Max number of tech site patterns supported in site array is 256.
[07/15 18:05:56     46s] Core basic site is core_ji3v
[07/15 18:05:56     46s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2118.5M, EPOCH TIME: 1721081156.723044
[07/15 18:05:56     46s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:05:56     46s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:05:56     46s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2118.5M, EPOCH TIME: 1721081156.723210
[07/15 18:05:56     46s] Fast DP-INIT is on for default
[07/15 18:05:56     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:05:56     46s] Atter site array init, number of instance map data is 0.
[07/15 18:05:56     46s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2118.5M, EPOCH TIME: 1721081156.723612
[07/15 18:05:56     46s] 
[07/15 18:05:56     46s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:56     46s] 
[07/15 18:05:56     46s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:05:56     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2118.5M, EPOCH TIME: 1721081156.723937
[07/15 18:05:56     46s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2118.5M, EPOCH TIME: 1721081156.723983
[07/15 18:05:56     46s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2118.5M, EPOCH TIME: 1721081156.724116
[07/15 18:05:56     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2118.5MB).
[07/15 18:05:56     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2118.5M, EPOCH TIME: 1721081156.724283
[07/15 18:05:56     46s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 18:05:56     46s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:46.1 mem=2118.5M
[07/15 18:05:56     46s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2118.5M, EPOCH TIME: 1721081156.725258
[07/15 18:05:56     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:05:56     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:56     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:56     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:56     46s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2061.5M, EPOCH TIME: 1721081156.727097
[07/15 18:05:56     46s] TotalInstCnt at PhyDesignMc Destruction: 1229
[07/15 18:05:56     46s] GigaOpt Hold Optimizer is used
[07/15 18:05:56     46s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[07/15 18:05:56     46s] Deleting Lib Analyzer.
[07/15 18:05:56     46s] End AAE Lib Interpolated Model. (MEM=2061.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:56     46s] 
[07/15 18:05:56     46s] Creating Lib Analyzer ...
[07/15 18:05:56     46s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:05:56     46s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:05:56     46s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:05:56     46s] 
[07/15 18:05:56     46s] {RT max_rc 0 4 4 0}
[07/15 18:05:57     46s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:46.8 mem=2061.5M
[07/15 18:05:57     46s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:46.8 mem=2061.5M
[07/15 18:05:57     46s] Creating Lib Analyzer, finished. 
[07/15 18:05:57     46s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:46.8 mem=2061.5M ***
[07/15 18:05:57     46s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:46.8/0:06:46.3 (0.1), mem = 2061.5M
[07/15 18:05:57     46s] Effort level <high> specified for reg2reg path_group
[07/15 18:05:57     46s] Saving timing graph ...
[07/15 18:05:57     46s] TG backup dir: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/innovus_temp_24853_phoenix_saul_AEdLl9/opt_timing_graph_nv8mXh
[07/15 18:05:57     46s] Disk Usage:
[07/15 18:05:57     46s] Filesystem              1K-blocks      Used Available Use% Mounted on
[07/15 18:05:57     46s] /dev/mapper/centos-home 357512644 130595412 226917232  37% /home
[07/15 18:05:57     46s] Done save timing graph
[07/15 18:05:57     46s] Disk Usage:
[07/15 18:05:57     46s] Filesystem              1K-blocks      Used Available Use% Mounted on
[07/15 18:05:57     46s] /dev/mapper/centos-home 357512644 130597980 226914664  37% /home
[07/15 18:05:57     46s] OPTC: user 20.0
[07/15 18:05:57     46s] 
[07/15 18:05:57     46s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:05:57     46s] Deleting Lib Analyzer.
[07/15 18:05:57     46s] 
[07/15 18:05:57     46s] TimeStamp Deleting Cell Server End ...
[07/15 18:05:57     47s] Starting delay calculation for Hold views
[07/15 18:05:57     47s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:05:57     47s] #################################################################################
[07/15 18:05:57     47s] # Design Stage: PreRoute
[07/15 18:05:57     47s] # Design Name: aska_dig
[07/15 18:05:57     47s] # Design Mode: 180nm
[07/15 18:05:57     47s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:05:57     47s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:05:57     47s] # Signoff Settings: SI Off 
[07/15 18:05:57     47s] #################################################################################
[07/15 18:05:57     47s] Calculate delays in BcWc mode...
[07/15 18:05:57     47s] Topological Sorting (REAL = 0:00:00.0, MEM = 2082.5M, InitMEM = 2082.5M)
[07/15 18:05:57     47s] Start delay calculation (fullDC) (1 T). (MEM=2082.5)
[07/15 18:05:57     47s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:05:57     47s] End AAE Lib Interpolated Model. (MEM=2094.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:57     47s] Total number of fetched objects 1263
[07/15 18:05:57     47s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:05:57     47s] End delay calculation. (MEM=2097.09 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:05:57     47s] End delay calculation (fullDC). (MEM=2097.09 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:05:57     47s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2097.1M) ***
[07/15 18:05:57     47s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:47.3 mem=2097.1M)
[07/15 18:05:57     47s] 
[07/15 18:05:57     47s] Active hold views:
[07/15 18:05:57     47s]  fast_functional_mode
[07/15 18:05:57     47s]   Dominating endpoints: 0
[07/15 18:05:57     47s]   Dominating TNS: -0.000
[07/15 18:05:57     47s] 
[07/15 18:05:57     47s] Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:47.3 mem=2129.1M ***
[07/15 18:05:57     47s] OPTC: user 20.0
[07/15 18:05:57     47s] Done building hold timer [3930 node(s), 5844 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:47.4 mem=2129.1M ***
[07/15 18:05:57     47s] Restoring timing graph ...
[07/15 18:05:58     47s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:05:58     47s] Type 'man IMPCTE-290' for more detail.
[07/15 18:05:58     47s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:05:58     47s] Type 'man IMPCTE-290' for more detail.
[07/15 18:05:58     47s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:05:58     47s] Type 'man IMPCTE-290' for more detail.
[07/15 18:05:58     47s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:05:58     47s] Type 'man IMPCTE-290' for more detail.
[07/15 18:05:58     47s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:05:58     47s] Type 'man IMPCTE-290' for more detail.
[07/15 18:05:58     47s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:05:58     47s] Type 'man IMPCTE-290' for more detail.
[07/15 18:05:58     47s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:05:58     47s] Type 'man IMPCTE-290' for more detail.
[07/15 18:05:58     47s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:05:58     47s] Type 'man IMPCTE-290' for more detail.
[07/15 18:05:58     47s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:05:58     47s] Type 'man IMPCTE-290' for more detail.
[07/15 18:05:58     47s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:05:58     47s] Type 'man IMPCTE-290' for more detail.
[07/15 18:05:58     47s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:05:58     47s] Type 'man IMPCTE-290' for more detail.
[07/15 18:05:58     47s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:05:58     47s] Type 'man IMPCTE-290' for more detail.
[07/15 18:05:58     47s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:05:58     47s] Type 'man IMPCTE-290' for more detail.
[07/15 18:05:58     47s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:05:58     47s] Type 'man IMPCTE-290' for more detail.
[07/15 18:05:58     47s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:05:58     47s] Type 'man IMPCTE-290' for more detail.
[07/15 18:05:58     47s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:05:58     47s] Type 'man IMPCTE-290' for more detail.
[07/15 18:05:58     47s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:05:58     47s] Type 'man IMPCTE-290' for more detail.
[07/15 18:05:58     47s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:05:58     47s] Type 'man IMPCTE-290' for more detail.
[07/15 18:05:58     47s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:05:58     47s] Type 'man IMPCTE-290' for more detail.
[07/15 18:05:58     47s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:05:58     47s] Type 'man IMPCTE-290' for more detail.
[07/15 18:05:58     47s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[07/15 18:05:58     47s] To increase the message display limit, refer to the product command reference manual.
[07/15 18:05:58     47s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[07/15 18:05:58     47s] Done restore timing graph
[07/15 18:05:58     47s] Done building cte setup timing graph (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:47.6 mem=2129.1M ***
[07/15 18:05:58     47s] *info: category slack lower bound [L 0.0] default
[07/15 18:05:58     47s] *info: category slack lower bound [H 0.0] reg2reg 
[07/15 18:05:58     47s] --------------------------------------------------- 
[07/15 18:05:58     47s]    Setup Violation Summary with Target Slack (0.000 ns)
[07/15 18:05:58     47s] --------------------------------------------------- 
[07/15 18:05:58     47s]          WNS    reg2regWNS
[07/15 18:05:58     47s]     0.016 ns      5.818 ns
[07/15 18:05:58     47s] --------------------------------------------------- 
[07/15 18:05:58     47s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:05:58     47s] 
[07/15 18:05:58     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:05:58     47s] Summary for sequential cells identification: 
[07/15 18:05:58     47s]   Identified SBFF number: 33
[07/15 18:05:58     47s]   Identified MBFF number: 0
[07/15 18:05:58     47s]   Identified SB Latch number: 0
[07/15 18:05:58     47s]   Identified MB Latch number: 0
[07/15 18:05:58     47s]   Not identified SBFF number: 0
[07/15 18:05:58     47s]   Not identified MBFF number: 0
[07/15 18:05:58     47s]   Not identified SB Latch number: 0
[07/15 18:05:58     47s]   Not identified MB Latch number: 0
[07/15 18:05:58     47s]   Number of sequential cells which are not FFs: 43
[07/15 18:05:58     47s]  Visiting view : slow_functional_mode
[07/15 18:05:58     47s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:05:58     47s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:05:58     47s]  Visiting view : fast_functional_mode
[07/15 18:05:58     47s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:05:58     47s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:05:58     47s] TLC MultiMap info (StdDelay):
[07/15 18:05:58     47s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:05:58     47s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:05:58     47s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:05:58     47s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:05:58     47s]  Setting StdDelay to: 91ps
[07/15 18:05:58     47s] 
[07/15 18:05:58     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:05:58     47s] 
[07/15 18:05:58     47s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:05:58     47s] 
[07/15 18:05:58     47s] TimeStamp Deleting Cell Server End ...
[07/15 18:05:58     47s] 
[07/15 18:05:58     47s] Creating Lib Analyzer ...
[07/15 18:05:58     47s] 
[07/15 18:05:58     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:05:58     47s] Summary for sequential cells identification: 
[07/15 18:05:58     47s]   Identified SBFF number: 33
[07/15 18:05:58     47s]   Identified MBFF number: 0
[07/15 18:05:58     47s]   Identified SB Latch number: 0
[07/15 18:05:58     47s]   Identified MB Latch number: 0
[07/15 18:05:58     47s]   Not identified SBFF number: 0
[07/15 18:05:58     47s]   Not identified MBFF number: 0
[07/15 18:05:58     47s]   Not identified SB Latch number: 0
[07/15 18:05:58     47s]   Not identified MB Latch number: 0
[07/15 18:05:58     47s]   Number of sequential cells which are not FFs: 43
[07/15 18:05:58     47s]  Visiting view : slow_functional_mode
[07/15 18:05:58     47s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:05:58     47s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:05:58     47s]  Visiting view : fast_functional_mode
[07/15 18:05:58     47s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:05:58     47s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:05:58     47s] TLC MultiMap info (StdDelay):
[07/15 18:05:58     47s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:05:58     47s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:05:58     47s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:05:58     47s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:05:58     47s]  Setting StdDelay to: 91ps
[07/15 18:05:58     47s] 
[07/15 18:05:58     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:05:58     47s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:05:58     47s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:05:58     47s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:05:58     47s] 
[07/15 18:05:58     47s] {RT max_rc 0 4 4 0}
[07/15 18:05:58     48s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:48.4 mem=2129.1M
[07/15 18:05:58     48s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:48.4 mem=2129.1M
[07/15 18:05:58     48s] Creating Lib Analyzer, finished. 
[07/15 18:05:58     48s] 
[07/15 18:05:58     48s] *Info: minBufDelay = 188.2 ps, libStdDelay = 91.0 ps, minBufSize = 12544000 (5.0)
[07/15 18:05:58     48s] *Info: worst delay setup view: slow_functional_mode
[07/15 18:05:58     48s] Footprint list for hold buffering (delay unit: ps)
[07/15 18:05:58     48s] =================================================================
[07/15 18:05:58     48s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[07/15 18:05:58     48s] ------------------------------------------------------------------
[07/15 18:05:58     48s] *Info:       97.3       2.58     64.59    5.0  57.52 BUJI3VX1 (A,Q)
[07/15 18:05:58     48s] *Info:       99.9       2.72     85.56    5.0  84.74 BUJI3VX0 (A,Q)
[07/15 18:05:58     48s] *Info:       88.1       2.37     36.43    6.0  30.37 BUJI3VX2 (A,Q)
[07/15 18:05:58     48s] *Info:       83.1       2.32     24.14    7.0  20.19 BUJI3VX3 (A,Q)
[07/15 18:05:58     48s] *Info:       85.4       2.31     16.94   10.0  14.25 BUJI3VX4 (A,Q)
[07/15 18:05:58     48s] *Info:      444.8       2.51     69.25   10.0  52.38 DLY1JI3VX1 (A,Q)
[07/15 18:05:58     48s] *Info:       83.8       2.25     12.07   12.0  10.10 BUJI3VX6 (A,Q)
[07/15 18:05:58     48s] *Info:     1082.2       2.56     91.91   13.0  56.14 DLY2JI3VX1 (A,Q)
[07/15 18:05:58     48s] *Info:       92.2       2.26      8.68   15.0   7.10 BUJI3VX8 (A,Q)
[07/15 18:05:58     48s] *Info:     2229.9       2.56    107.16   15.0  61.56 DLY4JI3VX1 (A,Q)
[07/15 18:05:58     48s] *Info:       98.1       2.21      6.14   22.0   5.02 BUJI3VX12 (A,Q)
[07/15 18:05:58     48s] *Info:     5173.2       2.51    105.89   25.0  61.05 DLY8JI3VX1 (A,Q)
[07/15 18:05:58     48s] *Info:       85.1       2.23      4.45   29.0   3.72 BUJI3VX16 (A,Q)
[07/15 18:05:58     48s] =================================================================
[07/15 18:05:58     48s] Hold Timer stdDelay = 44.3ps
[07/15 18:05:58     48s]  Visiting view : fast_functional_mode
[07/15 18:05:58     48s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:05:58     48s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:05:58     48s] Hold Timer stdDelay = 44.3ps (fast_functional_mode)
[07/15 18:05:58     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2129.1M, EPOCH TIME: 1721081158.971434
[07/15 18:05:58     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:58     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:58     48s] 
[07/15 18:05:58     48s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:58     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2129.1M, EPOCH TIME: 1721081158.980497
[07/15 18:05:58     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:05:58     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:58     48s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  5.818  |  0.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.203  | -0.213  | -2.203  |
|           TNS (ns):|-212.135 | -25.209 |-186.926 |
|    Violating Paths:|   424   |   155   |   269   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2148.2M, EPOCH TIME: 1721081158.994273
[07/15 18:05:58     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:58     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:59     48s] 
[07/15 18:05:59     48s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:59     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2148.2M, EPOCH TIME: 1721081159.003300
[07/15 18:05:59     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:05:59     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:59     48s] Density: 60.535%
------------------------------------------------------------------

[07/15 18:05:59     48s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 1607.2M, totSessionCpu=0:00:48 **
[07/15 18:05:59     48s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:48.4/0:06:47.9 (0.1), mem = 2059.2M
[07/15 18:05:59     48s] 
[07/15 18:05:59     48s] =============================================================================================
[07/15 18:05:59     48s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.18-s099_1
[07/15 18:05:59     48s] =============================================================================================
[07/15 18:05:59     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:05:59     48s] ---------------------------------------------------------------------------------------------
[07/15 18:05:59     48s] [ ViewPruning            ]      5   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:05:59     48s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:05:59     48s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:59     48s] [ SlackTraversorInit     ]      3   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:05:59     48s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:59     48s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  39.6 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:05:59     48s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:59     48s] [ HoldTimerInit          ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.0    1.0
[07/15 18:05:59     48s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:59     48s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:59     48s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:05:59     48s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:05:59     48s] [ TimingUpdate           ]     11   0:00:00.1  (   8.3 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:05:59     48s] [ FullDelayCalc          ]      2   0:00:00.1  (   8.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:05:59     48s] [ TimingReport           ]      2   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:05:59     48s] [ SaveTimingGraph        ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:05:59     48s] [ RestoreTimingGraph     ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:05:59     48s] [ MISC                   ]          0:00:00.3  (  15.9 % )     0:00:00.3 /  0:00:00.2    0.9
[07/15 18:05:59     48s] ---------------------------------------------------------------------------------------------
[07/15 18:05:59     48s]  BuildHoldData #1 TOTAL             0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[07/15 18:05:59     48s] ---------------------------------------------------------------------------------------------
[07/15 18:05:59     48s] 
[07/15 18:05:59     48s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:48.4/0:06:47.9 (0.1), mem = 2059.2M
[07/15 18:05:59     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.24853.9
[07/15 18:05:59     48s] {MMLU 0 13 1263}
[07/15 18:05:59     48s] ### Creating LA Mngr. totSessionCpu=0:00:48.4 mem=2059.2M
[07/15 18:05:59     48s] ### Creating LA Mngr, finished. totSessionCpu=0:00:48.4 mem=2059.2M
[07/15 18:05:59     48s] HoldSingleBuffer minRootGain=0.000
[07/15 18:05:59     48s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 4480 dbu)
[07/15 18:05:59     48s] HoldSingleBuffer minRootGain=0.000
[07/15 18:05:59     48s] HoldSingleBuffer minRootGain=0.000
[07/15 18:05:59     48s] HoldSingleBuffer minRootGain=0.000
[07/15 18:05:59     48s] *info: Run optDesign holdfix with 1 thread.
[07/15 18:05:59     48s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:05:59     48s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:05:59     48s] --------------------------------------------------- 
[07/15 18:05:59     48s]    Hold Timing Summary  - Initial 
[07/15 18:05:59     48s] --------------------------------------------------- 
[07/15 18:05:59     48s]  Target slack:       0.0000 ns
[07/15 18:05:59     48s]  View: fast_functional_mode 
[07/15 18:05:59     48s]    WNS:      -2.2032
[07/15 18:05:59     48s]    TNS:    -212.1343
[07/15 18:05:59     48s]    VP :          424
[07/15 18:05:59     48s]    Worst hold path end point: spi1_Rx_data_temp_reg[0]/D 
[07/15 18:05:59     48s] --------------------------------------------------- 
[07/15 18:05:59     48s] Info: Done creating the CCOpt slew target map.
[07/15 18:05:59     48s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:05:59     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.4 mem=2117.4M
[07/15 18:05:59     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:2117.4M, EPOCH TIME: 1721081159.016038
[07/15 18:05:59     48s] Processing tracks to init pin-track alignment.
[07/15 18:05:59     48s] z: 2, totalTracks: 1
[07/15 18:05:59     48s] z: 4, totalTracks: 1
[07/15 18:05:59     48s] z: 6, totalTracks: 1
[07/15 18:05:59     48s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:05:59     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2117.4M, EPOCH TIME: 1721081159.017298
[07/15 18:05:59     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:59     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:05:59     48s] 
[07/15 18:05:59     48s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:05:59     48s] 
[07/15 18:05:59     48s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:05:59     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2117.4M, EPOCH TIME: 1721081159.026235
[07/15 18:05:59     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2117.4M, EPOCH TIME: 1721081159.026286
[07/15 18:05:59     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2117.4M, EPOCH TIME: 1721081159.026695
[07/15 18:05:59     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2117.4MB).
[07/15 18:05:59     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2117.4M, EPOCH TIME: 1721081159.026872
[07/15 18:05:59     48s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 18:05:59     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.4 mem=2118.4M
[07/15 18:05:59     48s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2118.4M, EPOCH TIME: 1721081159.030897
[07/15 18:05:59     48s] Found 0 hard placement blockage before merging.
[07/15 18:05:59     48s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2118.4M, EPOCH TIME: 1721081159.030983
[07/15 18:05:59     48s] 
[07/15 18:05:59     48s] *** Starting Core Fixing (fixHold) cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:00:48.4 mem=2118.4M density=60.535% ***
[07/15 18:05:59     48s] Optimizer Target Slack 0.000 StdDelay is 0.04430  
[07/15 18:05:59     48s] ### Creating RouteCongInterface, started
[07/15 18:05:59     48s] 
[07/15 18:05:59     48s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:05:59     48s] 
[07/15 18:05:59     48s] #optDebug: {0, 0.900}
[07/15 18:05:59     48s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  5.818  |  0.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 60.535%
------------------------------------------------------------------
[07/15 18:05:59     48s] *info: Hold Batch Commit is enabled
[07/15 18:05:59     48s] *info: Levelized Batch Commit is enabled
[07/15 18:05:59     48s] 
[07/15 18:05:59     48s] Phase I ......
[07/15 18:05:59     48s] Executing transform: ECO Safe Resize
[07/15 18:05:59     48s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:05:59     48s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[07/15 18:05:59     48s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:05:59     48s] Worst hold path end point:
[07/15 18:05:59     48s]   spi1_Rx_data_temp_reg[0]/D
[07/15 18:05:59     48s]     net: SPI_MOSI (nrTerm=2)
[07/15 18:05:59     48s] |   0|  -2.203|  -212.13|     424|          0|       0(     0)|   60.53%|   0:00:00.0|  2128.4M|
[07/15 18:05:59     48s] Worst hold path end point:
[07/15 18:05:59     48s]   spi1_Rx_data_temp_reg[0]/D
[07/15 18:05:59     48s]     net: SPI_MOSI (nrTerm=2)
[07/15 18:05:59     48s] |   1|  -2.203|  -212.13|     424|          0|       0(     0)|   60.53%|   0:00:00.0|  2128.4M|
[07/15 18:05:59     48s] 
[07/15 18:05:59     48s] Capturing REF for hold ...
[07/15 18:05:59     48s]    Hold Timing Snapshot: (REF)
[07/15 18:05:59     48s]              All PG WNS: -2.203
[07/15 18:05:59     48s]              All PG TNS: -212.134
[07/15 18:05:59     48s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:05:59     48s] Executing transform: AddBuffer + LegalResize
[07/15 18:05:59     48s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:05:59     48s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[07/15 18:05:59     48s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:05:59     48s] Worst hold path end point:
[07/15 18:05:59     48s]   spi1_Rx_data_temp_reg[0]/D
[07/15 18:05:59     48s]     net: SPI_MOSI (nrTerm=2)
[07/15 18:05:59     48s] |   0|  -2.203|  -212.13|     424|          0|       0(     0)|   60.53%|   0:00:00.0|  2128.4M|
[07/15 18:05:59     49s] Worst hold path end point:
[07/15 18:05:59     49s]   spi1_Rx_data_temp_reg[0]/SE
[07/15 18:05:59     49s]     net: SPI_CS (nrTerm=49)
[07/15 18:05:59     49s] |   1|  -1.440|  -132.20|     237|        150|       8(     8)|   64.84%|   0:00:00.0|  2170.6M|
[07/15 18:05:59     49s] Worst hold path end point:
[07/15 18:05:59     49s]   npg1_UP_accumulator_reg[3]/RN
[07/15 18:05:59     49s]     net: n_7 (nrTerm=62)
[07/15 18:05:59     49s] |   2|  -1.304|  -110.32|     225|          3|       0(     0)|   64.92%|   0:00:00.0|  2170.6M|
[07/15 18:05:59     49s] Worst hold path end point:
[07/15 18:05:59     49s]   npg1_UP_accumulator_reg[3]/RN
[07/15 18:05:59     49s]     net: n_7 (nrTerm=62)
[07/15 18:05:59     49s] |   3|  -1.215|   -82.52|     225|          2|       0(     0)|   64.97%|   0:00:00.0|  2170.6M|
[07/15 18:05:59     49s] Worst hold path end point:
[07/15 18:05:59     49s]   npg1_UP_accumulator_reg[3]/RN
[07/15 18:05:59     49s]     net: FE_PHN253_n_7 (nrTerm=62)
[07/15 18:05:59     49s] |   4|  -1.150|   -69.91|     127|          2|       0(     0)|   65.00%|   0:00:00.0|  2175.1M|
[07/15 18:06:00     49s] Worst hold path end point:
[07/15 18:06:00     49s]   spi1_conf1_meta_reg[1]/RN
[07/15 18:06:00     49s]     net: FE_OFN54_n_7 (nrTerm=56)
[07/15 18:06:00     49s] |   5|  -0.958|  -166.08|     231|          2|       0(     0)|   65.04%|   0:00:01.0|  2175.1M|
[07/15 18:06:00     49s] Worst hold path end point:
[07/15 18:06:00     49s]   spi1_conf1_meta_reg[1]/RN
[07/15 18:06:00     49s]     net: FE_OFN54_n_7 (nrTerm=56)
[07/15 18:06:00     49s] |   6|  -0.514|   -66.10|     165|          1|       0(     0)|   65.07%|   0:00:00.0|  2175.1M|
[07/15 18:06:00     49s] Worst hold path end point:
[07/15 18:06:00     49s]   spi1_conf1_meta_reg[1]/RN
[07/15 18:06:00     49s]     net: FE_OFN54_n_7 (nrTerm=56)
[07/15 18:06:00     49s] |   7|  -0.426|   -51.55|     165|          1|       0(     0)|   65.08%|   0:00:00.0|  2175.1M|
[07/15 18:06:00     49s] Worst hold path end point:
[07/15 18:06:00     49s]   spi1_conf1_meta_reg[1]/RN
[07/15 18:06:00     49s]     net: FE_OFN54_n_7 (nrTerm=56)
[07/15 18:06:00     49s] |   8|  -0.290|   -29.97|     146|          1|       0(     0)|   65.17%|   0:00:00.0|  2175.1M|
[07/15 18:06:00     49s] Worst hold path end point:
[07/15 18:06:00     49s]   spi1_conf1_meta_reg[1]/RN
[07/15 18:06:00     49s]     net: FE_OFN54_n_7 (nrTerm=56)
[07/15 18:06:00     49s] |   9|  -0.179|   -13.85|     135|          1|       0(     0)|   65.19%|   0:00:00.0|  2175.1M|
[07/15 18:06:00     49s] Worst hold path end point:
[07/15 18:06:00     49s]   spi1_conf1_meta_reg[1]/RN
[07/15 18:06:00     49s]     net: FE_OFN54_n_7 (nrTerm=56)
[07/15 18:06:00     49s] |  10|  -0.095|    -2.21|      30|          2|       0(     0)|   65.22%|   0:00:00.0|  2175.1M|
[07/15 18:06:00     49s] Worst hold path end point:
[07/15 18:06:00     49s]   spi1_conf1_meta_reg[1]/RN
[07/15 18:06:00     49s]     net: FE_OFN54_n_7 (nrTerm=56)
[07/15 18:06:00     49s] |  11|  -0.013|    -0.04|       5|          1|       0(     0)|   65.24%|   0:00:00.0|  2175.1M|
[07/15 18:06:00     49s] Worst hold path end point:
[07/15 18:06:00     49s]   npg1_freq_count_reg[9]/D
[07/15 18:06:00     49s]     net: n_442 (nrTerm=2)
[07/15 18:06:00     49s] |  12|   0.001|     0.00|       0|          1|       0(     0)|   65.26%|   0:00:00.0|  2175.1M|
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] Capturing REF for hold ...
[07/15 18:06:00     49s]    Hold Timing Snapshot: (REF)
[07/15 18:06:00     49s]              All PG WNS: 0.001
[07/15 18:06:00     49s]              All PG TNS: 0.000
[07/15 18:06:00     49s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] *info:    Total 167 cells added for Phase I
[07/15 18:06:00     49s] *info:        in which 0 is ripple commits (0.000%)
[07/15 18:06:00     49s] *info:    Total 8 instances resized for Phase I
[07/15 18:06:00     49s] *info:        in which 8 FF resizing 
[07/15 18:06:00     49s] *info:        in which 0 ripple resizing (0.000%)
[07/15 18:06:00     49s] --------------------------------------------------- 
[07/15 18:06:00     49s]    Hold Timing Summary  - Phase I 
[07/15 18:06:00     49s] --------------------------------------------------- 
[07/15 18:06:00     49s]  Target slack:       0.0000 ns
[07/15 18:06:00     49s]  View: fast_functional_mode 
[07/15 18:06:00     49s]    WNS:       0.0005
[07/15 18:06:00     49s]    TNS:       0.0000
[07/15 18:06:00     49s]    VP :            0
[07/15 18:06:00     49s]    Worst hold path end point: npg1_DAC_cont_reg[1]/D 
[07/15 18:06:00     49s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  5.818  |  0.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 65.256%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] *** Finished Core Fixing (fixHold) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:00:49.8 mem=2185.1M density=65.256% ***
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] *info:
[07/15 18:06:00     49s] *info: Added a total of 167 cells to fix/reduce hold violation
[07/15 18:06:00     49s] *info:          in which 145 termBuffering
[07/15 18:06:00     49s] *info:          in which 0 dummyBuffering
[07/15 18:06:00     49s] *info:
[07/15 18:06:00     49s] *info: Summary: 
[07/15 18:06:00     49s] *info:           34 cells of type 'BUJI3VX0' (5.0, 	84.735) used
[07/15 18:06:00     49s] *info:            2 cells of type 'BUJI3VX1' (5.0, 	57.524) used
[07/15 18:06:00     49s] *info:            1 cell  of type 'BUJI3VX16' (29.0, 	3.719) used
[07/15 18:06:00     49s] *info:            5 cells of type 'BUJI3VX2' (6.0, 	30.366) used
[07/15 18:06:00     49s] *info:          123 cells of type 'DLY1JI3VX1' (10.0, 	52.383) used
[07/15 18:06:00     49s] *info:            2 cells of type 'DLY4JI3VX1' (15.0, 	61.557) used
[07/15 18:06:00     49s] *info:
[07/15 18:06:00     49s] *info: Total 8 instances resized
[07/15 18:06:00     49s] *info:       in which 8 FF resizing
[07/15 18:06:00     49s] *info:
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2185.1M, EPOCH TIME: 1721081160.369762
[07/15 18:06:00     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1396).
[07/15 18:06:00     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:00     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:00     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:00     49s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2172.1M, EPOCH TIME: 1721081160.372192
[07/15 18:06:00     49s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2172.1M, EPOCH TIME: 1721081160.372617
[07/15 18:06:00     49s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2172.1M, EPOCH TIME: 1721081160.372701
[07/15 18:06:00     49s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2172.1M, EPOCH TIME: 1721081160.373922
[07/15 18:06:00     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:00     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:00     49s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2172.1M, EPOCH TIME: 1721081160.383223
[07/15 18:06:00     49s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2172.1M, EPOCH TIME: 1721081160.383281
[07/15 18:06:00     49s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2172.1M, EPOCH TIME: 1721081160.383469
[07/15 18:06:00     49s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2172.1M, EPOCH TIME: 1721081160.383612
[07/15 18:06:00     49s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2172.1M, EPOCH TIME: 1721081160.383687
[07/15 18:06:00     49s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2172.1M, EPOCH TIME: 1721081160.383764
[07/15 18:06:00     49s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2172.1M, EPOCH TIME: 1721081160.383802
[07/15 18:06:00     49s] TDRefine: refinePlace mode is spiral
[07/15 18:06:00     49s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.24853.7
[07/15 18:06:00     49s] OPERPROF: Starting RefinePlace at level 1, MEM:2172.1M, EPOCH TIME: 1721081160.383858
[07/15 18:06:00     49s] *** Starting refinePlace (0:00:49.8 mem=2172.1M) ***
[07/15 18:06:00     49s] Total net bbox length = 4.725e+04 (2.641e+04 2.083e+04) (ext = 5.087e+03)
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:00     49s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:06:00     49s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:06:00     49s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:06:00     49s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2172.1M, EPOCH TIME: 1721081160.385240
[07/15 18:06:00     49s] Starting refinePlace ...
[07/15 18:06:00     49s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:06:00     49s] One DDP V2 for no tweak run.
[07/15 18:06:00     49s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:06:00     49s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2172.1M, EPOCH TIME: 1721081160.387478
[07/15 18:06:00     49s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:06:00     49s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2172.1M, EPOCH TIME: 1721081160.387543
[07/15 18:06:00     49s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2172.1M, EPOCH TIME: 1721081160.387607
[07/15 18:06:00     49s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2172.1M, EPOCH TIME: 1721081160.387648
[07/15 18:06:00     49s] DDP markSite nrRow 45 nrJob 45
[07/15 18:06:00     49s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2172.1M, EPOCH TIME: 1721081160.387751
[07/15 18:06:00     49s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2172.1M, EPOCH TIME: 1721081160.387807
[07/15 18:06:00     49s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 18:06:00     49s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2172.1MB) @(0:00:49.8 - 0:00:49.8).
[07/15 18:06:00     49s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:06:00     49s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:06:00     49s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fe52a368288.
[07/15 18:06:00     49s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:06:00     49s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/15 18:06:00     49s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:06:00     49s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:06:00     49s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2156.1MB) @(0:00:49.8 - 0:00:49.8).
[07/15 18:06:00     49s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:06:00     49s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2156.1MB
[07/15 18:06:00     49s] Statistics of distance of Instance movement in refine placement:
[07/15 18:06:00     49s]   maximum (X+Y) =         0.00 um
[07/15 18:06:00     49s]   mean    (X+Y) =         0.00 um
[07/15 18:06:00     49s] Summary Report:
[07/15 18:06:00     49s] Instances move: 0 (out of 1385 movable)
[07/15 18:06:00     49s] Instances flipped: 0
[07/15 18:06:00     49s] Mean displacement: 0.00 um
[07/15 18:06:00     49s] Max displacement: 0.00 um 
[07/15 18:06:00     49s] Total instances moved : 0
[07/15 18:06:00     49s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.024, MEM:2156.1M, EPOCH TIME: 1721081160.409063
[07/15 18:06:00     49s] Total net bbox length = 4.725e+04 (2.641e+04 2.083e+04) (ext = 5.087e+03)
[07/15 18:06:00     49s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2156.1MB
[07/15 18:06:00     49s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2156.1MB) @(0:00:49.8 - 0:00:49.8).
[07/15 18:06:00     49s] *** Finished refinePlace (0:00:49.8 mem=2156.1M) ***
[07/15 18:06:00     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.24853.7
[07/15 18:06:00     49s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.026, MEM:2156.1M, EPOCH TIME: 1721081160.409534
[07/15 18:06:00     49s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2156.1M, EPOCH TIME: 1721081160.412747
[07/15 18:06:00     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1396).
[07/15 18:06:00     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:00     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:00     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:00     49s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2156.1M, EPOCH TIME: 1721081160.414659
[07/15 18:06:00     49s] *** maximum move = 0.00 um ***
[07/15 18:06:00     49s] *** Finished re-routing un-routed nets (2156.1M) ***
[07/15 18:06:00     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:2156.1M, EPOCH TIME: 1721081160.415128
[07/15 18:06:00     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2156.1M, EPOCH TIME: 1721081160.416452
[07/15 18:06:00     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:00     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:00     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2156.1M, EPOCH TIME: 1721081160.425589
[07/15 18:06:00     49s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2156.1M, EPOCH TIME: 1721081160.425643
[07/15 18:06:00     49s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2172.1M, EPOCH TIME: 1721081160.426080
[07/15 18:06:00     49s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2172.1M, EPOCH TIME: 1721081160.426220
[07/15 18:06:00     49s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2172.1M, EPOCH TIME: 1721081160.426291
[07/15 18:06:00     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2172.1M, EPOCH TIME: 1721081160.426378
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2172.1M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  5.818  |  0.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 65.256%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/15 18:06:00     49s] *** Finish Post CTS Hold Fixing (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:00:49.8 mem=2182.1M density=65.256%) ***
[07/15 18:06:00     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.24853.9
[07/15 18:06:00     49s] **INFO: total 609 insts, 611 nets marked don't touch
[07/15 18:06:00     49s] **INFO: total 609 insts, 611 nets marked don't touch DB property
[07/15 18:06:00     49s] **INFO: total 609 insts, 611 nets unmarked don't touch
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:06:00     49s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2163.0M, EPOCH TIME: 1721081160.447384
[07/15 18:06:00     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:06:00     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:00     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:00     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:00     49s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2092.0M, EPOCH TIME: 1721081160.449866
[07/15 18:06:00     49s] TotalInstCnt at PhyDesignMc Destruction: 1396
[07/15 18:06:00     49s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:00:49.8/0:06:49.3 (0.1), mem = 2092.0M
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] =============================================================================================
[07/15 18:06:00     49s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.18-s099_1
[07/15 18:06:00     49s] =============================================================================================
[07/15 18:06:00     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:06:00     49s] ---------------------------------------------------------------------------------------------
[07/15 18:06:00     49s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:06:00     49s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:00     49s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:00     49s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:06:00     49s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:00     49s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:00     49s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:00     49s] [ OptimizationStep       ]      2   0:00:00.0  (   0.1 % )     0:00:01.3 /  0:00:01.3    1.0
[07/15 18:06:00     49s] [ OptSingleIteration     ]     15   0:00:00.0  (   0.8 % )     0:00:01.3 /  0:00:01.3    1.0
[07/15 18:06:00     49s] [ OptGetWeight           ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:00     49s] [ OptEval                ]     13   0:00:00.6  (  40.8 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:06:00     49s] [ OptCommit              ]     13   0:00:00.0  (   2.7 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:06:00     49s] [ PostCommitDelayUpdate  ]     16   0:00:00.0  (   1.3 % )     0:00:00.2 /  0:00:00.2    0.9
[07/15 18:06:00     49s] [ IncrDelayCalc          ]     60   0:00:00.2  (  13.3 % )     0:00:00.2 /  0:00:00.2    0.9
[07/15 18:06:00     49s] [ HoldReEval             ]     15   0:00:00.2  (  16.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:06:00     49s] [ HoldDelayCalc          ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:00     49s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:00     49s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:00     49s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:00     49s] [ HoldCollectNode        ]     16   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:06:00     49s] [ HoldSortNodeList       ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:00     49s] [ HoldBottleneckCount    ]     14   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:06:00     49s] [ HoldCacheNodeWeight    ]     13   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:00     49s] [ HoldBuildSlackGraph    ]     13   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:00     49s] [ HoldDBCommit           ]     19   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:06:00     49s] [ HoldTimerCalcSummary   ]     15   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:00     49s] [ RefinePlace            ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:06:00     49s] [ TimingUpdate           ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:00     49s] [ TimingReport           ]      3   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:06:00     49s] [ IncrTimingUpdate       ]     29   0:00:00.1  (   6.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:06:00     49s] [ MISC                   ]          0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:06:00     49s] ---------------------------------------------------------------------------------------------
[07/15 18:06:00     49s]  HoldOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[07/15 18:06:00     49s] ---------------------------------------------------------------------------------------------
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2092.0M, EPOCH TIME: 1721081160.451837
[07/15 18:06:00     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:00     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:00     49s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:2092.0M, EPOCH TIME: 1721081160.461288
[07/15 18:06:00     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:06:00     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:00     49s] *** Steiner Routed Nets: 22.378%; Threshold: 100; Threshold for Hold: 100
[07/15 18:06:00     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.9 mem=2092.0M
[07/15 18:06:00     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.9 mem=2092.0M
[07/15 18:06:00     49s] Re-routed 0 nets
[07/15 18:06:00     49s] GigaOpt_HOLD: Recover setup timing after hold fixing
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:06:00     49s] Deleting Lib Analyzer.
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] TimeStamp Deleting Cell Server End ...
[07/15 18:06:00     49s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:06:00     49s] Summary for sequential cells identification: 
[07/15 18:06:00     49s]   Identified SBFF number: 33
[07/15 18:06:00     49s]   Identified MBFF number: 0
[07/15 18:06:00     49s]   Identified SB Latch number: 0
[07/15 18:06:00     49s]   Identified MB Latch number: 0
[07/15 18:06:00     49s]   Not identified SBFF number: 0
[07/15 18:06:00     49s]   Not identified MBFF number: 0
[07/15 18:06:00     49s]   Not identified SB Latch number: 0
[07/15 18:06:00     49s]   Not identified MB Latch number: 0
[07/15 18:06:00     49s]   Number of sequential cells which are not FFs: 43
[07/15 18:06:00     49s]  Visiting view : slow_functional_mode
[07/15 18:06:00     49s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:06:00     49s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:06:00     49s]  Visiting view : fast_functional_mode
[07/15 18:06:00     49s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:06:00     49s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:06:00     49s] TLC MultiMap info (StdDelay):
[07/15 18:06:00     49s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:06:00     49s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:06:00     49s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:06:00     49s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:06:00     49s]  Setting StdDelay to: 91ps
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] TimeStamp Deleting Cell Server End ...
[07/15 18:06:00     49s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[07/15 18:06:00     49s] OPTC: user 20.0
[07/15 18:06:00     49s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:06:00     49s] Summary for sequential cells identification: 
[07/15 18:06:00     49s]   Identified SBFF number: 33
[07/15 18:06:00     49s]   Identified MBFF number: 0
[07/15 18:06:00     49s]   Identified SB Latch number: 0
[07/15 18:06:00     49s]   Identified MB Latch number: 0
[07/15 18:06:00     49s]   Not identified SBFF number: 0
[07/15 18:06:00     49s]   Not identified MBFF number: 0
[07/15 18:06:00     49s]   Not identified SB Latch number: 0
[07/15 18:06:00     49s]   Not identified MB Latch number: 0
[07/15 18:06:00     49s]   Number of sequential cells which are not FFs: 43
[07/15 18:06:00     49s]  Visiting view : slow_functional_mode
[07/15 18:06:00     49s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:06:00     49s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:06:00     49s]  Visiting view : fast_functional_mode
[07/15 18:06:00     49s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:06:00     49s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:06:00     49s] TLC MultiMap info (StdDelay):
[07/15 18:06:00     49s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:06:00     49s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:06:00     49s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:06:00     49s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:06:00     49s]  Setting StdDelay to: 91ps
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:06:00     49s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[07/15 18:06:00     49s] GigaOpt: WNS bump threshold: 0.0455
[07/15 18:06:00     49s] GigaOpt: Skipping postEco optimization
[07/15 18:06:00     49s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[07/15 18:06:00     49s] GigaOpt: Skipping nonLegal postEco optimization
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] Active setup views:
[07/15 18:06:00     49s]  slow_functional_mode
[07/15 18:06:00     49s]   Dominating endpoints: 0
[07/15 18:06:00     49s]   Dominating TNS: -0.000
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] OPTC: user 20.0
[07/15 18:06:00     49s] OPTC: user 20.0
[07/15 18:06:00     49s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2130.16 MB )
[07/15 18:06:00     49s] (I)      ============================ Layers =============================
[07/15 18:06:00     49s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:06:00     49s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:06:00     49s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:06:00     49s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:06:00     49s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:06:00     49s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:06:00     49s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:06:00     49s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:06:00     49s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:06:00     49s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:06:00     49s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:06:00     49s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:06:00     49s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:06:00     49s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:06:00     49s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:06:00     49s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:06:00     49s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:06:00     49s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:06:00     49s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:06:00     49s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:06:00     49s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:06:00     49s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:06:00     49s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:06:00     49s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:06:00     49s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:06:00     49s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:06:00     49s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:06:00     49s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:06:00     49s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:06:00     49s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:06:00     49s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:06:00     49s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:06:00     49s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:06:00     49s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:06:00     49s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:06:00     49s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:06:00     49s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:06:00     49s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:06:00     49s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:06:00     49s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:06:00     49s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:06:00     49s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:06:00     49s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:06:00     49s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:06:00     49s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:06:00     49s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:06:00     49s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:06:00     49s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:06:00     49s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:06:00     49s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:06:00     49s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:06:00     49s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:06:00     49s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:06:00     49s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:06:00     49s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:06:00     49s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:06:00     49s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:06:00     49s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:06:00     49s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:06:00     49s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:06:00     49s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:06:00     49s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:06:00     49s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:06:00     49s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:06:00     49s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:06:00     49s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:06:00     49s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:06:00     49s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:06:00     49s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:06:00     49s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:06:00     49s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:06:00     49s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:06:00     49s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:06:00     49s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:06:00     49s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:06:00     49s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:06:00     49s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:06:00     49s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:06:00     49s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:06:00     49s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:06:00     49s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:06:00     49s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:06:00     49s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:06:00     49s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:06:00     49s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:06:00     49s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:06:00     49s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:06:00     49s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:06:00     49s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:06:00     49s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:06:00     49s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:06:00     49s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:06:00     49s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:06:00     49s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:06:00     49s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:06:00     49s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:06:00     49s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:06:00     49s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:06:00     49s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:06:00     49s] (I)      Started Import and model ( Curr Mem: 2130.16 MB )
[07/15 18:06:00     49s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:06:00     49s] (I)      == Non-default Options ==
[07/15 18:06:00     49s] (I)      Build term to term wires                           : false
[07/15 18:06:00     49s] (I)      Maximum routing layer                              : 4
[07/15 18:06:00     49s] (I)      Number of threads                                  : 1
[07/15 18:06:00     49s] (I)      Method to set GCell size                           : row
[07/15 18:06:00     49s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:06:00     49s] (I)      Use row-based GCell size
[07/15 18:06:00     49s] (I)      Use row-based GCell align
[07/15 18:06:00     49s] (I)      layer 0 area = 202000
[07/15 18:06:00     49s] (I)      layer 1 area = 202000
[07/15 18:06:00     49s] (I)      layer 2 area = 202000
[07/15 18:06:00     49s] (I)      layer 3 area = 202000
[07/15 18:06:00     49s] (I)      GCell unit size   : 4480
[07/15 18:06:00     49s] (I)      GCell multiplier  : 1
[07/15 18:06:00     49s] (I)      GCell row height  : 4480
[07/15 18:06:00     49s] (I)      Actual row height : 4480
[07/15 18:06:00     49s] (I)      GCell align ref   : 20160 20160
[07/15 18:06:00     49s] [NR-eGR] Track table information for default rule: 
[07/15 18:06:00     49s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:06:00     49s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:06:00     49s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:06:00     49s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:06:00     49s] [NR-eGR] METTP has single uniform track structure
[07/15 18:06:00     49s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:06:00     49s] (I)      ================= Default via =================
[07/15 18:06:00     49s] (I)      +---+--------------------+--------------------+
[07/15 18:06:00     49s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[07/15 18:06:00     49s] (I)      +---+--------------------+--------------------+
[07/15 18:06:00     49s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[07/15 18:06:00     49s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[07/15 18:06:00     49s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[07/15 18:06:00     49s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[07/15 18:06:00     49s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[07/15 18:06:00     49s] (I)      +---+--------------------+--------------------+
[07/15 18:06:00     49s] [NR-eGR] Read 260 PG shapes
[07/15 18:06:00     49s] [NR-eGR] Read 0 clock shapes
[07/15 18:06:00     49s] [NR-eGR] Read 0 other shapes
[07/15 18:06:00     49s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:06:00     49s] [NR-eGR] #Instance Blockages : 0
[07/15 18:06:00     49s] [NR-eGR] #PG Blockages       : 260
[07/15 18:06:00     49s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:06:00     49s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:06:00     49s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:06:00     49s] [NR-eGR] #Other Blockages    : 0
[07/15 18:06:00     49s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:06:00     49s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 895
[07/15 18:06:00     49s] [NR-eGR] Read 1430 nets ( ignored 13 )
[07/15 18:06:00     49s] (I)      early_global_route_priority property id does not exist.
[07/15 18:06:00     49s] (I)      Read Num Blocks=260  Num Prerouted Wires=895  Num CS=0
[07/15 18:06:00     49s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 605
[07/15 18:06:00     49s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 247
[07/15 18:06:00     49s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 43
[07/15 18:06:00     49s] (I)      Number of ignored nets                =     13
[07/15 18:06:00     49s] (I)      Number of connected nets              =      0
[07/15 18:06:00     49s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[07/15 18:06:00     49s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 18:06:00     49s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:06:00     49s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:06:00     49s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:06:00     49s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:06:00     49s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:06:00     49s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:06:00     49s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:06:00     49s] (I)      Ndr track 0 does not exist
[07/15 18:06:00     49s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:06:00     49s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:06:00     49s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:06:00     49s] (I)      Site width          :   560  (dbu)
[07/15 18:06:00     49s] (I)      Row height          :  4480  (dbu)
[07/15 18:06:00     49s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:06:00     49s] (I)      GCell width         :  4480  (dbu)
[07/15 18:06:00     49s] (I)      GCell height        :  4480  (dbu)
[07/15 18:06:00     49s] (I)      Grid                :    99    54     4
[07/15 18:06:00     49s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:06:00     49s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:06:00     49s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:06:00     49s] (I)      Default wire width  :   230   280   280   280
[07/15 18:06:00     49s] (I)      Default wire space  :   230   280   280   280
[07/15 18:06:00     49s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:06:00     49s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:06:00     49s] (I)      First track coord   :   280   280   280   280
[07/15 18:06:00     49s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:06:00     49s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:06:00     49s] (I)      Num of masks        :     1     1     1     1
[07/15 18:06:00     49s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:06:00     49s] (I)      --------------------------------------------------------
[07/15 18:06:00     49s] 
[07/15 18:06:00     49s] [NR-eGR] ============ Routing rule table ============
[07/15 18:06:00     49s] [NR-eGR] Rule id: 0  Nets: 1417
[07/15 18:06:00     49s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:06:00     49s] (I)                    Layer    2    3    4 
[07/15 18:06:00     49s] (I)                    Pitch  560  560  560 
[07/15 18:06:00     49s] (I)             #Used tracks    1    1    1 
[07/15 18:06:00     49s] (I)       #Fully used tracks    1    1    1 
[07/15 18:06:00     49s] [NR-eGR] ========================================
[07/15 18:06:00     49s] [NR-eGR] 
[07/15 18:06:00     49s] (I)      =============== Blocked Tracks ===============
[07/15 18:06:00     49s] (I)      +-------+---------+----------+---------------+
[07/15 18:06:00     49s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:06:00     49s] (I)      +-------+---------+----------+---------------+
[07/15 18:06:00     49s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:06:00     49s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:06:00     49s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:06:00     49s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:06:00     49s] (I)      +-------+---------+----------+---------------+
[07/15 18:06:00     49s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2130.16 MB )
[07/15 18:06:00     49s] (I)      Reset routing kernel
[07/15 18:06:00     49s] (I)      Started Global Routing ( Curr Mem: 2130.16 MB )
[07/15 18:06:00     49s] (I)      totalPins=4826  totalGlobalPin=4706 (97.51%)
[07/15 18:06:00     49s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:06:00     49s] [NR-eGR] Layer group 1: route 1417 net(s) in layer range [2, 4]
[07/15 18:06:00     49s] (I)      
[07/15 18:06:00     49s] (I)      ============  Phase 1a Route ============
[07/15 18:06:00     49s] (I)      Usage: 10903 = (5811 H, 5092 V) = (13.59% H, 6.38% V) = (2.603e+04um H, 2.281e+04um V)
[07/15 18:06:00     49s] (I)      
[07/15 18:06:00     49s] (I)      ============  Phase 1b Route ============
[07/15 18:06:00     49s] (I)      Usage: 10903 = (5811 H, 5092 V) = (13.59% H, 6.38% V) = (2.603e+04um H, 2.281e+04um V)
[07/15 18:06:00     49s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.884544e+04um
[07/15 18:06:00     49s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:06:00     49s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:06:00     49s] (I)      
[07/15 18:06:00     49s] (I)      ============  Phase 1c Route ============
[07/15 18:06:00     49s] (I)      Usage: 10903 = (5811 H, 5092 V) = (13.59% H, 6.38% V) = (2.603e+04um H, 2.281e+04um V)
[07/15 18:06:00     49s] (I)      
[07/15 18:06:00     49s] (I)      ============  Phase 1d Route ============
[07/15 18:06:00     49s] (I)      Usage: 10903 = (5811 H, 5092 V) = (13.59% H, 6.38% V) = (2.603e+04um H, 2.281e+04um V)
[07/15 18:06:00     49s] (I)      
[07/15 18:06:00     49s] (I)      ============  Phase 1e Route ============
[07/15 18:06:00     49s] (I)      Usage: 10903 = (5811 H, 5092 V) = (13.59% H, 6.38% V) = (2.603e+04um H, 2.281e+04um V)
[07/15 18:06:00     49s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.884544e+04um
[07/15 18:06:00     49s] (I)      
[07/15 18:06:00     49s] (I)      ============  Phase 1l Route ============
[07/15 18:06:00     49s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:06:00     49s] (I)      Layer  2:      36109      7140         5        4016       37960    ( 9.57%) 
[07/15 18:06:00     49s] (I)      Layer  3:      42336      6581         0           0       42336    ( 0.00%) 
[07/15 18:06:00     49s] (I)      Layer  4:      42135       737         0           0       41976    ( 0.00%) 
[07/15 18:06:00     49s] (I)      Total:        120580     14458         5        4016      122272    ( 3.18%) 
[07/15 18:06:00     49s] (I)      
[07/15 18:06:00     49s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:06:00     49s] [NR-eGR]                        OverCon            
[07/15 18:06:00     49s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:06:00     49s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:06:00     49s] [NR-eGR] ----------------------------------------------
[07/15 18:06:00     49s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:06:00     49s] [NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[07/15 18:06:00     49s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:06:00     49s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:06:00     49s] [NR-eGR] ----------------------------------------------
[07/15 18:06:00     49s] [NR-eGR]        Total         5( 0.03%)   ( 0.03%) 
[07/15 18:06:00     49s] [NR-eGR] 
[07/15 18:06:00     49s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2130.16 MB )
[07/15 18:06:00     49s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:06:00     49s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:06:00     49s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2130.16 MB )
[07/15 18:06:00     49s] (I)      ==================================== Runtime Summary ====================================
[07/15 18:06:00     49s] (I)       Step                                        %      Start     Finish      Real       CPU 
[07/15 18:06:00     49s] (I)      -----------------------------------------------------------------------------------------
[07/15 18:06:00     49s] (I)       Early Global Route kernel             100.00%  22.15 sec  22.19 sec  0.03 sec  0.03 sec 
[07/15 18:06:00     49s] (I)       +-Import and model                     24.39%  22.17 sec  22.17 sec  0.01 sec  0.01 sec 
[07/15 18:06:00     49s] (I)       | +-Create place DB                     6.53%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | +-Import place data                 6.17%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | +-Read instances and placement    1.77%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | +-Read nets                       3.81%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | +-Create route DB                    13.17%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | +-Import route data (1T)           12.48%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | +-Read blockages ( Layer 2-4 )    2.76%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | | +-Read routing blockages        0.01%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | | +-Read instance blockages       0.47%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | | +-Read PG blockages             0.10%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | | +-Read clock blockages          0.04%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | | +-Read other blockages          0.04%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | | +-Read halo blockages           0.03%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | | +-Read boundary cut boxes       0.01%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | +-Read blackboxes                 0.03%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | +-Read prerouted                  1.34%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | +-Read unlegalized nets           0.14%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | +-Read nets                       0.91%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | +-Set up via pillars              0.03%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | +-Initialize 3D grid graph        0.07%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | +-Model blockage capacity         2.21%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | | +-Initialize 3D capacity        1.78%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | +-Read aux data                       0.01%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | +-Others data preparation             0.14%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | +-Create route kernel                 2.88%  22.17 sec  22.17 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       +-Global Routing                       36.78%  22.17 sec  22.19 sec  0.01 sec  0.01 sec 
[07/15 18:06:00     49s] (I)       | +-Initialization                      1.13%  22.17 sec  22.18 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | +-Net group 1                        33.09%  22.18 sec  22.19 sec  0.01 sec  0.01 sec 
[07/15 18:06:00     49s] (I)       | | +-Generate topology                 2.55%  22.18 sec  22.18 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | +-Phase 1a                          5.73%  22.18 sec  22.18 sec  0.00 sec  0.01 sec 
[07/15 18:06:00     49s] (I)       | | | +-Pattern routing (1T)            4.43%  22.18 sec  22.18 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | +-Add via demand to 2D            0.60%  22.18 sec  22.18 sec  0.00 sec  0.01 sec 
[07/15 18:06:00     49s] (I)       | | +-Phase 1b                          0.14%  22.18 sec  22.18 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | +-Phase 1c                          0.04%  22.18 sec  22.18 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | +-Phase 1d                          0.04%  22.18 sec  22.18 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | +-Phase 1e                          0.51%  22.18 sec  22.18 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | +-Route legalization              0.01%  22.18 sec  22.18 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | +-Phase 1l                         21.17%  22.18 sec  22.19 sec  0.01 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | | | +-Layer assignment (1T)          20.38%  22.18 sec  22.19 sec  0.01 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | +-Clean cong LA                       0.01%  22.19 sec  22.19 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       +-Export 3D cong map                    1.34%  22.19 sec  22.19 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)       | +-Export 2D cong map                  0.24%  22.19 sec  22.19 sec  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)      ==================== Summary by functions =====================
[07/15 18:06:00     49s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:06:00     49s] (I)      ---------------------------------------------------------------
[07/15 18:06:00     49s] (I)        0  Early Global Route kernel     100.00%  0.03 sec  0.03 sec 
[07/15 18:06:00     49s] (I)        1  Global Routing                 36.78%  0.01 sec  0.01 sec 
[07/15 18:06:00     49s] (I)        1  Import and model               24.39%  0.01 sec  0.01 sec 
[07/15 18:06:00     49s] (I)        1  Export 3D cong map              1.34%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        2  Net group 1                    33.09%  0.01 sec  0.01 sec 
[07/15 18:06:00     49s] (I)        2  Create route DB                13.17%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        2  Create place DB                 6.53%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        2  Create route kernel             2.88%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        2  Initialization                  1.13%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        2  Export 2D cong map              0.24%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        2  Others data preparation         0.14%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        3  Phase 1l                       21.17%  0.01 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        3  Import route data (1T)         12.48%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        3  Import place data               6.17%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        3  Phase 1a                        5.73%  0.00 sec  0.01 sec 
[07/15 18:06:00     49s] (I)        3  Generate topology               2.55%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        3  Phase 1e                        0.51%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        3  Phase 1b                        0.14%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        3  Phase 1d                        0.04%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        4  Layer assignment (1T)          20.38%  0.01 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        4  Read nets                       4.72%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        4  Pattern routing (1T)            4.43%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        4  Read blockages ( Layer 2-4 )    2.76%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        4  Model blockage capacity         2.21%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        4  Read instances and placement    1.77%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        4  Read prerouted                  1.34%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        4  Add via demand to 2D            0.60%  0.00 sec  0.01 sec 
[07/15 18:06:00     49s] (I)        4  Read unlegalized nets           0.14%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        4  Initialize 3D grid graph        0.07%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        4  Set up via pillars              0.03%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        5  Initialize 3D capacity          1.78%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        5  Read instance blockages         0.47%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        5  Read PG blockages               0.10%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        5  Read halo blockages             0.03%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 18:06:00     49s] OPERPROF: Starting HotSpotCal at level 1, MEM:2130.2M, EPOCH TIME: 1721081160.575403
[07/15 18:06:00     49s] [hotspot] +------------+---------------+---------------+
[07/15 18:06:00     49s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:06:00     49s] [hotspot] +------------+---------------+---------------+
[07/15 18:06:00     49s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:06:00     49s] [hotspot] +------------+---------------+---------------+
[07/15 18:06:00     49s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:06:00     49s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:06:00     49s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2130.2M, EPOCH TIME: 1721081160.575793
[07/15 18:06:00     49s] [hotspot] Hotspot report including placement blocked areas
[07/15 18:06:00     49s] OPERPROF: Starting HotSpotCal at level 1, MEM:2130.2M, EPOCH TIME: 1721081160.575897
[07/15 18:06:00     49s] [hotspot] +------------+---------------+---------------+
[07/15 18:06:00     49s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:06:00     49s] [hotspot] +------------+---------------+---------------+
[07/15 18:06:00     49s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:06:00     49s] [hotspot] +------------+---------------+---------------+
[07/15 18:06:00     49s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:06:00     49s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:06:00     49s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2130.2M, EPOCH TIME: 1721081160.576231
[07/15 18:06:00     49s] Reported timing to dir ./timingReports
[07/15 18:06:00     49s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1580.9M, totSessionCpu=0:00:50 **
[07/15 18:06:00     49s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2064.6M, EPOCH TIME: 1721081160.596253
[07/15 18:06:00     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:00     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:00     50s] 
[07/15 18:06:00     50s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:00     50s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2064.6M, EPOCH TIME: 1721081160.605632
[07/15 18:06:00     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:06:00     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:00     50s] 
[07/15 18:06:00     50s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:06:00     50s] 
[07/15 18:06:00     50s] TimeStamp Deleting Cell Server End ...
[07/15 18:06:00     50s] Starting delay calculation for Hold views
[07/15 18:06:00     50s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:06:00     50s] #################################################################################
[07/15 18:06:00     50s] # Design Stage: PreRoute
[07/15 18:06:00     50s] # Design Name: aska_dig
[07/15 18:06:00     50s] # Design Mode: 180nm
[07/15 18:06:00     50s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:06:00     50s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:06:00     50s] # Signoff Settings: SI Off 
[07/15 18:06:00     50s] #################################################################################
[07/15 18:06:00     50s] Calculate delays in BcWc mode...
[07/15 18:06:00     50s] Topological Sorting (REAL = 0:00:00.0, MEM = 2060.7M, InitMEM = 2060.7M)
[07/15 18:06:00     50s] Start delay calculation (fullDC) (1 T). (MEM=2060.67)
[07/15 18:06:00     50s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:06:00     50s] End AAE Lib Interpolated Model. (MEM=2072.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:06:00     50s] Total number of fetched objects 1430
[07/15 18:06:00     50s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:06:00     50s] End delay calculation. (MEM=2087.88 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:06:00     50s] End delay calculation (fullDC). (MEM=2087.88 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:06:00     50s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2087.9M) ***
[07/15 18:06:00     50s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:50.3 mem=2087.9M)
[07/15 18:06:01     50s] Starting delay calculation for Setup views
[07/15 18:06:01     50s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:06:01     50s] #################################################################################
[07/15 18:06:01     50s] # Design Stage: PreRoute
[07/15 18:06:01     50s] # Design Name: aska_dig
[07/15 18:06:01     50s] # Design Mode: 180nm
[07/15 18:06:01     50s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:06:01     50s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:06:01     50s] # Signoff Settings: SI Off 
[07/15 18:06:01     50s] #################################################################################
[07/15 18:06:01     50s] Calculate delays in BcWc mode...
[07/15 18:06:01     50s] Topological Sorting (REAL = 0:00:00.0, MEM = 2040.4M, InitMEM = 2040.4M)
[07/15 18:06:01     50s] Start delay calculation (fullDC) (1 T). (MEM=2040.38)
[07/15 18:06:01     50s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 18:06:01     50s] End AAE Lib Interpolated Model. (MEM=2051.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:06:01     50s] Total number of fetched objects 1430
[07/15 18:06:01     50s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:06:01     50s] End delay calculation. (MEM=2099.59 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:06:01     50s] End delay calculation (fullDC). (MEM=2099.59 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:06:01     50s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2099.6M) ***
[07/15 18:06:01     50s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:50.7 mem=2099.6M)
[07/15 18:06:02     50s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  5.818  |  0.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.295  |  0.000  | -0.295  |
|           TNS (ns):| -6.397  |  0.000  | -6.397  |
|    Violating Paths:|   22    |    0    |   22    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:06:02     50s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2060.8M, EPOCH TIME: 1721081162.014575
[07/15 18:06:02     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:02     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:02     50s] 
[07/15 18:06:02     50s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:02     50s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2060.8M, EPOCH TIME: 1721081162.023842
[07/15 18:06:02     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:06:02     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:02     50s] Density: 65.256%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 18:06:02     50s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2060.8M, EPOCH TIME: 1721081162.025719
[07/15 18:06:02     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:02     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:02     50s] 
[07/15 18:06:02     50s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:02     50s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2060.8M, EPOCH TIME: 1721081162.034893
[07/15 18:06:02     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:06:02     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:02     50s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2060.8M, EPOCH TIME: 1721081162.036646
[07/15 18:06:02     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:02     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:02     50s] 
[07/15 18:06:02     50s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:02     50s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:2060.8M, EPOCH TIME: 1721081162.045611
[07/15 18:06:02     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:06:02     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:02     50s] *** Final Summary (holdfix) CPU=0:00:00.8, REAL=0:00:02.0, MEM=2060.8M
[07/15 18:06:02     50s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1616.2M, totSessionCpu=0:00:51 **
[07/15 18:06:02     50s] *** Finished optDesign ***
[07/15 18:06:02     50s] 
[07/15 18:06:02     50s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:06.1 real=0:00:06.7)
[07/15 18:06:02     50s] Info: Destroy the CCOpt slew target map.
[07/15 18:06:02     50s] clean pInstBBox. size 0
[07/15 18:06:02     50s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[07/15 18:06:02     50s] All LLGs are deleted
[07/15 18:06:02     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:02     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:02     50s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2060.8M, EPOCH TIME: 1721081162.069542
[07/15 18:06:02     50s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2060.8M, EPOCH TIME: 1721081162.069641
[07/15 18:06:02     50s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:06:02     50s] *** optDesign #2 [finish] : cpu/real = 0:00:06.1/0:00:06.8 (0.9), totSession cpu/real = 0:00:50.8/0:06:51.0 (0.1), mem = 2060.8M
[07/15 18:06:02     50s] 
[07/15 18:06:02     50s] =============================================================================================
[07/15 18:06:02     50s]  Final TAT Report : optDesign #2                                                21.18-s099_1
[07/15 18:06:02     50s] =============================================================================================
[07/15 18:06:02     50s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:06:02     50s] ---------------------------------------------------------------------------------------------
[07/15 18:06:02     50s] [ InitOpt                ]      1   0:00:01.5  (  21.3 % )     0:00:01.5 /  0:00:01.4    1.0
[07/15 18:06:02     50s] [ HoldOpt                ]      1   0:00:01.3  (  19.7 % )     0:00:01.4 /  0:00:01.4    1.0
[07/15 18:06:02     50s] [ ViewPruning            ]      8   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:06:02     50s] [ BuildHoldData          ]      1   0:00:01.2  (  17.6 % )     0:00:01.6 /  0:00:01.6    1.0
[07/15 18:06:02     50s] [ OptSummaryReport       ]      5   0:00:00.2  (   2.9 % )     0:00:01.5 /  0:00:00.9    0.6
[07/15 18:06:02     50s] [ DrvReport              ]      2   0:00:00.7  (   9.7 % )     0:00:00.7 /  0:00:00.0    0.1
[07/15 18:06:02     50s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:06:02     50s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:02     50s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   9.4 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:06:02     50s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:02     50s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:02     50s] [ RefinePlace            ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:06:02     50s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:06:02     50s] [ TimingUpdate           ]     28   0:00:00.3  (   4.9 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:06:02     50s] [ FullDelayCalc          ]      4   0:00:00.5  (   7.2 % )     0:00:00.5 /  0:00:00.5    1.0
[07/15 18:06:02     50s] [ TimingReport           ]      7   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.1    0.9
[07/15 18:06:02     50s] [ GenerateReports        ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:06:02     50s] [ MISC                   ]          0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:06:02     50s] ---------------------------------------------------------------------------------------------
[07/15 18:06:02     50s]  optDesign #2 TOTAL                 0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:06.1    0.9
[07/15 18:06:02     50s] ---------------------------------------------------------------------------------------------
[07/15 18:06:02     50s] 
[07/15 18:06:25     51s] <CMD> optDesign -postCTS -hold
[07/15 18:06:25     51s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1578.2M, totSessionCpu=0:00:52 **
[07/15 18:06:25     51s] *** optDesign #3 [begin] : totSession cpu/real = 0:00:51.7/0:07:14.6 (0.1), mem = 2031.8M
[07/15 18:06:25     51s] Info: 1 threads available for lower-level modules during optimization.
[07/15 18:06:25     51s] GigaOpt running with 1 threads.
[07/15 18:06:25     51s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:00:51.7/0:07:14.6 (0.1), mem = 2031.8M
[07/15 18:06:25     51s] **INFO: User settings:
[07/15 18:06:25     51s] setDesignMode -process                            180
[07/15 18:06:25     51s] setExtractRCMode -coupling_c_th                   3
[07/15 18:06:25     51s] setExtractRCMode -engine                          preRoute
[07/15 18:06:25     51s] setExtractRCMode -relative_c_th                   0.03
[07/15 18:06:25     51s] setExtractRCMode -total_c_th                      5
[07/15 18:06:25     51s] setUsefulSkewMode -ecoRoute                       false
[07/15 18:06:25     51s] setUsefulSkewMode -maxAllowedDelay                1
[07/15 18:06:25     51s] setUsefulSkewMode -noBoundary                     false
[07/15 18:06:25     51s] setDelayCalMode -enable_high_fanout               true
[07/15 18:06:25     51s] setDelayCalMode -engine                           aae
[07/15 18:06:25     51s] setDelayCalMode -ignoreNetLoad                    false
[07/15 18:06:25     51s] setDelayCalMode -socv_accuracy_mode               low
[07/15 18:06:25     51s] setOptMode -activeHoldViews                       { fast_functional_mode }
[07/15 18:06:25     51s] setOptMode -activeSetupViews                      { slow_functional_mode }
[07/15 18:06:25     51s] setOptMode -autoHoldViews                         { fast_functional_mode}
[07/15 18:06:25     51s] setOptMode -autoSetupViews                        { slow_functional_mode}
[07/15 18:06:25     51s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[07/15 18:06:25     51s] setOptMode -autoViewHoldTargetSlack               0
[07/15 18:06:25     51s] setOptMode -drcMargin                             0
[07/15 18:06:25     51s] setOptMode -fixCap                                true
[07/15 18:06:25     51s] setOptMode -fixDrc                                true
[07/15 18:06:25     51s] setOptMode -fixFanoutLoad                         false
[07/15 18:06:25     51s] setOptMode -fixTran                               true
[07/15 18:06:25     51s] setOptMode -optimizeFF                            true
[07/15 18:06:25     51s] setOptMode -preserveAllSequential                 false
[07/15 18:06:25     51s] setOptMode -setupTargetSlack                      0
[07/15 18:06:25     51s] setAnalysisMode -analysisType                     bcwc
[07/15 18:06:25     51s] setAnalysisMode -checkType                        setup
[07/15 18:06:25     51s] setAnalysisMode -clkSrcPath                       true
[07/15 18:06:25     51s] setAnalysisMode -clockPropagation                 sdcControl
[07/15 18:06:25     51s] setAnalysisMode -usefulSkew                       true
[07/15 18:06:25     51s] setAnalysisMode -virtualIPO                       false
[07/15 18:06:25     51s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[07/15 18:06:25     51s] setRouteMode -earlyGlobalMaxRouteLayer            4
[07/15 18:06:25     51s] setRouteMode -earlyGlobalMinRouteLayer            2
[07/15 18:06:25     51s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[07/15 18:06:25     51s] 
[07/15 18:06:25     51s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 18:06:25     51s] 
[07/15 18:06:25     51s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:06:25     51s] Summary for sequential cells identification: 
[07/15 18:06:25     51s]   Identified SBFF number: 33
[07/15 18:06:25     51s]   Identified MBFF number: 0
[07/15 18:06:25     51s]   Identified SB Latch number: 0
[07/15 18:06:25     51s]   Identified MB Latch number: 0
[07/15 18:06:25     51s]   Not identified SBFF number: 0
[07/15 18:06:25     51s]   Not identified MBFF number: 0
[07/15 18:06:25     51s]   Not identified SB Latch number: 0
[07/15 18:06:25     51s]   Not identified MB Latch number: 0
[07/15 18:06:25     51s]   Number of sequential cells which are not FFs: 43
[07/15 18:06:25     51s]  Visiting view : slow_functional_mode
[07/15 18:06:25     51s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:06:25     51s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:06:25     51s]  Visiting view : fast_functional_mode
[07/15 18:06:25     51s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:06:25     51s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:06:25     51s] TLC MultiMap info (StdDelay):
[07/15 18:06:25     51s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:06:25     51s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:06:25     51s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:06:25     51s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:06:25     51s]  Setting StdDelay to: 91ps
[07/15 18:06:25     51s] 
[07/15 18:06:25     51s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:06:25     51s] Need call spDPlaceInit before registerPrioInstLoc.
[07/15 18:06:25     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:2033.8M, EPOCH TIME: 1721081185.730842
[07/15 18:06:25     51s] Processing tracks to init pin-track alignment.
[07/15 18:06:25     51s] z: 2, totalTracks: 1
[07/15 18:06:25     51s] z: 4, totalTracks: 1
[07/15 18:06:25     51s] z: 6, totalTracks: 1
[07/15 18:06:25     51s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:06:25     51s] All LLGs are deleted
[07/15 18:06:25     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:25     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:25     51s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2033.8M, EPOCH TIME: 1721081185.732069
[07/15 18:06:25     51s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2033.8M, EPOCH TIME: 1721081185.732148
[07/15 18:06:25     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2033.8M, EPOCH TIME: 1721081185.732454
[07/15 18:06:25     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:25     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:25     51s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2033.8M, EPOCH TIME: 1721081185.732664
[07/15 18:06:25     51s] Max number of tech site patterns supported in site array is 256.
[07/15 18:06:25     51s] Core basic site is core_ji3v
[07/15 18:06:25     51s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2033.8M, EPOCH TIME: 1721081185.741328
[07/15 18:06:25     51s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:06:25     51s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:06:25     51s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2033.8M, EPOCH TIME: 1721081185.741545
[07/15 18:06:25     51s] Fast DP-INIT is on for default
[07/15 18:06:25     51s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:06:25     51s] Atter site array init, number of instance map data is 0.
[07/15 18:06:25     51s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2033.8M, EPOCH TIME: 1721081185.741975
[07/15 18:06:25     51s] 
[07/15 18:06:25     51s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:25     51s] OPERPROF:     Starting CMU at level 3, MEM:2033.8M, EPOCH TIME: 1721081185.742221
[07/15 18:06:25     51s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2033.8M, EPOCH TIME: 1721081185.742477
[07/15 18:06:25     51s] 
[07/15 18:06:25     51s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:06:25     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2033.8M, EPOCH TIME: 1721081185.742652
[07/15 18:06:25     51s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2033.8M, EPOCH TIME: 1721081185.742695
[07/15 18:06:25     51s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2033.8M, EPOCH TIME: 1721081185.742860
[07/15 18:06:25     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2033.8MB).
[07/15 18:06:25     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:2033.8M, EPOCH TIME: 1721081185.743288
[07/15 18:06:25     51s] Cell 'RF4DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:06:25     51s] Cell 'RF4DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:06:25     51s] Cell 'RF8DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:06:25     51s] Cell 'RF8DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:06:25     51s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[07/15 18:06:25     51s] 	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:06:25     51s] 	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:06:25     51s] 	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:06:25     51s] 	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:06:25     51s] .
[07/15 18:06:25     51s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2033.8M, EPOCH TIME: 1721081185.743442
[07/15 18:06:25     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:06:25     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:25     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:25     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:25     51s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2031.8M, EPOCH TIME: 1721081185.745441
[07/15 18:06:25     51s] 
[07/15 18:06:25     51s] Creating Lib Analyzer ...
[07/15 18:06:25     51s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:06:25     51s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:06:25     51s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:06:25     51s] 
[07/15 18:06:25     51s] {RT max_rc 0 4 4 0}
[07/15 18:06:26     52s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:52.4 mem=2039.8M
[07/15 18:06:26     52s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:52.4 mem=2039.8M
[07/15 18:06:26     52s] Creating Lib Analyzer, finished. 
[07/15 18:06:26     52s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1585.1M, totSessionCpu=0:00:52 **
[07/15 18:06:26     52s] *** optDesign -postCTS ***
[07/15 18:06:26     52s] DRC Margin: user margin 0.0
[07/15 18:06:26     52s] Hold Target Slack: user slack 0
[07/15 18:06:26     52s] Setup Target Slack: user slack 0;
[07/15 18:06:26     52s] setUsefulSkewMode -ecoRoute false
[07/15 18:06:26     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2039.8M, EPOCH TIME: 1721081186.408720
[07/15 18:06:26     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:26     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:26     52s] 
[07/15 18:06:26     52s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:26     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2039.8M, EPOCH TIME: 1721081186.418096
[07/15 18:06:26     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:06:26     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:26     52s] 
[07/15 18:06:26     52s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:06:26     52s] Deleting Lib Analyzer.
[07/15 18:06:26     52s] 
[07/15 18:06:26     52s] TimeStamp Deleting Cell Server End ...
[07/15 18:06:26     52s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:06:26     52s] 
[07/15 18:06:26     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:06:26     52s] Summary for sequential cells identification: 
[07/15 18:06:26     52s]   Identified SBFF number: 33
[07/15 18:06:26     52s]   Identified MBFF number: 0
[07/15 18:06:26     52s]   Identified SB Latch number: 0
[07/15 18:06:26     52s]   Identified MB Latch number: 0
[07/15 18:06:26     52s]   Not identified SBFF number: 0
[07/15 18:06:26     52s]   Not identified MBFF number: 0
[07/15 18:06:26     52s]   Not identified SB Latch number: 0
[07/15 18:06:26     52s]   Not identified MB Latch number: 0
[07/15 18:06:26     52s]   Number of sequential cells which are not FFs: 43
[07/15 18:06:26     52s]  Visiting view : slow_functional_mode
[07/15 18:06:26     52s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:06:26     52s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:06:26     52s]  Visiting view : fast_functional_mode
[07/15 18:06:26     52s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:06:26     52s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:06:26     52s] TLC MultiMap info (StdDelay):
[07/15 18:06:26     52s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:06:26     52s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:06:26     52s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:06:26     52s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:06:26     52s]  Setting StdDelay to: 91ps
[07/15 18:06:26     52s] 
[07/15 18:06:26     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:06:26     52s] 
[07/15 18:06:26     52s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:06:26     52s] 
[07/15 18:06:26     52s] TimeStamp Deleting Cell Server End ...
[07/15 18:06:26     52s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2039.8M, EPOCH TIME: 1721081186.437574
[07/15 18:06:26     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:26     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:26     52s] All LLGs are deleted
[07/15 18:06:26     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:26     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:26     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2039.8M, EPOCH TIME: 1721081186.437655
[07/15 18:06:26     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2039.8M, EPOCH TIME: 1721081186.437704
[07/15 18:06:26     52s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2031.8M, EPOCH TIME: 1721081186.437799
[07/15 18:06:26     52s] Start to check current routing status for nets...
[07/15 18:06:26     52s] All nets are already routed correctly.
[07/15 18:06:26     52s] End to check current routing status for nets (mem=2031.8M)
[07/15 18:06:26     52s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:52.4/0:07:15.3 (0.1), mem = 2031.8M
[07/15 18:06:26     52s] 
[07/15 18:06:26     52s] =============================================================================================
[07/15 18:06:26     52s]  Step TAT Report : InitOpt #1 / optDesign #3                                    21.18-s099_1
[07/15 18:06:26     52s] =============================================================================================
[07/15 18:06:26     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:06:26     52s] ---------------------------------------------------------------------------------------------
[07/15 18:06:26     52s] [ CellServerInit         ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:26     52s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  89.1 % )     0:00:00.7 /  0:00:00.6    1.0
[07/15 18:06:26     52s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:26     52s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:26     52s] [ MISC                   ]          0:00:00.1  (  10.2 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:06:26     52s] ---------------------------------------------------------------------------------------------
[07/15 18:06:26     52s]  InitOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:06:26     52s] ---------------------------------------------------------------------------------------------
[07/15 18:06:26     52s] 
[07/15 18:06:26     52s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:06:26     52s] ### Creating PhyDesignMc. totSessionCpu=0:00:52.4 mem=2031.8M
[07/15 18:06:26     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:2031.8M, EPOCH TIME: 1721081186.441613
[07/15 18:06:26     52s] Processing tracks to init pin-track alignment.
[07/15 18:06:26     52s] z: 2, totalTracks: 1
[07/15 18:06:26     52s] z: 4, totalTracks: 1
[07/15 18:06:26     52s] z: 6, totalTracks: 1
[07/15 18:06:26     52s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:06:26     52s] All LLGs are deleted
[07/15 18:06:26     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:26     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:26     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2031.8M, EPOCH TIME: 1721081186.442796
[07/15 18:06:26     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2031.8M, EPOCH TIME: 1721081186.442923
[07/15 18:06:26     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2031.8M, EPOCH TIME: 1721081186.443146
[07/15 18:06:26     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:26     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:26     52s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2031.8M, EPOCH TIME: 1721081186.443320
[07/15 18:06:26     52s] Max number of tech site patterns supported in site array is 256.
[07/15 18:06:26     52s] Core basic site is core_ji3v
[07/15 18:06:26     52s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2031.8M, EPOCH TIME: 1721081186.451972
[07/15 18:06:26     52s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:06:26     52s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:06:26     52s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2031.8M, EPOCH TIME: 1721081186.452166
[07/15 18:06:26     52s] Fast DP-INIT is on for default
[07/15 18:06:26     52s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:06:26     52s] Atter site array init, number of instance map data is 0.
[07/15 18:06:26     52s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2031.8M, EPOCH TIME: 1721081186.452611
[07/15 18:06:26     52s] 
[07/15 18:06:26     52s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:26     52s] 
[07/15 18:06:26     52s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:06:26     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2031.8M, EPOCH TIME: 1721081186.452980
[07/15 18:06:26     52s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2031.8M, EPOCH TIME: 1721081186.453027
[07/15 18:06:26     52s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2031.8M, EPOCH TIME: 1721081186.453161
[07/15 18:06:26     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2031.8MB).
[07/15 18:06:26     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:2031.8M, EPOCH TIME: 1721081186.453348
[07/15 18:06:26     52s] TotalInstCnt at PhyDesignMc Initialization: 1396
[07/15 18:06:26     52s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:52.5 mem=2031.8M
[07/15 18:06:26     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2031.8M, EPOCH TIME: 1721081186.454565
[07/15 18:06:26     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:06:26     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:26     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:26     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:26     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2031.8M, EPOCH TIME: 1721081186.456350
[07/15 18:06:26     52s] TotalInstCnt at PhyDesignMc Destruction: 1396
[07/15 18:06:26     52s] GigaOpt Hold Optimizer is used
[07/15 18:06:26     52s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[07/15 18:06:26     52s] End AAE Lib Interpolated Model. (MEM=2031.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:06:26     52s] 
[07/15 18:06:26     52s] Creating Lib Analyzer ...
[07/15 18:06:26     52s] 
[07/15 18:06:26     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:06:26     52s] Summary for sequential cells identification: 
[07/15 18:06:26     52s]   Identified SBFF number: 33
[07/15 18:06:26     52s]   Identified MBFF number: 0
[07/15 18:06:26     52s]   Identified SB Latch number: 0
[07/15 18:06:26     52s]   Identified MB Latch number: 0
[07/15 18:06:26     52s]   Not identified SBFF number: 0
[07/15 18:06:26     52s]   Not identified MBFF number: 0
[07/15 18:06:26     52s]   Not identified SB Latch number: 0
[07/15 18:06:26     52s]   Not identified MB Latch number: 0
[07/15 18:06:26     52s]   Number of sequential cells which are not FFs: 43
[07/15 18:06:26     52s]  Visiting view : slow_functional_mode
[07/15 18:06:26     52s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:06:26     52s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:06:26     52s]  Visiting view : fast_functional_mode
[07/15 18:06:26     52s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:06:26     52s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:06:26     52s] TLC MultiMap info (StdDelay):
[07/15 18:06:26     52s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:06:26     52s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:06:26     52s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:06:26     52s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:06:26     52s]  Setting StdDelay to: 91ps
[07/15 18:06:26     52s] 
[07/15 18:06:26     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:06:26     52s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:06:26     52s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:06:26     52s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:06:26     52s] 
[07/15 18:06:26     52s] {RT max_rc 0 4 4 0}
[07/15 18:06:27     53s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:53.2 mem=2039.8M
[07/15 18:06:27     53s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:53.2 mem=2039.8M
[07/15 18:06:27     53s] Creating Lib Analyzer, finished. 
[07/15 18:06:27     53s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:53.2 mem=2039.8M ***
[07/15 18:06:27     53s] *** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 0:00:53.2/0:07:16.1 (0.1), mem = 2039.8M
[07/15 18:06:27     53s] Effort level <high> specified for reg2reg path_group
[07/15 18:06:27     53s] Saving timing graph ...
[07/15 18:06:27     53s] TG backup dir: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/innovus_temp_24853_phoenix_saul_AEdLl9/opt_timing_graph_yVcjZY
[07/15 18:06:27     53s] Disk Usage:
[07/15 18:06:27     53s] Filesystem              1K-blocks      Used Available Use% Mounted on
[07/15 18:06:27     53s] /dev/mapper/centos-home 357512644 130596580 226916064  37% /home
[07/15 18:06:27     53s] Done save timing graph
[07/15 18:06:27     53s] Disk Usage:
[07/15 18:06:27     53s] Filesystem              1K-blocks      Used Available Use% Mounted on
[07/15 18:06:27     53s] /dev/mapper/centos-home 357512644 130599164 226913480  37% /home
[07/15 18:06:27     53s] OPTC: user 20.0
[07/15 18:06:27     53s] 
[07/15 18:06:27     53s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:06:27     53s] Deleting Lib Analyzer.
[07/15 18:06:27     53s] 
[07/15 18:06:27     53s] TimeStamp Deleting Cell Server End ...
[07/15 18:06:27     53s] Starting delay calculation for Hold views
[07/15 18:06:27     53s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:06:27     53s] #################################################################################
[07/15 18:06:27     53s] # Design Stage: PreRoute
[07/15 18:06:27     53s] # Design Name: aska_dig
[07/15 18:06:27     53s] # Design Mode: 180nm
[07/15 18:06:27     53s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:06:27     53s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:06:27     53s] # Signoff Settings: SI Off 
[07/15 18:06:27     53s] #################################################################################
[07/15 18:06:27     53s] Calculate delays in BcWc mode...
[07/15 18:06:27     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 2060.8M, InitMEM = 2060.8M)
[07/15 18:06:27     53s] Start delay calculation (fullDC) (1 T). (MEM=2060.82)
[07/15 18:06:27     53s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:06:27     53s] End AAE Lib Interpolated Model. (MEM=2072.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:06:27     53s] Total number of fetched objects 1430
[07/15 18:06:27     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:06:27     53s] End delay calculation. (MEM=2075.41 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:06:27     53s] End delay calculation (fullDC). (MEM=2075.41 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:06:27     53s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2075.4M) ***
[07/15 18:06:27     53s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:53.7 mem=2075.4M)
[07/15 18:06:27     53s] Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:53.7 mem=2075.4M ***
[07/15 18:06:27     53s] OPTC: user 20.0
[07/15 18:06:27     53s] Done building hold timer [2613 node(s), 3706 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:53.7 mem=2091.4M ***
[07/15 18:06:27     53s] Restoring timing graph ...
[07/15 18:06:27     53s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:06:27     53s] Type 'man IMPCTE-290' for more detail.
[07/15 18:06:27     53s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:06:27     53s] Type 'man IMPCTE-290' for more detail.
[07/15 18:06:27     53s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:06:27     53s] Type 'man IMPCTE-290' for more detail.
[07/15 18:06:27     53s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:06:27     53s] Type 'man IMPCTE-290' for more detail.
[07/15 18:06:27     53s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:06:27     53s] Type 'man IMPCTE-290' for more detail.
[07/15 18:06:27     53s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:06:27     53s] Type 'man IMPCTE-290' for more detail.
[07/15 18:06:27     53s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:06:27     53s] Type 'man IMPCTE-290' for more detail.
[07/15 18:06:27     53s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:06:27     53s] Type 'man IMPCTE-290' for more detail.
[07/15 18:06:27     53s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:06:27     53s] Type 'man IMPCTE-290' for more detail.
[07/15 18:06:27     53s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:06:27     53s] Type 'man IMPCTE-290' for more detail.
[07/15 18:06:27     53s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:06:27     53s] Type 'man IMPCTE-290' for more detail.
[07/15 18:06:27     53s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:06:27     53s] Type 'man IMPCTE-290' for more detail.
[07/15 18:06:27     53s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:06:27     53s] Type 'man IMPCTE-290' for more detail.
[07/15 18:06:27     53s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:06:27     53s] Type 'man IMPCTE-290' for more detail.
[07/15 18:06:27     53s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:06:27     53s] Type 'man IMPCTE-290' for more detail.
[07/15 18:06:27     53s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:06:27     53s] Type 'man IMPCTE-290' for more detail.
[07/15 18:06:27     53s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:06:27     53s] Type 'man IMPCTE-290' for more detail.
[07/15 18:06:27     53s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:06:27     53s] Type 'man IMPCTE-290' for more detail.
[07/15 18:06:27     53s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:06:27     53s] Type 'man IMPCTE-290' for more detail.
[07/15 18:06:27     53s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:06:27     53s] Type 'man IMPCTE-290' for more detail.
[07/15 18:06:27     53s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[07/15 18:06:27     53s] To increase the message display limit, refer to the product command reference manual.
[07/15 18:06:27     53s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[07/15 18:06:27     53s] Done restore timing graph
[07/15 18:06:27     53s] Done building cte setup timing graph (fixHold) cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:00:54.0 mem=2093.4M ***
[07/15 18:06:28     54s] *info: category slack lower bound [L 0.0] default
[07/15 18:06:28     54s] *info: category slack lower bound [H 0.0] reg2reg 
[07/15 18:06:28     54s] --------------------------------------------------- 
[07/15 18:06:28     54s]    Setup Violation Summary with Target Slack (0.000 ns)
[07/15 18:06:28     54s] --------------------------------------------------- 
[07/15 18:06:28     54s]          WNS    reg2regWNS
[07/15 18:06:28     54s]     0.016 ns      5.818 ns
[07/15 18:06:28     54s] --------------------------------------------------- 
[07/15 18:06:28     54s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:06:28     54s] 
[07/15 18:06:28     54s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:06:28     54s] Summary for sequential cells identification: 
[07/15 18:06:28     54s]   Identified SBFF number: 33
[07/15 18:06:28     54s]   Identified MBFF number: 0
[07/15 18:06:28     54s]   Identified SB Latch number: 0
[07/15 18:06:28     54s]   Identified MB Latch number: 0
[07/15 18:06:28     54s]   Not identified SBFF number: 0
[07/15 18:06:28     54s]   Not identified MBFF number: 0
[07/15 18:06:28     54s]   Not identified SB Latch number: 0
[07/15 18:06:28     54s]   Not identified MB Latch number: 0
[07/15 18:06:28     54s]   Number of sequential cells which are not FFs: 43
[07/15 18:06:28     54s]  Visiting view : slow_functional_mode
[07/15 18:06:28     54s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:06:28     54s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:06:28     54s]  Visiting view : fast_functional_mode
[07/15 18:06:28     54s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:06:28     54s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:06:28     54s] TLC MultiMap info (StdDelay):
[07/15 18:06:28     54s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:06:28     54s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:06:28     54s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:06:28     54s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:06:28     54s]  Setting StdDelay to: 91ps
[07/15 18:06:28     54s] 
[07/15 18:06:28     54s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:06:28     54s] 
[07/15 18:06:28     54s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:06:28     54s] 
[07/15 18:06:28     54s] TimeStamp Deleting Cell Server End ...
[07/15 18:06:28     54s] 
[07/15 18:06:28     54s] Creating Lib Analyzer ...
[07/15 18:06:28     54s] 
[07/15 18:06:28     54s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:06:28     54s] Summary for sequential cells identification: 
[07/15 18:06:28     54s]   Identified SBFF number: 33
[07/15 18:06:28     54s]   Identified MBFF number: 0
[07/15 18:06:28     54s]   Identified SB Latch number: 0
[07/15 18:06:28     54s]   Identified MB Latch number: 0
[07/15 18:06:28     54s]   Not identified SBFF number: 0
[07/15 18:06:28     54s]   Not identified MBFF number: 0
[07/15 18:06:28     54s]   Not identified SB Latch number: 0
[07/15 18:06:28     54s]   Not identified MB Latch number: 0
[07/15 18:06:28     54s]   Number of sequential cells which are not FFs: 43
[07/15 18:06:28     54s]  Visiting view : slow_functional_mode
[07/15 18:06:28     54s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:06:28     54s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:06:28     54s]  Visiting view : fast_functional_mode
[07/15 18:06:28     54s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:06:28     54s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:06:28     54s] TLC MultiMap info (StdDelay):
[07/15 18:06:28     54s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:06:28     54s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:06:28     54s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:06:28     54s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:06:28     54s]  Setting StdDelay to: 91ps
[07/15 18:06:28     54s] 
[07/15 18:06:28     54s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:06:28     54s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:06:28     54s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:06:28     54s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:06:28     54s] 
[07/15 18:06:28     54s] {RT max_rc 0 4 4 0}
[07/15 18:06:28     54s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:54.8 mem=2093.4M
[07/15 18:06:28     54s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:54.8 mem=2093.4M
[07/15 18:06:28     54s] Creating Lib Analyzer, finished. 
[07/15 18:06:28     54s] 
[07/15 18:06:28     54s] *Info: minBufDelay = 188.2 ps, libStdDelay = 91.0 ps, minBufSize = 12544000 (5.0)
[07/15 18:06:28     54s] *Info: worst delay setup view: slow_functional_mode
[07/15 18:06:28     54s] Footprint list for hold buffering (delay unit: ps)
[07/15 18:06:28     54s] =================================================================
[07/15 18:06:28     54s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[07/15 18:06:28     54s] ------------------------------------------------------------------
[07/15 18:06:28     54s] *Info:       97.3       2.58     64.59    5.0  57.52 BUJI3VX1 (A,Q)
[07/15 18:06:28     54s] *Info:       99.9       2.72     85.56    5.0  84.74 BUJI3VX0 (A,Q)
[07/15 18:06:28     54s] *Info:       88.1       2.37     36.43    6.0  30.37 BUJI3VX2 (A,Q)
[07/15 18:06:28     54s] *Info:       83.1       2.32     24.14    7.0  20.19 BUJI3VX3 (A,Q)
[07/15 18:06:28     54s] *Info:       85.4       2.31     16.94   10.0  14.25 BUJI3VX4 (A,Q)
[07/15 18:06:28     54s] *Info:      444.8       2.51     69.25   10.0  52.38 DLY1JI3VX1 (A,Q)
[07/15 18:06:28     54s] *Info:       83.8       2.25     12.07   12.0  10.10 BUJI3VX6 (A,Q)
[07/15 18:06:28     54s] *Info:     1082.2       2.56     91.91   13.0  56.14 DLY2JI3VX1 (A,Q)
[07/15 18:06:28     54s] *Info:       92.2       2.26      8.68   15.0   7.10 BUJI3VX8 (A,Q)
[07/15 18:06:28     54s] *Info:     2229.9       2.56    107.16   15.0  61.56 DLY4JI3VX1 (A,Q)
[07/15 18:06:28     54s] *Info:       98.1       2.21      6.14   22.0   5.02 BUJI3VX12 (A,Q)
[07/15 18:06:28     54s] *Info:     5173.2       2.51    105.89   25.0  61.05 DLY8JI3VX1 (A,Q)
[07/15 18:06:28     54s] *Info:       85.1       2.23      4.45   29.0   3.72 BUJI3VX16 (A,Q)
[07/15 18:06:28     54s] =================================================================
[07/15 18:06:28     54s] Hold Timer stdDelay = 44.3ps
[07/15 18:06:28     54s]  Visiting view : fast_functional_mode
[07/15 18:06:28     54s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:06:28     54s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:06:28     54s] Hold Timer stdDelay = 44.3ps (fast_functional_mode)
[07/15 18:06:28     54s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2093.4M, EPOCH TIME: 1721081188.794653
[07/15 18:06:28     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:28     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:28     54s] 
[07/15 18:06:28     54s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:28     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2093.4M, EPOCH TIME: 1721081188.804087
[07/15 18:06:28     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:06:28     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:28     54s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  5.818  |  0.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.295  |  0.000  | -0.295  |
|           TNS (ns):| -6.397  |  0.000  | -6.397  |
|    Violating Paths:|   22    |    0    |   22    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2131.6M, EPOCH TIME: 1721081188.818828
[07/15 18:06:28     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:28     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:28     54s] 
[07/15 18:06:28     54s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:28     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2131.6M, EPOCH TIME: 1721081188.827769
[07/15 18:06:28     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:06:28     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:28     54s] Density: 65.256%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 18:06:28     54s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1585.0M, totSessionCpu=0:00:55 **
[07/15 18:06:28     54s] *** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:01.6/0:00:01.7 (1.0), totSession cpu/real = 0:00:54.8/0:07:17.7 (0.1), mem = 2028.6M
[07/15 18:06:28     54s] 
[07/15 18:06:28     54s] =============================================================================================
[07/15 18:06:28     54s]  Step TAT Report : BuildHoldData #1 / optDesign #3                              21.18-s099_1
[07/15 18:06:28     54s] =============================================================================================
[07/15 18:06:28     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:06:28     54s] ---------------------------------------------------------------------------------------------
[07/15 18:06:28     54s] [ ViewPruning            ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:28     54s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:06:28     54s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:06:28     54s] [ SlackTraversorInit     ]      3   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:06:28     54s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:28     54s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  40.6 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:06:28     54s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:28     54s] [ HoldTimerInit          ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:06:28     54s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:28     54s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:28     54s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:28     54s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:06:28     54s] [ TimingUpdate           ]     10   0:00:00.2  (   9.2 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:06:28     54s] [ FullDelayCalc          ]      2   0:00:00.2  (   9.4 % )     0:00:00.2 /  0:00:00.1    1.0
[07/15 18:06:28     54s] [ TimingReport           ]      2   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:06:28     54s] [ SaveTimingGraph        ]      1   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:06:28     54s] [ RestoreTimingGraph     ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:06:28     54s] [ MISC                   ]          0:00:00.3  (  15.7 % )     0:00:00.3 /  0:00:00.2    0.9
[07/15 18:06:28     54s] ---------------------------------------------------------------------------------------------
[07/15 18:06:28     54s]  BuildHoldData #1 TOTAL             0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.6    1.0
[07/15 18:06:28     54s] ---------------------------------------------------------------------------------------------
[07/15 18:06:28     54s] 
[07/15 18:06:28     54s] *** HoldOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:00:54.8/0:07:17.7 (0.1), mem = 2028.6M
[07/15 18:06:28     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.24853.10
[07/15 18:06:28     54s] #optDebug: Start CG creation (mem=2028.6M)
[07/15 18:06:28     54s]  ...initializing CG  maxDriveDist 2849.668000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 284.966000 
[07/15 18:06:28     54s] (cpu=0:00:00.0, mem=2103.6M)
[07/15 18:06:28     54s]  ...processing cgPrt (cpu=0:00:00.0, mem=2103.6M)
[07/15 18:06:28     54s]  ...processing cgEgp (cpu=0:00:00.0, mem=2103.6M)
[07/15 18:06:28     54s]  ...processing cgPbk (cpu=0:00:00.0, mem=2103.6M)
[07/15 18:06:28     54s]  ...processing cgNrb(cpu=0:00:00.0, mem=2103.6M)
[07/15 18:06:28     54s]  ...processing cgObs (cpu=0:00:00.0, mem=2103.6M)
[07/15 18:06:28     54s]  ...processing cgCon (cpu=0:00:00.0, mem=2103.6M)
[07/15 18:06:28     54s]  ...processing cgPdm (cpu=0:00:00.0, mem=2103.6M)
[07/15 18:06:28     54s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2103.6M)
[07/15 18:06:28     54s] {MMLU 0 13 1430}
[07/15 18:06:28     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.8 mem=2103.6M
[07/15 18:06:28     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.8 mem=2103.6M
[07/15 18:06:28     54s] HoldSingleBuffer minRootGain=0.000
[07/15 18:06:28     54s] HoldSingleBuffer minRootGain=0.000
[07/15 18:06:28     54s] HoldSingleBuffer minRootGain=0.000
[07/15 18:06:28     54s] HoldSingleBuffer minRootGain=0.000
[07/15 18:06:28     54s] *info: Run optDesign holdfix with 1 thread.
[07/15 18:06:28     54s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:06:28     54s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:06:28     54s] --------------------------------------------------- 
[07/15 18:06:28     54s]    Hold Timing Summary  - Initial 
[07/15 18:06:28     54s] --------------------------------------------------- 
[07/15 18:06:28     54s]  Target slack:       0.0000 ns
[07/15 18:06:28     54s]  View: fast_functional_mode 
[07/15 18:06:28     54s]    WNS:      -0.2954
[07/15 18:06:28     54s]    TNS:      -6.3971
[07/15 18:06:28     54s]    VP :           22
[07/15 18:06:28     54s]    Worst hold path end point: spi1_Rx_data_temp_reg[39]/SE 
[07/15 18:06:28     54s] --------------------------------------------------- 
[07/15 18:06:28     54s] Info: Done creating the CCOpt slew target map.
[07/15 18:06:28     54s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:06:28     54s] ### Creating PhyDesignMc. totSessionCpu=0:00:54.9 mem=2141.7M
[07/15 18:06:28     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:2141.7M, EPOCH TIME: 1721081188.879523
[07/15 18:06:28     54s] Processing tracks to init pin-track alignment.
[07/15 18:06:28     54s] z: 2, totalTracks: 1
[07/15 18:06:28     54s] z: 4, totalTracks: 1
[07/15 18:06:28     54s] z: 6, totalTracks: 1
[07/15 18:06:28     54s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:06:28     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2141.7M, EPOCH TIME: 1721081188.881009
[07/15 18:06:28     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:28     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:28     54s] 
[07/15 18:06:28     54s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:28     54s] 
[07/15 18:06:28     54s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:06:28     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2141.7M, EPOCH TIME: 1721081188.890082
[07/15 18:06:28     54s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2141.7M, EPOCH TIME: 1721081188.890134
[07/15 18:06:28     54s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2157.7M, EPOCH TIME: 1721081188.890477
[07/15 18:06:28     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2157.7MB).
[07/15 18:06:28     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2157.7M, EPOCH TIME: 1721081188.890660
[07/15 18:06:28     54s] TotalInstCnt at PhyDesignMc Initialization: 1396
[07/15 18:06:28     54s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:54.9 mem=2157.7M
[07/15 18:06:28     54s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2157.7M, EPOCH TIME: 1721081188.895209
[07/15 18:06:28     54s] Found 0 hard placement blockage before merging.
[07/15 18:06:28     54s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2157.7M, EPOCH TIME: 1721081188.895292
[07/15 18:06:28     54s] 
[07/15 18:06:28     54s] *** Starting Core Fixing (fixHold) cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:00:54.9 mem=2157.7M density=65.256% ***
[07/15 18:06:28     54s] Optimizer Target Slack 0.000 StdDelay is 0.04430  
[07/15 18:06:28     54s] ### Creating RouteCongInterface, started
[07/15 18:06:28     54s] 
[07/15 18:06:28     54s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:06:28     54s] 
[07/15 18:06:28     54s] #optDebug: {0, 0.900}
[07/15 18:06:28     54s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  5.818  |  0.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 65.256%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/15 18:06:28     54s] *info: Hold Batch Commit is enabled
[07/15 18:06:28     54s] *info: Levelized Batch Commit is enabled
[07/15 18:06:28     54s] 
[07/15 18:06:28     54s] Phase I ......
[07/15 18:06:28     54s] Executing transform: ECO Safe Resize
[07/15 18:06:28     54s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:06:28     54s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[07/15 18:06:28     54s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:06:28     54s] Worst hold path end point:
[07/15 18:06:28     54s]   spi1_Rx_data_temp_reg[39]/SE
[07/15 18:06:28     54s]     net: FE_PHN246_SPI_CS (nrTerm=26)
[07/15 18:06:28     54s] |   0|  -0.295|    -6.40|      22|          0|       0(     0)|   65.26%|   0:00:00.0|  2157.7M|
[07/15 18:06:28     54s] Worst hold path end point:
[07/15 18:06:28     54s]   spi1_Rx_data_temp_reg[39]/SE
[07/15 18:06:28     54s]     net: FE_PHN246_SPI_CS (nrTerm=26)
[07/15 18:06:28     54s] |   1|  -0.295|    -6.40|      22|          0|       0(     0)|   65.26%|   0:00:00.0|  2157.7M|
[07/15 18:06:28     54s] 
[07/15 18:06:28     54s] Capturing REF for hold ...
[07/15 18:06:28     54s]    Hold Timing Snapshot: (REF)
[07/15 18:06:28     54s]              All PG WNS: -0.295
[07/15 18:06:28     54s]              All PG TNS: -6.397
[07/15 18:06:28     54s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:06:28     54s] Executing transform: AddBuffer + LegalResize
[07/15 18:06:28     54s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:06:28     54s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[07/15 18:06:28     54s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:06:28     54s] Worst hold path end point:
[07/15 18:06:28     54s]   spi1_Rx_data_temp_reg[39]/SE
[07/15 18:06:28     54s]     net: FE_PHN246_SPI_CS (nrTerm=26)
[07/15 18:06:28     54s] |   0|  -0.295|    -6.40|      22|          0|       0(     0)|   65.26%|   0:00:00.0|  2157.7M|
[07/15 18:06:28     54s] Worst hold path end point:
[07/15 18:06:28     54s]   spi1_Rx_data_temp_reg[39]/SE
[07/15 18:06:28     54s]     net: FE_PHN246_SPI_CS (nrTerm=26)
[07/15 18:06:28     54s] |   1|  -0.200|    -4.31|      22|          1|       0(     0)|   65.27%|   0:00:00.0|  2176.8M|
[07/15 18:06:29     55s] Worst hold path end point:
[07/15 18:06:29     55s]   spi1_Rx_count_reg[4]/RN
[07/15 18:06:29     55s]     net: spi1_n_2270 (nrTerm=7)
[07/15 18:06:29     55s] |   2|  -0.062|    -0.33|       6|          1|       0(     0)|   65.29%|   0:00:01.0|  2176.8M|
[07/15 18:06:29     55s] Worst hold path end point:
[07/15 18:06:29     55s]   npg1_DAC_cont_reg[1]/D
[07/15 18:06:29     55s]     net: n_350 (nrTerm=2)
[07/15 18:06:29     55s] |   3|   0.001|     0.00|       0|          1|       0(     0)|   65.31%|   0:00:00.0|  2176.8M|
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] Capturing REF for hold ...
[07/15 18:06:29     55s]    Hold Timing Snapshot: (REF)
[07/15 18:06:29     55s]              All PG WNS: 0.001
[07/15 18:06:29     55s]              All PG TNS: 0.000
[07/15 18:06:29     55s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] *info:    Total 3 cells added for Phase I
[07/15 18:06:29     55s] *info:        in which 0 is ripple commits (0.000%)
[07/15 18:06:29     55s] --------------------------------------------------- 
[07/15 18:06:29     55s]    Hold Timing Summary  - Phase I 
[07/15 18:06:29     55s] --------------------------------------------------- 
[07/15 18:06:29     55s]  Target slack:       0.0000 ns
[07/15 18:06:29     55s]  View: fast_functional_mode 
[07/15 18:06:29     55s]    WNS:       0.0005
[07/15 18:06:29     55s]    TNS:       0.0000
[07/15 18:06:29     55s]    VP :            0
[07/15 18:06:29     55s]    Worst hold path end point: npg1_DAC_cont_reg[1]/D 
[07/15 18:06:29     55s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  5.818  |  0.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 65.308%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] *** Finished Core Fixing (fixHold) cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:00:55.0 mem=2184.8M density=65.308% ***
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] *info:
[07/15 18:06:29     55s] *info: Added a total of 3 cells to fix/reduce hold violation
[07/15 18:06:29     55s] *info:          in which 2 termBuffering
[07/15 18:06:29     55s] *info:          in which 0 dummyBuffering
[07/15 18:06:29     55s] *info:
[07/15 18:06:29     55s] *info: Summary: 
[07/15 18:06:29     55s] *info:            2 cells of type 'BUJI3VX0' (5.0, 	84.735) used
[07/15 18:06:29     55s] *info:            1 cell  of type 'BUJI3VX3' (7.0, 	20.195) used
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2184.8M, EPOCH TIME: 1721081189.058464
[07/15 18:06:29     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1399).
[07/15 18:06:29     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:29     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:29     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:29     55s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2172.8M, EPOCH TIME: 1721081189.060880
[07/15 18:06:29     55s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2172.8M, EPOCH TIME: 1721081189.061268
[07/15 18:06:29     55s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2172.8M, EPOCH TIME: 1721081189.061348
[07/15 18:06:29     55s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2172.8M, EPOCH TIME: 1721081189.062605
[07/15 18:06:29     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:29     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:29     55s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2172.8M, EPOCH TIME: 1721081189.071783
[07/15 18:06:29     55s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2172.8M, EPOCH TIME: 1721081189.071836
[07/15 18:06:29     55s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2172.8M, EPOCH TIME: 1721081189.071956
[07/15 18:06:29     55s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2172.8M, EPOCH TIME: 1721081189.072091
[07/15 18:06:29     55s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2172.8M, EPOCH TIME: 1721081189.072165
[07/15 18:06:29     55s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2172.8M, EPOCH TIME: 1721081189.072242
[07/15 18:06:29     55s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2172.8M, EPOCH TIME: 1721081189.072279
[07/15 18:06:29     55s] TDRefine: refinePlace mode is spiral
[07/15 18:06:29     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.24853.8
[07/15 18:06:29     55s] OPERPROF: Starting RefinePlace at level 1, MEM:2172.8M, EPOCH TIME: 1721081189.072335
[07/15 18:06:29     55s] *** Starting refinePlace (0:00:55.0 mem=2172.8M) ***
[07/15 18:06:29     55s] Total net bbox length = 4.754e+04 (2.659e+04 2.095e+04) (ext = 5.087e+03)
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:29     55s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:06:29     55s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:06:29     55s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:06:29     55s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2172.8M, EPOCH TIME: 1721081189.073693
[07/15 18:06:29     55s] Starting refinePlace ...
[07/15 18:06:29     55s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:06:29     55s] One DDP V2 for no tweak run.
[07/15 18:06:29     55s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:06:29     55s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2172.8M, EPOCH TIME: 1721081189.075774
[07/15 18:06:29     55s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:06:29     55s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2172.8M, EPOCH TIME: 1721081189.075832
[07/15 18:06:29     55s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2172.8M, EPOCH TIME: 1721081189.075913
[07/15 18:06:29     55s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2172.8M, EPOCH TIME: 1721081189.075960
[07/15 18:06:29     55s] DDP markSite nrRow 45 nrJob 45
[07/15 18:06:29     55s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2172.8M, EPOCH TIME: 1721081189.076058
[07/15 18:06:29     55s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2172.8M, EPOCH TIME: 1721081189.076103
[07/15 18:06:29     55s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 18:06:29     55s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2172.8MB) @(0:00:55.0 - 0:00:55.1).
[07/15 18:06:29     55s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:06:29     55s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:06:29     55s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fe52a368288.
[07/15 18:06:29     55s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:06:29     55s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/15 18:06:29     55s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:06:29     55s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:06:29     55s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2156.8MB) @(0:00:55.1 - 0:00:55.1).
[07/15 18:06:29     55s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:06:29     55s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2156.8MB
[07/15 18:06:29     55s] Statistics of distance of Instance movement in refine placement:
[07/15 18:06:29     55s]   maximum (X+Y) =         0.00 um
[07/15 18:06:29     55s]   mean    (X+Y) =         0.00 um
[07/15 18:06:29     55s] Summary Report:
[07/15 18:06:29     55s] Instances move: 0 (out of 1388 movable)
[07/15 18:06:29     55s] Instances flipped: 0
[07/15 18:06:29     55s] Mean displacement: 0.00 um
[07/15 18:06:29     55s] Max displacement: 0.00 um 
[07/15 18:06:29     55s] Total instances moved : 0
[07/15 18:06:29     55s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.030, MEM:2156.8M, EPOCH TIME: 1721081189.103689
[07/15 18:06:29     55s] Total net bbox length = 4.754e+04 (2.659e+04 2.095e+04) (ext = 5.087e+03)
[07/15 18:06:29     55s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2156.8MB
[07/15 18:06:29     55s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2156.8MB) @(0:00:55.0 - 0:00:55.1).
[07/15 18:06:29     55s] *** Finished refinePlace (0:00:55.1 mem=2156.8M) ***
[07/15 18:06:29     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.24853.8
[07/15 18:06:29     55s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.032, MEM:2156.8M, EPOCH TIME: 1721081189.104123
[07/15 18:06:29     55s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2156.8M, EPOCH TIME: 1721081189.107305
[07/15 18:06:29     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1399).
[07/15 18:06:29     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:29     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:29     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:29     55s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2156.8M, EPOCH TIME: 1721081189.109215
[07/15 18:06:29     55s] *** maximum move = 0.00 um ***
[07/15 18:06:29     55s] *** Finished re-routing un-routed nets (2156.8M) ***
[07/15 18:06:29     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:2156.8M, EPOCH TIME: 1721081189.109703
[07/15 18:06:29     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2156.8M, EPOCH TIME: 1721081189.110972
[07/15 18:06:29     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:29     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:29     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2156.8M, EPOCH TIME: 1721081189.120037
[07/15 18:06:29     55s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2156.8M, EPOCH TIME: 1721081189.120091
[07/15 18:06:29     55s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2172.8M, EPOCH TIME: 1721081189.120417
[07/15 18:06:29     55s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2172.8M, EPOCH TIME: 1721081189.120555
[07/15 18:06:29     55s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2172.8M, EPOCH TIME: 1721081189.120632
[07/15 18:06:29     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2172.8M, EPOCH TIME: 1721081189.120711
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2172.8M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  5.818  |  0.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 65.308%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/15 18:06:29     55s] *** Finish Post CTS Hold Fixing (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:00:55.1 mem=2182.8M density=65.308%) ***
[07/15 18:06:29     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.24853.10
[07/15 18:06:29     55s] **INFO: total 424 insts, 291 nets marked don't touch
[07/15 18:06:29     55s] **INFO: total 424 insts, 291 nets marked don't touch DB property
[07/15 18:06:29     55s] **INFO: total 424 insts, 291 nets unmarked don't touch
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:06:29     55s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2163.8M, EPOCH TIME: 1721081189.140727
[07/15 18:06:29     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:06:29     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:29     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:29     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:29     55s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2092.8M, EPOCH TIME: 1721081189.143137
[07/15 18:06:29     55s] TotalInstCnt at PhyDesignMc Destruction: 1399
[07/15 18:06:29     55s] *** HoldOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:55.1/0:07:18.0 (0.1), mem = 2092.8M
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] =============================================================================================
[07/15 18:06:29     55s]  Step TAT Report : HoldOpt #1 / optDesign #3                                    21.18-s099_1
[07/15 18:06:29     55s] =============================================================================================
[07/15 18:06:29     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:06:29     55s] ---------------------------------------------------------------------------------------------
[07/15 18:06:29     55s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:06:29     55s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:29     55s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:29     55s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    0.6
[07/15 18:06:29     55s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:29     55s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:29     55s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (  12.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:06:29     55s] [ OptimizationStep       ]      2   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:06:29     55s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:06:29     55s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:29     55s] [ OptEval                ]      4   0:00:00.0  (  11.4 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:06:29     55s] [ OptCommit              ]      4   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:06:29     55s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.4
[07/15 18:06:29     55s] [ IncrDelayCalc          ]     11   0:00:00.0  (   8.7 % )     0:00:00.0 /  0:00:00.0    1.5
[07/15 18:06:29     55s] [ HoldReEval             ]      3   0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:29     55s] [ HoldCollectNode        ]      7   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:29     55s] [ HoldSortNodeList       ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:29     55s] [ HoldBottleneckCount    ]      5   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:06:29     55s] [ HoldCacheNodeWeight    ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:29     55s] [ HoldBuildSlackGraph    ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:29     55s] [ HoldDBCommit           ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:29     55s] [ HoldTimerCalcSummary   ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:29     55s] [ RefinePlace            ]      1   0:00:00.1  (  22.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:06:29     55s] [ TimingUpdate           ]      7   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:29     55s] [ TimingReport           ]      3   0:00:00.0  (  11.8 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:06:29     55s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:29     55s] [ MISC                   ]          0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    1.6
[07/15 18:06:29     55s] ---------------------------------------------------------------------------------------------
[07/15 18:06:29     55s]  HoldOpt #1 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:06:29     55s] ---------------------------------------------------------------------------------------------
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2092.8M, EPOCH TIME: 1721081189.144950
[07/15 18:06:29     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:29     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:29     55s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2092.8M, EPOCH TIME: 1721081189.154084
[07/15 18:06:29     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:06:29     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:29     55s] *** Steiner Routed Nets: 22.540%; Threshold: 100; Threshold for Hold: 100
[07/15 18:06:29     55s] ### Creating LA Mngr. totSessionCpu=0:00:55.1 mem=2092.8M
[07/15 18:06:29     55s] ### Creating LA Mngr, finished. totSessionCpu=0:00:55.1 mem=2092.8M
[07/15 18:06:29     55s] Re-routed 0 nets
[07/15 18:06:29     55s] GigaOpt_HOLD: Recover setup timing after hold fixing
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:06:29     55s] Deleting Lib Analyzer.
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] TimeStamp Deleting Cell Server End ...
[07/15 18:06:29     55s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:06:29     55s] Summary for sequential cells identification: 
[07/15 18:06:29     55s]   Identified SBFF number: 33
[07/15 18:06:29     55s]   Identified MBFF number: 0
[07/15 18:06:29     55s]   Identified SB Latch number: 0
[07/15 18:06:29     55s]   Identified MB Latch number: 0
[07/15 18:06:29     55s]   Not identified SBFF number: 0
[07/15 18:06:29     55s]   Not identified MBFF number: 0
[07/15 18:06:29     55s]   Not identified SB Latch number: 0
[07/15 18:06:29     55s]   Not identified MB Latch number: 0
[07/15 18:06:29     55s]   Number of sequential cells which are not FFs: 43
[07/15 18:06:29     55s]  Visiting view : slow_functional_mode
[07/15 18:06:29     55s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:06:29     55s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:06:29     55s]  Visiting view : fast_functional_mode
[07/15 18:06:29     55s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:06:29     55s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:06:29     55s] TLC MultiMap info (StdDelay):
[07/15 18:06:29     55s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:06:29     55s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:06:29     55s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:06:29     55s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:06:29     55s]  Setting StdDelay to: 91ps
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] TimeStamp Deleting Cell Server End ...
[07/15 18:06:29     55s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[07/15 18:06:29     55s] OPTC: user 20.0
[07/15 18:06:29     55s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:06:29     55s] Summary for sequential cells identification: 
[07/15 18:06:29     55s]   Identified SBFF number: 33
[07/15 18:06:29     55s]   Identified MBFF number: 0
[07/15 18:06:29     55s]   Identified SB Latch number: 0
[07/15 18:06:29     55s]   Identified MB Latch number: 0
[07/15 18:06:29     55s]   Not identified SBFF number: 0
[07/15 18:06:29     55s]   Not identified MBFF number: 0
[07/15 18:06:29     55s]   Not identified SB Latch number: 0
[07/15 18:06:29     55s]   Not identified MB Latch number: 0
[07/15 18:06:29     55s]   Number of sequential cells which are not FFs: 43
[07/15 18:06:29     55s]  Visiting view : slow_functional_mode
[07/15 18:06:29     55s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:06:29     55s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:06:29     55s]  Visiting view : fast_functional_mode
[07/15 18:06:29     55s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:06:29     55s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:06:29     55s] TLC MultiMap info (StdDelay):
[07/15 18:06:29     55s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:06:29     55s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:06:29     55s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:06:29     55s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:06:29     55s]  Setting StdDelay to: 91ps
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:06:29     55s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[07/15 18:06:29     55s] GigaOpt: WNS bump threshold: 0.0455
[07/15 18:06:29     55s] GigaOpt: Skipping postEco optimization
[07/15 18:06:29     55s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[07/15 18:06:29     55s] GigaOpt: Skipping nonLegal postEco optimization
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] Active setup views:
[07/15 18:06:29     55s]  slow_functional_mode
[07/15 18:06:29     55s]   Dominating endpoints: 0
[07/15 18:06:29     55s]   Dominating TNS: -0.000
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] OPTC: user 20.0
[07/15 18:06:29     55s] OPTC: user 20.0
[07/15 18:06:29     55s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2130.91 MB )
[07/15 18:06:29     55s] (I)      ============================ Layers =============================
[07/15 18:06:29     55s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:06:29     55s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:06:29     55s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:06:29     55s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:06:29     55s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:06:29     55s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:06:29     55s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:06:29     55s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:06:29     55s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:06:29     55s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:06:29     55s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:06:29     55s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:06:29     55s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:06:29     55s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:06:29     55s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:06:29     55s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:06:29     55s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:06:29     55s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:06:29     55s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:06:29     55s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:06:29     55s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:06:29     55s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:06:29     55s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:06:29     55s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:06:29     55s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:06:29     55s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:06:29     55s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:06:29     55s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:06:29     55s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:06:29     55s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:06:29     55s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:06:29     55s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:06:29     55s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:06:29     55s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:06:29     55s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:06:29     55s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:06:29     55s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:06:29     55s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:06:29     55s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:06:29     55s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:06:29     55s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:06:29     55s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:06:29     55s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:06:29     55s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:06:29     55s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:06:29     55s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:06:29     55s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:06:29     55s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:06:29     55s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:06:29     55s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:06:29     55s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:06:29     55s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:06:29     55s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:06:29     55s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:06:29     55s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:06:29     55s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:06:29     55s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:06:29     55s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:06:29     55s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:06:29     55s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:06:29     55s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:06:29     55s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:06:29     55s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:06:29     55s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:06:29     55s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:06:29     55s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:06:29     55s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:06:29     55s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:06:29     55s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:06:29     55s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:06:29     55s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:06:29     55s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:06:29     55s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:06:29     55s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:06:29     55s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:06:29     55s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:06:29     55s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:06:29     55s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:06:29     55s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:06:29     55s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:06:29     55s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:06:29     55s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:06:29     55s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:06:29     55s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:06:29     55s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:06:29     55s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:06:29     55s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:06:29     55s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:06:29     55s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:06:29     55s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:06:29     55s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:06:29     55s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:06:29     55s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:06:29     55s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:06:29     55s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:06:29     55s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:06:29     55s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:06:29     55s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:06:29     55s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:06:29     55s] (I)      Started Import and model ( Curr Mem: 2130.91 MB )
[07/15 18:06:29     55s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:06:29     55s] (I)      == Non-default Options ==
[07/15 18:06:29     55s] (I)      Build term to term wires                           : false
[07/15 18:06:29     55s] (I)      Maximum routing layer                              : 4
[07/15 18:06:29     55s] (I)      Number of threads                                  : 1
[07/15 18:06:29     55s] (I)      Method to set GCell size                           : row
[07/15 18:06:29     55s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:06:29     55s] (I)      Use row-based GCell size
[07/15 18:06:29     55s] (I)      Use row-based GCell align
[07/15 18:06:29     55s] (I)      layer 0 area = 202000
[07/15 18:06:29     55s] (I)      layer 1 area = 202000
[07/15 18:06:29     55s] (I)      layer 2 area = 202000
[07/15 18:06:29     55s] (I)      layer 3 area = 202000
[07/15 18:06:29     55s] (I)      GCell unit size   : 4480
[07/15 18:06:29     55s] (I)      GCell multiplier  : 1
[07/15 18:06:29     55s] (I)      GCell row height  : 4480
[07/15 18:06:29     55s] (I)      Actual row height : 4480
[07/15 18:06:29     55s] (I)      GCell align ref   : 20160 20160
[07/15 18:06:29     55s] [NR-eGR] Track table information for default rule: 
[07/15 18:06:29     55s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:06:29     55s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:06:29     55s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:06:29     55s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:06:29     55s] [NR-eGR] METTP has single uniform track structure
[07/15 18:06:29     55s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:06:29     55s] (I)      ================= Default via =================
[07/15 18:06:29     55s] (I)      +---+--------------------+--------------------+
[07/15 18:06:29     55s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[07/15 18:06:29     55s] (I)      +---+--------------------+--------------------+
[07/15 18:06:29     55s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[07/15 18:06:29     55s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[07/15 18:06:29     55s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[07/15 18:06:29     55s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[07/15 18:06:29     55s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[07/15 18:06:29     55s] (I)      +---+--------------------+--------------------+
[07/15 18:06:29     55s] [NR-eGR] Read 260 PG shapes
[07/15 18:06:29     55s] [NR-eGR] Read 0 clock shapes
[07/15 18:06:29     55s] [NR-eGR] Read 0 other shapes
[07/15 18:06:29     55s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:06:29     55s] [NR-eGR] #Instance Blockages : 0
[07/15 18:06:29     55s] [NR-eGR] #PG Blockages       : 260
[07/15 18:06:29     55s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:06:29     55s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:06:29     55s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:06:29     55s] [NR-eGR] #Other Blockages    : 0
[07/15 18:06:29     55s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:06:29     55s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 895
[07/15 18:06:29     55s] [NR-eGR] Read 1433 nets ( ignored 13 )
[07/15 18:06:29     55s] (I)      early_global_route_priority property id does not exist.
[07/15 18:06:29     55s] (I)      Read Num Blocks=260  Num Prerouted Wires=895  Num CS=0
[07/15 18:06:29     55s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 605
[07/15 18:06:29     55s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 247
[07/15 18:06:29     55s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 43
[07/15 18:06:29     55s] (I)      Number of ignored nets                =     13
[07/15 18:06:29     55s] (I)      Number of connected nets              =      0
[07/15 18:06:29     55s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[07/15 18:06:29     55s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 18:06:29     55s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:06:29     55s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:06:29     55s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:06:29     55s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:06:29     55s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:06:29     55s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:06:29     55s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:06:29     55s] (I)      Ndr track 0 does not exist
[07/15 18:06:29     55s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:06:29     55s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:06:29     55s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:06:29     55s] (I)      Site width          :   560  (dbu)
[07/15 18:06:29     55s] (I)      Row height          :  4480  (dbu)
[07/15 18:06:29     55s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:06:29     55s] (I)      GCell width         :  4480  (dbu)
[07/15 18:06:29     55s] (I)      GCell height        :  4480  (dbu)
[07/15 18:06:29     55s] (I)      Grid                :    99    54     4
[07/15 18:06:29     55s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:06:29     55s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:06:29     55s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:06:29     55s] (I)      Default wire width  :   230   280   280   280
[07/15 18:06:29     55s] (I)      Default wire space  :   230   280   280   280
[07/15 18:06:29     55s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:06:29     55s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:06:29     55s] (I)      First track coord   :   280   280   280   280
[07/15 18:06:29     55s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:06:29     55s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:06:29     55s] (I)      Num of masks        :     1     1     1     1
[07/15 18:06:29     55s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:06:29     55s] (I)      --------------------------------------------------------
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] [NR-eGR] ============ Routing rule table ============
[07/15 18:06:29     55s] [NR-eGR] Rule id: 0  Nets: 1420
[07/15 18:06:29     55s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:06:29     55s] (I)                    Layer    2    3    4 
[07/15 18:06:29     55s] (I)                    Pitch  560  560  560 
[07/15 18:06:29     55s] (I)             #Used tracks    1    1    1 
[07/15 18:06:29     55s] (I)       #Fully used tracks    1    1    1 
[07/15 18:06:29     55s] [NR-eGR] ========================================
[07/15 18:06:29     55s] [NR-eGR] 
[07/15 18:06:29     55s] (I)      =============== Blocked Tracks ===============
[07/15 18:06:29     55s] (I)      +-------+---------+----------+---------------+
[07/15 18:06:29     55s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:06:29     55s] (I)      +-------+---------+----------+---------------+
[07/15 18:06:29     55s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:06:29     55s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:06:29     55s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:06:29     55s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:06:29     55s] (I)      +-------+---------+----------+---------------+
[07/15 18:06:29     55s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2130.91 MB )
[07/15 18:06:29     55s] (I)      Reset routing kernel
[07/15 18:06:29     55s] (I)      Started Global Routing ( Curr Mem: 2130.91 MB )
[07/15 18:06:29     55s] (I)      totalPins=4832  totalGlobalPin=4710 (97.48%)
[07/15 18:06:29     55s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:06:29     55s] [NR-eGR] Layer group 1: route 1420 net(s) in layer range [2, 4]
[07/15 18:06:29     55s] (I)      
[07/15 18:06:29     55s] (I)      ============  Phase 1a Route ============
[07/15 18:06:29     55s] (I)      Usage: 10969 = (5846 H, 5123 V) = (13.67% H, 6.42% V) = (2.619e+04um H, 2.295e+04um V)
[07/15 18:06:29     55s] (I)      
[07/15 18:06:29     55s] (I)      ============  Phase 1b Route ============
[07/15 18:06:29     55s] (I)      Usage: 10969 = (5846 H, 5123 V) = (13.67% H, 6.42% V) = (2.619e+04um H, 2.295e+04um V)
[07/15 18:06:29     55s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.914112e+04um
[07/15 18:06:29     55s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:06:29     55s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:06:29     55s] (I)      
[07/15 18:06:29     55s] (I)      ============  Phase 1c Route ============
[07/15 18:06:29     55s] (I)      Usage: 10969 = (5846 H, 5123 V) = (13.67% H, 6.42% V) = (2.619e+04um H, 2.295e+04um V)
[07/15 18:06:29     55s] (I)      
[07/15 18:06:29     55s] (I)      ============  Phase 1d Route ============
[07/15 18:06:29     55s] (I)      Usage: 10969 = (5846 H, 5123 V) = (13.67% H, 6.42% V) = (2.619e+04um H, 2.295e+04um V)
[07/15 18:06:29     55s] (I)      
[07/15 18:06:29     55s] (I)      ============  Phase 1e Route ============
[07/15 18:06:29     55s] (I)      Usage: 10969 = (5846 H, 5123 V) = (13.67% H, 6.42% V) = (2.619e+04um H, 2.295e+04um V)
[07/15 18:06:29     55s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.914112e+04um
[07/15 18:06:29     55s] (I)      
[07/15 18:06:29     55s] (I)      ============  Phase 1l Route ============
[07/15 18:06:29     55s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:06:29     55s] (I)      Layer  2:      36109      7149         5        4016       37960    ( 9.57%) 
[07/15 18:06:29     55s] (I)      Layer  3:      42336      6616         0           0       42336    ( 0.00%) 
[07/15 18:06:29     55s] (I)      Layer  4:      42135       767         0           0       41976    ( 0.00%) 
[07/15 18:06:29     55s] (I)      Total:        120580     14532         5        4016      122272    ( 3.18%) 
[07/15 18:06:29     55s] (I)      
[07/15 18:06:29     55s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:06:29     55s] [NR-eGR]                        OverCon            
[07/15 18:06:29     55s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:06:29     55s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:06:29     55s] [NR-eGR] ----------------------------------------------
[07/15 18:06:29     55s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:06:29     55s] [NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[07/15 18:06:29     55s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:06:29     55s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:06:29     55s] [NR-eGR] ----------------------------------------------
[07/15 18:06:29     55s] [NR-eGR]        Total         5( 0.03%)   ( 0.03%) 
[07/15 18:06:29     55s] [NR-eGR] 
[07/15 18:06:29     55s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2130.91 MB )
[07/15 18:06:29     55s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:06:29     55s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:06:29     55s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2130.91 MB )
[07/15 18:06:29     55s] (I)      ==================================== Runtime Summary ====================================
[07/15 18:06:29     55s] (I)       Step                                        %      Start     Finish      Real       CPU 
[07/15 18:06:29     55s] (I)      -----------------------------------------------------------------------------------------
[07/15 18:06:29     55s] (I)       Early Global Route kernel             100.00%  50.85 sec  50.88 sec  0.03 sec  0.04 sec 
[07/15 18:06:29     55s] (I)       +-Import and model                     24.88%  50.86 sec  50.87 sec  0.01 sec  0.01 sec 
[07/15 18:06:29     55s] (I)       | +-Create place DB                     6.72%  50.86 sec  50.86 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | +-Import place data                 6.44%  50.86 sec  50.86 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | | +-Read instances and placement    1.89%  50.86 sec  50.86 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | | +-Read nets                       3.96%  50.86 sec  50.86 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | +-Create route DB                    13.45%  50.86 sec  50.86 sec  0.00 sec  0.01 sec 
[07/15 18:06:29     55s] (I)       | | +-Import route data (1T)           12.70%  50.86 sec  50.86 sec  0.00 sec  0.01 sec 
[07/15 18:06:29     55s] (I)       | | | +-Read blockages ( Layer 2-4 )    2.81%  50.86 sec  50.86 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | | | +-Read routing blockages        0.01%  50.86 sec  50.86 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | | | +-Read instance blockages       0.47%  50.86 sec  50.86 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | | | +-Read PG blockages             0.11%  50.86 sec  50.86 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | | | +-Read clock blockages          0.04%  50.86 sec  50.86 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | | | +-Read other blockages          0.04%  50.86 sec  50.86 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | | | +-Read halo blockages           0.03%  50.86 sec  50.86 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | | | +-Read boundary cut boxes       0.01%  50.86 sec  50.86 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | | +-Read blackboxes                 0.03%  50.86 sec  50.86 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | | +-Read prerouted                  1.39%  50.86 sec  50.86 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | | +-Read unlegalized nets           0.13%  50.86 sec  50.86 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | | +-Read nets                       1.03%  50.86 sec  50.86 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | | +-Set up via pillars              0.03%  50.86 sec  50.86 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | | +-Initialize 3D grid graph        0.08%  50.86 sec  50.86 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | | +-Model blockage capacity         2.23%  50.86 sec  50.86 sec  0.00 sec  0.01 sec 
[07/15 18:06:29     55s] (I)       | | | | +-Initialize 3D capacity        1.80%  50.86 sec  50.86 sec  0.00 sec  0.01 sec 
[07/15 18:06:29     55s] (I)       | +-Read aux data                       0.01%  50.86 sec  50.86 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | +-Others data preparation             0.14%  50.86 sec  50.86 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | +-Create route kernel                 2.96%  50.86 sec  50.87 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       +-Global Routing                       35.30%  50.87 sec  50.88 sec  0.01 sec  0.02 sec 
[07/15 18:06:29     55s] (I)       | +-Initialization                      1.15%  50.87 sec  50.87 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | +-Net group 1                        31.69%  50.87 sec  50.88 sec  0.01 sec  0.02 sec 
[07/15 18:06:29     55s] (I)       | | +-Generate topology                 2.79%  50.87 sec  50.87 sec  0.00 sec  0.01 sec 
[07/15 18:06:29     55s] (I)       | | +-Phase 1a                          6.02%  50.87 sec  50.87 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | | +-Pattern routing (1T)            4.60%  50.87 sec  50.87 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | | +-Add via demand to 2D            0.71%  50.87 sec  50.87 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | +-Phase 1b                          0.14%  50.87 sec  50.87 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | +-Phase 1c                          0.04%  50.87 sec  50.87 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | +-Phase 1d                          0.04%  50.87 sec  50.87 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | +-Phase 1e                          0.38%  50.87 sec  50.87 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | | +-Route legalization              0.01%  50.87 sec  50.87 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | | +-Phase 1l                         19.32%  50.87 sec  50.88 sec  0.01 sec  0.01 sec 
[07/15 18:06:29     55s] (I)       | | | +-Layer assignment (1T)          18.55%  50.87 sec  50.88 sec  0.01 sec  0.01 sec 
[07/15 18:06:29     55s] (I)       | +-Clean cong LA                       0.01%  50.88 sec  50.88 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       +-Export 3D cong map                    1.35%  50.88 sec  50.88 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)       | +-Export 2D cong map                  0.25%  50.88 sec  50.88 sec  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)      ==================== Summary by functions =====================
[07/15 18:06:29     55s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:06:29     55s] (I)      ---------------------------------------------------------------
[07/15 18:06:29     55s] (I)        0  Early Global Route kernel     100.00%  0.03 sec  0.04 sec 
[07/15 18:06:29     55s] (I)        1  Global Routing                 35.30%  0.01 sec  0.02 sec 
[07/15 18:06:29     55s] (I)        1  Import and model               24.88%  0.01 sec  0.01 sec 
[07/15 18:06:29     55s] (I)        1  Export 3D cong map              1.35%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        2  Net group 1                    31.69%  0.01 sec  0.02 sec 
[07/15 18:06:29     55s] (I)        2  Create route DB                13.45%  0.00 sec  0.01 sec 
[07/15 18:06:29     55s] (I)        2  Create place DB                 6.72%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        2  Create route kernel             2.96%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        2  Initialization                  1.15%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        2  Export 2D cong map              0.25%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        2  Others data preparation         0.14%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        3  Phase 1l                       19.32%  0.01 sec  0.01 sec 
[07/15 18:06:29     55s] (I)        3  Import route data (1T)         12.70%  0.00 sec  0.01 sec 
[07/15 18:06:29     55s] (I)        3  Import place data               6.44%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        3  Phase 1a                        6.02%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        3  Generate topology               2.79%  0.00 sec  0.01 sec 
[07/15 18:06:29     55s] (I)        3  Phase 1e                        0.38%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        3  Phase 1b                        0.14%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        3  Phase 1d                        0.04%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        4  Layer assignment (1T)          18.55%  0.01 sec  0.01 sec 
[07/15 18:06:29     55s] (I)        4  Read nets                       4.99%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        4  Pattern routing (1T)            4.60%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        4  Read blockages ( Layer 2-4 )    2.81%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        4  Model blockage capacity         2.23%  0.00 sec  0.01 sec 
[07/15 18:06:29     55s] (I)        4  Read instances and placement    1.89%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        4  Read prerouted                  1.39%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        4  Add via demand to 2D            0.71%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        4  Read unlegalized nets           0.13%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        4  Initialize 3D grid graph        0.08%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        4  Set up via pillars              0.03%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        5  Initialize 3D capacity          1.80%  0.00 sec  0.01 sec 
[07/15 18:06:29     55s] (I)        5  Read instance blockages         0.47%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        5  Read PG blockages               0.11%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        5  Read halo blockages             0.03%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 18:06:29     55s] OPERPROF: Starting HotSpotCal at level 1, MEM:2130.9M, EPOCH TIME: 1721081189.266108
[07/15 18:06:29     55s] [hotspot] +------------+---------------+---------------+
[07/15 18:06:29     55s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:06:29     55s] [hotspot] +------------+---------------+---------------+
[07/15 18:06:29     55s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:06:29     55s] [hotspot] +------------+---------------+---------------+
[07/15 18:06:29     55s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:06:29     55s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:06:29     55s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2130.9M, EPOCH TIME: 1721081189.266556
[07/15 18:06:29     55s] [hotspot] Hotspot report including placement blocked areas
[07/15 18:06:29     55s] OPERPROF: Starting HotSpotCal at level 1, MEM:2130.9M, EPOCH TIME: 1721081189.266665
[07/15 18:06:29     55s] [hotspot] +------------+---------------+---------------+
[07/15 18:06:29     55s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:06:29     55s] [hotspot] +------------+---------------+---------------+
[07/15 18:06:29     55s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:06:29     55s] [hotspot] +------------+---------------+---------------+
[07/15 18:06:29     55s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:06:29     55s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:06:29     55s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2130.9M, EPOCH TIME: 1721081189.267030
[07/15 18:06:29     55s] Reported timing to dir ./timingReports
[07/15 18:06:29     55s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1591.9M, totSessionCpu=0:00:55 **
[07/15 18:06:29     55s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2068.4M, EPOCH TIME: 1721081189.286612
[07/15 18:06:29     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:29     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:29     55s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:2068.4M, EPOCH TIME: 1721081189.295788
[07/15 18:06:29     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:06:29     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:06:29     55s] 
[07/15 18:06:29     55s] TimeStamp Deleting Cell Server End ...
[07/15 18:06:29     55s] Starting delay calculation for Hold views
[07/15 18:06:29     55s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:06:29     55s] #################################################################################
[07/15 18:06:29     55s] # Design Stage: PreRoute
[07/15 18:06:29     55s] # Design Name: aska_dig
[07/15 18:06:29     55s] # Design Mode: 180nm
[07/15 18:06:29     55s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:06:29     55s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:06:29     55s] # Signoff Settings: SI Off 
[07/15 18:06:29     55s] #################################################################################
[07/15 18:06:29     55s] Calculate delays in BcWc mode...
[07/15 18:06:29     55s] Topological Sorting (REAL = 0:00:00.0, MEM = 2072.4M, InitMEM = 2072.4M)
[07/15 18:06:29     55s] Start delay calculation (fullDC) (1 T). (MEM=2072.43)
[07/15 18:06:29     55s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:06:29     55s] End AAE Lib Interpolated Model. (MEM=2083.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:06:29     55s] Total number of fetched objects 1433
[07/15 18:06:29     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:06:29     55s] End delay calculation. (MEM=2099.63 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:06:29     55s] End delay calculation (fullDC). (MEM=2099.63 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:06:29     55s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2099.6M) ***
[07/15 18:06:29     55s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:55.6 mem=2099.6M)
[07/15 18:06:29     55s] Starting delay calculation for Setup views
[07/15 18:06:29     55s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:06:29     55s] #################################################################################
[07/15 18:06:29     55s] # Design Stage: PreRoute
[07/15 18:06:29     55s] # Design Name: aska_dig
[07/15 18:06:29     55s] # Design Mode: 180nm
[07/15 18:06:29     55s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:06:29     55s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:06:29     55s] # Signoff Settings: SI Off 
[07/15 18:06:29     55s] #################################################################################
[07/15 18:06:29     55s] Calculate delays in BcWc mode...
[07/15 18:06:29     55s] Topological Sorting (REAL = 0:00:00.0, MEM = 2052.1M, InitMEM = 2052.1M)
[07/15 18:06:29     55s] Start delay calculation (fullDC) (1 T). (MEM=2052.14)
[07/15 18:06:29     55s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 18:06:29     55s] End AAE Lib Interpolated Model. (MEM=2063.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:06:29     55s] Total number of fetched objects 1433
[07/15 18:06:29     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:06:29     55s] End delay calculation. (MEM=2111.35 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:06:29     55s] End delay calculation (fullDC). (MEM=2111.35 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:06:29     55s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2111.4M) ***
[07/15 18:06:29     55s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:56.0 mem=2111.4M)
[07/15 18:06:30     56s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  5.818  |  0.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:06:30     56s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2072.5M, EPOCH TIME: 1721081190.643071
[07/15 18:06:30     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:30     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:30     56s] 
[07/15 18:06:30     56s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:30     56s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2072.5M, EPOCH TIME: 1721081190.652428
[07/15 18:06:30     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:06:30     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:30     56s] Density: 65.308%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 18:06:30     56s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2072.5M, EPOCH TIME: 1721081190.654339
[07/15 18:06:30     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:30     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:30     56s] 
[07/15 18:06:30     56s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:30     56s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2072.5M, EPOCH TIME: 1721081190.663228
[07/15 18:06:30     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:06:30     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:30     56s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2072.5M, EPOCH TIME: 1721081190.665099
[07/15 18:06:30     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:30     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:30     56s] 
[07/15 18:06:30     56s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:06:30     56s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2072.5M, EPOCH TIME: 1721081190.674308
[07/15 18:06:30     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:06:30     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:30     56s] *** Final Summary (holdfix) CPU=0:00:00.8, REAL=0:00:01.0, MEM=2072.5M
[07/15 18:06:30     56s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1625.4M, totSessionCpu=0:00:56 **
[07/15 18:06:30     56s] *** Finished optDesign ***
[07/15 18:06:30     56s] 
[07/15 18:06:30     56s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:04.4 real=0:00:04.9)
[07/15 18:06:30     56s] Info: Destroy the CCOpt slew target map.
[07/15 18:06:30     56s] clean pInstBBox. size 0
[07/15 18:06:30     56s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[07/15 18:06:30     56s] All LLGs are deleted
[07/15 18:06:30     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:30     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:06:30     56s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2072.5M, EPOCH TIME: 1721081190.697798
[07/15 18:06:30     56s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2072.5M, EPOCH TIME: 1721081190.697882
[07/15 18:06:30     56s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:06:30     56s] *** optDesign #3 [finish] : cpu/real = 0:00:04.4/0:00:05.0 (0.9), totSession cpu/real = 0:00:56.1/0:07:19.6 (0.1), mem = 2072.5M
[07/15 18:06:30     56s] 
[07/15 18:06:30     56s] =============================================================================================
[07/15 18:06:30     56s]  Final TAT Report : optDesign #3                                                21.18-s099_1
[07/15 18:06:30     56s] =============================================================================================
[07/15 18:06:30     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:06:30     56s] ---------------------------------------------------------------------------------------------
[07/15 18:06:30     56s] [ InitOpt                ]      1   0:00:00.7  (  14.7 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:06:30     56s] [ HoldOpt                ]      1   0:00:00.2  (   4.1 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:06:30     56s] [ ViewPruning            ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:06:30     56s] [ BuildHoldData          ]      1   0:00:01.2  (  24.3 % )     0:00:01.7 /  0:00:01.6    1.0
[07/15 18:06:30     56s] [ OptSummaryReport       ]      5   0:00:00.2  (   4.0 % )     0:00:01.5 /  0:00:00.9    0.6
[07/15 18:06:30     56s] [ DrvReport              ]      2   0:00:00.6  (  12.2 % )     0:00:00.6 /  0:00:00.0    0.1
[07/15 18:06:30     56s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:06:30     56s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:30     56s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  14.2 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:06:30     56s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:30     56s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:06:30     56s] [ RefinePlace            ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:06:30     56s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:06:30     56s] [ TimingUpdate           ]     27   0:00:00.4  (   7.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:06:30     56s] [ FullDelayCalc          ]      4   0:00:00.5  (   9.9 % )     0:00:00.5 /  0:00:00.5    1.0
[07/15 18:06:30     56s] [ TimingReport           ]      7   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.1    0.9
[07/15 18:06:30     56s] [ GenerateReports        ]      2   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:06:30     56s] [ MISC                   ]          0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:06:30     56s] ---------------------------------------------------------------------------------------------
[07/15 18:06:30     56s]  optDesign #3 TOTAL                 0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:04.4    0.9
[07/15 18:06:30     56s] ---------------------------------------------------------------------------------------------
[07/15 18:06:30     56s] 
[07/15 18:06:53     56s] 
[07/15 18:06:53     56s] Usage: source [-help] <file_name> [-quiet  | -verbose ] [-quiet  | -echo ]
[07/15 18:06:53     56s] 
[07/15 18:06:53     56s] **ERROR: (IMPTCM-48):	"xfab_nroute.cmd" is not a legal option for command "source". Either the current option or an option prior to it is not specified correctly.
  
[07/15 18:07:00     57s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[07/15 18:07:00     57s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[07/15 18:07:00     57s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[07/15 18:07:00     57s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/15 18:07:00     57s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 4
[07/15 18:07:00     57s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[07/15 18:07:00     57s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[07/15 18:07:00     57s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[07/15 18:07:00     57s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[07/15 18:07:00     57s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[07/15 18:07:00     57s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[07/15 18:07:00     57s] <CMD> routeDesign -globalDetail
[07/15 18:07:00     57s] #% Begin routeDesign (date=07/15 18:07:00, mem=1589.0M)
[07/15 18:07:00     57s] ### Time Record (routeDesign) is installed.
[07/15 18:07:00     57s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1589.02 (MB), peak = 1686.27 (MB)
[07/15 18:07:00     57s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[07/15 18:07:00     57s] #**INFO: setDesignMode -flowEffort standard
[07/15 18:07:00     57s] #**INFO: setDesignMode -powerEffort none
[07/15 18:07:00     57s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[07/15 18:07:00     57s] **INFO: User settings:
[07/15 18:07:00     57s] setNanoRouteMode -droutePostRouteSpreadWire         1
[07/15 18:07:00     57s] setNanoRouteMode -droutePostRouteWidenWireRule      virtuosoDefaultSetup
[07/15 18:07:00     57s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[07/15 18:07:00     57s] setNanoRouteMode -extractThirdPartyCompatible       false
[07/15 18:07:00     57s] setNanoRouteMode -grouteExpTdStdDelay               91
[07/15 18:07:00     57s] setNanoRouteMode -routeBottomRoutingLayer           1
[07/15 18:07:00     57s] setNanoRouteMode -routeInsertAntennaDiode           true
[07/15 18:07:00     57s] setNanoRouteMode -routeInsertDiodeForClockNets      true
[07/15 18:07:00     57s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[07/15 18:07:00     57s] setNanoRouteMode -routeTopRoutingLayer              4
[07/15 18:07:00     57s] setNanoRouteMode -routeWithSiDriven                 false
[07/15 18:07:00     57s] setNanoRouteMode -routeWithSiPostRouteFix           false
[07/15 18:07:00     57s] setNanoRouteMode -routeWithTimingDriven             false
[07/15 18:07:00     57s] setNanoRouteMode -timingEngine                      {}
[07/15 18:07:00     57s] setDesignMode -process                              180
[07/15 18:07:00     57s] setExtractRCMode -coupling_c_th                     3
[07/15 18:07:00     57s] setExtractRCMode -engine                            preRoute
[07/15 18:07:00     57s] setExtractRCMode -relative_c_th                     0.03
[07/15 18:07:00     57s] setExtractRCMode -total_c_th                        5
[07/15 18:07:00     57s] setDelayCalMode -enable_high_fanout                 true
[07/15 18:07:00     57s] setDelayCalMode -engine                             aae
[07/15 18:07:00     57s] setDelayCalMode -ignoreNetLoad                      false
[07/15 18:07:00     57s] setDelayCalMode -socv_accuracy_mode                 low
[07/15 18:07:00     57s] setSIMode -separate_delta_delay_on_data             true
[07/15 18:07:00     57s] 
[07/15 18:07:00     57s] #**INFO: multi-cut via swapping will not be performed after routing.
[07/15 18:07:00     57s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[07/15 18:07:00     57s] OPERPROF: Starting checkPlace at level 1, MEM:2041.5M, EPOCH TIME: 1721081220.413992
[07/15 18:07:00     57s] Processing tracks to init pin-track alignment.
[07/15 18:07:00     57s] z: 2, totalTracks: 1
[07/15 18:07:00     57s] z: 4, totalTracks: 1
[07/15 18:07:00     57s] z: 6, totalTracks: 1
[07/15 18:07:00     57s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:07:00     57s] All LLGs are deleted
[07/15 18:07:00     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:00     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:00     57s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2041.5M, EPOCH TIME: 1721081220.415336
[07/15 18:07:00     57s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2041.5M, EPOCH TIME: 1721081220.415431
[07/15 18:07:00     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2041.5M, EPOCH TIME: 1721081220.415507
[07/15 18:07:00     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:00     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:00     57s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2041.5M, EPOCH TIME: 1721081220.415687
[07/15 18:07:00     57s] Max number of tech site patterns supported in site array is 256.
[07/15 18:07:00     57s] Core basic site is core_ji3v
[07/15 18:07:00     57s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2041.5M, EPOCH TIME: 1721081220.415806
[07/15 18:07:00     57s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:07:00     57s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:07:00     57s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2041.5M, EPOCH TIME: 1721081220.416163
[07/15 18:07:00     57s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:07:00     57s] SiteArray: use 176,128 bytes
[07/15 18:07:00     57s] SiteArray: current memory after site array memory allocation 2041.5M
[07/15 18:07:00     57s] SiteArray: FP blocked sites are writable
[07/15 18:07:00     57s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:07:00     57s] Atter site array init, number of instance map data is 0.
[07/15 18:07:00     57s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:2041.5M, EPOCH TIME: 1721081220.416808
[07/15 18:07:00     57s] 
[07/15 18:07:00     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:00     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.001, MEM:2041.5M, EPOCH TIME: 1721081220.416976
[07/15 18:07:00     57s] Begin checking placement ... (start mem=2041.5M, init mem=2041.5M)
[07/15 18:07:00     57s] Begin checking exclusive groups violation ...
[07/15 18:07:00     57s] There are 0 groups to check, max #box is 0, total #box is 0
[07/15 18:07:00     57s] Finished checking exclusive groups violations. Found 0 Vio.
[07/15 18:07:00     57s] 
[07/15 18:07:00     57s] Running CheckPlace using 1 thread in normal mode...
[07/15 18:07:00     57s] 
[07/15 18:07:00     57s] ...checkPlace normal is done!
[07/15 18:07:00     57s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2041.5M, EPOCH TIME: 1721081220.423296
[07/15 18:07:00     57s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2041.5M, EPOCH TIME: 1721081220.423789
[07/15 18:07:00     57s] *info: Placed = 1399           (Fixed = 11)
[07/15 18:07:00     57s] *info: Unplaced = 0           
[07/15 18:07:00     57s] Placement Density:65.31%(53307/81624)
[07/15 18:07:00     57s] Placement Density (including fixed std cells):65.31%(53307/81624)
[07/15 18:07:00     57s] All LLGs are deleted
[07/15 18:07:00     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1399).
[07/15 18:07:00     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:00     57s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2041.5M, EPOCH TIME: 1721081220.424141
[07/15 18:07:00     57s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2041.5M, EPOCH TIME: 1721081220.424204
[07/15 18:07:00     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:00     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:00     57s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2041.5M)
[07/15 18:07:00     57s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.011, MEM:2041.5M, EPOCH TIME: 1721081220.424611
[07/15 18:07:00     57s] 
[07/15 18:07:00     57s] changeUseClockNetStatus Option :  -noFixedNetWires 
[07/15 18:07:00     57s] *** Changed status on (13) nets in Clock.
[07/15 18:07:00     57s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2041.5M) ***
[07/15 18:07:00     57s] % Begin globalDetailRoute (date=07/15 18:07:00, mem=1589.2M)
[07/15 18:07:00     57s] 
[07/15 18:07:00     57s] globalDetailRoute
[07/15 18:07:00     57s] 
[07/15 18:07:00     57s] #Start globalDetailRoute on Mon Jul 15 18:07:00 2024
[07/15 18:07:00     57s] #
[07/15 18:07:00     57s] ### Time Record (globalDetailRoute) is installed.
[07/15 18:07:00     57s] ### Time Record (Pre Callback) is installed.
[07/15 18:07:00     57s] RC Grid backup saved.
[07/15 18:07:00     57s] ### Time Record (Pre Callback) is uninstalled.
[07/15 18:07:00     57s] ### Time Record (DB Import) is installed.
[07/15 18:07:00     57s] ### Time Record (Timing Data Generation) is installed.
[07/15 18:07:00     57s] ### Time Record (Timing Data Generation) is uninstalled.
[07/15 18:07:00     57s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[07/15 18:07:00     57s] ### Net info: total nets: 1460
[07/15 18:07:00     57s] ### Net info: dirty nets: 323
[07/15 18:07:00     57s] ### Net info: marked as disconnected nets: 0
[07/15 18:07:00     57s] #num needed restored net=0
[07/15 18:07:00     57s] #need_extraction net=0 (total=1460)
[07/15 18:07:00     57s] ### Net info: fully routed nets: 13
[07/15 18:07:00     57s] ### Net info: trivial (< 2 pins) nets: 27
[07/15 18:07:00     57s] ### Net info: unrouted nets: 1420
[07/15 18:07:00     57s] ### Net info: re-extraction nets: 0
[07/15 18:07:00     57s] ### Net info: ignored nets: 0
[07/15 18:07:00     57s] ### Net info: skip routing nets: 0
[07/15 18:07:00     57s] ### import design signature (10): route=1472383175 fixed_route=1237471455 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1393425438 dirty_area=0 del_dirty_area=0 cell=617033167 placement=216282600 pin_access=1619654433 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 18:07:00     57s] ### Time Record (DB Import) is uninstalled.
[07/15 18:07:00     57s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/15 18:07:00     57s] #RTESIG:78da95d14b4f0321100770cf7e8a09ed614ddaca00fbe06af4aaa65aaf0dbab4dd640b86
[07/15 18:07:00     57s] #       8749bfbda43dd5acfbe0083f06fe33b3f9c7d31a08c315564b4fa5dc223caf19a7252d97
[07/15 18:07:00     57s] #       28f3fc9ee1361d6d1ec8ed6cfef2fa5e56b053add7907d5adb2ea03e19756cbea0d63b15
[07/15 18:07:00     57s] #       db005e87d098fddd45734aa7705170a0903526e8bd760b885ebb3fa4a4120812c87c7069
[07/15 18:07:00     57s] #       b7db600ee4a771215a6f1f2f2fbde910bf07ae090144c560130bda19e54e9d4e26372114
[07/15 18:07:00     57s] #       52e4d7bea32622af20b838b626e67c1a2fa7f0bc2c40e28a9e1764bbd6aad0fded828ec8
[07/15 18:07:00     57s] #       56547418951201fb679f4c01e4d0ec0ffd83c44a52203e28532b5727ab4d3cfe271188b1
[07/15 18:07:00     57s] #       46f72986945db5afdb8861c3f2612352c673b7fa4332ac1888fe86314653bc813a2c851b
[07/15 18:07:00     57s] #       9a4e42620cca47202e7bbe74f30b194e69ae
[07/15 18:07:00     57s] #
[07/15 18:07:00     57s] ### Time Record (Data Preparation) is installed.
[07/15 18:07:00     57s] #RTESIG:78da95d23b4fc330100060667ec5c9ed10a4b6dcf991c42b821550a1ac95216e1b297590
[07/15 18:07:00     57s] #       e320f5df63b55351c8c3a3fdf97c0fcfe61f4f6b609c56942f1bd47a4bf0bce60233cc96
[07/15 18:07:00     57s] #       a495bae7b48d479b07763b9bbfbcbe6739ec4cd558483eebba5a407172e6587e416177a6
[07/15 18:07:00     57s] #       ad02343684d2edef2e5a204ee132158090942ed8bdf50b681bebff900c3530629034c1c7
[07/15 18:07:00     57s] #       dd6e430ad84fe9435b37f5e3e5a5371bdaef816b5202336da8230bd63be34f9d4e4737a1
[07/15 18:07:00     57s] #       284212d7be232691c821f8766c4c52621acfa67095a5a06985e705c9aeaa4de84e3bc511
[07/15 18:07:00     57s] #       b5a5390ea34c1350ffeca349811dcafda17f90946b04d604e30ae38b68ad6b8fff4902e6
[07/15 18:07:00     57s] #       6a677b9516f1439d2be87f9813f2ab3e771b396cb81a36321d9954ce41f67796738c7d18
[07/15 18:07:00     57s] #       88c3637143638c488e416a0412ba27a59b5f3adf7664
[07/15 18:07:00     57s] #
[07/15 18:07:00     57s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:07:00     57s] ### Time Record (Global Routing) is installed.
[07/15 18:07:00     57s] ### Time Record (Global Routing) is uninstalled.
[07/15 18:07:00     57s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[07/15 18:07:00     57s] #Total number of routable nets = 1433.
[07/15 18:07:00     57s] #Total number of nets in the design = 1460.
[07/15 18:07:00     57s] #1423 routable nets do not have any wires.
[07/15 18:07:00     57s] #10 routable nets have routed wires.
[07/15 18:07:00     57s] #1423 nets will be global routed.
[07/15 18:07:00     57s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 18:07:00     57s] #10 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 18:07:00     57s] ### Time Record (Data Preparation) is installed.
[07/15 18:07:00     57s] #Start routing data preparation on Mon Jul 15 18:07:00 2024
[07/15 18:07:00     57s] #
[07/15 18:07:00     57s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:00     57s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:00     57s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:00     57s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:00     57s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:00     57s] #Build and mark too close pins for the same net.
[07/15 18:07:00     57s] ### Time Record (Cell Pin Access) is installed.
[07/15 18:07:00     57s] #Rebuild pin access data for design.
[07/15 18:07:00     57s] #Initial pin access analysis.
[07/15 18:07:01     58s] #Detail pin access analysis.
[07/15 18:07:01     58s] ### Time Record (Cell Pin Access) is uninstalled.
[07/15 18:07:01     58s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[07/15 18:07:01     58s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:07:01     58s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:07:01     58s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:07:01     58s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[07/15 18:07:01     58s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[07/15 18:07:01     58s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[07/15 18:07:01     58s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
[07/15 18:07:01     58s] #pin_access_rlayer=2(MET2)
[07/15 18:07:01     58s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/15 18:07:01     58s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/15 18:07:01     58s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1594.15 (MB), peak = 1686.27 (MB)
[07/15 18:07:01     58s] #Regenerating Ggrids automatically.
[07/15 18:07:01     58s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
[07/15 18:07:01     58s] #Using automatically generated G-grids.
[07/15 18:07:02     59s] #Done routing data preparation.
[07/15 18:07:02     59s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1607.56 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:02     59s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:02     59s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:02     59s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:02     59s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] #Finished routing data preparation on Mon Jul 15 18:07:02 2024
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] #Cpu time = 00:00:02
[07/15 18:07:02     59s] #Elapsed time = 00:00:02
[07/15 18:07:02     59s] #Increased memory = 17.49 (MB)
[07/15 18:07:02     59s] #Total memory = 1607.62 (MB)
[07/15 18:07:02     59s] #Peak memory = 1686.27 (MB)
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:07:02     59s] ### Time Record (Global Routing) is installed.
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] #Start global routing on Mon Jul 15 18:07:02 2024
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] #Start global routing initialization on Mon Jul 15 18:07:02 2024
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] #Number of eco nets is 3
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] #Start global routing data preparation on Mon Jul 15 18:07:02 2024
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] ### build_merged_routing_blockage_rect_list starts on Mon Jul 15 18:07:02 2024 with memory = 1607.66 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:02     59s] #Start routing resource analysis on Mon Jul 15 18:07:02 2024
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] ### init_is_bin_blocked starts on Mon Jul 15 18:07:02 2024 with memory = 1607.68 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:02     59s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Jul 15 18:07:02 2024 with memory = 1607.70 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:02     59s] ### adjust_flow_cap starts on Mon Jul 15 18:07:02 2024 with memory = 1607.83 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:02     59s] ### adjust_flow_per_partial_route_obs starts on Mon Jul 15 18:07:02 2024 with memory = 1607.83 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:02     59s] ### set_via_blocked starts on Mon Jul 15 18:07:02 2024 with memory = 1607.83 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:02     59s] ### copy_flow starts on Mon Jul 15 18:07:02 2024 with memory = 1607.83 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:02     59s] #Routing resource analysis is done on Mon Jul 15 18:07:02 2024
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] ### report_flow_cap starts on Mon Jul 15 18:07:02 2024 with memory = 1607.83 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] #  Resource Analysis:
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] #               Routing  #Avail      #Track     #Total     %Gcell
[07/15 18:07:02     59s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[07/15 18:07:02     59s] #  --------------------------------------------------------------
[07/15 18:07:02     59s] #  MET1           H          75         357        1537    53.22%
[07/15 18:07:02     59s] #  MET2           V         672         123        1537     7.29%
[07/15 18:07:02     59s] #  MET3           H         424           8        1537     0.00%
[07/15 18:07:02     59s] #  MET4           V         790           5        1537     0.00%
[07/15 18:07:02     59s] #  --------------------------------------------------------------
[07/15 18:07:02     59s] #  Total                   1961      25.13%        6148    15.13%
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:02     59s] ### analyze_m2_tracks starts on Mon Jul 15 18:07:02 2024 with memory = 1607.83 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:02     59s] ### report_initial_resource starts on Mon Jul 15 18:07:02 2024 with memory = 1607.84 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:02     59s] ### mark_pg_pins_accessibility starts on Mon Jul 15 18:07:02 2024 with memory = 1607.84 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:02     59s] ### set_net_region starts on Mon Jul 15 18:07:02 2024 with memory = 1607.84 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] #Global routing data preparation is done on Mon Jul 15 18:07:02 2024
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1607.85 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] ### prepare_level starts on Mon Jul 15 18:07:02 2024 with memory = 1607.86 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] ### init level 1 starts on Mon Jul 15 18:07:02 2024 with memory = 1607.87 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:02     59s] ### Level 1 hgrid = 53 X 29
[07/15 18:07:02     59s] ### prepare_level_flow starts on Mon Jul 15 18:07:02 2024 with memory = 1607.91 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:02     59s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] #Global routing initialization is done on Mon Jul 15 18:07:02 2024
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1607.91 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] #start global routing iteration 1...
[07/15 18:07:02     59s] ### init_flow_edge starts on Mon Jul 15 18:07:02 2024 with memory = 1607.96 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:02     59s] ### routing at level 1 (topmost level) iter 0
[07/15 18:07:02     59s] ### measure_qor starts on Mon Jul 15 18:07:02 2024 with memory = 1613.07 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] ### measure_congestion starts on Mon Jul 15 18:07:02 2024 with memory = 1613.08 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:02     59s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:02     59s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1613.09 (MB), peak = 1686.27 (MB)
[07/15 18:07:02     59s] #
[07/15 18:07:02     59s] #start global routing iteration 2...
[07/15 18:07:02     59s] ### routing at level 1 (topmost level) iter 1
[07/15 18:07:03     59s] ### measure_qor starts on Mon Jul 15 18:07:03 2024 with memory = 1613.56 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     59s] ### measure_congestion starts on Mon Jul 15 18:07:03 2024 with memory = 1613.56 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     59s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     59s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     59s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1613.56 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     59s] #
[07/15 18:07:03     59s] #start global routing iteration 3...
[07/15 18:07:03     59s] ### routing at level 1 (topmost level) iter 2
[07/15 18:07:03     59s] ### measure_qor starts on Mon Jul 15 18:07:03 2024 with memory = 1613.57 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     59s] ### measure_congestion starts on Mon Jul 15 18:07:03 2024 with memory = 1613.57 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     59s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     59s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     59s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1613.57 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     59s] #
[07/15 18:07:03     59s] ### route_end starts on Mon Jul 15 18:07:03 2024 with memory = 1613.58 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     59s] #
[07/15 18:07:03     59s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[07/15 18:07:03     59s] #Total number of routable nets = 1433.
[07/15 18:07:03     59s] #Total number of nets in the design = 1460.
[07/15 18:07:03     59s] #
[07/15 18:07:03     59s] #1433 routable nets have routed wires.
[07/15 18:07:03     59s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 18:07:03     59s] #10 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 18:07:03     59s] #
[07/15 18:07:03     59s] #Routed nets constraints summary:
[07/15 18:07:03     59s] #------------------------------------------
[07/15 18:07:03     59s] #        Rules   Pref Layer   Unconstrained  
[07/15 18:07:03     59s] #------------------------------------------
[07/15 18:07:03     59s] #      Default            3            1420  
[07/15 18:07:03     59s] #------------------------------------------
[07/15 18:07:03     59s] #        Total            3            1420  
[07/15 18:07:03     59s] #------------------------------------------
[07/15 18:07:03     59s] #
[07/15 18:07:03     59s] #Routing constraints summary of the whole design:
[07/15 18:07:03     59s] #------------------------------------------
[07/15 18:07:03     59s] #        Rules   Pref Layer   Unconstrained  
[07/15 18:07:03     59s] #------------------------------------------
[07/15 18:07:03     59s] #      Default           13            1420  
[07/15 18:07:03     59s] #------------------------------------------
[07/15 18:07:03     59s] #        Total           13            1420  
[07/15 18:07:03     59s] #------------------------------------------
[07/15 18:07:03     59s] #
[07/15 18:07:03     59s] ### adjust_flow_per_partial_route_obs starts on Mon Jul 15 18:07:03 2024 with memory = 1613.60 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     59s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     59s] ### cal_base_flow starts on Mon Jul 15 18:07:03 2024 with memory = 1613.60 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     59s] ### init_flow_edge starts on Mon Jul 15 18:07:03 2024 with memory = 1613.60 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     59s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     59s] ### cal_flow starts on Mon Jul 15 18:07:03 2024 with memory = 1613.60 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     59s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     59s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     59s] ### report_overcon starts on Mon Jul 15 18:07:03 2024 with memory = 1613.62 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     59s] #
[07/15 18:07:03     59s] #  Congestion Analysis: (blocked Gcells are excluded)
[07/15 18:07:03     59s] #
[07/15 18:07:03     59s] #                 OverCon          
[07/15 18:07:03     59s] #                  #Gcell    %Gcell
[07/15 18:07:03     59s] #     Layer           (1)   OverCon  Flow/Cap
[07/15 18:07:03     59s] #  ----------------------------------------------
[07/15 18:07:03     59s] #  MET1          0(0.00%)   (0.00%)     0.73  
[07/15 18:07:03     59s] #  MET2          0(0.00%)   (0.00%)     0.29  
[07/15 18:07:03     59s] #  MET3          0(0.00%)   (0.00%)     0.23  
[07/15 18:07:03     59s] #  MET4          0(0.00%)   (0.00%)     0.02  
[07/15 18:07:03     59s] #  ----------------------------------------------
[07/15 18:07:03     59s] #     Total      0(0.00%)   (0.00%)
[07/15 18:07:03     59s] #
[07/15 18:07:03     59s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[07/15 18:07:03     59s] #  Overflow after GR: 0.00% H + 0.00% V
[07/15 18:07:03     59s] #
[07/15 18:07:03     59s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     59s] ### cal_base_flow starts on Mon Jul 15 18:07:03 2024 with memory = 1613.63 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     59s] ### init_flow_edge starts on Mon Jul 15 18:07:03 2024 with memory = 1613.63 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     59s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     59s] ### cal_flow starts on Mon Jul 15 18:07:03 2024 with memory = 1613.63 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     60s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     60s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     60s] ### generate_cong_map_content starts on Mon Jul 15 18:07:03 2024 with memory = 1613.63 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     60s] ### Sync with Inovus CongMap starts on Mon Jul 15 18:07:03 2024 with memory = 1613.64 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     60s] #Hotspot report including placement blocked areas
[07/15 18:07:03     60s] OPERPROF: Starting HotSpotCal at level 1, MEM:2065.2M, EPOCH TIME: 1721081223.152651
[07/15 18:07:03     60s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/15 18:07:03     60s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[07/15 18:07:03     60s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/15 18:07:03     60s] [hotspot] |     MET1(H)    |              1.00 |              2.00 |   125.44   143.35   143.35   161.28 |
[07/15 18:07:03     60s] [hotspot] |     MET2(V)    |              0.00 |              0.00 |   (none)                            |
[07/15 18:07:03     60s] [hotspot] |     MET3(H)    |              0.00 |              0.00 |   (none)                            |
[07/15 18:07:03     60s] [hotspot] |     MET4(V)    |              0.00 |              0.00 |   (none)                            |
[07/15 18:07:03     60s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/15 18:07:03     60s] [hotspot] |      worst     |   (MET1)     1.00 |   (MET1)     2.00 |                                     |
[07/15 18:07:03     60s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/15 18:07:03     60s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[07/15 18:07:03     60s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/15 18:07:03     60s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:07:03     60s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:07:03     60s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:07:03     60s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2081.2M, EPOCH TIME: 1721081223.154501
[07/15 18:07:03     60s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     60s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     60s] ### update starts on Mon Jul 15 18:07:03 2024 with memory = 1614.30 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     60s] #Complete Global Routing.
[07/15 18:07:03     60s] #Total wire length = 54818 um.
[07/15 18:07:03     60s] #Total half perimeter of net bounding box = 50529 um.
[07/15 18:07:03     60s] #Total wire length on LAYER MET1 = 0 um.
[07/15 18:07:03     60s] #Total wire length on LAYER MET2 = 23164 um.
[07/15 18:07:03     60s] #Total wire length on LAYER MET3 = 28353 um.
[07/15 18:07:03     60s] #Total wire length on LAYER MET4 = 3302 um.
[07/15 18:07:03     60s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:07:03     60s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:07:03     60s] #Total number of vias = 8258
[07/15 18:07:03     60s] #Up-Via Summary (total 8258):
[07/15 18:07:03     60s] #           
[07/15 18:07:03     60s] #-----------------------
[07/15 18:07:03     60s] # MET1             5001
[07/15 18:07:03     60s] # MET2             3001
[07/15 18:07:03     60s] # MET3              256
[07/15 18:07:03     60s] #-----------------------
[07/15 18:07:03     60s] #                  8258 
[07/15 18:07:03     60s] #
[07/15 18:07:03     60s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     60s] ### report_overcon starts on Mon Jul 15 18:07:03 2024 with memory = 1614.30 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     60s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     60s] ### report_overcon starts on Mon Jul 15 18:07:03 2024 with memory = 1614.30 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     60s] #Max overcon = 0 track.
[07/15 18:07:03     60s] #Total overcon = 0.00%.
[07/15 18:07:03     60s] #Worst layer Gcell overcon rate = 0.00%.
[07/15 18:07:03     60s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     60s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     60s] ### global_route design signature (13): route=1784511685 net_attr=530581481
[07/15 18:07:03     60s] #
[07/15 18:07:03     60s] #Global routing statistics:
[07/15 18:07:03     60s] #Cpu time = 00:00:00
[07/15 18:07:03     60s] #Elapsed time = 00:00:00
[07/15 18:07:03     60s] #Increased memory = 6.69 (MB)
[07/15 18:07:03     60s] #Total memory = 1614.31 (MB)
[07/15 18:07:03     60s] #Peak memory = 1686.27 (MB)
[07/15 18:07:03     60s] #
[07/15 18:07:03     60s] #Finished global routing on Mon Jul 15 18:07:03 2024
[07/15 18:07:03     60s] #
[07/15 18:07:03     60s] #
[07/15 18:07:03     60s] ### Time Record (Global Routing) is uninstalled.
[07/15 18:07:03     60s] ### Time Record (Data Preparation) is installed.
[07/15 18:07:03     60s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:07:03     60s] ### track-assign external-init starts on Mon Jul 15 18:07:03 2024 with memory = 1614.57 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     60s] ### Time Record (Track Assignment) is installed.
[07/15 18:07:03     60s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:03     60s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:03     60s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:03     60s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:03     60s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:03     60s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:03     60s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:03     60s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:03     60s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:03     60s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:03     60s] ### Time Record (Track Assignment) is uninstalled.
[07/15 18:07:03     60s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     60s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1614.58 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     60s] ### track-assign engine-init starts on Mon Jul 15 18:07:03 2024 with memory = 1614.58 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     60s] ### Time Record (Track Assignment) is installed.
[07/15 18:07:03     60s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:03     60s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:03     60s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:03     60s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:03     60s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:03     60s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     60s] ### track-assign core-engine starts on Mon Jul 15 18:07:03 2024 with memory = 1614.64 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     60s] #Start Track Assignment.
[07/15 18:07:03     60s] #Done with 1860 horizontal wires in 1 hboxes and 2062 vertical wires in 2 hboxes.
[07/15 18:07:03     60s] #Done with 380 horizontal wires in 1 hboxes and 386 vertical wires in 2 hboxes.
[07/15 18:07:03     60s] #Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
[07/15 18:07:03     60s] #
[07/15 18:07:03     60s] #Track assignment summary:
[07/15 18:07:03     60s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[07/15 18:07:03     60s] #------------------------------------------------------------------------
[07/15 18:07:03     60s] # MET1           0.00 	  0.00%  	  0.00% 	  0.00%
[07/15 18:07:03     60s] # MET2       21146.32 	  0.03%  	  0.00% 	  0.00%
[07/15 18:07:03     60s] # MET3       24983.56 	  0.05%  	  0.00% 	  0.01%
[07/15 18:07:03     60s] # MET4        2025.55 	  0.00%  	  0.00% 	  0.00%
[07/15 18:07:03     60s] #------------------------------------------------------------------------
[07/15 18:07:03     60s] # All       48155.43  	  0.04% 	  0.00% 	  0.00%
[07/15 18:07:03     60s] #Complete Track Assignment.
[07/15 18:07:03     60s] #Total wire length = 53936 um.
[07/15 18:07:03     60s] #Total half perimeter of net bounding box = 50529 um.
[07/15 18:07:03     60s] #Total wire length on LAYER MET1 = 0 um.
[07/15 18:07:03     60s] #Total wire length on LAYER MET2 = 22777 um.
[07/15 18:07:03     60s] #Total wire length on LAYER MET3 = 27923 um.
[07/15 18:07:03     60s] #Total wire length on LAYER MET4 = 3237 um.
[07/15 18:07:03     60s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:07:03     60s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:07:03     60s] #Total number of vias = 8258
[07/15 18:07:03     60s] #Up-Via Summary (total 8258):
[07/15 18:07:03     60s] #           
[07/15 18:07:03     60s] #-----------------------
[07/15 18:07:03     60s] # MET1             5001
[07/15 18:07:03     60s] # MET2             3001
[07/15 18:07:03     60s] # MET3              256
[07/15 18:07:03     60s] #-----------------------
[07/15 18:07:03     60s] #                  8258 
[07/15 18:07:03     60s] #
[07/15 18:07:03     60s] ### track_assign design signature (16): route=1244975497
[07/15 18:07:03     60s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:03     60s] ### Time Record (Track Assignment) is uninstalled.
[07/15 18:07:03     60s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1614.83 (MB), peak = 1686.27 (MB)
[07/15 18:07:03     60s] #
[07/15 18:07:03     60s] #number of short segments in preferred routing layers
[07/15 18:07:03     60s] #	MET3      Total 
[07/15 18:07:03     60s] #	2         2         
[07/15 18:07:03     60s] #
[07/15 18:07:03     60s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/15 18:07:03     60s] #Cpu time = 00:00:03
[07/15 18:07:03     60s] #Elapsed time = 00:00:03
[07/15 18:07:03     60s] #Increased memory = 24.71 (MB)
[07/15 18:07:03     60s] #Total memory = 1614.84 (MB)
[07/15 18:07:03     60s] #Peak memory = 1686.27 (MB)
[07/15 18:07:03     60s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:03     60s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:03     60s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:03     60s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:03     60s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:03     60s] ### Time Record (Detail Routing) is installed.
[07/15 18:07:03     60s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:03     60s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:03     60s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:03     60s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:03     60s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:03     60s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:03     60s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:03     60s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:03     60s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:03     60s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:03     60s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:03     60s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:03     60s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:03     60s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:03     60s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:03     60s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:07:03     60s] #
[07/15 18:07:03     60s] #Start Detail Routing..
[07/15 18:07:03     60s] #start initial detail routing ...
[07/15 18:07:03     60s] ### Design has 0 dirty nets, 1506 dirty-areas)
[07/15 18:07:07     64s] #   number of violations = 82
[07/15 18:07:07     64s] #
[07/15 18:07:07     64s] #    By Layer and Type :
[07/15 18:07:07     64s] #	         MetSpc    Short      Mar   Totals
[07/15 18:07:07     64s] #	MET1         13        1        0       14
[07/15 18:07:07     64s] #	MET2          9       49        6       64
[07/15 18:07:07     64s] #	MET3          0        4        0        4
[07/15 18:07:07     64s] #	Totals       22       54        6       82
[07/15 18:07:07     64s] #466 out of 1399 instances (33.3%) need to be verified(marked ipoed), dirty area = 11.3%.
[07/15 18:07:08     64s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 72.41%
[07/15 18:07:08     64s] #   number of violations = 82
[07/15 18:07:08     64s] #
[07/15 18:07:08     64s] #    By Layer and Type :
[07/15 18:07:08     64s] #	         MetSpc    Short      Mar   Totals
[07/15 18:07:08     64s] #	MET1         13        1        0       14
[07/15 18:07:08     64s] #	MET2          9       49        6       64
[07/15 18:07:08     64s] #	MET3          0        4        0        4
[07/15 18:07:08     64s] #	Totals       22       54        6       82
[07/15 18:07:08     64s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1629.15 (MB), peak = 1686.27 (MB)
[07/15 18:07:08     64s] #start 1st optimization iteration ...
[07/15 18:07:08     65s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 72.41%
[07/15 18:07:08     65s] #   number of violations = 22
[07/15 18:07:08     65s] #
[07/15 18:07:08     65s] #    By Layer and Type :
[07/15 18:07:08     65s] #	         MetSpc    Short      Mar   Totals
[07/15 18:07:08     65s] #	MET1          1        0        0        1
[07/15 18:07:08     65s] #	MET2          6       13        1       20
[07/15 18:07:08     65s] #	MET3          0        1        0        1
[07/15 18:07:08     65s] #	Totals        7       14        1       22
[07/15 18:07:08     65s] #    number of process antenna violations = 12
[07/15 18:07:08     65s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1628.45 (MB), peak = 1686.27 (MB)
[07/15 18:07:08     65s] #start 2nd optimization iteration ...
[07/15 18:07:08     65s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 72.41%
[07/15 18:07:08     65s] #   number of violations = 22
[07/15 18:07:08     65s] #
[07/15 18:07:08     65s] #    By Layer and Type :
[07/15 18:07:08     65s] #	         MetSpc    Short      Mar   WreExt      Enc   Totals
[07/15 18:07:08     65s] #	MET1          1        0        0        0        1        2
[07/15 18:07:08     65s] #	MET2          3       13        2        1        1       20
[07/15 18:07:08     65s] #	Totals        4       13        2        1        2       22
[07/15 18:07:08     65s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1627.58 (MB), peak = 1686.27 (MB)
[07/15 18:07:08     65s] #start 3rd optimization iteration ...
[07/15 18:07:09     66s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 72.41%
[07/15 18:07:09     66s] #   number of violations = 1
[07/15 18:07:09     66s] #
[07/15 18:07:09     66s] #    By Layer and Type :
[07/15 18:07:09     66s] #	         MetSpc   Totals
[07/15 18:07:09     66s] #	MET1          0        0
[07/15 18:07:09     66s] #	MET2          1        1
[07/15 18:07:09     66s] #	Totals        1        1
[07/15 18:07:09     66s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1627.35 (MB), peak = 1686.27 (MB)
[07/15 18:07:09     66s] #start 4th optimization iteration ...
[07/15 18:07:09     66s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 72.41%
[07/15 18:07:09     66s] #   number of violations = 0
[07/15 18:07:09     66s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1627.76 (MB), peak = 1686.27 (MB)
[07/15 18:07:09     66s] #Complete Detail Routing.
[07/15 18:07:09     66s] #Total wire length = 58019 um.
[07/15 18:07:09     66s] #Total half perimeter of net bounding box = 50529 um.
[07/15 18:07:09     66s] #Total wire length on LAYER MET1 = 3960 um.
[07/15 18:07:09     66s] #Total wire length on LAYER MET2 = 25123 um.
[07/15 18:07:09     66s] #Total wire length on LAYER MET3 = 25757 um.
[07/15 18:07:09     66s] #Total wire length on LAYER MET4 = 3179 um.
[07/15 18:07:09     66s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:07:09     66s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:07:09     66s] #Total number of vias = 8086
[07/15 18:07:09     66s] #Up-Via Summary (total 8086):
[07/15 18:07:09     66s] #           
[07/15 18:07:09     66s] #-----------------------
[07/15 18:07:09     66s] # MET1             4938
[07/15 18:07:09     66s] # MET2             2919
[07/15 18:07:09     66s] # MET3              229
[07/15 18:07:09     66s] #-----------------------
[07/15 18:07:09     66s] #                  8086 
[07/15 18:07:09     66s] #
[07/15 18:07:09     66s] #Total number of DRC violations = 0
[07/15 18:07:09     66s] ### Time Record (Detail Routing) is uninstalled.
[07/15 18:07:09     66s] #Cpu time = 00:00:06
[07/15 18:07:09     66s] #Elapsed time = 00:00:06
[07/15 18:07:09     66s] #Increased memory = 12.93 (MB)
[07/15 18:07:09     66s] #Total memory = 1627.76 (MB)
[07/15 18:07:09     66s] #Peak memory = 1686.27 (MB)
[07/15 18:07:09     66s] ### Time Record (Antenna Fixing) is installed.
[07/15 18:07:09     66s] #
[07/15 18:07:09     66s] #start routing for process antenna violation fix ...
[07/15 18:07:09     66s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:09     66s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:09     66s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:09     66s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:09     66s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:09     66s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:09     66s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:09     66s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:09     66s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:09     66s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:09     66s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:07:09     66s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/15 18:07:09     66s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1628.43 (MB), peak = 1686.27 (MB)
[07/15 18:07:09     66s] #
[07/15 18:07:09     66s] #Total wire length = 58026 um.
[07/15 18:07:09     66s] #Total half perimeter of net bounding box = 50529 um.
[07/15 18:07:09     66s] #Total wire length on LAYER MET1 = 3960 um.
[07/15 18:07:09     66s] #Total wire length on LAYER MET2 = 25123 um.
[07/15 18:07:09     66s] #Total wire length on LAYER MET3 = 25757 um.
[07/15 18:07:09     66s] #Total wire length on LAYER MET4 = 3185 um.
[07/15 18:07:09     66s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:07:09     66s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:07:09     66s] #Total number of vias = 8106
[07/15 18:07:09     66s] #Up-Via Summary (total 8106):
[07/15 18:07:09     66s] #           
[07/15 18:07:09     66s] #-----------------------
[07/15 18:07:09     66s] # MET1             4938
[07/15 18:07:09     66s] # MET2             2919
[07/15 18:07:09     66s] # MET3              249
[07/15 18:07:09     66s] #-----------------------
[07/15 18:07:09     66s] #                  8106 
[07/15 18:07:09     66s] #
[07/15 18:07:09     66s] #Total number of DRC violations = 0
[07/15 18:07:09     66s] #Total number of process antenna violations = 1
[07/15 18:07:09     66s] #Total number of net violated process antenna rule = 1
[07/15 18:07:09     66s] #
[07/15 18:07:09     66s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/15 18:07:09     66s] #
[07/15 18:07:09     66s] # start diode insertion for process antenna violation fix ...
[07/15 18:07:09     66s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/15 18:07:09     66s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1628.46 (MB), peak = 1686.27 (MB)
[07/15 18:07:09     66s] #
[07/15 18:07:09     66s] #Total wire length = 58026 um.
[07/15 18:07:09     66s] #Total half perimeter of net bounding box = 50529 um.
[07/15 18:07:09     66s] #Total wire length on LAYER MET1 = 3960 um.
[07/15 18:07:09     66s] #Total wire length on LAYER MET2 = 25123 um.
[07/15 18:07:09     66s] #Total wire length on LAYER MET3 = 25757 um.
[07/15 18:07:09     66s] #Total wire length on LAYER MET4 = 3185 um.
[07/15 18:07:09     66s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:07:09     66s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:07:09     66s] #Total number of vias = 8106
[07/15 18:07:09     66s] #Up-Via Summary (total 8106):
[07/15 18:07:09     66s] #           
[07/15 18:07:09     66s] #-----------------------
[07/15 18:07:09     66s] # MET1             4938
[07/15 18:07:09     66s] # MET2             2919
[07/15 18:07:09     66s] # MET3              249
[07/15 18:07:09     66s] #-----------------------
[07/15 18:07:09     66s] #                  8106 
[07/15 18:07:09     66s] #
[07/15 18:07:09     66s] #Total number of DRC violations = 0
[07/15 18:07:09     66s] #Total number of process antenna violations = 1
[07/15 18:07:09     66s] #Total number of net violated process antenna rule = 1
[07/15 18:07:09     66s] #
[07/15 18:07:09     66s] #
[07/15 18:07:09     66s] #start delete and reroute for process antenna violation fix ...
[07/15 18:07:09     66s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/15 18:07:09     66s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/15 18:07:09     66s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/15 18:07:09     66s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/15 18:07:09     66s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1628.50 (MB), peak = 1686.27 (MB)
[07/15 18:07:09     66s] #Total wire length = 58026 um.
[07/15 18:07:09     66s] #Total half perimeter of net bounding box = 50529 um.
[07/15 18:07:09     66s] #Total wire length on LAYER MET1 = 3960 um.
[07/15 18:07:09     66s] #Total wire length on LAYER MET2 = 25123 um.
[07/15 18:07:09     66s] #Total wire length on LAYER MET3 = 25757 um.
[07/15 18:07:09     66s] #Total wire length on LAYER MET4 = 3185 um.
[07/15 18:07:09     66s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:07:09     66s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:07:09     66s] #Total number of vias = 8106
[07/15 18:07:09     66s] #Up-Via Summary (total 8106):
[07/15 18:07:09     66s] #           
[07/15 18:07:09     66s] #-----------------------
[07/15 18:07:09     66s] # MET1             4938
[07/15 18:07:09     66s] # MET2             2919
[07/15 18:07:09     66s] # MET3              249
[07/15 18:07:09     66s] #-----------------------
[07/15 18:07:09     66s] #                  8106 
[07/15 18:07:09     66s] #
[07/15 18:07:09     66s] #Total number of DRC violations = 0
[07/15 18:07:09     66s] #Total number of process antenna violations = 1
[07/15 18:07:09     66s] #Total number of net violated process antenna rule = 1
[07/15 18:07:09     66s] #
[07/15 18:07:09     66s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/15 18:07:09     66s] #
[07/15 18:07:09     66s] #Total wire length = 58026 um.
[07/15 18:07:09     66s] #Total half perimeter of net bounding box = 50529 um.
[07/15 18:07:09     66s] #Total wire length on LAYER MET1 = 3960 um.
[07/15 18:07:09     66s] #Total wire length on LAYER MET2 = 25123 um.
[07/15 18:07:09     66s] #Total wire length on LAYER MET3 = 25757 um.
[07/15 18:07:09     66s] #Total wire length on LAYER MET4 = 3185 um.
[07/15 18:07:09     66s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:07:09     66s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:07:09     66s] #Total number of vias = 8106
[07/15 18:07:09     66s] #Up-Via Summary (total 8106):
[07/15 18:07:09     66s] #           
[07/15 18:07:09     66s] #-----------------------
[07/15 18:07:09     66s] # MET1             4938
[07/15 18:07:09     66s] # MET2             2919
[07/15 18:07:09     66s] # MET3              249
[07/15 18:07:09     66s] #-----------------------
[07/15 18:07:09     66s] #                  8106 
[07/15 18:07:09     66s] #
[07/15 18:07:09     66s] #Total number of DRC violations = 0
[07/15 18:07:09     66s] #Total number of process antenna violations = 1
[07/15 18:07:09     66s] #Total number of net violated process antenna rule = 1
[07/15 18:07:09     66s] #
[07/15 18:07:09     66s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 72.41%
[07/15 18:07:09     66s] ### Time Record (Antenna Fixing) is uninstalled.
[07/15 18:07:09     66s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:09     66s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:09     66s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:09     66s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:09     66s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:09     66s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:09     66s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:09     66s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:09     66s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:09     66s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:09     66s] ### Time Record (Post Route Wire Spreading) is installed.
[07/15 18:07:09     66s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:07:09     66s] #
[07/15 18:07:09     66s] #Start Post Route wire spreading..
[07/15 18:07:09     66s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:09     66s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:09     66s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:09     66s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:09     66s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:09     66s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:09     66s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:09     66s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:09     66s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:09     66s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:09     66s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:07:09     66s] #
[07/15 18:07:09     66s] #Start DRC checking..
[07/15 18:07:10     66s] #   number of violations = 0
[07/15 18:07:10     66s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1630.14 (MB), peak = 1686.27 (MB)
[07/15 18:07:10     66s] #CELL_VIEW aska_dig,init has 0 DRC violations
[07/15 18:07:10     66s] #Total number of DRC violations = 0
[07/15 18:07:10     66s] #Total number of process antenna violations = 1
[07/15 18:07:10     66s] #Total number of net violated process antenna rule = 1
[07/15 18:07:10     66s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:10     66s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:10     66s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:10     66s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:10     66s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:10     66s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:10     66s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:10     66s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:10     66s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:10     66s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:10     66s] #
[07/15 18:07:10     66s] #Start data preparation for wire spreading...
[07/15 18:07:10     66s] #
[07/15 18:07:10     66s] #Data preparation is done on Mon Jul 15 18:07:10 2024
[07/15 18:07:10     66s] #
[07/15 18:07:10     66s] ### track-assign engine-init starts on Mon Jul 15 18:07:10 2024 with memory = 1630.14 (MB), peak = 1686.27 (MB)
[07/15 18:07:10     66s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:10     66s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:10     66s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:10     66s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:10     66s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:10     66s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/15 18:07:10     66s] #
[07/15 18:07:10     66s] #Start Post Route Wire Spread.
[07/15 18:07:10     67s] #Done with 417 horizontal wires in 2 hboxes and 323 vertical wires in 3 hboxes.
[07/15 18:07:10     67s] #Complete Post Route Wire Spread.
[07/15 18:07:10     67s] #
[07/15 18:07:10     67s] #Total wire length = 58841 um.
[07/15 18:07:10     67s] #Total half perimeter of net bounding box = 50529 um.
[07/15 18:07:10     67s] #Total wire length on LAYER MET1 = 3982 um.
[07/15 18:07:10     67s] #Total wire length on LAYER MET2 = 25447 um.
[07/15 18:07:10     67s] #Total wire length on LAYER MET3 = 26218 um.
[07/15 18:07:10     67s] #Total wire length on LAYER MET4 = 3194 um.
[07/15 18:07:10     67s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:07:10     67s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:07:10     67s] #Total number of vias = 8106
[07/15 18:07:10     67s] #Up-Via Summary (total 8106):
[07/15 18:07:10     67s] #           
[07/15 18:07:10     67s] #-----------------------
[07/15 18:07:10     67s] # MET1             4938
[07/15 18:07:10     67s] # MET2             2919
[07/15 18:07:10     67s] # MET3              249
[07/15 18:07:10     67s] #-----------------------
[07/15 18:07:10     67s] #                  8106 
[07/15 18:07:10     67s] #
[07/15 18:07:10     67s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:10     67s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:10     67s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:10     67s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:10     67s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:10     67s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:10     67s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:10     67s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:10     67s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:10     67s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:10     67s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:07:10     67s] #
[07/15 18:07:10     67s] #Start DRC checking..
[07/15 18:07:10     67s] #   number of violations = 0
[07/15 18:07:10     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1630.90 (MB), peak = 1686.27 (MB)
[07/15 18:07:10     67s] #CELL_VIEW aska_dig,init has 0 DRC violations
[07/15 18:07:10     67s] #Total number of DRC violations = 0
[07/15 18:07:10     67s] #Total number of process antenna violations = 1
[07/15 18:07:10     67s] #Total number of net violated process antenna rule = 1
[07/15 18:07:10     67s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/15 18:07:10     67s] #   number of violations = 0
[07/15 18:07:10     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1630.90 (MB), peak = 1686.27 (MB)
[07/15 18:07:10     67s] #CELL_VIEW aska_dig,init has 0 DRC violations
[07/15 18:07:10     67s] #Total number of DRC violations = 0
[07/15 18:07:10     67s] #Total number of process antenna violations = 1
[07/15 18:07:10     67s] #Total number of net violated process antenna rule = 1
[07/15 18:07:10     67s] #Post Route wire spread is done.
[07/15 18:07:10     67s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[07/15 18:07:10     67s] #Total wire length = 58841 um.
[07/15 18:07:10     67s] #Total half perimeter of net bounding box = 50529 um.
[07/15 18:07:10     67s] #Total wire length on LAYER MET1 = 3982 um.
[07/15 18:07:10     67s] #Total wire length on LAYER MET2 = 25447 um.
[07/15 18:07:10     67s] #Total wire length on LAYER MET3 = 26218 um.
[07/15 18:07:10     67s] #Total wire length on LAYER MET4 = 3194 um.
[07/15 18:07:10     67s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:07:10     67s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:07:10     67s] #Total number of vias = 8106
[07/15 18:07:10     67s] #Up-Via Summary (total 8106):
[07/15 18:07:10     67s] #           
[07/15 18:07:10     67s] #-----------------------
[07/15 18:07:10     67s] # MET1             4938
[07/15 18:07:10     67s] # MET2             2919
[07/15 18:07:10     67s] # MET3              249
[07/15 18:07:10     67s] #-----------------------
[07/15 18:07:10     67s] #                  8106 
[07/15 18:07:10     67s] #
[07/15 18:07:10     67s] #detailRoute Statistics:
[07/15 18:07:10     67s] #Cpu time = 00:00:07
[07/15 18:07:10     67s] #Elapsed time = 00:00:07
[07/15 18:07:10     67s] #Increased memory = 16.07 (MB)
[07/15 18:07:10     67s] #Total memory = 1630.91 (MB)
[07/15 18:07:10     67s] #Peak memory = 1686.27 (MB)
[07/15 18:07:10     67s] ### global_detail_route design signature (59): route=627103136 flt_obj=0 vio=255158944 shield_wire=1
[07/15 18:07:10     67s] ### Time Record (DB Export) is installed.
[07/15 18:07:10     67s] ### export design design signature (60): route=627103136 fixed_route=1237471455 flt_obj=0 vio=255158944 swire=282492057 shield_wire=1 net_attr=1108598361 dirty_area=0 del_dirty_area=0 cell=617033167 placement=216282600 pin_access=1942026625 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 18:07:10     67s] ### Time Record (DB Export) is uninstalled.
[07/15 18:07:10     67s] ### Time Record (Post Callback) is installed.
[07/15 18:07:10     67s] ### Time Record (Post Callback) is uninstalled.
[07/15 18:07:10     67s] #
[07/15 18:07:10     67s] #globalDetailRoute statistics:
[07/15 18:07:10     67s] #Cpu time = 00:00:10
[07/15 18:07:10     67s] #Elapsed time = 00:00:10
[07/15 18:07:10     67s] #Increased memory = 3.62 (MB)
[07/15 18:07:10     67s] #Total memory = 1592.78 (MB)
[07/15 18:07:10     67s] #Peak memory = 1686.27 (MB)
[07/15 18:07:10     67s] #Number of warnings = 10
[07/15 18:07:10     67s] #Total number of warnings = 13
[07/15 18:07:10     67s] #Number of fails = 0
[07/15 18:07:10     67s] #Total number of fails = 0
[07/15 18:07:10     67s] #Complete globalDetailRoute on Mon Jul 15 18:07:10 2024
[07/15 18:07:10     67s] #
[07/15 18:07:10     67s] ### Time Record (globalDetailRoute) is uninstalled.
[07/15 18:07:10     67s] % End globalDetailRoute (date=07/15 18:07:10, total cpu=0:00:10.3, real=0:00:10.0, peak res=1664.4M, current mem=1591.5M)
[07/15 18:07:10     67s] #Default setup view is reset to slow_functional_mode.
[07/15 18:07:10     67s] #Default setup view is reset to slow_functional_mode.
[07/15 18:07:10     67s] AAE_INFO: Post Route call back at the end of routeDesign
[07/15 18:07:10     67s] #routeDesign: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1582.71 (MB), peak = 1686.27 (MB)
[07/15 18:07:10     67s] 
[07/15 18:07:10     67s] *** Summary of all messages that are not suppressed in this session:
[07/15 18:07:10     67s] Severity  ID               Count  Summary                                  
[07/15 18:07:10     67s] WARNING   NRDB-104            18  Cannot find antenna cell. Please set opt...
[07/15 18:07:10     67s] WARNING   NRIG-1303            2  The congestion map does not match the GC...
[07/15 18:07:10     67s] WARNING   NRIF-90              1  Option setNanoRouteMode -routeBottomRout...
[07/15 18:07:10     67s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[07/15 18:07:10     67s] *** Message Summary: 12 warning(s), 0 error(s)
[07/15 18:07:10     67s] 
[07/15 18:07:10     67s] ### Time Record (routeDesign) is uninstalled.
[07/15 18:07:10     67s] ### 
[07/15 18:07:10     67s] ###   Scalability Statistics
[07/15 18:07:10     67s] ### 
[07/15 18:07:10     67s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:07:10     67s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[07/15 18:07:10     67s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:07:10     67s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/15 18:07:10     67s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/15 18:07:10     67s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/15 18:07:10     67s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/15 18:07:10     67s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/15 18:07:10     67s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[07/15 18:07:10     67s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[07/15 18:07:10     67s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[07/15 18:07:10     67s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[07/15 18:07:10     67s] ###   Detail Routing                |        00:00:06|        00:00:06|             1.0|
[07/15 18:07:10     67s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[07/15 18:07:10     67s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[07/15 18:07:10     67s] ###   Entire Command                |        00:00:10|        00:00:10|             1.0|
[07/15 18:07:10     67s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:07:10     67s] ### 
[07/15 18:07:10     67s] #% End routeDesign (date=07/15 18:07:10, total cpu=0:00:10.3, real=0:00:10.0, peak res=1664.4M, current mem=1582.7M)
[07/15 18:07:10     67s] <CMD> setAnalysisMode -analysisType onChipVariation
[07/15 18:07:10     67s] <CMD> setDelayCalMode -engine default -siAware true
[07/15 18:07:10     67s] AAE_INFO: switching -siAware from false to true ...
[07/15 18:07:10     67s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[07/15 18:07:10     67s] <CMD> timeDesign -postRoute
[07/15 18:07:10     67s] *** timeDesign #3 [begin] : totSession cpu/real = 0:01:07.6/0:07:59.6 (0.1), mem = 2059.8M
[07/15 18:07:10     67s]  Reset EOS DB
[07/15 18:07:10     67s] Ignoring AAE DB Resetting ...
[07/15 18:07:10     67s] Extraction called for design 'aska_dig' of instances=1399 and nets=1460 using extraction engine 'postRoute' at effort level 'low' .
[07/15 18:07:10     67s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 18:07:10     67s] RC Extraction called in multi-corner(2) mode.
[07/15 18:07:10     67s] Process corner(s) are loaded.
[07/15 18:07:10     67s]  Corner: max_rc
[07/15 18:07:10     67s]  Corner: min_rc
[07/15 18:07:10     67s] extractDetailRC Option : -outfile /tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d  -extended
[07/15 18:07:10     67s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 18:07:10     67s]       RC Corner Indexes            0       1   
[07/15 18:07:10     67s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:07:10     67s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 18:07:10     67s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:07:10     67s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:07:10     67s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:07:10     67s] Shrink Factor                : 1.00000
[07/15 18:07:10     67s] 
[07/15 18:07:10     67s] Trim Metal Layers:
[07/15 18:07:10     67s] Saved RC grid cleaned up.
[07/15 18:07:10     67s] LayerId::1 widthSet size::4
[07/15 18:07:10     67s] LayerId::2 widthSet size::4
[07/15 18:07:10     67s] LayerId::3 widthSet size::4
[07/15 18:07:10     67s] LayerId::4 widthSet size::4
[07/15 18:07:10     67s] LayerId::5 widthSet size::4
[07/15 18:07:10     67s] LayerId::6 widthSet size::2
[07/15 18:07:10     67s] eee: pegSigSF::1.070000
[07/15 18:07:10     67s] Initializing multi-corner capacitance tables ... 
[07/15 18:07:10     67s] Initializing multi-corner resistance tables ...
[07/15 18:07:10     67s] eee: l::1 avDens::0.127295 usedTrk::611.015356 availTrk::4800.000000 sigTrk::611.015356
[07/15 18:07:10     67s] eee: l::2 avDens::0.139877 usedTrk::626.649929 availTrk::4480.000000 sigTrk::626.649929
[07/15 18:07:10     67s] eee: l::3 avDens::0.155883 usedTrk::586.118751 availTrk::3760.000000 sigTrk::586.118751
[07/15 18:07:10     67s] eee: l::4 avDens::0.020591 usedTrk::72.481250 availTrk::3520.000000 sigTrk::72.481250
[07/15 18:07:10     67s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:07:10     67s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:07:10     67s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036103 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:07:10     67s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2059.8M)
[07/15 18:07:10     67s] Creating parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d' for storing RC.
[07/15 18:07:10     67s] Extracted 10.0131% (CPU Time= 0:00:00.0  MEM= 2111.8M)
[07/15 18:07:10     67s] Extracted 20.0117% (CPU Time= 0:00:00.0  MEM= 2111.8M)
[07/15 18:07:10     67s] Extracted 30.0102% (CPU Time= 0:00:00.0  MEM= 2111.8M)
[07/15 18:07:10     67s] Extracted 40.0088% (CPU Time= 0:00:00.0  MEM= 2111.8M)
[07/15 18:07:10     67s] Extracted 50.0146% (CPU Time= 0:00:00.1  MEM= 2111.8M)
[07/15 18:07:10     67s] Extracted 60.0131% (CPU Time= 0:00:00.1  MEM= 2111.8M)
[07/15 18:07:10     67s] Extracted 70.0117% (CPU Time= 0:00:00.1  MEM= 2111.8M)
[07/15 18:07:10     67s] Extracted 80.0102% (CPU Time= 0:00:00.1  MEM= 2111.8M)
[07/15 18:07:10     67s] Extracted 90.0088% (CPU Time= 0:00:00.1  MEM= 2111.8M)
[07/15 18:07:10     67s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2111.8M)
[07/15 18:07:10     67s] Number of Extracted Resistors     : 22404
[07/15 18:07:10     67s] Number of Extracted Ground Cap.   : 23203
[07/15 18:07:10     67s] Number of Extracted Coupling Cap. : 38244
[07/15 18:07:10     67s] Opening parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d' for reading (mem: 2087.789M)
[07/15 18:07:10     67s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 18:07:10     67s]  Corner: max_rc
[07/15 18:07:10     67s]  Corner: min_rc
[07/15 18:07:10     67s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2087.8M)
[07/15 18:07:10     67s] Creating parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb_Filter.rcdb.d' for storing RC.
[07/15 18:07:11     67s] Closing parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d': 1433 access done (mem: 2095.789M)
[07/15 18:07:11     67s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2095.789M)
[07/15 18:07:11     67s] Opening parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d' for reading (mem: 2095.789M)
[07/15 18:07:11     67s] processing rcdb (/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 18:07:11     68s] Closing parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d': 0 access done (mem: 2095.789M)
[07/15 18:07:11     68s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=2095.789M)
[07/15 18:07:11     68s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2095.789M)
[07/15 18:07:11     68s] Starting delay calculation for Setup views
[07/15 18:07:11     68s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 18:07:11     68s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[07/15 18:07:11     68s] AAE DB initialization (MEM=2103.33 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/15 18:07:11     68s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 18:07:11     68s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 18:07:11     68s] #################################################################################
[07/15 18:07:11     68s] # Design Stage: PostRoute
[07/15 18:07:11     68s] # Design Name: aska_dig
[07/15 18:07:11     68s] # Design Mode: 180nm
[07/15 18:07:11     68s] # Analysis Mode: MMMC OCV 
[07/15 18:07:11     68s] # Parasitics Mode: SPEF/RCDB 
[07/15 18:07:11     68s] # Signoff Settings: SI On 
[07/15 18:07:11     68s] #################################################################################
[07/15 18:07:11     68s] AAE_INFO: 1 threads acquired from CTE.
[07/15 18:07:11     68s] Setting infinite Tws ...
[07/15 18:07:11     68s] First Iteration Infinite Tw... 
[07/15 18:07:11     68s] Calculate early delays in OCV mode...
[07/15 18:07:11     68s] Calculate late delays in OCV mode...
[07/15 18:07:11     68s] Topological Sorting (REAL = 0:00:00.0, MEM = 2103.3M, InitMEM = 2103.3M)
[07/15 18:07:11     68s] Start delay calculation (fullDC) (1 T). (MEM=2103.33)
[07/15 18:07:11     68s] 
[07/15 18:07:11     68s] Trim Metal Layers:
[07/15 18:07:11     68s] LayerId::1 widthSet size::4
[07/15 18:07:11     68s] LayerId::2 widthSet size::4
[07/15 18:07:11     68s] LayerId::3 widthSet size::4
[07/15 18:07:11     68s] LayerId::4 widthSet size::4
[07/15 18:07:11     68s] LayerId::5 widthSet size::4
[07/15 18:07:11     68s] LayerId::6 widthSet size::2
[07/15 18:07:11     68s] eee: pegSigSF::1.070000
[07/15 18:07:11     68s] Initializing multi-corner capacitance tables ... 
[07/15 18:07:11     68s] Initializing multi-corner resistance tables ...
[07/15 18:07:11     68s] eee: l::1 avDens::0.127295 usedTrk::611.015356 availTrk::4800.000000 sigTrk::611.015356
[07/15 18:07:11     68s] eee: l::2 avDens::0.139877 usedTrk::626.649929 availTrk::4480.000000 sigTrk::626.649929
[07/15 18:07:11     68s] eee: l::3 avDens::0.155883 usedTrk::586.118751 availTrk::3760.000000 sigTrk::586.118751
[07/15 18:07:11     68s] eee: l::4 avDens::0.020591 usedTrk::72.481250 availTrk::3520.000000 sigTrk::72.481250
[07/15 18:07:11     68s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:07:11     68s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:07:11     68s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036103 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:07:11     68s] Start AAE Lib Loading. (MEM=2114.94)
[07/15 18:07:11     68s] End AAE Lib Loading. (MEM=2134.02 CPU=0:00:00.0 Real=0:00:00.0)
[07/15 18:07:11     68s] End AAE Lib Interpolated Model. (MEM=2134.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:07:11     68s] Opening parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d' for reading (mem: 2134.016M)
[07/15 18:07:11     68s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2134.0M)
[07/15 18:07:12     68s] Total number of fetched objects 1433
[07/15 18:07:12     68s] AAE_INFO-618: Total number of nets in the design is 1460,  100.0 percent of the nets selected for SI analysis
[07/15 18:07:12     68s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:07:12     68s] End delay calculation. (MEM=2167.23 CPU=0:00:00.2 REAL=0:00:01.0)
[07/15 18:07:12     68s] End delay calculation (fullDC). (MEM=2130.62 CPU=0:00:00.3 REAL=0:00:01.0)
[07/15 18:07:12     68s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 2130.6M) ***
[07/15 18:07:12     68s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2130.6M)
[07/15 18:07:12     68s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 18:07:12     68s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2130.6M)
[07/15 18:07:12     68s] Starting SI iteration 2
[07/15 18:07:12     68s] Calculate early delays in OCV mode...
[07/15 18:07:12     68s] Calculate late delays in OCV mode...
[07/15 18:07:12     68s] Start delay calculation (fullDC) (1 T). (MEM=2081.73)
[07/15 18:07:12     68s] End AAE Lib Interpolated Model. (MEM=2081.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:07:12     68s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 60. 
[07/15 18:07:12     68s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1433. 
[07/15 18:07:12     68s] Total number of fetched objects 1433
[07/15 18:07:12     68s] AAE_INFO-618: Total number of nets in the design is 1460,  14.1 percent of the nets selected for SI analysis
[07/15 18:07:12     68s] End delay calculation. (MEM=2119.89 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:07:12     68s] End delay calculation (fullDC). (MEM=2119.89 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:07:12     68s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2119.9M) ***
[07/15 18:07:12     69s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:09 mem=2119.9M)
[07/15 18:07:12     69s] Effort level <high> specified for reg2reg path_group
[07/15 18:07:12     69s] All LLGs are deleted
[07/15 18:07:12     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:12     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:12     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2083.9M, EPOCH TIME: 1721081232.425772
[07/15 18:07:12     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2083.9M, EPOCH TIME: 1721081232.425863
[07/15 18:07:12     69s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2083.9M, EPOCH TIME: 1721081232.426136
[07/15 18:07:12     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:12     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:12     69s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2083.9M, EPOCH TIME: 1721081232.426335
[07/15 18:07:12     69s] Max number of tech site patterns supported in site array is 256.
[07/15 18:07:12     69s] Core basic site is core_ji3v
[07/15 18:07:12     69s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2083.9M, EPOCH TIME: 1721081232.435223
[07/15 18:07:12     69s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:07:12     69s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:07:12     69s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2083.9M, EPOCH TIME: 1721081232.435555
[07/15 18:07:12     69s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:07:12     69s] SiteArray: use 176,128 bytes
[07/15 18:07:12     69s] SiteArray: current memory after site array memory allocation 2083.9M
[07/15 18:07:12     69s] SiteArray: FP blocked sites are writable
[07/15 18:07:12     69s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2083.9M, EPOCH TIME: 1721081232.436025
[07/15 18:07:12     69s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:2083.9M, EPOCH TIME: 1721081232.437722
[07/15 18:07:12     69s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:07:12     69s] Atter site array init, number of instance map data is 0.
[07/15 18:07:12     69s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2083.9M, EPOCH TIME: 1721081232.437974
[07/15 18:07:12     69s] 
[07/15 18:07:12     69s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:12     69s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2083.9M, EPOCH TIME: 1721081232.438373
[07/15 18:07:12     69s] All LLGs are deleted
[07/15 18:07:12     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:07:12     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:12     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2083.9M, EPOCH TIME: 1721081232.438798
[07/15 18:07:12     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2083.9M, EPOCH TIME: 1721081232.438857
[07/15 18:07:13     69s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.172  |  5.915  | -0.172  |
|           TNS (ns):| -0.294  |  0.000  | -0.294  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:07:13     69s] All LLGs are deleted
[07/15 18:07:13     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:13     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:13     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2098.2M, EPOCH TIME: 1721081233.176403
[07/15 18:07:13     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2098.2M, EPOCH TIME: 1721081233.176489
[07/15 18:07:13     69s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2098.2M, EPOCH TIME: 1721081233.176749
[07/15 18:07:13     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:13     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:13     69s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2098.2M, EPOCH TIME: 1721081233.176933
[07/15 18:07:13     69s] Max number of tech site patterns supported in site array is 256.
[07/15 18:07:13     69s] Core basic site is core_ji3v
[07/15 18:07:13     69s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2098.2M, EPOCH TIME: 1721081233.186238
[07/15 18:07:13     69s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:07:13     69s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:07:13     69s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2098.2M, EPOCH TIME: 1721081233.186478
[07/15 18:07:13     69s] Fast DP-INIT is on for default
[07/15 18:07:13     69s] Atter site array init, number of instance map data is 0.
[07/15 18:07:13     69s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2098.2M, EPOCH TIME: 1721081233.186909
[07/15 18:07:13     69s] 
[07/15 18:07:13     69s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:13     69s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2098.2M, EPOCH TIME: 1721081233.187307
[07/15 18:07:13     69s] All LLGs are deleted
[07/15 18:07:13     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:07:13     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:13     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2098.2M, EPOCH TIME: 1721081233.187736
[07/15 18:07:13     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2098.2M, EPOCH TIME: 1721081233.187798
[07/15 18:07:13     69s] Density: 65.308%
------------------------------------------------------------------

[07/15 18:07:13     69s] All LLGs are deleted
[07/15 18:07:13     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:13     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:13     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2098.2M, EPOCH TIME: 1721081233.189158
[07/15 18:07:13     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2098.2M, EPOCH TIME: 1721081233.189223
[07/15 18:07:13     69s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2098.2M, EPOCH TIME: 1721081233.189470
[07/15 18:07:13     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:13     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:13     69s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2098.2M, EPOCH TIME: 1721081233.189609
[07/15 18:07:13     69s] Max number of tech site patterns supported in site array is 256.
[07/15 18:07:13     69s] Core basic site is core_ji3v
[07/15 18:07:13     69s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2098.2M, EPOCH TIME: 1721081233.198406
[07/15 18:07:13     69s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:07:13     69s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:07:13     69s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2098.2M, EPOCH TIME: 1721081233.198606
[07/15 18:07:13     69s] Fast DP-INIT is on for default
[07/15 18:07:13     69s] Atter site array init, number of instance map data is 0.
[07/15 18:07:13     69s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:2098.2M, EPOCH TIME: 1721081233.199020
[07/15 18:07:13     69s] 
[07/15 18:07:13     69s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:13     69s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.010, MEM:2098.2M, EPOCH TIME: 1721081233.199335
[07/15 18:07:13     69s] All LLGs are deleted
[07/15 18:07:13     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:07:13     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:13     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2098.2M, EPOCH TIME: 1721081233.199740
[07/15 18:07:13     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2098.2M, EPOCH TIME: 1721081233.199802
[07/15 18:07:13     69s] Reported timing to dir ./timingReports
[07/15 18:07:13     69s] Total CPU time: 1.64 sec
[07/15 18:07:13     69s] Total Real time: 3.0 sec
[07/15 18:07:13     69s] Total Memory Usage: 2098.238281 Mbytes
[07/15 18:07:13     69s] Reset AAE Options
[07/15 18:07:13     69s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:07:13     69s] *** timeDesign #3 [finish] : cpu/real = 0:00:01.7/0:00:02.5 (0.7), totSession cpu/real = 0:01:09.2/0:08:02.1 (0.1), mem = 2098.2M
[07/15 18:07:13     69s] 
[07/15 18:07:13     69s] =============================================================================================
[07/15 18:07:13     69s]  Final TAT Report : timeDesign #3                                               21.18-s099_1
[07/15 18:07:13     69s] =============================================================================================
[07/15 18:07:13     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:07:13     69s] ---------------------------------------------------------------------------------------------
[07/15 18:07:13     69s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:13     69s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.7 % )     0:00:00.8 /  0:00:00.1    0.2
[07/15 18:07:13     69s] [ DrvReport              ]      1   0:00:00.7  (  27.1 % )     0:00:00.7 /  0:00:00.0    0.0
[07/15 18:07:13     69s] [ ExtractRC              ]      1   0:00:01.0  (  38.9 % )     0:00:01.0 /  0:00:00.8    0.8
[07/15 18:07:13     69s] [ TimingUpdate           ]      2   0:00:00.3  (  11.2 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:07:13     69s] [ FullDelayCalc          ]      2   0:00:00.4  (  17.5 % )     0:00:00.4 /  0:00:00.4    1.0
[07/15 18:07:13     69s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:07:13     69s] [ GenerateReports        ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:07:13     69s] [ MISC                   ]          0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.1    1.1
[07/15 18:07:13     69s] ---------------------------------------------------------------------------------------------
[07/15 18:07:13     69s]  timeDesign #3 TOTAL                0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:01.7    0.7
[07/15 18:07:13     69s] ---------------------------------------------------------------------------------------------
[07/15 18:07:13     69s] 
[07/15 18:07:44     70s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[07/15 18:07:44     70s] <CMD> setDelayCalMode -engine default -siAware true
[07/15 18:07:44     70s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
[07/15 18:07:44     70s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:07:44     70s] <CMD> optDesign -postRout
[07/15 18:07:44     70s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1637.4M, totSessionCpu=0:01:10 **
[07/15 18:07:44     70s] *** optDesign #4 [begin] : totSession cpu/real = 0:01:10.4/0:08:33.6 (0.1), mem = 2098.3M
[07/15 18:07:44     70s] Info: 1 threads available for lower-level modules during optimization.
[07/15 18:07:44     70s] GigaOpt running with 1 threads.
[07/15 18:07:44     70s] *** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:10.4/0:08:33.6 (0.1), mem = 2098.3M
[07/15 18:07:44     70s] **INFO: User settings:
[07/15 18:07:44     70s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[07/15 18:07:44     70s] setNanoRouteMode -droutePostRouteWidenWireRule                  virtuosoDefaultSetup
[07/15 18:07:44     70s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[07/15 18:07:44     70s] setNanoRouteMode -extractThirdPartyCompatible                   false
[07/15 18:07:44     70s] setNanoRouteMode -grouteExpTdStdDelay                           91
[07/15 18:07:44     70s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[07/15 18:07:44     70s] setNanoRouteMode -routeBottomRoutingLayer                       1
[07/15 18:07:44     70s] setNanoRouteMode -routeInsertAntennaDiode                       true
[07/15 18:07:44     70s] setNanoRouteMode -routeInsertDiodeForClockNets                  true
[07/15 18:07:44     70s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[07/15 18:07:44     70s] setNanoRouteMode -routeTopRoutingLayer                          4
[07/15 18:07:44     70s] setNanoRouteMode -routeWithSiDriven                             false
[07/15 18:07:44     70s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[07/15 18:07:44     70s] setNanoRouteMode -routeWithTimingDriven                         false
[07/15 18:07:44     70s] setNanoRouteMode -timingEngine                                  {}
[07/15 18:07:44     70s] setDesignMode -process                                          180
[07/15 18:07:44     70s] setExtractRCMode -coupled                                       true
[07/15 18:07:44     70s] setExtractRCMode -coupling_c_th                                 3
[07/15 18:07:44     70s] setExtractRCMode -engine                                        postRoute
[07/15 18:07:44     70s] setExtractRCMode -relative_c_th                                 0.03
[07/15 18:07:44     70s] setExtractRCMode -total_c_th                                    5
[07/15 18:07:44     70s] setUsefulSkewMode -ecoRoute                                     false
[07/15 18:07:44     70s] setUsefulSkewMode -maxAllowedDelay                              1
[07/15 18:07:44     70s] setUsefulSkewMode -noBoundary                                   false
[07/15 18:07:44     70s] setDelayCalMode -enable_high_fanout                             true
[07/15 18:07:44     70s] setDelayCalMode -engine                                         aae
[07/15 18:07:44     70s] setDelayCalMode -ignoreNetLoad                                  false
[07/15 18:07:44     70s] setDelayCalMode -SIAware                                        true
[07/15 18:07:44     70s] setDelayCalMode -socv_accuracy_mode                             low
[07/15 18:07:44     70s] setOptMode -activeHoldViews                                     { fast_functional_mode }
[07/15 18:07:44     70s] setOptMode -activeSetupViews                                    { slow_functional_mode }
[07/15 18:07:44     70s] setOptMode -autoHoldViews                                       { fast_functional_mode}
[07/15 18:07:44     70s] setOptMode -autoSetupViews                                      { slow_functional_mode}
[07/15 18:07:44     70s] setOptMode -autoTDGRSetupViews                                  { slow_functional_mode}
[07/15 18:07:44     70s] setOptMode -autoViewHoldTargetSlack                             0
[07/15 18:07:44     70s] setOptMode -drcMargin                                           0
[07/15 18:07:44     70s] setOptMode -fixCap                                              true
[07/15 18:07:44     70s] setOptMode -fixDrc                                              true
[07/15 18:07:44     70s] setOptMode -fixFanoutLoad                                       false
[07/15 18:07:44     70s] setOptMode -fixTran                                             true
[07/15 18:07:44     70s] setOptMode -optimizeFF                                          true
[07/15 18:07:44     70s] setOptMode -preserveAllSequential                               false
[07/15 18:07:44     70s] setOptMode -setupTargetSlack                                    0
[07/15 18:07:44     70s] setSIMode -separate_delta_delay_on_data                         true
[07/15 18:07:44     70s] setAnalysisMode -analysisType                                   onChipVariation
[07/15 18:07:44     70s] setAnalysisMode -checkType                                      setup
[07/15 18:07:44     70s] setAnalysisMode -clkSrcPath                                     true
[07/15 18:07:44     70s] setAnalysisMode -clockPropagation                               sdcControl
[07/15 18:07:44     70s] setAnalysisMode -skew                                           true
[07/15 18:07:44     70s] setAnalysisMode -usefulSkew                                     true
[07/15 18:07:44     70s] setAnalysisMode -virtualIPO                                     false
[07/15 18:07:44     70s] 
[07/15 18:07:44     70s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 18:07:44     70s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[07/15 18:07:44     70s] 
[07/15 18:07:44     70s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:07:44     70s] Summary for sequential cells identification: 
[07/15 18:07:44     70s]   Identified SBFF number: 33
[07/15 18:07:44     70s]   Identified MBFF number: 0
[07/15 18:07:44     70s]   Identified SB Latch number: 0
[07/15 18:07:44     70s]   Identified MB Latch number: 0
[07/15 18:07:44     70s]   Not identified SBFF number: 0
[07/15 18:07:44     70s]   Not identified MBFF number: 0
[07/15 18:07:44     70s]   Not identified SB Latch number: 0
[07/15 18:07:44     70s]   Not identified MB Latch number: 0
[07/15 18:07:44     70s]   Number of sequential cells which are not FFs: 43
[07/15 18:07:44     70s]  Visiting view : slow_functional_mode
[07/15 18:07:44     70s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:07:44     70s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:07:44     70s]  Visiting view : fast_functional_mode
[07/15 18:07:44     70s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:07:44     70s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:07:44     70s] TLC MultiMap info (StdDelay):
[07/15 18:07:44     70s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:07:44     70s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:07:44     70s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:07:44     70s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:07:44     70s]  Setting StdDelay to: 91ps
[07/15 18:07:44     70s] 
[07/15 18:07:44     70s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:07:44     70s] Need call spDPlaceInit before registerPrioInstLoc.
[07/15 18:07:44     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:2100.3M, EPOCH TIME: 1721081264.738411
[07/15 18:07:44     70s] Processing tracks to init pin-track alignment.
[07/15 18:07:44     70s] z: 2, totalTracks: 1
[07/15 18:07:44     70s] z: 4, totalTracks: 1
[07/15 18:07:44     70s] z: 6, totalTracks: 1
[07/15 18:07:44     70s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:07:44     70s] All LLGs are deleted
[07/15 18:07:44     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:44     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:44     70s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2100.3M, EPOCH TIME: 1721081264.739645
[07/15 18:07:44     70s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2100.3M, EPOCH TIME: 1721081264.739724
[07/15 18:07:44     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2100.3M, EPOCH TIME: 1721081264.739978
[07/15 18:07:44     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:44     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:44     70s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2100.3M, EPOCH TIME: 1721081264.740182
[07/15 18:07:44     70s] Max number of tech site patterns supported in site array is 256.
[07/15 18:07:44     70s] Core basic site is core_ji3v
[07/15 18:07:44     70s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2100.3M, EPOCH TIME: 1721081264.748845
[07/15 18:07:44     70s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:07:44     70s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:07:44     70s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2100.3M, EPOCH TIME: 1721081264.749031
[07/15 18:07:44     70s] Fast DP-INIT is on for default
[07/15 18:07:44     70s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:07:44     70s] Atter site array init, number of instance map data is 0.
[07/15 18:07:44     70s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2100.3M, EPOCH TIME: 1721081264.749441
[07/15 18:07:44     70s] 
[07/15 18:07:44     70s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:44     70s] OPERPROF:     Starting CMU at level 3, MEM:2100.3M, EPOCH TIME: 1721081264.749673
[07/15 18:07:44     70s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2100.3M, EPOCH TIME: 1721081264.749909
[07/15 18:07:44     70s] 
[07/15 18:07:44     70s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:07:44     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2100.3M, EPOCH TIME: 1721081264.750085
[07/15 18:07:44     70s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2100.3M, EPOCH TIME: 1721081264.750130
[07/15 18:07:44     70s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2100.3M, EPOCH TIME: 1721081264.750266
[07/15 18:07:44     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2100.3MB).
[07/15 18:07:44     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2100.3M, EPOCH TIME: 1721081264.750684
[07/15 18:07:44     70s] Cell 'RF4DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:07:44     70s] Cell 'RF4DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:07:44     70s] Cell 'RF8DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:07:44     70s] Cell 'RF8DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:07:44     70s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[07/15 18:07:44     70s] 	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:07:44     70s] 	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:07:44     70s] 	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:07:44     70s] 	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:07:44     70s] .
[07/15 18:07:44     70s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2100.3M, EPOCH TIME: 1721081264.750817
[07/15 18:07:44     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:07:44     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:44     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:44     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:44     70s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2098.3M, EPOCH TIME: 1721081264.753307
[07/15 18:07:44     70s] 
[07/15 18:07:44     70s] Creating Lib Analyzer ...
[07/15 18:07:44     70s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[07/15 18:07:44     70s] Type 'man IMPOPT-7077' for more detail.
[07/15 18:07:44     70s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:07:44     70s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:07:44     70s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:07:44     70s] 
[07/15 18:07:44     70s] {RT max_rc 0 3 3 0}
[07/15 18:07:45     71s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:11 mem=2106.4M
[07/15 18:07:45     71s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:11 mem=2106.4M
[07/15 18:07:45     71s] Creating Lib Analyzer, finished. 
[07/15 18:07:45     71s] Effort level <high> specified for reg2reg path_group
[07/15 18:07:45     71s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[07/15 18:07:45     71s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1644.9M, totSessionCpu=0:01:11 **
[07/15 18:07:45     71s] Existing Dirty Nets : 0
[07/15 18:07:45     71s] New Signature Flow (optDesignCheckOptions) ....
[07/15 18:07:45     71s] #Taking db snapshot
[07/15 18:07:45     71s] #Taking db snapshot ... done
[07/15 18:07:45     71s] OPERPROF: Starting checkPlace at level 1, MEM:2108.4M, EPOCH TIME: 1721081265.511212
[07/15 18:07:45     71s] Processing tracks to init pin-track alignment.
[07/15 18:07:45     71s] z: 2, totalTracks: 1
[07/15 18:07:45     71s] z: 4, totalTracks: 1
[07/15 18:07:45     71s] z: 6, totalTracks: 1
[07/15 18:07:45     71s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:07:45     71s] All LLGs are deleted
[07/15 18:07:45     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:45     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:45     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2108.4M, EPOCH TIME: 1721081265.513021
[07/15 18:07:45     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2108.4M, EPOCH TIME: 1721081265.513098
[07/15 18:07:45     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2108.4M, EPOCH TIME: 1721081265.513150
[07/15 18:07:45     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:45     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:45     71s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2108.4M, EPOCH TIME: 1721081265.513318
[07/15 18:07:45     71s] Max number of tech site patterns supported in site array is 256.
[07/15 18:07:45     71s] Core basic site is core_ji3v
[07/15 18:07:45     71s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2108.4M, EPOCH TIME: 1721081265.521582
[07/15 18:07:45     71s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:07:45     71s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:07:45     71s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2108.4M, EPOCH TIME: 1721081265.521759
[07/15 18:07:45     71s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:07:45     71s] SiteArray: use 176,128 bytes
[07/15 18:07:45     71s] SiteArray: current memory after site array memory allocation 2108.4M
[07/15 18:07:45     71s] SiteArray: FP blocked sites are writable
[07/15 18:07:45     71s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:07:45     71s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2108.4M, EPOCH TIME: 1721081265.522203
[07/15 18:07:45     71s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:2108.4M, EPOCH TIME: 1721081265.523874
[07/15 18:07:45     71s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:07:45     71s] Atter site array init, number of instance map data is 0.
[07/15 18:07:45     71s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2108.4M, EPOCH TIME: 1721081265.524087
[07/15 18:07:45     71s] 
[07/15 18:07:45     71s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:45     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2108.4M, EPOCH TIME: 1721081265.524299
[07/15 18:07:45     71s] Begin checking placement ... (start mem=2108.4M, init mem=2108.4M)
[07/15 18:07:45     71s] Begin checking exclusive groups violation ...
[07/15 18:07:45     71s] There are 0 groups to check, max #box is 0, total #box is 0
[07/15 18:07:45     71s] Finished checking exclusive groups violations. Found 0 Vio.
[07/15 18:07:45     71s] 
[07/15 18:07:45     71s] Running CheckPlace using 1 thread in normal mode...
[07/15 18:07:45     71s] 
[07/15 18:07:45     71s] ...checkPlace normal is done!
[07/15 18:07:45     71s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2108.4M, EPOCH TIME: 1721081265.535516
[07/15 18:07:45     71s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2108.4M, EPOCH TIME: 1721081265.536005
[07/15 18:07:45     71s] *info: Placed = 1399           (Fixed = 11)
[07/15 18:07:45     71s] *info: Unplaced = 0           
[07/15 18:07:45     71s] Placement Density:65.31%(53307/81624)
[07/15 18:07:45     71s] Placement Density (including fixed std cells):65.31%(53307/81624)
[07/15 18:07:45     71s] All LLGs are deleted
[07/15 18:07:45     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1399).
[07/15 18:07:45     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:45     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2108.4M, EPOCH TIME: 1721081265.536416
[07/15 18:07:45     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2108.4M, EPOCH TIME: 1721081265.536483
[07/15 18:07:45     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:45     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:45     71s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2108.4M)
[07/15 18:07:45     71s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.026, MEM:2108.4M, EPOCH TIME: 1721081265.536863
[07/15 18:07:45     71s]  Initial DC engine is -> aae
[07/15 18:07:45     71s]  
[07/15 18:07:45     71s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[07/15 18:07:45     71s]  
[07/15 18:07:45     71s]  
[07/15 18:07:45     71s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[07/15 18:07:45     71s]  
[07/15 18:07:45     71s] Reset EOS DB
[07/15 18:07:45     71s] Ignoring AAE DB Resetting ...
[07/15 18:07:45     71s]  Set Options for AAE Based Opt flow 
[07/15 18:07:45     71s] *** optDesign -postRoute ***
[07/15 18:07:45     71s] DRC Margin: user margin 0.0; extra margin 0
[07/15 18:07:45     71s] Setup Target Slack: user slack 0
[07/15 18:07:45     71s] Hold Target Slack: user slack 0
[07/15 18:07:45     71s] All LLGs are deleted
[07/15 18:07:45     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:45     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:45     71s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2108.4M, EPOCH TIME: 1721081265.540841
[07/15 18:07:45     71s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2108.4M, EPOCH TIME: 1721081265.540927
[07/15 18:07:45     71s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2108.4M, EPOCH TIME: 1721081265.541155
[07/15 18:07:45     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:45     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:45     71s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2108.4M, EPOCH TIME: 1721081265.541322
[07/15 18:07:45     71s] Max number of tech site patterns supported in site array is 256.
[07/15 18:07:45     71s] Core basic site is core_ji3v
[07/15 18:07:45     71s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2108.4M, EPOCH TIME: 1721081265.549830
[07/15 18:07:45     71s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:07:45     71s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:07:45     71s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2108.4M, EPOCH TIME: 1721081265.549993
[07/15 18:07:45     71s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:07:45     71s] SiteArray: use 176,128 bytes
[07/15 18:07:45     71s] SiteArray: current memory after site array memory allocation 2108.4M
[07/15 18:07:45     71s] SiteArray: FP blocked sites are writable
[07/15 18:07:45     71s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2108.4M, EPOCH TIME: 1721081265.550422
[07/15 18:07:45     71s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:2108.4M, EPOCH TIME: 1721081265.552055
[07/15 18:07:45     71s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:07:45     71s] Atter site array init, number of instance map data is 0.
[07/15 18:07:45     71s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2108.4M, EPOCH TIME: 1721081265.552302
[07/15 18:07:45     71s] 
[07/15 18:07:45     71s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:45     71s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2108.4M, EPOCH TIME: 1721081265.552624
[07/15 18:07:45     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:07:45     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:45     71s] Multi-VT timing optimization disabled based on library information.
[07/15 18:07:45     71s] 
[07/15 18:07:45     71s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:07:45     71s] Deleting Lib Analyzer.
[07/15 18:07:45     71s] 
[07/15 18:07:45     71s] TimeStamp Deleting Cell Server End ...
[07/15 18:07:45     71s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:07:45     71s] 
[07/15 18:07:45     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:07:45     71s] Summary for sequential cells identification: 
[07/15 18:07:45     71s]   Identified SBFF number: 33
[07/15 18:07:45     71s]   Identified MBFF number: 0
[07/15 18:07:45     71s]   Identified SB Latch number: 0
[07/15 18:07:45     71s]   Identified MB Latch number: 0
[07/15 18:07:45     71s]   Not identified SBFF number: 0
[07/15 18:07:45     71s]   Not identified MBFF number: 0
[07/15 18:07:45     71s]   Not identified SB Latch number: 0
[07/15 18:07:45     71s]   Not identified MB Latch number: 0
[07/15 18:07:45     71s]   Number of sequential cells which are not FFs: 43
[07/15 18:07:45     71s]  Visiting view : slow_functional_mode
[07/15 18:07:45     71s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:07:45     71s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:07:45     71s]  Visiting view : fast_functional_mode
[07/15 18:07:45     71s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:07:45     71s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:07:45     71s] TLC MultiMap info (StdDelay):
[07/15 18:07:45     71s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:07:45     71s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:07:45     71s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:07:45     71s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:07:45     71s]  Setting StdDelay to: 91ps
[07/15 18:07:45     71s] 
[07/15 18:07:45     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:07:45     71s] 
[07/15 18:07:45     71s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:07:45     71s] 
[07/15 18:07:45     71s] TimeStamp Deleting Cell Server End ...
[07/15 18:07:45     71s] *** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:11.2/0:08:34.5 (0.1), mem = 2108.4M
[07/15 18:07:45     71s] 
[07/15 18:07:45     71s] =============================================================================================
[07/15 18:07:45     71s]  Step TAT Report : InitOpt #1 / optDesign #4                                    21.18-s099_1
[07/15 18:07:45     71s] =============================================================================================
[07/15 18:07:45     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:07:45     71s] ---------------------------------------------------------------------------------------------
[07/15 18:07:45     71s] [ CellServerInit         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:45     71s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  78.5 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:07:45     71s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:45     71s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:45     71s] [ CheckPlace             ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:07:45     71s] [ TimingUpdate           ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:07:45     71s] [ MISC                   ]          0:00:00.1  (  13.7 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:07:45     71s] ---------------------------------------------------------------------------------------------
[07/15 18:07:45     71s]  InitOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:07:45     71s] ---------------------------------------------------------------------------------------------
[07/15 18:07:45     71s] 
[07/15 18:07:45     71s] ** INFO : this run is activating 'postRoute' automaton
[07/15 18:07:45     71s] **INFO: flowCheckPoint #1 InitialSummary
[07/15 18:07:45     71s] Closing parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d': 1433 access done (mem: 2108.355M)
[07/15 18:07:45     71s] Extraction called for design 'aska_dig' of instances=1399 and nets=1460 using extraction engine 'postRoute' at effort level 'low' .
[07/15 18:07:45     71s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 18:07:45     71s] RC Extraction called in multi-corner(2) mode.
[07/15 18:07:45     71s] Process corner(s) are loaded.
[07/15 18:07:45     71s]  Corner: max_rc
[07/15 18:07:45     71s]  Corner: min_rc
[07/15 18:07:45     71s] extractDetailRC Option : -outfile /tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d -maxResLength 200  -extended
[07/15 18:07:45     71s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 18:07:45     71s]       RC Corner Indexes            0       1   
[07/15 18:07:45     71s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:07:45     71s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 18:07:45     71s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:07:45     71s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:07:45     71s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:07:45     71s] Shrink Factor                : 1.00000
[07/15 18:07:45     71s] 
[07/15 18:07:45     71s] Trim Metal Layers:
[07/15 18:07:45     71s] LayerId::1 widthSet size::4
[07/15 18:07:45     71s] LayerId::2 widthSet size::4
[07/15 18:07:45     71s] LayerId::3 widthSet size::4
[07/15 18:07:45     71s] LayerId::4 widthSet size::4
[07/15 18:07:45     71s] LayerId::5 widthSet size::4
[07/15 18:07:45     71s] LayerId::6 widthSet size::2
[07/15 18:07:45     71s] eee: pegSigSF::1.070000
[07/15 18:07:45     71s] Initializing multi-corner capacitance tables ... 
[07/15 18:07:45     71s] Initializing multi-corner resistance tables ...
[07/15 18:07:45     71s] eee: l::1 avDens::0.127295 usedTrk::611.015356 availTrk::4800.000000 sigTrk::611.015356
[07/15 18:07:45     71s] eee: l::2 avDens::0.139877 usedTrk::626.649929 availTrk::4480.000000 sigTrk::626.649929
[07/15 18:07:45     71s] eee: l::3 avDens::0.155883 usedTrk::586.118751 availTrk::3760.000000 sigTrk::586.118751
[07/15 18:07:45     71s] eee: l::4 avDens::0.020591 usedTrk::72.481250 availTrk::3520.000000 sigTrk::72.481250
[07/15 18:07:45     71s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:07:45     71s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:07:45     71s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036103 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:07:45     71s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2098.4M)
[07/15 18:07:45     71s] Creating parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d' for storing RC.
[07/15 18:07:45     71s] Extracted 10.0131% (CPU Time= 0:00:00.1  MEM= 2158.4M)
[07/15 18:07:45     71s] Extracted 20.0117% (CPU Time= 0:00:00.1  MEM= 2158.4M)
[07/15 18:07:45     71s] Extracted 30.0102% (CPU Time= 0:00:00.1  MEM= 2158.4M)
[07/15 18:07:45     71s] Extracted 40.0088% (CPU Time= 0:00:00.1  MEM= 2158.4M)
[07/15 18:07:45     71s] Extracted 50.0146% (CPU Time= 0:00:00.1  MEM= 2158.4M)
[07/15 18:07:45     71s] Extracted 60.0131% (CPU Time= 0:00:00.1  MEM= 2158.4M)
[07/15 18:07:45     71s] Extracted 70.0117% (CPU Time= 0:00:00.1  MEM= 2158.4M)
[07/15 18:07:45     71s] Extracted 80.0102% (CPU Time= 0:00:00.1  MEM= 2158.4M)
[07/15 18:07:45     71s] Extracted 90.0088% (CPU Time= 0:00:00.1  MEM= 2158.4M)
[07/15 18:07:45     71s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2158.4M)
[07/15 18:07:45     71s] Number of Extracted Resistors     : 22404
[07/15 18:07:45     71s] Number of Extracted Ground Cap.   : 23203
[07/15 18:07:45     71s] Number of Extracted Coupling Cap. : 38244
[07/15 18:07:45     71s] Opening parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d' for reading (mem: 2134.367M)
[07/15 18:07:45     71s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 18:07:45     71s]  Corner: max_rc
[07/15 18:07:45     71s]  Corner: min_rc
[07/15 18:07:45     71s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2134.4M)
[07/15 18:07:45     71s] Creating parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb_Filter.rcdb.d' for storing RC.
[07/15 18:07:45     71s] Closing parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d': 1433 access done (mem: 2142.367M)
[07/15 18:07:45     71s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2142.367M)
[07/15 18:07:45     71s] Opening parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d' for reading (mem: 2142.367M)
[07/15 18:07:45     71s] processing rcdb (/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 18:07:46     71s] Closing parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d': 0 access done (mem: 2142.367M)
[07/15 18:07:46     71s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=2142.367M)
[07/15 18:07:46     71s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2142.367M)
[07/15 18:07:46     71s] Opening parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d' for reading (mem: 2124.641M)
[07/15 18:07:46     71s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2124.6M)
[07/15 18:07:46     71s] 
[07/15 18:07:46     71s] Trim Metal Layers:
[07/15 18:07:46     71s] LayerId::1 widthSet size::4
[07/15 18:07:46     71s] LayerId::2 widthSet size::4
[07/15 18:07:46     71s] LayerId::3 widthSet size::4
[07/15 18:07:46     71s] LayerId::4 widthSet size::4
[07/15 18:07:46     71s] LayerId::5 widthSet size::4
[07/15 18:07:46     71s] LayerId::6 widthSet size::2
[07/15 18:07:46     71s] eee: pegSigSF::1.070000
[07/15 18:07:46     71s] Initializing multi-corner capacitance tables ... 
[07/15 18:07:46     71s] Initializing multi-corner resistance tables ...
[07/15 18:07:46     71s] eee: l::1 avDens::0.127295 usedTrk::611.015356 availTrk::4800.000000 sigTrk::611.015356
[07/15 18:07:46     71s] eee: l::2 avDens::0.139877 usedTrk::626.649929 availTrk::4480.000000 sigTrk::626.649929
[07/15 18:07:46     71s] eee: l::3 avDens::0.155883 usedTrk::586.118751 availTrk::3760.000000 sigTrk::586.118751
[07/15 18:07:46     71s] eee: l::4 avDens::0.020591 usedTrk::72.481250 availTrk::3520.000000 sigTrk::72.481250
[07/15 18:07:46     71s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:07:46     71s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:07:46     71s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036103 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:07:46     71s] *** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:11.9/0:08:35.3 (0.1), mem = 2153.3M
[07/15 18:07:46     71s] AAE_INFO: switching -siAware from true to false ...
[07/15 18:07:46     71s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[07/15 18:07:46     71s] OPTC: user 20.0
[07/15 18:07:46     71s] Starting delay calculation for Hold views
[07/15 18:07:46     72s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 18:07:46     72s] #################################################################################
[07/15 18:07:46     72s] # Design Stage: PostRoute
[07/15 18:07:46     72s] # Design Name: aska_dig
[07/15 18:07:46     72s] # Design Mode: 180nm
[07/15 18:07:46     72s] # Analysis Mode: MMMC OCV 
[07/15 18:07:46     72s] # Parasitics Mode: SPEF/RCDB 
[07/15 18:07:46     72s] # Signoff Settings: SI Off 
[07/15 18:07:46     72s] #################################################################################
[07/15 18:07:46     72s] Calculate late delays in OCV mode...
[07/15 18:07:46     72s] Calculate early delays in OCV mode...
[07/15 18:07:46     72s] Topological Sorting (REAL = 0:00:00.0, MEM = 2151.3M, InitMEM = 2151.3M)
[07/15 18:07:46     72s] Start delay calculation (fullDC) (1 T). (MEM=2151.26)
[07/15 18:07:46     72s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:07:46     72s] End AAE Lib Interpolated Model. (MEM=2170.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:07:46     72s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
[07/15 18:07:46     72s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 1433. 
[07/15 18:07:46     72s] Total number of fetched objects 1433
[07/15 18:07:46     72s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:07:46     72s] End delay calculation. (MEM=2186.66 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:07:46     72s] End delay calculation (fullDC). (MEM=2186.66 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:07:46     72s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2186.7M) ***
[07/15 18:07:46     72s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:12 mem=2186.7M)
[07/15 18:07:46     72s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:12 mem=2186.7M ***
[07/15 18:07:46     72s] AAE_INFO: switching -siAware from false to true ...
[07/15 18:07:46     72s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[07/15 18:07:46     72s] Starting delay calculation for Setup views
[07/15 18:07:46     72s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 18:07:46     72s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 18:07:46     72s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 18:07:46     72s] #################################################################################
[07/15 18:07:46     72s] # Design Stage: PostRoute
[07/15 18:07:46     72s] # Design Name: aska_dig
[07/15 18:07:46     72s] # Design Mode: 180nm
[07/15 18:07:46     72s] # Analysis Mode: MMMC OCV 
[07/15 18:07:46     72s] # Parasitics Mode: SPEF/RCDB 
[07/15 18:07:46     72s] # Signoff Settings: SI On 
[07/15 18:07:46     72s] #################################################################################
[07/15 18:07:46     72s] AAE_INFO: 1 threads acquired from CTE.
[07/15 18:07:46     72s] Setting infinite Tws ...
[07/15 18:07:46     72s] First Iteration Infinite Tw... 
[07/15 18:07:46     72s] Calculate early delays in OCV mode...
[07/15 18:07:46     72s] Calculate late delays in OCV mode...
[07/15 18:07:46     72s] Topological Sorting (REAL = 0:00:00.0, MEM = 2182.9M, InitMEM = 2182.9M)
[07/15 18:07:46     72s] Start delay calculation (fullDC) (1 T). (MEM=2182.94)
[07/15 18:07:46     72s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 18:07:46     72s] End AAE Lib Interpolated Model. (MEM=2194.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:07:47     72s] Total number of fetched objects 1433
[07/15 18:07:47     72s] AAE_INFO-618: Total number of nets in the design is 1460,  100.0 percent of the nets selected for SI analysis
[07/15 18:07:47     72s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:07:47     72s] End delay calculation. (MEM=2178.55 CPU=0:00:00.2 REAL=0:00:01.0)
[07/15 18:07:47     72s] End delay calculation (fullDC). (MEM=2178.55 CPU=0:00:00.3 REAL=0:00:01.0)
[07/15 18:07:47     72s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2178.5M) ***
[07/15 18:07:47     72s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2178.5M)
[07/15 18:07:47     72s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 18:07:47     72s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2178.5M)
[07/15 18:07:47     72s] 
[07/15 18:07:47     72s] Executing IPO callback for view pruning ..
[07/15 18:07:47     72s] Starting SI iteration 2
[07/15 18:07:47     72s] Calculate early delays in OCV mode...
[07/15 18:07:47     72s] Calculate late delays in OCV mode...
[07/15 18:07:47     72s] Start delay calculation (fullDC) (1 T). (MEM=2111.66)
[07/15 18:07:47     72s] End AAE Lib Interpolated Model. (MEM=2111.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:07:47     72s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 60. 
[07/15 18:07:47     72s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1433. 
[07/15 18:07:47     72s] Total number of fetched objects 1433
[07/15 18:07:47     72s] AAE_INFO-618: Total number of nets in the design is 1460,  14.1 percent of the nets selected for SI analysis
[07/15 18:07:47     72s] End delay calculation. (MEM=2151.84 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:07:47     72s] End delay calculation (fullDC). (MEM=2151.84 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:07:47     72s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2151.8M) ***
[07/15 18:07:47     72s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:13 mem=2151.8M)
[07/15 18:07:47     72s] End AAE Lib Interpolated Model. (MEM=2151.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:07:47     72s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2151.8M, EPOCH TIME: 1721081267.481567
[07/15 18:07:47     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:47     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:47     72s] 
[07/15 18:07:47     72s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:47     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2151.8M, EPOCH TIME: 1721081267.491246
[07/15 18:07:47     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:07:47     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:47     72s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.172  |  5.915  | -0.172  |
|           TNS (ns):| -0.294  |  0.000  | -0.294  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2167.8M, EPOCH TIME: 1721081267.521641
[07/15 18:07:47     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:47     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:47     72s] 
[07/15 18:07:47     72s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:47     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2167.8M, EPOCH TIME: 1721081267.530974
[07/15 18:07:47     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:07:47     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:47     72s] Density: 65.308%
------------------------------------------------------------------

[07/15 18:07:47     72s] *** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:13.0/0:08:36.4 (0.1), mem = 2167.8M
[07/15 18:07:47     72s] 
[07/15 18:07:47     72s] =============================================================================================
[07/15 18:07:47     72s]  Step TAT Report : BuildHoldData #1 / optDesign #4                              21.18-s099_1
[07/15 18:07:47     72s] =============================================================================================
[07/15 18:07:47     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:07:47     72s] ---------------------------------------------------------------------------------------------
[07/15 18:07:47     72s] [ ViewPruning            ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:47     72s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.4 % )     0:00:00.1 /  0:00:00.0    1.0
[07/15 18:07:47     72s] [ DrvReport              ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:07:47     72s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:47     72s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:47     72s] [ TimingUpdate           ]      4   0:00:00.4  (  33.2 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:07:47     72s] [ FullDelayCalc          ]      3   0:00:00.5  (  48.1 % )     0:00:00.5 /  0:00:00.5    1.0
[07/15 18:07:47     72s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:07:47     72s] [ MISC                   ]          0:00:00.1  (  12.8 % )     0:00:00.1 /  0:00:00.2    1.2
[07/15 18:07:47     72s] ---------------------------------------------------------------------------------------------
[07/15 18:07:47     72s]  BuildHoldData #1 TOTAL             0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[07/15 18:07:47     72s] ---------------------------------------------------------------------------------------------
[07/15 18:07:47     72s] 
[07/15 18:07:47     72s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1644.6M, totSessionCpu=0:01:13 **
[07/15 18:07:47     72s] OPTC: m1 20.0 20.0
[07/15 18:07:47     72s] Setting latch borrow mode to budget during optimization.
[07/15 18:07:47     73s] Info: Done creating the CCOpt slew target map.
[07/15 18:07:47     73s] **INFO: flowCheckPoint #2 OptimizationPass1
[07/15 18:07:47     73s] Glitch fixing enabled
[07/15 18:07:47     73s] *** ClockDrv #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:13.0/0:08:36.5 (0.1), mem = 2129.8M
[07/15 18:07:47     73s] Running CCOpt-PRO on entire clock network
[07/15 18:07:47     73s] Net route status summary:
[07/15 18:07:47     73s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:07:47     73s]   Non-clock:  1447 (unrouted=27, trialRouted=0, noStatus=0, routed=1420, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:07:47     73s] Clock tree cells fixed by user: 0 out of 11 (0%)
[07/15 18:07:47     73s] PRO...
[07/15 18:07:47     73s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[07/15 18:07:47     73s] Initializing clock structures...
[07/15 18:07:47     73s]   Creating own balancer
[07/15 18:07:47     73s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[07/15 18:07:47     73s]   Removing CTS place status from clock tree and sinks.
[07/15 18:07:47     73s]   Removed CTS place status from 11 clock cells (out of 14 ) and 0 clock sinks (out of 0 ).
[07/15 18:07:47     73s]   Initializing legalizer
[07/15 18:07:47     73s]   Using cell based legalization.
[07/15 18:07:47     73s]   Leaving CCOpt scope - Initializing placement interface...
[07/15 18:07:47     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:2129.8M, EPOCH TIME: 1721081267.578643
[07/15 18:07:47     73s] Processing tracks to init pin-track alignment.
[07/15 18:07:47     73s] z: 2, totalTracks: 1
[07/15 18:07:47     73s] z: 4, totalTracks: 1
[07/15 18:07:47     73s] z: 6, totalTracks: 1
[07/15 18:07:47     73s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:07:47     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2129.8M, EPOCH TIME: 1721081267.579951
[07/15 18:07:47     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:47     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:47     73s] 
[07/15 18:07:47     73s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:47     73s] 
[07/15 18:07:47     73s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:07:47     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2129.8M, EPOCH TIME: 1721081267.589538
[07/15 18:07:47     73s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2129.8M, EPOCH TIME: 1721081267.589595
[07/15 18:07:47     73s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2129.8M, EPOCH TIME: 1721081267.589733
[07/15 18:07:47     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2129.8MB).
[07/15 18:07:47     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2129.8M, EPOCH TIME: 1721081267.589910
[07/15 18:07:47     73s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:07:47     73s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:07:47     73s] (I)      Load db... (mem=2129.8M)
[07/15 18:07:47     73s] (I)      Read data from FE... (mem=2129.8M)
[07/15 18:07:47     73s] (I)      Number of ignored instance 0
[07/15 18:07:47     73s] (I)      Number of inbound cells 0
[07/15 18:07:47     73s] (I)      Number of opened ILM blockages 0
[07/15 18:07:47     73s] (I)      Number of instances temporarily fixed by detailed placement 368
[07/15 18:07:47     73s] (I)      numMoveCells=1031, numMacros=0  numPads=80  numMultiRowHeightInsts=0
[07/15 18:07:47     73s] (I)      cell height: 4480, count: 1399
[07/15 18:07:47     73s] (I)      Read rows... (mem=2129.8M)
[07/15 18:07:47     73s] (I)      Done Read rows (cpu=0.000s, mem=2129.8M)
[07/15 18:07:47     73s] (I)      Done Read data from FE (cpu=0.010s, mem=2129.8M)
[07/15 18:07:47     73s] (I)      Done Load db (cpu=0.010s, mem=2129.8M)
[07/15 18:07:47     73s] (I)      Constructing placeable region... (mem=2129.8M)
[07/15 18:07:47     73s] (I)      Constructing bin map
[07/15 18:07:47     73s] (I)      Initialize bin information with width=44800 height=44800
[07/15 18:07:47     73s] (I)      Done constructing bin map
[07/15 18:07:47     73s] (I)      Compute region effective width... (mem=2129.8M)
[07/15 18:07:47     73s] (I)      Done Compute region effective width (cpu=0.000s, mem=2129.8M)
[07/15 18:07:47     73s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2129.8M)
[07/15 18:07:47     73s]   Legalizer reserving space for clock trees
[07/15 18:07:47     73s]   Accumulated time to calculate placeable region: 0
[07/15 18:07:47     73s]   Accumulated time to calculate placeable region: 0
[07/15 18:07:47     73s]   Accumulated time to calculate placeable region: 0
[07/15 18:07:47     73s]   Accumulated time to calculate placeable region: 0
[07/15 18:07:47     73s]   Reconstructing clock tree datastructures, skew aware...
[07/15 18:07:47     73s]     Validating CTS configuration...
[07/15 18:07:47     73s]     Checking module port directions...
[07/15 18:07:47     73s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:07:47     73s]     Non-default CCOpt properties:
[07/15 18:07:47     73s]       Public non-default CCOpt properties:
[07/15 18:07:47     73s]         adjacent_rows_legal: true (default: false)
[07/15 18:07:47     73s]         buffer_cells is set for at least one object
[07/15 18:07:47     73s]         cell_density is set for at least one object
[07/15 18:07:47     73s]         cell_halo_rows: 0 (default: 1)
[07/15 18:07:47     73s]         cell_halo_sites: 0 (default: 4)
[07/15 18:07:47     73s]         inverter_cells is set for at least one object
[07/15 18:07:47     73s]         route_type is set for at least one object
[07/15 18:07:47     73s]         source_driver is set for at least one object
[07/15 18:07:47     73s]         target_insertion_delay is set for at least one object
[07/15 18:07:47     73s]         target_skew is set for at least one object
[07/15 18:07:47     73s]         target_skew_wire is set for at least one object
[07/15 18:07:47     73s]       Private non-default CCOpt properties:
[07/15 18:07:47     73s]         allow_non_fterm_identical_swaps: 0 (default: true)
[07/15 18:07:47     73s]         clock_nets_detailed_routed: 1 (default: false)
[07/15 18:07:47     73s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[07/15 18:07:47     73s]         force_design_routing_status: 1 (default: auto)
[07/15 18:07:47     73s]         pro_enable_post_commit_delay_update: 1 (default: false)
[07/15 18:07:47     73s]     Route type trimming info:
[07/15 18:07:47     73s]       No route type modifications were made.
[07/15 18:07:47     73s] End AAE Lib Interpolated Model. (MEM=2129.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:07:47     73s]     Accumulated time to calculate placeable region: 0
[07/15 18:07:47     73s]     Accumulated time to calculate placeable region: 0
[07/15 18:07:47     73s]     Accumulated time to calculate placeable region: 0
[07/15 18:07:47     73s]     Accumulated time to calculate placeable region: 0
[07/15 18:07:47     73s] (I)      Initializing Steiner engine. 
[07/15 18:07:47     73s] (I)      ============================ Layers =============================
[07/15 18:07:47     73s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:07:47     73s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:07:47     73s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:07:47     73s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:07:47     73s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:07:47     73s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:07:47     73s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:07:47     73s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:07:47     73s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:07:47     73s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:07:47     73s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:07:47     73s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:07:47     73s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:07:47     73s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:07:47     73s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:07:47     73s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:07:47     73s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:07:47     73s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:07:47     73s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:07:47     73s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:07:47     73s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:07:47     73s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:07:47     73s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:07:47     73s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:07:47     73s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:07:47     73s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:07:47     73s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:07:47     73s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:07:47     73s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:07:47     73s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:07:47     73s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:07:47     73s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:07:47     73s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:07:47     73s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:07:47     73s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:07:47     73s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:07:47     73s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:07:47     73s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:07:47     73s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:07:47     73s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:07:47     73s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:07:47     73s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:07:47     73s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:07:47     73s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:07:47     73s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:07:47     73s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:07:47     73s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:07:47     73s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:07:47     73s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:07:47     73s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:07:47     73s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:07:47     73s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:07:47     73s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:07:47     73s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:07:47     73s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:07:47     73s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:07:47     73s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:07:47     73s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:07:47     73s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:07:47     73s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:07:47     73s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:07:47     73s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:07:47     73s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:07:47     73s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:07:47     73s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:07:47     73s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:07:47     73s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:07:47     73s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:07:47     73s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:07:47     73s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:07:47     73s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:07:47     73s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:07:47     73s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:07:47     73s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:07:47     73s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:07:47     73s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:07:47     73s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:07:47     73s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:07:47     73s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:07:47     73s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:07:47     73s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:07:47     73s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:07:47     73s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:07:47     73s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:07:47     73s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:07:47     73s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:07:47     73s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:07:47     73s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:07:47     73s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:07:47     73s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:07:47     73s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:07:47     73s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:07:47     73s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:07:47     73s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:07:47     73s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:07:47     73s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:07:47     73s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:07:47     73s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:07:47     73s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:07:47     73s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[07/15 18:07:47     73s] To increase the message display limit, refer to the product command reference manual.
[07/15 18:07:47     73s]     Library trimming buffers in power domain auto-default and half-corner slow_corner:setup.late removed 0 of 8 cells
[07/15 18:07:47     73s]     Original list had 8 cells:
[07/15 18:07:47     73s]     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 18:07:47     73s]     Library trimming was not able to trim any cells:
[07/15 18:07:47     73s]     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 18:07:47     73s]     Accumulated time to calculate placeable region: 0
[07/15 18:07:47     73s]     Accumulated time to calculate placeable region: 0
[07/15 18:07:47     73s]     Accumulated time to calculate placeable region: 0
[07/15 18:07:47     73s]     Accumulated time to calculate placeable region: 0
[07/15 18:07:47     73s]     Accumulated time to calculate placeable region: 0
[07/15 18:07:47     73s]     Accumulated time to calculate placeable region: 0
[07/15 18:07:47     73s]     Accumulated time to calculate placeable region: 0
[07/15 18:07:47     73s]     Accumulated time to calculate placeable region: 0
[07/15 18:07:47     73s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[07/15 18:07:48     73s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SPI_CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[07/15 18:07:48     73s]     Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 2 of 8 cells
[07/15 18:07:48     73s]     Original list had 8 cells:
[07/15 18:07:48     73s]     INJI3VX16 INJI3VX12 INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[07/15 18:07:48     73s]     New trimmed list has 6 cells:
[07/15 18:07:48     73s]     INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[07/15 18:07:48     73s]     Clock tree balancer configuration for clock_trees CLK SPI_CLK:
[07/15 18:07:48     73s]     Non-default CCOpt properties:
[07/15 18:07:48     73s]       Public non-default CCOpt properties:
[07/15 18:07:48     73s]         cell_density: 1 (default: 0.75)
[07/15 18:07:48     73s]         route_type (leaf): LeafUnshield (default: default)
[07/15 18:07:48     73s]         route_type (top): default_route_type_nonleaf (default: default)
[07/15 18:07:48     73s]         route_type (trunk): TrunkUnshield (default: default)
[07/15 18:07:48     73s]         source_driver: BUJI3VX16/A BUJI3VX16/Q (default: )
[07/15 18:07:48     73s]       No private non-default CCOpt properties
[07/15 18:07:48     73s]     For power domain auto-default:
[07/15 18:07:48     73s]       Buffers:     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 18:07:48     73s]       Inverters:   {INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1}
[07/15 18:07:48     73s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 81285.120um^2
[07/15 18:07:48     73s]     Top Routing info:
[07/15 18:07:48     73s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:07:48     73s]       Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:07:48     73s]     Trunk Routing info:
[07/15 18:07:48     73s]       Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:07:48     73s]       Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:07:48     73s]     Leaf Routing info:
[07/15 18:07:48     73s]       Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:07:48     73s]       Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:07:48     73s]     For timing_corner slow_corner:setup, late and power domain auto-default:
[07/15 18:07:48     73s]       Slew time target (leaf):    0.634ns
[07/15 18:07:48     73s]       Slew time target (trunk):   0.634ns
[07/15 18:07:48     73s]       Slew time target (top):     0.634ns (Note: no nets are considered top nets in this clock tree)
[07/15 18:07:48     73s]       Buffer unit delay: 0.289ns
[07/15 18:07:48     73s]       Buffer max distance: 2187.394um
[07/15 18:07:48     73s]     Fastest wire driving cells and distances:
[07/15 18:07:48     73s]       Buffer    : {lib_cell:BUJI3VX16, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=2187.394um, saturatedSlew=0.452ns, speed=3671.972um per ns, cellArea=33.261um^2 per 1000um}
[07/15 18:07:48     73s]       Inverter  : {lib_cell:INJI3VX8, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=1302.000um, saturatedSlew=0.456ns, speed=2846.524um per ns, cellArea=23.123um^2 per 1000um}
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     Logic Sizing Table:
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     ----------------------------------------------------------
[07/15 18:07:48     73s]     Cell    Instance count    Source    Eligible library cells
[07/15 18:07:48     73s]     ----------------------------------------------------------
[07/15 18:07:48     73s]       (empty table)
[07/15 18:07:48     73s]     ----------------------------------------------------------
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:07:48     73s]     Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:07:48     73s]     Clock tree balancer configuration for skew_group CLK/functional_mode:
[07/15 18:07:48     73s]       Sources:                     pin clk
[07/15 18:07:48     73s]       Total number of sinks:       322
[07/15 18:07:48     73s]       Delay constrained sinks:     322
[07/15 18:07:48     73s]       Constrains:                  default
[07/15 18:07:48     73s]       Non-leaf sinks:              0
[07/15 18:07:48     73s]       Ignore pins:                 0
[07/15 18:07:48     73s]      Timing corner slow_corner:setup.late:
[07/15 18:07:48     73s]       Skew target:                 0.289ns
[07/15 18:07:48     73s]       Insertion delay target:      2.000ns
[07/15 18:07:48     73s]     Clock tree balancer configuration for skew_group SPI_CLK/functional_mode:
[07/15 18:07:48     73s]       Sources:                     pin SPI_Clk
[07/15 18:07:48     73s]       Total number of sinks:       46
[07/15 18:07:48     73s]       Delay constrained sinks:     46
[07/15 18:07:48     73s]       Constrains:                  default
[07/15 18:07:48     73s]       Non-leaf sinks:              0
[07/15 18:07:48     73s]       Ignore pins:                 0
[07/15 18:07:48     73s]      Timing corner slow_corner:setup.late:
[07/15 18:07:48     73s]       Skew target:                 0.289ns
[07/15 18:07:48     73s]       Insertion delay target:      2.000ns
[07/15 18:07:48     73s]     Primary reporting skew groups are:
[07/15 18:07:48     73s]     skew_group CLK/functional_mode with 322 clock sinks
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     Clock DAG stats initial state:
[07/15 18:07:48     73s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:07:48     73s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:07:48     73s]       misc counts      : r=2, pp=0
[07/15 18:07:48     73s]       cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 18:07:48     73s]       hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1506.400um, total=2860.480um
[07/15 18:07:48     73s]     Clock DAG library cell distribution initial state {count}:
[07/15 18:07:48     73s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:07:48     73s]     Clock DAG hash initial state: 12525885423679544564 727802571028639981
[07/15 18:07:48     73s]     CTS services accumulated run-time stats initial state:
[07/15 18:07:48     73s]       delay calculator: calls=15695, total_wall_time=0.602s, mean_wall_time=0.038ms
[07/15 18:07:48     73s]       legalizer: calls=1245, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:07:48     73s]       steiner router: calls=14644, total_wall_time=0.261s, mean_wall_time=0.018ms
[07/15 18:07:48     73s]     Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:07:48     73s]     Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     Layer information for route type LeafUnshield:
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     ---------------------------------------------------------------------
[07/15 18:07:48     73s]     Layer     Preferred    Route    Res.          Cap.          RC
[07/15 18:07:48     73s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 18:07:48     73s]     ---------------------------------------------------------------------
[07/15 18:07:48     73s]     MET1      N            H          0.469         0.287         0.135
[07/15 18:07:48     73s]     MET2      Y            V          0.407         0.297         0.121
[07/15 18:07:48     73s]     MET3      Y            H          0.407         0.298         0.121
[07/15 18:07:48     73s]     MET4      Y            V          0.407         0.296         0.120
[07/15 18:07:48     73s]     METTP     N            H          0.136         0.276         0.037
[07/15 18:07:48     73s]     METTPL    N            V          0.004         0.371         0.002
[07/15 18:07:48     73s]     ---------------------------------------------------------------------
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:07:48     73s]     Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     Layer information for route type TrunkUnshield:
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     ---------------------------------------------------------------------
[07/15 18:07:48     73s]     Layer     Preferred    Route    Res.          Cap.          RC
[07/15 18:07:48     73s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 18:07:48     73s]     ---------------------------------------------------------------------
[07/15 18:07:48     73s]     MET1      N            H          0.469         0.287         0.135
[07/15 18:07:48     73s]     MET2      Y            V          0.407         0.297         0.121
[07/15 18:07:48     73s]     MET3      Y            H          0.407         0.298         0.121
[07/15 18:07:48     73s]     MET4      Y            V          0.407         0.296         0.120
[07/15 18:07:48     73s]     METTP     N            H          0.136         0.276         0.037
[07/15 18:07:48     73s]     METTPL    N            V          0.004         0.371         0.002
[07/15 18:07:48     73s]     ---------------------------------------------------------------------
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:07:48     73s]     Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     Layer information for route type default_route_type_nonleaf:
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     ---------------------------------------------------------------------
[07/15 18:07:48     73s]     Layer     Preferred    Route    Res.          Cap.          RC
[07/15 18:07:48     73s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 18:07:48     73s]     ---------------------------------------------------------------------
[07/15 18:07:48     73s]     MET1      N            H          0.469         0.287         0.135
[07/15 18:07:48     73s]     MET2      Y            V          0.407         0.297         0.121
[07/15 18:07:48     73s]     MET3      Y            H          0.407         0.298         0.121
[07/15 18:07:48     73s]     MET4      Y            V          0.407         0.296         0.120
[07/15 18:07:48     73s]     METTP     N            H          0.136         0.276         0.037
[07/15 18:07:48     73s]     METTPL    N            V          0.004         0.371         0.002
[07/15 18:07:48     73s]     ---------------------------------------------------------------------
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     Via selection for estimated routes (rule default):
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     -----------------------------------------------------------------------
[07/15 18:07:48     73s]     Layer           Via Cell        Res.     Cap.     RC       Top of Stack
[07/15 18:07:48     73s]     Range                           (Ohm)    (fF)     (fs)     Only
[07/15 18:07:48     73s]     -----------------------------------------------------------------------
[07/15 18:07:48     73s]     MET1-MET2       VIA1_X_so       6.735    0.030    0.204    false
[07/15 18:07:48     73s]     MET2-MET3       VIA2_so         6.735    0.022    0.147    false
[07/15 18:07:48     73s]     MET3-MET4       VIA3_so         6.735    0.022    0.146    false
[07/15 18:07:48     73s]     MET4-METTP      VIATPne_Y_so    3.191    0.101    0.322    false
[07/15 18:07:48     73s]     METTP-METTPL    VIATPL_so       1.795    0.366    0.657    false
[07/15 18:07:48     73s]     -----------------------------------------------------------------------
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     No ideal or dont_touch nets found in the clock tree
[07/15 18:07:48     73s]     No dont_touch hnets found in the clock tree
[07/15 18:07:48     73s]     No dont_touch hpins found in the clock network.
[07/15 18:07:48     73s]     Checking for illegal sizes of clock logic instances...
[07/15 18:07:48     73s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     Filtering reasons for cell type: inverter
[07/15 18:07:48     73s]     =========================================
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     --------------------------------------------------------------------------
[07/15 18:07:48     73s]     Clock trees    Power domain    Reason              Library cells
[07/15 18:07:48     73s]     --------------------------------------------------------------------------
[07/15 18:07:48     73s]     all            auto-default    Library trimming    { INJI3VX12 INJI3VX16 }
[07/15 18:07:48     73s]     --------------------------------------------------------------------------
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.9)
[07/15 18:07:48     73s] **WARN: (IMPCCOPT-1261):	The skew target of 0.286ns for skew_group CLK/functional_mode in primary delay corner slow_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.289ns. The skew target has been relaxed to 0.289ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[07/15 18:07:48     73s] Type 'man IMPCCOPT-1261' for more detail.
[07/15 18:07:48     73s] **WARN: (IMPCCOPT-1261):	The skew target of 0.286ns for skew_group SPI_CLK/functional_mode in primary delay corner slow_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.289ns. The skew target has been relaxed to 0.289ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[07/15 18:07:48     73s] Type 'man IMPCCOPT-1261' for more detail.
[07/15 18:07:48     73s]     CCOpt configuration status: all checks passed.
[07/15 18:07:48     73s]   Reconstructing clock tree datastructures, skew aware done.
[07/15 18:07:48     73s] Initializing clock structures done.
[07/15 18:07:48     73s] PRO...
[07/15 18:07:48     73s]   PRO active optimizations:
[07/15 18:07:48     73s]    - DRV fixing with sizing
[07/15 18:07:48     73s]   
[07/15 18:07:48     73s]   Detected clock skew data from CTS
[07/15 18:07:48     73s]   Clock DAG stats PRO initial state:
[07/15 18:07:48     73s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:07:48     73s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:07:48     73s]     misc counts      : r=2, pp=0
[07/15 18:07:48     73s]     cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 18:07:48     73s]     cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 18:07:48     73s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:07:48     73s]     wire capacitance : top=0.000pF, trunk=0.285pF, leaf=0.687pF, total=0.972pF
[07/15 18:07:48     73s]     wire lengths     : top=0.000um, trunk=1874.880um, leaf=4443.835um, total=6318.715um
[07/15 18:07:48     73s]     hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1506.400um, total=2860.480um
[07/15 18:07:48     73s]   Clock DAG net violations PRO initial state: none
[07/15 18:07:48     73s]   Clock DAG primary half-corner transition distribution PRO initial state:
[07/15 18:07:48     73s]     Trunk : target=0.634ns count=8 avg=0.294ns sd=0.185ns min=0.053ns max=0.599ns {6 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 1 <= 0.602ns, 0 <= 0.634ns}
[07/15 18:07:48     73s]     Leaf  : target=0.634ns count=5 avg=0.483ns sd=0.028ns min=0.446ns max=0.510ns {0 <= 0.380ns, 4 <= 0.507ns, 1 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
[07/15 18:07:48     73s]   Clock DAG library cell distribution PRO initial state {count}:
[07/15 18:07:48     73s]      Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:07:48     73s]   Clock DAG hash PRO initial state: 12525885423679544564 727802571028639981
[07/15 18:07:48     73s]   CTS services accumulated run-time stats PRO initial state:
[07/15 18:07:48     73s]     delay calculator: calls=15695, total_wall_time=0.602s, mean_wall_time=0.038ms
[07/15 18:07:48     73s]     legalizer: calls=1245, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:07:48     73s]     steiner router: calls=14644, total_wall_time=0.261s, mean_wall_time=0.018ms
[07/15 18:07:48     73s]   Primary reporting skew groups PRO initial state:
[07/15 18:07:48     73s]     skew_group default.CLK/functional_mode: unconstrained
[07/15 18:07:48     73s]         min path sink: spi1_conf0_reg[26]/C
[07/15 18:07:48     73s]         max path sink: spi1_conf0_reg[23]/C
[07/15 18:07:48     73s]   Skew group summary PRO initial state:
[07/15 18:07:48     73s]     skew_group CLK/functional_mode: insertion delay [min=1.959, max=2.030, avg=1.999, sd=0.019], skew [0.071 vs 0.289], 100% {1.959, 2.030} (wid=0.051 ws=0.035) (gid=1.987 gs=0.045)
[07/15 18:07:48     73s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.803, max=1.810, avg=1.806, sd=0.002], skew [0.006 vs 0.289], 100% {1.803, 1.810} (wid=0.034 ws=0.006) (gid=1.776 gs=0.000)
[07/15 18:07:48     73s]   Recomputing CTS skew targets...
[07/15 18:07:48     73s]   Resolving skew group constraints...
[07/15 18:07:48     73s]     Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[07/15 18:07:48     73s]   Resolving skew group constraints done.
[07/15 18:07:48     73s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:07:48     73s]   PRO Fixing DRVs...
[07/15 18:07:48     73s]     Clock DAG hash before 'PRO Fixing DRVs': 12525885423679544564 727802571028639981
[07/15 18:07:48     73s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[07/15 18:07:48     73s]       delay calculator: calls=15719, total_wall_time=0.603s, mean_wall_time=0.038ms
[07/15 18:07:48     73s]       legalizer: calls=1245, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:07:48     73s]       steiner router: calls=14668, total_wall_time=0.262s, mean_wall_time=0.018ms
[07/15 18:07:48     73s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:07:48     73s]     CCOpt-PRO: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     Statistics: Fix DRVs (cell sizing):
[07/15 18:07:48     73s]     ===================================
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     Cell changes by Net Type:
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     -------------------------------------------------------------------------------------------------
[07/15 18:07:48     73s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/15 18:07:48     73s]     -------------------------------------------------------------------------------------------------
[07/15 18:07:48     73s]     top                0            0           0            0                    0                0
[07/15 18:07:48     73s]     trunk              0            0           0            0                    0                0
[07/15 18:07:48     73s]     leaf               0            0           0            0                    0                0
[07/15 18:07:48     73s]     -------------------------------------------------------------------------------------------------
[07/15 18:07:48     73s]     Total              0            0           0            0                    0                0
[07/15 18:07:48     73s]     -------------------------------------------------------------------------------------------------
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/15 18:07:48     73s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/15 18:07:48     73s]     
[07/15 18:07:48     73s]     Clock DAG stats after 'PRO Fixing DRVs':
[07/15 18:07:48     73s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:07:48     73s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:07:48     73s]       misc counts      : r=2, pp=0
[07/15 18:07:48     73s]       cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 18:07:48     73s]       cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 18:07:48     73s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:07:48     73s]       wire capacitance : top=0.000pF, trunk=0.285pF, leaf=0.687pF, total=0.972pF
[07/15 18:07:48     73s]       wire lengths     : top=0.000um, trunk=1874.880um, leaf=4443.835um, total=6318.715um
[07/15 18:07:48     73s]       hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1506.400um, total=2860.480um
[07/15 18:07:48     73s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[07/15 18:07:48     73s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[07/15 18:07:48     73s]       Trunk : target=0.634ns count=8 avg=0.294ns sd=0.185ns min=0.053ns max=0.599ns {6 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 1 <= 0.602ns, 0 <= 0.634ns}
[07/15 18:07:48     73s]       Leaf  : target=0.634ns count=5 avg=0.483ns sd=0.028ns min=0.446ns max=0.510ns {0 <= 0.380ns, 4 <= 0.507ns, 1 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
[07/15 18:07:48     73s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[07/15 18:07:48     73s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:07:48     73s]     Clock DAG hash after 'PRO Fixing DRVs': 12525885423679544564 727802571028639981
[07/15 18:07:48     73s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[07/15 18:07:48     73s]       delay calculator: calls=15719, total_wall_time=0.603s, mean_wall_time=0.038ms
[07/15 18:07:48     73s]       legalizer: calls=1245, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:07:48     73s]       steiner router: calls=14668, total_wall_time=0.262s, mean_wall_time=0.018ms
[07/15 18:07:48     73s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[07/15 18:07:48     73s]       skew_group default.CLK/functional_mode: unconstrained
[07/15 18:07:48     73s]           min path sink: spi1_conf0_reg[26]/C
[07/15 18:07:48     73s]           max path sink: spi1_conf0_reg[23]/C
[07/15 18:07:48     73s]     Skew group summary after 'PRO Fixing DRVs':
[07/15 18:07:48     73s]       skew_group CLK/functional_mode: insertion delay [min=1.959, max=2.030], skew [0.071 vs 0.289]
[07/15 18:07:48     73s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.803, max=1.810], skew [0.006 vs 0.289]
[07/15 18:07:48     73s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:07:48     73s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:07:48     73s]   
[07/15 18:07:48     73s]   Slew Diagnostics: After DRV fixing
[07/15 18:07:48     73s]   ==================================
[07/15 18:07:48     73s]   
[07/15 18:07:48     73s]   Global Causes:
[07/15 18:07:48     73s]   
[07/15 18:07:48     73s]   -------------------------------------
[07/15 18:07:48     73s]   Cause
[07/15 18:07:48     73s]   -------------------------------------
[07/15 18:07:48     73s]   DRV fixing with buffering is disabled
[07/15 18:07:48     73s]   -------------------------------------
[07/15 18:07:48     73s]   
[07/15 18:07:48     73s]   Top 5 overslews:
[07/15 18:07:48     73s]   
[07/15 18:07:48     73s]   ---------------------------------
[07/15 18:07:48     73s]   Overslew    Causes    Driving Pin
[07/15 18:07:48     73s]   ---------------------------------
[07/15 18:07:48     73s]     (empty table)
[07/15 18:07:48     73s]   ---------------------------------
[07/15 18:07:48     73s]   
[07/15 18:07:48     73s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/15 18:07:48     73s]   
[07/15 18:07:48     73s]   -------------------
[07/15 18:07:48     73s]   Cause    Occurences
[07/15 18:07:48     73s]   -------------------
[07/15 18:07:48     73s]     (empty table)
[07/15 18:07:48     73s]   -------------------
[07/15 18:07:48     73s]   
[07/15 18:07:48     73s]   Violation diagnostics counts from the 0 nodes that have violations:
[07/15 18:07:48     73s]   
[07/15 18:07:48     73s]   -------------------
[07/15 18:07:48     73s]   Cause    Occurences
[07/15 18:07:48     73s]   -------------------
[07/15 18:07:48     73s]     (empty table)
[07/15 18:07:48     73s]   -------------------
[07/15 18:07:48     73s]   
[07/15 18:07:48     73s]   Reconnecting optimized routes...
[07/15 18:07:48     73s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:07:48     73s]   Set dirty flag on 0 instances, 0 nets
[07/15 18:07:48     73s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:07:48     73s] End AAE Lib Interpolated Model. (MEM=2168 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:07:48     73s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:07:48     73s]   Clock DAG stats PRO final:
[07/15 18:07:48     73s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:07:48     73s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:07:48     73s]     misc counts      : r=2, pp=0
[07/15 18:07:48     73s]     cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 18:07:48     73s]     cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 18:07:48     73s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:07:48     73s]     wire capacitance : top=0.000pF, trunk=0.285pF, leaf=0.687pF, total=0.972pF
[07/15 18:07:48     73s]     wire lengths     : top=0.000um, trunk=1874.880um, leaf=4443.835um, total=6318.715um
[07/15 18:07:48     73s]     hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1506.400um, total=2860.480um
[07/15 18:07:48     73s]   Clock DAG net violations PRO final: none
[07/15 18:07:48     73s]   Clock DAG primary half-corner transition distribution PRO final:
[07/15 18:07:48     73s]     Trunk : target=0.634ns count=8 avg=0.294ns sd=0.185ns min=0.053ns max=0.599ns {6 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 1 <= 0.602ns, 0 <= 0.634ns}
[07/15 18:07:48     73s]     Leaf  : target=0.634ns count=5 avg=0.483ns sd=0.028ns min=0.446ns max=0.510ns {0 <= 0.380ns, 4 <= 0.507ns, 1 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
[07/15 18:07:48     73s]   Clock DAG library cell distribution PRO final {count}:
[07/15 18:07:48     73s]      Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:07:48     73s]   Clock DAG hash PRO final: 12525885423679544564 727802571028639981
[07/15 18:07:48     73s]   CTS services accumulated run-time stats PRO final:
[07/15 18:07:48     73s]     delay calculator: calls=15732, total_wall_time=0.604s, mean_wall_time=0.038ms
[07/15 18:07:48     73s]     legalizer: calls=1245, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:07:48     73s]     steiner router: calls=14668, total_wall_time=0.262s, mean_wall_time=0.018ms
[07/15 18:07:48     73s]   Primary reporting skew groups PRO final:
[07/15 18:07:48     73s]     skew_group default.CLK/functional_mode: unconstrained
[07/15 18:07:48     73s]         min path sink: spi1_conf0_reg[26]/C
[07/15 18:07:48     73s]         max path sink: spi1_conf0_reg[23]/C
[07/15 18:07:48     73s]   Skew group summary PRO final:
[07/15 18:07:48     73s]     skew_group CLK/functional_mode: insertion delay [min=1.959, max=2.030, avg=1.999, sd=0.019], skew [0.071 vs 0.289], 100% {1.959, 2.030} (wid=0.051 ws=0.035) (gid=1.987 gs=0.045)
[07/15 18:07:48     73s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.803, max=1.810, avg=1.806, sd=0.002], skew [0.006 vs 0.289], 100% {1.803, 1.810} (wid=0.034 ws=0.006) (gid=1.776 gs=0.000)
[07/15 18:07:48     73s] PRO done.
[07/15 18:07:48     73s] Restoring CTS place status for unmodified clock tree cells and sinks.
[07/15 18:07:48     73s] numClockCells = 14, numClockCellsFixed = 0, numClockCellsRestored = 11, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[07/15 18:07:48     73s] Net route status summary:
[07/15 18:07:48     73s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:07:48     73s]   Non-clock:  1447 (unrouted=27, trialRouted=0, noStatus=0, routed=1420, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:07:48     73s] Updating delays...
[07/15 18:07:48     73s] Updating delays done.
[07/15 18:07:48     73s] PRO done. (took cpu=0:00:00.9 real=0:00:00.9)
[07/15 18:07:48     73s] Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:07:48     73s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2225.2M, EPOCH TIME: 1721081268.525224
[07/15 18:07:48     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[07/15 18:07:48     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:48     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:48     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:48     73s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.003, MEM:2130.2M, EPOCH TIME: 1721081268.527900
[07/15 18:07:48     73s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:07:48     73s] *** ClockDrv #1 [finish] (optDesign #4) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:14.0/0:08:37.4 (0.1), mem = 2130.2M
[07/15 18:07:48     73s] 
[07/15 18:07:48     73s] =============================================================================================
[07/15 18:07:48     73s]  Step TAT Report : ClockDrv #1 / optDesign #4                                   21.18-s099_1
[07/15 18:07:48     73s] =============================================================================================
[07/15 18:07:48     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:07:48     73s] ---------------------------------------------------------------------------------------------
[07/15 18:07:48     73s] [ OptimizationStep       ]      1   0:00:00.9  (  97.9 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 18:07:48     73s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:07:48     73s] [ IncrDelayCalc          ]      5   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.6
[07/15 18:07:48     73s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:48     73s] ---------------------------------------------------------------------------------------------
[07/15 18:07:48     73s]  ClockDrv #1 TOTAL                  0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 18:07:48     73s] ---------------------------------------------------------------------------------------------
[07/15 18:07:48     73s] 
[07/15 18:07:48     74s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:07:48     74s] **INFO: Start fixing DRV (Mem = 2130.23M) ...
[07/15 18:07:48     74s] Begin: GigaOpt DRV Optimization
[07/15 18:07:48     74s] Glitch fixing enabled
[07/15 18:07:48     74s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[07/15 18:07:48     74s] *** DrvOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:14.0/0:08:37.4 (0.1), mem = 2130.2M
[07/15 18:07:48     74s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:07:48     74s] End AAE Lib Interpolated Model. (MEM=2130.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:07:48     74s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.24853.11
[07/15 18:07:48     74s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:07:48     74s] ### Creating PhyDesignMc. totSessionCpu=0:01:14 mem=2130.2M
[07/15 18:07:48     74s] OPERPROF: Starting DPlace-Init at level 1, MEM:2130.2M, EPOCH TIME: 1721081268.550536
[07/15 18:07:48     74s] Processing tracks to init pin-track alignment.
[07/15 18:07:48     74s] z: 2, totalTracks: 1
[07/15 18:07:48     74s] z: 4, totalTracks: 1
[07/15 18:07:48     74s] z: 6, totalTracks: 1
[07/15 18:07:48     74s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:07:48     74s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2130.2M, EPOCH TIME: 1721081268.551943
[07/15 18:07:48     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:48     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:48     74s] 
[07/15 18:07:48     74s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:48     74s] 
[07/15 18:07:48     74s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:07:48     74s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2130.2M, EPOCH TIME: 1721081268.561316
[07/15 18:07:48     74s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2130.2M, EPOCH TIME: 1721081268.561370
[07/15 18:07:48     74s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2130.2M, EPOCH TIME: 1721081268.561512
[07/15 18:07:48     74s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2130.2MB).
[07/15 18:07:48     74s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2130.2M, EPOCH TIME: 1721081268.561705
[07/15 18:07:48     74s] TotalInstCnt at PhyDesignMc Initialization: 1399
[07/15 18:07:48     74s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:14 mem=2130.2M
[07/15 18:07:48     74s] #optDebug: Start CG creation (mem=2130.2M)
[07/15 18:07:48     74s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 31.360000 
[07/15 18:07:48     74s] (cpu=0:00:00.0, mem=2189.6M)
[07/15 18:07:48     74s]  ...processing cgPrt (cpu=0:00:00.0, mem=2189.6M)
[07/15 18:07:48     74s]  ...processing cgEgp (cpu=0:00:00.0, mem=2189.6M)
[07/15 18:07:48     74s]  ...processing cgPbk (cpu=0:00:00.0, mem=2189.6M)
[07/15 18:07:48     74s]  ...processing cgNrb(cpu=0:00:00.0, mem=2189.6M)
[07/15 18:07:48     74s]  ...processing cgObs (cpu=0:00:00.0, mem=2189.6M)
[07/15 18:07:48     74s]  ...processing cgCon (cpu=0:00:00.0, mem=2189.6M)
[07/15 18:07:48     74s]  ...processing cgPdm (cpu=0:00:00.0, mem=2189.6M)
[07/15 18:07:48     74s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2189.6M)
[07/15 18:07:48     74s] ### Creating RouteCongInterface, started
[07/15 18:07:48     74s] {MMLU 0 13 1433}
[07/15 18:07:48     74s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=2189.6M
[07/15 18:07:48     74s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=2189.6M
[07/15 18:07:48     74s] ### Creating RouteCongInterface, finished
[07/15 18:07:48     74s] 
[07/15 18:07:48     74s] Creating Lib Analyzer ...
[07/15 18:07:48     74s] 
[07/15 18:07:48     74s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:07:48     74s] Summary for sequential cells identification: 
[07/15 18:07:48     74s]   Identified SBFF number: 33
[07/15 18:07:48     74s]   Identified MBFF number: 0
[07/15 18:07:48     74s]   Identified SB Latch number: 0
[07/15 18:07:48     74s]   Identified MB Latch number: 0
[07/15 18:07:48     74s]   Not identified SBFF number: 0
[07/15 18:07:48     74s]   Not identified MBFF number: 0
[07/15 18:07:48     74s]   Not identified SB Latch number: 0
[07/15 18:07:48     74s]   Not identified MB Latch number: 0
[07/15 18:07:48     74s]   Number of sequential cells which are not FFs: 43
[07/15 18:07:48     74s]  Visiting view : slow_functional_mode
[07/15 18:07:48     74s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:07:48     74s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:07:48     74s]  Visiting view : fast_functional_mode
[07/15 18:07:48     74s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:07:48     74s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:07:48     74s] TLC MultiMap info (StdDelay):
[07/15 18:07:48     74s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:07:48     74s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:07:48     74s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:07:48     74s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:07:48     74s]  Setting StdDelay to: 91ps
[07/15 18:07:48     74s] 
[07/15 18:07:48     74s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:07:48     74s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:07:48     74s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:07:48     74s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:07:48     74s] 
[07/15 18:07:48     74s] {RT max_rc 0 3 3 0}
[07/15 18:07:49     74s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:15 mem=2189.6M
[07/15 18:07:49     74s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:15 mem=2189.6M
[07/15 18:07:49     74s] Creating Lib Analyzer, finished. 
[07/15 18:07:49     74s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[07/15 18:07:49     74s] [GPS-DRV] Optimizer parameters ============================= 
[07/15 18:07:49     74s] [GPS-DRV] maxDensity (design): 0.95
[07/15 18:07:49     74s] [GPS-DRV] maxLocalDensity: 0.96
[07/15 18:07:49     74s] [GPS-DRV] MaxBufDistForPlaceBlk: 896 Microns
[07/15 18:07:49     74s] [GPS-DRV] MaintainWNS: 1
[07/15 18:07:49     74s] [GPS-DRV] All active and enabled setup views
[07/15 18:07:49     74s] [GPS-DRV]     slow_functional_mode
[07/15 18:07:49     74s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[07/15 18:07:49     74s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[07/15 18:07:49     74s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[07/15 18:07:49     74s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/15 18:07:49     74s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2227.8M, EPOCH TIME: 1721081269.360530
[07/15 18:07:49     74s] Found 0 hard placement blockage before merging.
[07/15 18:07:49     74s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2227.8M, EPOCH TIME: 1721081269.360625
[07/15 18:07:49     74s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:07:49     74s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[07/15 18:07:49     74s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:07:49     74s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/15 18:07:49     74s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:07:49     74s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:07:49     74s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.19|    -0.35|       0|       0|       0| 65.31%|          |         |
[07/15 18:07:49     74s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:07:49     74s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.19|    -0.35|       0|       0|       0| 65.31%| 0:00:00.0|  2243.8M|
[07/15 18:07:49     74s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:07:49     74s] 
[07/15 18:07:49     74s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2243.8M) ***
[07/15 18:07:49     74s] 
[07/15 18:07:49     74s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:07:49     74s] Total-nets :: 1433, Stn-nets :: 0, ratio :: 0 %, Total-len 58841, Stn-len 0
[07/15 18:07:49     74s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2224.7M, EPOCH TIME: 1721081269.394202
[07/15 18:07:49     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1399).
[07/15 18:07:49     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:49     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:49     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:49     74s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2182.7M, EPOCH TIME: 1721081269.396471
[07/15 18:07:49     74s] TotalInstCnt at PhyDesignMc Destruction: 1399
[07/15 18:07:49     74s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.24853.11
[07/15 18:07:49     74s] *** DrvOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:14.8/0:08:38.3 (0.1), mem = 2182.7M
[07/15 18:07:49     74s] 
[07/15 18:07:49     74s] =============================================================================================
[07/15 18:07:49     74s]  Step TAT Report : DrvOpt #1 / optDesign #4                                     21.18-s099_1
[07/15 18:07:49     74s] =============================================================================================
[07/15 18:07:49     74s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:07:49     74s] ---------------------------------------------------------------------------------------------
[07/15 18:07:49     74s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:07:49     74s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:49     74s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  78.9 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:07:49     74s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:49     74s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.6
[07/15 18:07:49     74s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:49     74s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:49     74s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:07:49     74s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:07:49     74s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:49     74s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:49     74s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:49     74s] [ MISC                   ]          0:00:00.1  (  11.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:07:49     74s] ---------------------------------------------------------------------------------------------
[07/15 18:07:49     74s]  DrvOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:07:49     74s] ---------------------------------------------------------------------------------------------
[07/15 18:07:49     74s] 
[07/15 18:07:49     74s] drv optimizer changes nothing and skips refinePlace
[07/15 18:07:49     74s] End: GigaOpt DRV Optimization
[07/15 18:07:49     74s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1683.5M, totSessionCpu=0:01:15 **
[07/15 18:07:49     74s] *info:
[07/15 18:07:49     74s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2182.69M).
[07/15 18:07:49     74s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2182.7M, EPOCH TIME: 1721081269.398764
[07/15 18:07:49     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:49     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:49     74s] 
[07/15 18:07:49     74s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:49     74s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2182.7M, EPOCH TIME: 1721081269.407860
[07/15 18:07:49     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:07:49     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:49     74s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=2182.7M)
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.191  |  5.883  | -0.191  |
|           TNS (ns):| -0.350  |  0.000  | -0.350  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2230.9M, EPOCH TIME: 1721081269.434846
[07/15 18:07:49     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:49     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:49     74s] 
[07/15 18:07:49     74s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:49     74s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2230.9M, EPOCH TIME: 1721081269.444034
[07/15 18:07:49     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:07:49     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:49     74s] Density: 65.308%
------------------------------------------------------------------

[07/15 18:07:49     74s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1683.6M, totSessionCpu=0:01:15 **
[07/15 18:07:49     74s]   DRV Snapshot: (REF)
[07/15 18:07:49     74s]          Tran DRV: 0 (0)
[07/15 18:07:49     74s]           Cap DRV: 0 (0)
[07/15 18:07:49     74s]        Fanout DRV: 0 (0)
[07/15 18:07:49     74s]            Glitch: 0 (0)
[07/15 18:07:49     74s] *** Timing NOT met, worst failing slack is -0.191
[07/15 18:07:49     74s] *** Check timing (0:00:00.0)
[07/15 18:07:49     74s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:07:49     74s] Deleting Lib Analyzer.
[07/15 18:07:49     74s] Begin: GigaOpt Optimization in WNS mode
[07/15 18:07:49     74s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[07/15 18:07:49     74s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:07:49     74s] End AAE Lib Interpolated Model. (MEM=2221.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:07:49     74s] *** WnsOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:14.9/0:08:38.4 (0.1), mem = 2221.0M
[07/15 18:07:49     74s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.24853.12
[07/15 18:07:49     74s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:07:49     74s] ### Creating PhyDesignMc. totSessionCpu=0:01:15 mem=2221.0M
[07/15 18:07:49     74s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:07:49     74s] OPERPROF: Starting DPlace-Init at level 1, MEM:2221.0M, EPOCH TIME: 1721081269.463352
[07/15 18:07:49     74s] Processing tracks to init pin-track alignment.
[07/15 18:07:49     74s] z: 2, totalTracks: 1
[07/15 18:07:49     74s] z: 4, totalTracks: 1
[07/15 18:07:49     74s] z: 6, totalTracks: 1
[07/15 18:07:49     74s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:07:49     74s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2221.0M, EPOCH TIME: 1721081269.464805
[07/15 18:07:49     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:49     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:49     74s] 
[07/15 18:07:49     74s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:49     74s] 
[07/15 18:07:49     74s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:07:49     74s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2221.0M, EPOCH TIME: 1721081269.473849
[07/15 18:07:49     74s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2221.0M, EPOCH TIME: 1721081269.473901
[07/15 18:07:49     74s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2221.0M, EPOCH TIME: 1721081269.474026
[07/15 18:07:49     74s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2221.0MB).
[07/15 18:07:49     74s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2221.0M, EPOCH TIME: 1721081269.474210
[07/15 18:07:49     74s] TotalInstCnt at PhyDesignMc Initialization: 1399
[07/15 18:07:49     74s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:15 mem=2221.0M
[07/15 18:07:49     74s] ### Creating RouteCongInterface, started
[07/15 18:07:49     74s] ### Creating RouteCongInterface, finished
[07/15 18:07:49     74s] 
[07/15 18:07:49     74s] Creating Lib Analyzer ...
[07/15 18:07:49     74s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:07:49     74s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:07:49     74s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:07:49     74s] 
[07/15 18:07:49     74s] {RT max_rc 0 3 3 0}
[07/15 18:07:50     75s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:16 mem=2221.0M
[07/15 18:07:50     75s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:16 mem=2221.0M
[07/15 18:07:50     75s] Creating Lib Analyzer, finished. 
[07/15 18:07:50     75s] *info: 13 clock nets excluded
[07/15 18:07:50     75s] *info: 25 no-driver nets excluded.
[07/15 18:07:50     75s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.24853.1
[07/15 18:07:50     75s] PathGroup :  reg2reg  TargetSlack : 0 
[07/15 18:07:50     75s] ** GigaOpt Optimizer WNS Slack -0.191 TNS Slack -0.350 Density 65.31
[07/15 18:07:50     75s] Optimizer WNS Pass 0
[07/15 18:07:50     75s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.191|-0.350|
|reg2reg   | 5.883| 0.000|
|HEPG      | 5.883| 0.000|
|All Paths |-0.191|-0.350|
+----------+------+------+

[07/15 18:07:50     75s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2259.2M, EPOCH TIME: 1721081270.292131
[07/15 18:07:50     75s] Found 0 hard placement blockage before merging.
[07/15 18:07:50     75s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2259.2M, EPOCH TIME: 1721081270.292205
[07/15 18:07:50     75s] Active Path Group: default 
[07/15 18:07:50     75s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:07:50     75s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
[07/15 18:07:50     75s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:07:50     75s] |  -0.191|   -0.191|  -0.350|   -0.350|   65.31%|   0:00:00.0| 2259.2M|slow_functional_mode|  default| up_switches[20]                 |
[07/15 18:07:50     75s] |   0.000|    0.000|   0.000|    0.000|   65.36%|   0:00:00.0| 2278.2M|slow_functional_mode|       NA| NA                              |
[07/15 18:07:50     75s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:07:50     75s] 
[07/15 18:07:50     75s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2278.2M) ***
[07/15 18:07:50     75s] 
[07/15 18:07:50     75s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2278.2M) ***
[07/15 18:07:50     75s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:07:50     75s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |5.883|0.000|
|HEPG      |5.883|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[07/15 18:07:50     75s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 65.36
[07/15 18:07:50     75s] Update Timing Windows (Threshold 0.091) ...
[07/15 18:07:50     75s] Re Calculate Delays on 0 Nets
[07/15 18:07:50     75s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |5.883|0.000|
|HEPG      |5.883|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[07/15 18:07:50     75s] 
[07/15 18:07:50     75s] *** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2278.2M) ***
[07/15 18:07:50     75s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.24853.1
[07/15 18:07:50     75s] Total-nets :: 1433, Stn-nets :: 0, ratio :: 0 %, Total-len 58841, Stn-len 0
[07/15 18:07:50     75s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2259.2M, EPOCH TIME: 1721081270.369948
[07/15 18:07:50     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1399).
[07/15 18:07:50     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:50     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:50     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:50     75s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2191.2M, EPOCH TIME: 1721081270.372642
[07/15 18:07:50     75s] TotalInstCnt at PhyDesignMc Destruction: 1399
[07/15 18:07:50     75s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.24853.12
[07/15 18:07:50     75s] *** WnsOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:15.8/0:08:39.3 (0.1), mem = 2191.2M
[07/15 18:07:50     75s] 
[07/15 18:07:50     75s] =============================================================================================
[07/15 18:07:50     75s]  Step TAT Report : WnsOpt #1 / optDesign #4                                     21.18-s099_1
[07/15 18:07:50     75s] =============================================================================================
[07/15 18:07:50     75s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:07:50     75s] ---------------------------------------------------------------------------------------------
[07/15 18:07:50     75s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:50     75s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  73.5 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:07:50     75s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:50     75s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:07:50     75s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:50     75s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:50     75s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:50     75s] [ TransformInit          ]      1   0:00:00.1  (  11.9 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:07:50     75s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:07:50     75s] [ OptimizationStep       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:07:50     75s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:07:50     75s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:50     75s] [ OptEval                ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:50     75s] [ OptCommit              ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:50     75s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.0
[07/15 18:07:50     75s] [ IncrDelayCalc          ]      6   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    2.1
[07/15 18:07:50     75s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:50     75s] [ SetupOptGetWorkingSet  ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:50     75s] [ SetupOptGetActiveNode  ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:50     75s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:50     75s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:50     75s] [ MISC                   ]          0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.0    1.0
[07/15 18:07:50     75s] ---------------------------------------------------------------------------------------------
[07/15 18:07:50     75s]  WnsOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:07:50     75s] ---------------------------------------------------------------------------------------------
[07/15 18:07:50     75s] 
[07/15 18:07:50     75s] **INFO: Skipping refine place as no non-legal commits were detected
[07/15 18:07:50     75s] End: GigaOpt Optimization in WNS mode
[07/15 18:07:50     75s] Skipping post route harden opt
[07/15 18:07:50     75s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:07:50     75s] Deleting Lib Analyzer.
[07/15 18:07:50     75s] GigaOpt: target slack met, skip TNS optimization
[07/15 18:07:50     75s]   Timing Snapshot: (REF)
[07/15 18:07:50     75s]      Weighted WNS: 0.000
[07/15 18:07:50     75s]       All  PG WNS: 0.000
[07/15 18:07:50     75s]       High PG WNS: 0.000
[07/15 18:07:50     75s]       All  PG TNS: 0.000
[07/15 18:07:50     75s]       High PG TNS: 0.000
[07/15 18:07:50     75s]       Low  PG TNS: 0.000
[07/15 18:07:50     75s]    Category Slack: { [L, 0.000] [H, 5.883] }
[07/15 18:07:50     75s] 
[07/15 18:07:50     75s] 
[07/15 18:07:50     75s] Creating Lib Analyzer ...
[07/15 18:07:50     75s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:07:50     75s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:07:50     75s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:07:50     75s] 
[07/15 18:07:50     75s] {RT max_rc 0 3 3 0}
[07/15 18:07:51     76s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:17 mem=2193.2M
[07/15 18:07:51     76s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:17 mem=2193.2M
[07/15 18:07:51     76s] Creating Lib Analyzer, finished. 
[07/15 18:07:51     76s] **INFO: flowCheckPoint #3 OptimizationPreEco
[07/15 18:07:51     76s] Running postRoute recovery in preEcoRoute mode
[07/15 18:07:51     76s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1696.3M, totSessionCpu=0:01:17 **
[07/15 18:07:51     76s]   DRV Snapshot: (TGT)
[07/15 18:07:51     76s]          Tran DRV: 0 (0)
[07/15 18:07:51     76s]           Cap DRV: 0 (0)
[07/15 18:07:51     76s]        Fanout DRV: 0 (0)
[07/15 18:07:51     76s]            Glitch: 0 (0)
[07/15 18:07:51     76s] Checking DRV degradation...
[07/15 18:07:51     76s] 
[07/15 18:07:51     76s] Recovery Manager:
[07/15 18:07:51     76s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/15 18:07:51     76s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/15 18:07:51     76s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/15 18:07:51     76s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[07/15 18:07:51     76s] 
[07/15 18:07:51     76s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[07/15 18:07:51     76s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2193.34M, totSessionCpu=0:01:17).
[07/15 18:07:51     76s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1696.4M, totSessionCpu=0:01:17 **
[07/15 18:07:51     76s] 
[07/15 18:07:51     76s]   DRV Snapshot: (REF)
[07/15 18:07:51     76s]          Tran DRV: 0 (0)
[07/15 18:07:51     76s]           Cap DRV: 0 (0)
[07/15 18:07:51     76s]        Fanout DRV: 0 (0)
[07/15 18:07:51     76s]            Glitch: 0 (0)
[07/15 18:07:51     76s] Skipping pre eco harden opt
[07/15 18:07:51     76s] Running refinePlace -preserveRouting true -hardFence false
[07/15 18:07:51     76s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2231.5M, EPOCH TIME: 1721081271.107570
[07/15 18:07:51     76s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2231.5M, EPOCH TIME: 1721081271.107629
[07/15 18:07:51     76s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2231.5M, EPOCH TIME: 1721081271.107705
[07/15 18:07:51     76s] Processing tracks to init pin-track alignment.
[07/15 18:07:51     76s] z: 2, totalTracks: 1
[07/15 18:07:51     76s] z: 4, totalTracks: 1
[07/15 18:07:51     76s] z: 6, totalTracks: 1
[07/15 18:07:51     76s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:07:51     76s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2231.5M, EPOCH TIME: 1721081271.108992
[07/15 18:07:51     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:51     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:51     76s] 
[07/15 18:07:51     76s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:51     76s] 
[07/15 18:07:51     76s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:07:51     76s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.009, MEM:2231.5M, EPOCH TIME: 1721081271.117985
[07/15 18:07:51     76s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2231.5M, EPOCH TIME: 1721081271.118037
[07/15 18:07:51     76s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2231.5M, EPOCH TIME: 1721081271.118153
[07/15 18:07:51     76s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2231.5MB).
[07/15 18:07:51     76s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.011, MEM:2231.5M, EPOCH TIME: 1721081271.118332
[07/15 18:07:51     76s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:2231.5M, EPOCH TIME: 1721081271.118377
[07/15 18:07:51     76s] TDRefine: refinePlace mode is spiral
[07/15 18:07:51     76s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.24853.9
[07/15 18:07:51     76s] OPERPROF:   Starting RefinePlace at level 2, MEM:2231.5M, EPOCH TIME: 1721081271.118448
[07/15 18:07:51     76s] *** Starting refinePlace (0:01:17 mem=2231.5M) ***
[07/15 18:07:51     76s] Total net bbox length = 4.754e+04 (2.659e+04 2.095e+04) (ext = 5.107e+03)
[07/15 18:07:51     76s] 
[07/15 18:07:51     76s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:51     76s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:07:51     76s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:07:51     76s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2231.5M, EPOCH TIME: 1721081271.119762
[07/15 18:07:51     76s] Starting refinePlace ...
[07/15 18:07:51     76s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:07:51     76s] One DDP V2 for no tweak run.
[07/15 18:07:51     76s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:07:51     76s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2231.5M, EPOCH TIME: 1721081271.121806
[07/15 18:07:51     76s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:07:51     76s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2231.5M, EPOCH TIME: 1721081271.121877
[07/15 18:07:51     76s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2231.5M, EPOCH TIME: 1721081271.121957
[07/15 18:07:51     76s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2231.5M, EPOCH TIME: 1721081271.122007
[07/15 18:07:51     76s] DDP markSite nrRow 45 nrJob 45
[07/15 18:07:51     76s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2231.5M, EPOCH TIME: 1721081271.122107
[07/15 18:07:51     76s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2231.5M, EPOCH TIME: 1721081271.122155
[07/15 18:07:51     76s]   Spread Effort: high, post-route mode, useDDP on.
[07/15 18:07:51     76s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2231.5MB) @(0:01:17 - 0:01:17).
[07/15 18:07:51     76s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:07:51     76s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 18:07:51     76s] 
[07/15 18:07:51     76s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:07:51     76s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fe52a368288.
[07/15 18:07:51     76s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:07:51     76s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/15 18:07:51     76s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:07:51     76s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:07:51     76s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2199.5MB) @(0:01:17 - 0:01:17).
[07/15 18:07:51     76s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:07:51     76s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2199.5MB
[07/15 18:07:51     76s] Statistics of distance of Instance movement in refine placement:
[07/15 18:07:51     76s]   maximum (X+Y) =         0.00 um
[07/15 18:07:51     76s]   mean    (X+Y) =         0.00 um
[07/15 18:07:51     76s] Summary Report:
[07/15 18:07:51     76s] Instances move: 0 (out of 1388 movable)
[07/15 18:07:51     76s] Instances flipped: 0
[07/15 18:07:51     76s] Mean displacement: 0.00 um
[07/15 18:07:51     76s] Max displacement: 0.00 um 
[07/15 18:07:51     76s] Total instances moved : 0
[07/15 18:07:51     76s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.023, MEM:2199.5M, EPOCH TIME: 1721081271.142425
[07/15 18:07:51     76s] Total net bbox length = 4.754e+04 (2.659e+04 2.095e+04) (ext = 5.107e+03)
[07/15 18:07:51     76s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2199.5MB
[07/15 18:07:51     76s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2199.5MB) @(0:01:17 - 0:01:17).
[07/15 18:07:51     76s] *** Finished refinePlace (0:01:17 mem=2199.5M) ***
[07/15 18:07:51     76s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.24853.9
[07/15 18:07:51     76s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.024, MEM:2199.5M, EPOCH TIME: 1721081271.142851
[07/15 18:07:51     76s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2199.5M, EPOCH TIME: 1721081271.142895
[07/15 18:07:51     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1399).
[07/15 18:07:51     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:51     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:51     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:51     76s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:2161.5M, EPOCH TIME: 1721081271.145263
[07/15 18:07:51     76s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.038, MEM:2161.5M, EPOCH TIME: 1721081271.145314
[07/15 18:07:51     76s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[07/15 18:07:51     76s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[07/15 18:07:51     76s] {MMLU 0 13 1433}
[07/15 18:07:51     76s] ### Creating LA Mngr. totSessionCpu=0:01:17 mem=2161.5M
[07/15 18:07:51     76s] ### Creating LA Mngr, finished. totSessionCpu=0:01:17 mem=2161.5M
[07/15 18:07:51     76s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2161.5M, EPOCH TIME: 1721081271.152163
[07/15 18:07:51     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:51     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:51     76s] 
[07/15 18:07:51     76s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:51     76s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2161.5M, EPOCH TIME: 1721081271.161213
[07/15 18:07:51     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:07:51     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:51     76s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  5.883  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2225.7M, EPOCH TIME: 1721081271.188969
[07/15 18:07:51     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:51     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:51     76s] 
[07/15 18:07:51     76s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:51     76s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:2225.7M, EPOCH TIME: 1721081271.198080
[07/15 18:07:51     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:07:51     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:51     76s] Density: 65.357%
------------------------------------------------------------------

[07/15 18:07:51     76s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1696.2M, totSessionCpu=0:01:17 **
[07/15 18:07:51     76s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[07/15 18:07:51     76s] -routeWithEco false                       # bool, default=false
[07/15 18:07:51     76s] -routeSelectedNetOnly false               # bool, default=false
[07/15 18:07:51     76s] -routeWithTimingDriven false              # bool, default=false, user setting
[07/15 18:07:51     76s] -routeWithSiDriven false                  # bool, default=false, user setting
[07/15 18:07:51     76s] Existing Dirty Nets : 0
[07/15 18:07:51     76s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[07/15 18:07:51     76s] Reset Dirty Nets : 0
[07/15 18:07:51     76s] *** EcoRoute #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:16.7/0:08:40.1 (0.1), mem = 2168.1M
[07/15 18:07:51     76s] 
[07/15 18:07:51     76s] globalDetailRoute
[07/15 18:07:51     76s] 
[07/15 18:07:51     76s] #Start globalDetailRoute on Mon Jul 15 18:07:51 2024
[07/15 18:07:51     76s] #
[07/15 18:07:51     76s] ### Time Record (globalDetailRoute) is installed.
[07/15 18:07:51     76s] ### Time Record (Pre Callback) is installed.
[07/15 18:07:51     76s] Closing parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d': 5706 access done (mem: 2168.121M)
[07/15 18:07:51     76s] ### Time Record (Pre Callback) is uninstalled.
[07/15 18:07:51     76s] ### Time Record (DB Import) is installed.
[07/15 18:07:51     76s] ### Time Record (Timing Data Generation) is installed.
[07/15 18:07:51     76s] ### Time Record (Timing Data Generation) is uninstalled.
[07/15 18:07:51     76s] ### Net info: total nets: 1460
[07/15 18:07:51     76s] ### Net info: dirty nets: 0
[07/15 18:07:51     76s] ### Net info: marked as disconnected nets: 0
[07/15 18:07:51     76s] #num needed restored net=0
[07/15 18:07:51     76s] #need_extraction net=0 (total=1460)
[07/15 18:07:51     76s] ### Net info: fully routed nets: 1433
[07/15 18:07:51     76s] ### Net info: trivial (< 2 pins) nets: 27
[07/15 18:07:51     76s] ### Net info: unrouted nets: 0
[07/15 18:07:51     76s] ### Net info: re-extraction nets: 0
[07/15 18:07:51     76s] ### Net info: ignored nets: 0
[07/15 18:07:51     76s] ### Net info: skip routing nets: 0
[07/15 18:07:51     76s] ### import design signature (61): route=682715516 fixed_route=1237471455 flt_obj=0 vio=1650387895 swire=282492057 shield_wire=1 net_attr=1762082220 dirty_area=0 del_dirty_area=0 cell=617033167 placement=1461314721 pin_access=1942026625 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 18:07:51     76s] ### Time Record (DB Import) is uninstalled.
[07/15 18:07:51     76s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/15 18:07:51     76s] #RTESIG:78da95d4c96ec3201006e09efb142392832b25298317e05ab5d7b64a976b446b125972a0
[07/15 18:07:51     76s] #       62a994b72f4a4ea99c6073848fdfcc803c9b7f3ead81305ca1587a2ae506e179cd4aca29
[07/15 18:07:51     76s] #       5fa2aceb7b869bb4f4f1406e67f397d7772e60ab7aafa1f8b2b65f407b306adf7d43abb7
[07/15 18:07:51     76s] #       2af601bc0ea133bbbb932e299dc23995409040e1834bb30b885ebbff066b20bf9d0bd17a
[07/15 18:07:51     76s] #       fb788a79d321fe64b655151015834d2c6867943b0c3a99dc841323c5f2dc0f6422960282
[07/15 18:07:51     76s] #       8b6333b12ea7713e85d7bc01892b7a1c506c7babc2f0b11b3aa2b606e50824681e718980
[07/15 18:07:51     76s] #       507426e89d76c346480ac407655ae5da7495dac4fd2589408c353aa3aab3de0d19c945ce
[07/15 18:07:51     76s] #       30ca306b90b211a6ca9baa0172ece6f527cf5030a8ae3794a12cb31f4cd5656f2fa16a44
[07/15 18:07:51     76s] #       503d22a84c3f818b95ddfc018bbb74f9
[07/15 18:07:51     76s] #
[07/15 18:07:51     76s] #Skip comparing routing design signature in db-snapshot flow
[07/15 18:07:51     76s] ### Time Record (Data Preparation) is installed.
[07/15 18:07:51     76s] #RTESIG:78da95d43d6fc3201006e0cefd152792c1959294c31fc05ab56b5ba51f6b446b125972a0
[07/15 18:07:51     76s] #       025c29ffbe28995239017bb41fbfdc1d88d9fcf3690d84e10ac5d253293708cf6b56524e
[07/15 18:07:51     76s] #       f912655ddf33dcc44f1f0fe476367f797de702b6aaf71a8a2f6bfb05b407a3f6dd37b47a
[07/15 18:07:51     76s] #       ab863e80d72174667777d225a55338a7120812287c70f1ed0206afdd7f833590dfce85c1
[07/15 18:07:51     76s] #       7afb788a79d361f849fc565540d4106c64413ba3dc61d4c9e826548c14cb733f9289580a
[07/15 18:07:51     76s] #       086ec8cdc4ba9cc6f9145ef30624aee8f18162db5b15c6cb6e68466f0dca0c24681a7189
[07/15 18:07:51     76s] #       80507426e89d76e346480ac407655ae5dab895da0cfb4b1281186b74425567b31b33b28c
[07/15 18:07:51     76s] #       27ee58fdf52386928b5418a30c930629cb3055da544d56e10c0583eafae4591c4372c1d8
[07/15 18:07:51     76s] #       5d729b23aa3282ea8ca032de16173bbbf9035f9181af
[07/15 18:07:51     76s] #
[07/15 18:07:51     76s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:07:51     76s] ### Time Record (Global Routing) is installed.
[07/15 18:07:51     76s] ### Time Record (Global Routing) is uninstalled.
[07/15 18:07:51     76s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[07/15 18:07:51     76s] #Total number of routable nets = 1433.
[07/15 18:07:51     76s] #Total number of nets in the design = 1460.
[07/15 18:07:51     76s] #4 routable nets do not have any wires.
[07/15 18:07:51     76s] #1429 routable nets have routed wires.
[07/15 18:07:51     76s] #4 nets will be global routed.
[07/15 18:07:51     76s] #13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 18:07:51     76s] ### Time Record (Data Preparation) is installed.
[07/15 18:07:51     76s] #Start routing data preparation on Mon Jul 15 18:07:51 2024
[07/15 18:07:51     76s] #
[07/15 18:07:51     76s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:51     76s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:51     76s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:51     76s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:51     76s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:51     76s] #Build and mark too close pins for the same net.
[07/15 18:07:51     76s] ### Time Record (Cell Pin Access) is installed.
[07/15 18:07:51     76s] #Initial pin access analysis.
[07/15 18:07:51     76s] #Detail pin access analysis.
[07/15 18:07:51     76s] ### Time Record (Cell Pin Access) is uninstalled.
[07/15 18:07:51     76s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[07/15 18:07:51     76s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:07:51     76s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:07:51     76s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:07:51     76s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[07/15 18:07:51     76s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[07/15 18:07:51     76s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[07/15 18:07:51     76s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
[07/15 18:07:51     76s] #pin_access_rlayer=2(MET2)
[07/15 18:07:51     76s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/15 18:07:51     76s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/15 18:07:51     76s] #Processed 6/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(3 insts marked dirty, reset pre-exisiting dirty flag on 3 insts, 0 nets marked need extraction)
[07/15 18:07:51     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1696.05 (MB), peak = 1730.12 (MB)
[07/15 18:07:51     76s] #Regenerating Ggrids automatically.
[07/15 18:07:51     76s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
[07/15 18:07:51     76s] #Using automatically generated G-grids.
[07/15 18:07:52     78s] #Done routing data preparation.
[07/15 18:07:52     78s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1698.07 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:52     78s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:52     78s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:52     78s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:52     78s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:52     78s] #Found 0 nets for post-route si or timing fixing.
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Finished routing data preparation on Mon Jul 15 18:07:52 2024
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Cpu time = 00:00:01
[07/15 18:07:52     78s] #Elapsed time = 00:00:01
[07/15 18:07:52     78s] #Increased memory = 5.98 (MB)
[07/15 18:07:52     78s] #Total memory = 1698.07 (MB)
[07/15 18:07:52     78s] #Peak memory = 1730.12 (MB)
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:07:52     78s] ### Time Record (Global Routing) is installed.
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Start global routing on Mon Jul 15 18:07:52 2024
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Start global routing initialization on Mon Jul 15 18:07:52 2024
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Number of eco nets is 4
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Start global routing data preparation on Mon Jul 15 18:07:52 2024
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] ### build_merged_routing_blockage_rect_list starts on Mon Jul 15 18:07:52 2024 with memory = 1698.07 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] #Start routing resource analysis on Mon Jul 15 18:07:52 2024
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] ### init_is_bin_blocked starts on Mon Jul 15 18:07:52 2024 with memory = 1698.07 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Jul 15 18:07:52 2024 with memory = 1698.18 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### adjust_flow_cap starts on Mon Jul 15 18:07:52 2024 with memory = 1698.18 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### adjust_flow_per_partial_route_obs starts on Mon Jul 15 18:07:52 2024 with memory = 1698.18 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### set_via_blocked starts on Mon Jul 15 18:07:52 2024 with memory = 1698.18 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### copy_flow starts on Mon Jul 15 18:07:52 2024 with memory = 1698.18 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] #Routing resource analysis is done on Mon Jul 15 18:07:52 2024
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] ### report_flow_cap starts on Mon Jul 15 18:07:52 2024 with memory = 1698.18 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] #  Resource Analysis:
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #               Routing  #Avail      #Track     #Total     %Gcell
[07/15 18:07:52     78s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[07/15 18:07:52     78s] #  --------------------------------------------------------------
[07/15 18:07:52     78s] #  MET1           H          70         362        1537    53.22%
[07/15 18:07:52     78s] #  MET2           V         430         365        1537     7.29%
[07/15 18:07:52     78s] #  MET3           H         334          98        1537     0.00%
[07/15 18:07:52     78s] #  MET4           V         776          19        1537     0.00%
[07/15 18:07:52     78s] #  --------------------------------------------------------------
[07/15 18:07:52     78s] #  Total                   1611      38.62%        6148    15.13%
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### analyze_m2_tracks starts on Mon Jul 15 18:07:52 2024 with memory = 1698.18 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### report_initial_resource starts on Mon Jul 15 18:07:52 2024 with memory = 1698.18 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### mark_pg_pins_accessibility starts on Mon Jul 15 18:07:52 2024 with memory = 1698.18 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### set_net_region starts on Mon Jul 15 18:07:52 2024 with memory = 1698.18 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Global routing data preparation is done on Mon Jul 15 18:07:52 2024
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1698.18 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] ### prepare_level starts on Mon Jul 15 18:07:52 2024 with memory = 1698.18 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### init level 1 starts on Mon Jul 15 18:07:52 2024 with memory = 1698.18 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### Level 1 hgrid = 53 X 29
[07/15 18:07:52     78s] ### prepare_level_flow starts on Mon Jul 15 18:07:52 2024 with memory = 1698.18 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Global routing initialization is done on Mon Jul 15 18:07:52 2024
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1698.18 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #start global routing iteration 1...
[07/15 18:07:52     78s] ### init_flow_edge starts on Mon Jul 15 18:07:52 2024 with memory = 1698.18 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### routing at level 1 (topmost level) iter 0
[07/15 18:07:52     78s] ### measure_qor starts on Mon Jul 15 18:07:52 2024 with memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### measure_congestion starts on Mon Jul 15 18:07:52 2024 with memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] ### route_end starts on Mon Jul 15 18:07:52 2024 with memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[07/15 18:07:52     78s] #Total number of routable nets = 1433.
[07/15 18:07:52     78s] #Total number of nets in the design = 1460.
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #1433 routable nets have routed wires.
[07/15 18:07:52     78s] #13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Routed nets constraints summary:
[07/15 18:07:52     78s] #-----------------------------
[07/15 18:07:52     78s] #        Rules   Unconstrained  
[07/15 18:07:52     78s] #-----------------------------
[07/15 18:07:52     78s] #      Default               4  
[07/15 18:07:52     78s] #-----------------------------
[07/15 18:07:52     78s] #        Total               4  
[07/15 18:07:52     78s] #-----------------------------
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Routing constraints summary of the whole design:
[07/15 18:07:52     78s] #---------------------------------------------------------
[07/15 18:07:52     78s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[07/15 18:07:52     78s] #---------------------------------------------------------
[07/15 18:07:52     78s] #      Default           13             13            1420  
[07/15 18:07:52     78s] #---------------------------------------------------------
[07/15 18:07:52     78s] #        Total           13             13            1420  
[07/15 18:07:52     78s] #---------------------------------------------------------
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] ### adjust_flow_per_partial_route_obs starts on Mon Jul 15 18:07:52 2024 with memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### cal_base_flow starts on Mon Jul 15 18:07:52 2024 with memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### init_flow_edge starts on Mon Jul 15 18:07:52 2024 with memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### cal_flow starts on Mon Jul 15 18:07:52 2024 with memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### report_overcon starts on Mon Jul 15 18:07:52 2024 with memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #  Congestion Analysis: (blocked Gcells are excluded)
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #                 OverCon          
[07/15 18:07:52     78s] #                  #Gcell    %Gcell
[07/15 18:07:52     78s] #     Layer           (1)   OverCon  Flow/Cap
[07/15 18:07:52     78s] #  ----------------------------------------------
[07/15 18:07:52     78s] #  MET1          0(0.00%)   (0.00%)     0.75  
[07/15 18:07:52     78s] #  MET2          0(0.00%)   (0.00%)     0.37  
[07/15 18:07:52     78s] #  MET3          0(0.00%)   (0.00%)     0.23  
[07/15 18:07:52     78s] #  MET4          0(0.00%)   (0.00%)     0.02  
[07/15 18:07:52     78s] #  ----------------------------------------------
[07/15 18:07:52     78s] #     Total      0(0.00%)   (0.00%)
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[07/15 18:07:52     78s] #  Overflow after GR: 0.00% H + 0.00% V
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### cal_base_flow starts on Mon Jul 15 18:07:52 2024 with memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### init_flow_edge starts on Mon Jul 15 18:07:52 2024 with memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### cal_flow starts on Mon Jul 15 18:07:52 2024 with memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### generate_cong_map_content starts on Mon Jul 15 18:07:52 2024 with memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### update starts on Mon Jul 15 18:07:52 2024 with memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] #Complete Global Routing.
[07/15 18:07:52     78s] #Total wire length = 58883 um.
[07/15 18:07:52     78s] #Total half perimeter of net bounding box = 50541 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET1 = 3999 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET2 = 25472 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET3 = 26218 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET4 = 3194 um.
[07/15 18:07:52     78s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:07:52     78s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:07:52     78s] #Total number of vias = 8109
[07/15 18:07:52     78s] #Up-Via Summary (total 8109):
[07/15 18:07:52     78s] #           
[07/15 18:07:52     78s] #-----------------------
[07/15 18:07:52     78s] # MET1             4940
[07/15 18:07:52     78s] # MET2             2920
[07/15 18:07:52     78s] # MET3              249
[07/15 18:07:52     78s] #-----------------------
[07/15 18:07:52     78s] #                  8109 
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### report_overcon starts on Mon Jul 15 18:07:52 2024 with memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### report_overcon starts on Mon Jul 15 18:07:52 2024 with memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] #Max overcon = 0 track.
[07/15 18:07:52     78s] #Total overcon = 0.00%.
[07/15 18:07:52     78s] #Worst layer Gcell overcon rate = 0.00%.
[07/15 18:07:52     78s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### global_route design signature (64): route=1095263647 net_attr=905088042
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Global routing statistics:
[07/15 18:07:52     78s] #Cpu time = 00:00:00
[07/15 18:07:52     78s] #Elapsed time = 00:00:00
[07/15 18:07:52     78s] #Increased memory = 1.08 (MB)
[07/15 18:07:52     78s] #Total memory = 1699.15 (MB)
[07/15 18:07:52     78s] #Peak memory = 1730.12 (MB)
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Finished global routing on Mon Jul 15 18:07:52 2024
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] ### Time Record (Global Routing) is uninstalled.
[07/15 18:07:52     78s] ### Time Record (Data Preparation) is installed.
[07/15 18:07:52     78s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:07:52     78s] ### track-assign external-init starts on Mon Jul 15 18:07:52 2024 with memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### Time Record (Track Assignment) is installed.
[07/15 18:07:52     78s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:52     78s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:52     78s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:52     78s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:52     78s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:52     78s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:52     78s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:52     78s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:52     78s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:52     78s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:52     78s] ### Time Record (Track Assignment) is uninstalled.
[07/15 18:07:52     78s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### track-assign engine-init starts on Mon Jul 15 18:07:52 2024 with memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] ### Time Record (Track Assignment) is installed.
[07/15 18:07:52     78s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:52     78s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:52     78s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:52     78s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:52     78s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:52     78s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### track-assign core-engine starts on Mon Jul 15 18:07:52 2024 with memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] #Start Track Assignment.
[07/15 18:07:52     78s] #Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
[07/15 18:07:52     78s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 2 hboxes.
[07/15 18:07:52     78s] #Complete Track Assignment.
[07/15 18:07:52     78s] #Total wire length = 58889 um.
[07/15 18:07:52     78s] #Total half perimeter of net bounding box = 50541 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET1 = 4003 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET2 = 25474 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET3 = 26218 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET4 = 3194 um.
[07/15 18:07:52     78s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:07:52     78s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:07:52     78s] #Total number of vias = 8109
[07/15 18:07:52     78s] #Up-Via Summary (total 8109):
[07/15 18:07:52     78s] #           
[07/15 18:07:52     78s] #-----------------------
[07/15 18:07:52     78s] # MET1             4940
[07/15 18:07:52     78s] # MET2             2920
[07/15 18:07:52     78s] # MET3              249
[07/15 18:07:52     78s] #-----------------------
[07/15 18:07:52     78s] #                  8109 
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] ### track_assign design signature (67): route=1807279769
[07/15 18:07:52     78s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] ### Time Record (Track Assignment) is uninstalled.
[07/15 18:07:52     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.15 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #number of short segments in preferred routing layers
[07/15 18:07:52     78s] #	
[07/15 18:07:52     78s] #	
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/15 18:07:52     78s] #Cpu time = 00:00:01
[07/15 18:07:52     78s] #Elapsed time = 00:00:01
[07/15 18:07:52     78s] #Increased memory = 7.10 (MB)
[07/15 18:07:52     78s] #Total memory = 1699.19 (MB)
[07/15 18:07:52     78s] #Peak memory = 1730.12 (MB)
[07/15 18:07:52     78s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:52     78s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:52     78s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:52     78s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:52     78s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:52     78s] ### Time Record (Detail Routing) is installed.
[07/15 18:07:52     78s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:52     78s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:52     78s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:52     78s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:52     78s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:52     78s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:52     78s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:52     78s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:52     78s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:52     78s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:52     78s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:52     78s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:52     78s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:52     78s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:52     78s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:52     78s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Start Detail Routing..
[07/15 18:07:52     78s] #start initial detail routing ...
[07/15 18:07:52     78s] ### Design has 0 dirty nets, 8 dirty-areas)
[07/15 18:07:52     78s] # ECO: 0.00% of the total area was rechecked for DRC, and 2.22% required routing.
[07/15 18:07:52     78s] #   number of violations = 0
[07/15 18:07:52     78s] #3 out of 1399 instances (0.2%) need to be verified(marked ipoed), dirty area = 0.1%.
[07/15 18:07:52     78s] #0.0% of the total area is being checked for drcs
[07/15 18:07:52     78s] #0.0% of the total area was checked
[07/15 18:07:52     78s] ### Gcell dirty-map stats: routing = 3.19%, dirty-area = 0.52%
[07/15 18:07:52     78s] #   number of violations = 0
[07/15 18:07:52     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1700.09 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] #Complete Detail Routing.
[07/15 18:07:52     78s] #Total wire length = 58865 um.
[07/15 18:07:52     78s] #Total half perimeter of net bounding box = 50541 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET1 = 3973 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET2 = 25462 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET3 = 26236 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET4 = 3194 um.
[07/15 18:07:52     78s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:07:52     78s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:07:52     78s] #Total number of vias = 8109
[07/15 18:07:52     78s] #Up-Via Summary (total 8109):
[07/15 18:07:52     78s] #           
[07/15 18:07:52     78s] #-----------------------
[07/15 18:07:52     78s] # MET1             4938
[07/15 18:07:52     78s] # MET2             2922
[07/15 18:07:52     78s] # MET3              249
[07/15 18:07:52     78s] #-----------------------
[07/15 18:07:52     78s] #                  8109 
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Total number of DRC violations = 0
[07/15 18:07:52     78s] ### Time Record (Detail Routing) is uninstalled.
[07/15 18:07:52     78s] #Cpu time = 00:00:00
[07/15 18:07:52     78s] #Elapsed time = 00:00:00
[07/15 18:07:52     78s] #Increased memory = 0.91 (MB)
[07/15 18:07:52     78s] #Total memory = 1700.09 (MB)
[07/15 18:07:52     78s] #Peak memory = 1730.12 (MB)
[07/15 18:07:52     78s] ### Time Record (Antenna Fixing) is installed.
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #start routing for process antenna violation fix ...
[07/15 18:07:52     78s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:52     78s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:52     78s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:52     78s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:52     78s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:52     78s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:52     78s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:52     78s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:52     78s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:52     78s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:52     78s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:07:52     78s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/15 18:07:52     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.99 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Total wire length = 58865 um.
[07/15 18:07:52     78s] #Total half perimeter of net bounding box = 50541 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET1 = 3973 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET2 = 25462 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET3 = 26236 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET4 = 3194 um.
[07/15 18:07:52     78s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:07:52     78s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:07:52     78s] #Total number of vias = 8109
[07/15 18:07:52     78s] #Up-Via Summary (total 8109):
[07/15 18:07:52     78s] #           
[07/15 18:07:52     78s] #-----------------------
[07/15 18:07:52     78s] # MET1             4938
[07/15 18:07:52     78s] # MET2             2922
[07/15 18:07:52     78s] # MET3              249
[07/15 18:07:52     78s] #-----------------------
[07/15 18:07:52     78s] #                  8109 
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Total number of DRC violations = 0
[07/15 18:07:52     78s] #Total number of process antenna violations = 1
[07/15 18:07:52     78s] #Total number of net violated process antenna rule = 1
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] # start diode insertion for process antenna violation fix ...
[07/15 18:07:52     78s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/15 18:07:52     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.99 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Total wire length = 58865 um.
[07/15 18:07:52     78s] #Total half perimeter of net bounding box = 50541 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET1 = 3973 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET2 = 25462 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET3 = 26236 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET4 = 3194 um.
[07/15 18:07:52     78s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:07:52     78s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:07:52     78s] #Total number of vias = 8109
[07/15 18:07:52     78s] #Up-Via Summary (total 8109):
[07/15 18:07:52     78s] #           
[07/15 18:07:52     78s] #-----------------------
[07/15 18:07:52     78s] # MET1             4938
[07/15 18:07:52     78s] # MET2             2922
[07/15 18:07:52     78s] # MET3              249
[07/15 18:07:52     78s] #-----------------------
[07/15 18:07:52     78s] #                  8109 
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Total number of DRC violations = 0
[07/15 18:07:52     78s] #Total number of process antenna violations = 1
[07/15 18:07:52     78s] #Total number of net violated process antenna rule = 1
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Total wire length = 58865 um.
[07/15 18:07:52     78s] #Total half perimeter of net bounding box = 50541 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET1 = 3973 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET2 = 25462 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET3 = 26236 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET4 = 3194 um.
[07/15 18:07:52     78s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:07:52     78s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:07:52     78s] #Total number of vias = 8109
[07/15 18:07:52     78s] #Up-Via Summary (total 8109):
[07/15 18:07:52     78s] #           
[07/15 18:07:52     78s] #-----------------------
[07/15 18:07:52     78s] # MET1             4938
[07/15 18:07:52     78s] # MET2             2922
[07/15 18:07:52     78s] # MET3              249
[07/15 18:07:52     78s] #-----------------------
[07/15 18:07:52     78s] #                  8109 
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Total number of DRC violations = 0
[07/15 18:07:52     78s] #Total number of process antenna violations = 1
[07/15 18:07:52     78s] #Total number of net violated process antenna rule = 1
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] ### Gcell dirty-map stats: routing = 3.19%, dirty-area = 0.52%
[07/15 18:07:52     78s] ### Time Record (Antenna Fixing) is uninstalled.
[07/15 18:07:52     78s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:52     78s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:52     78s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:52     78s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:52     78s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:52     78s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:52     78s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:52     78s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:52     78s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:52     78s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:52     78s] ### Time Record (Post Route Wire Spreading) is installed.
[07/15 18:07:52     78s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Start Post Route wire spreading..
[07/15 18:07:52     78s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:52     78s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:52     78s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:52     78s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:52     78s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:52     78s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:52     78s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:52     78s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:52     78s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:52     78s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Start data preparation for wire spreading...
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Data preparation is done on Mon Jul 15 18:07:52 2024
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] ### track-assign engine-init starts on Mon Jul 15 18:07:52 2024 with memory = 1700.41 (MB), peak = 1730.12 (MB)
[07/15 18:07:52     78s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:07:52     78s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:07:52     78s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:07:52     78s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:07:52     78s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:07:52     78s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Start Post Route Wire Spread.
[07/15 18:07:52     78s] #Done with 51 horizontal wires in 2 hboxes and 49 vertical wires in 3 hboxes.
[07/15 18:07:52     78s] #Complete Post Route Wire Spread.
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #Total wire length = 58929 um.
[07/15 18:07:52     78s] #Total half perimeter of net bounding box = 50541 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET1 = 3974 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET2 = 25494 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET3 = 26267 um.
[07/15 18:07:52     78s] #Total wire length on LAYER MET4 = 3194 um.
[07/15 18:07:52     78s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:07:52     78s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:07:52     78s] #Total number of vias = 8109
[07/15 18:07:52     78s] #Up-Via Summary (total 8109):
[07/15 18:07:52     78s] #           
[07/15 18:07:52     78s] #-----------------------
[07/15 18:07:52     78s] # MET1             4938
[07/15 18:07:52     78s] # MET2             2922
[07/15 18:07:52     78s] # MET3              249
[07/15 18:07:52     78s] #-----------------------
[07/15 18:07:52     78s] #                  8109 
[07/15 18:07:52     78s] #
[07/15 18:07:52     78s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/15 18:07:53     78s] #   number of violations = 0
[07/15 18:07:53     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1700.01 (MB), peak = 1730.12 (MB)
[07/15 18:07:53     78s] #CELL_VIEW aska_dig,init has 0 DRC violations
[07/15 18:07:53     78s] #Total number of DRC violations = 0
[07/15 18:07:53     78s] #Total number of process antenna violations = 1
[07/15 18:07:53     78s] #Total number of net violated process antenna rule = 1
[07/15 18:07:53     78s] #Post Route wire spread is done.
[07/15 18:07:53     78s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[07/15 18:07:53     78s] #Total wire length = 58929 um.
[07/15 18:07:53     78s] #Total half perimeter of net bounding box = 50541 um.
[07/15 18:07:53     78s] #Total wire length on LAYER MET1 = 3974 um.
[07/15 18:07:53     78s] #Total wire length on LAYER MET2 = 25494 um.
[07/15 18:07:53     78s] #Total wire length on LAYER MET3 = 26267 um.
[07/15 18:07:53     78s] #Total wire length on LAYER MET4 = 3194 um.
[07/15 18:07:53     78s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:07:53     78s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:07:53     78s] #Total number of vias = 8109
[07/15 18:07:53     78s] #Up-Via Summary (total 8109):
[07/15 18:07:53     78s] #           
[07/15 18:07:53     78s] #-----------------------
[07/15 18:07:53     78s] # MET1             4938
[07/15 18:07:53     78s] # MET2             2922
[07/15 18:07:53     78s] # MET3              249
[07/15 18:07:53     78s] #-----------------------
[07/15 18:07:53     78s] #                  8109 
[07/15 18:07:53     78s] #
[07/15 18:07:53     78s] #detailRoute Statistics:
[07/15 18:07:53     78s] #Cpu time = 00:00:00
[07/15 18:07:53     78s] #Elapsed time = 00:00:00
[07/15 18:07:53     78s] #Increased memory = 0.82 (MB)
[07/15 18:07:53     78s] #Total memory = 1700.01 (MB)
[07/15 18:07:53     78s] #Peak memory = 1730.12 (MB)
[07/15 18:07:53     78s] #Skip updating routing design signature in db-snapshot flow
[07/15 18:07:53     78s] ### global_detail_route design signature (80): route=1579310367 flt_obj=0 vio=255158944 shield_wire=1
[07/15 18:07:53     78s] ### Time Record (DB Export) is installed.
[07/15 18:07:53     78s] ### export design design signature (81): route=1579310367 fixed_route=1237471455 flt_obj=0 vio=255158944 swire=282492057 shield_wire=1 net_attr=532820991 dirty_area=0 del_dirty_area=0 cell=617033167 placement=1461314721 pin_access=1664853233 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 18:07:53     78s] ### Time Record (DB Export) is uninstalled.
[07/15 18:07:53     78s] ### Time Record (Post Callback) is installed.
[07/15 18:07:53     78s] ### Time Record (Post Callback) is uninstalled.
[07/15 18:07:53     78s] #
[07/15 18:07:53     78s] #globalDetailRoute statistics:
[07/15 18:07:53     78s] #Cpu time = 00:00:02
[07/15 18:07:53     78s] #Elapsed time = 00:00:02
[07/15 18:07:53     78s] #Increased memory = -48.63 (MB)
[07/15 18:07:53     78s] #Total memory = 1647.56 (MB)
[07/15 18:07:53     78s] #Peak memory = 1730.12 (MB)
[07/15 18:07:53     78s] #Number of warnings = 5
[07/15 18:07:53     78s] #Total number of warnings = 18
[07/15 18:07:53     78s] #Number of fails = 0
[07/15 18:07:53     78s] #Total number of fails = 0
[07/15 18:07:53     78s] #Complete globalDetailRoute on Mon Jul 15 18:07:53 2024
[07/15 18:07:53     78s] #
[07/15 18:07:53     78s] ### Time Record (globalDetailRoute) is uninstalled.
[07/15 18:07:53     78s] ### 
[07/15 18:07:53     78s] ###   Scalability Statistics
[07/15 18:07:53     78s] ### 
[07/15 18:07:53     78s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:07:53     78s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[07/15 18:07:53     78s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:07:53     78s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/15 18:07:53     78s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/15 18:07:53     78s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/15 18:07:53     78s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/15 18:07:53     78s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/15 18:07:53     78s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[07/15 18:07:53     78s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[07/15 18:07:53     78s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[07/15 18:07:53     78s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[07/15 18:07:53     78s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[07/15 18:07:53     78s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[07/15 18:07:53     78s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[07/15 18:07:53     78s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[07/15 18:07:53     78s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:07:53     78s] ### 
[07/15 18:07:53     78s] *** EcoRoute #1 [finish] (optDesign #4) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:01:18.5/0:08:42.0 (0.2), mem = 2136.4M
[07/15 18:07:53     78s] 
[07/15 18:07:53     78s] =============================================================================================
[07/15 18:07:53     78s]  Step TAT Report : EcoRoute #1 / optDesign #4                                   21.18-s099_1
[07/15 18:07:53     78s] =============================================================================================
[07/15 18:07:53     78s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:07:53     78s] ---------------------------------------------------------------------------------------------
[07/15 18:07:53     78s] [ GlobalRoute            ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:07:53     78s] [ DetailRoute            ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:07:53     78s] [ MISC                   ]          0:00:01.8  (  94.4 % )     0:00:01.8 /  0:00:01.8    1.0
[07/15 18:07:53     78s] ---------------------------------------------------------------------------------------------
[07/15 18:07:53     78s]  EcoRoute #1 TOTAL                  0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[07/15 18:07:53     78s] ---------------------------------------------------------------------------------------------
[07/15 18:07:53     78s] 
[07/15 18:07:53     78s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1647.6M, totSessionCpu=0:01:19 **
[07/15 18:07:53     78s] New Signature Flow (restoreNanoRouteOptions) ....
[07/15 18:07:53     78s] OPTC: user 20.0
[07/15 18:07:53     78s] **INFO: flowCheckPoint #5 PostEcoSummary
[07/15 18:07:53     78s] Extraction called for design 'aska_dig' of instances=1399 and nets=1460 using extraction engine 'postRoute' at effort level 'low' .
[07/15 18:07:53     78s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 18:07:53     78s] RC Extraction called in multi-corner(2) mode.
[07/15 18:07:53     78s] Process corner(s) are loaded.
[07/15 18:07:53     78s]  Corner: max_rc
[07/15 18:07:53     78s]  Corner: min_rc
[07/15 18:07:53     78s] extractDetailRC Option : -outfile /tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d -maxResLength 200  -extended
[07/15 18:07:53     78s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 18:07:53     78s]       RC Corner Indexes            0       1   
[07/15 18:07:53     78s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:07:53     78s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 18:07:53     78s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:07:53     78s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:07:53     78s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:07:53     78s] Shrink Factor                : 1.00000
[07/15 18:07:53     78s] 
[07/15 18:07:53     78s] Trim Metal Layers:
[07/15 18:07:53     78s] LayerId::1 widthSet size::4
[07/15 18:07:53     78s] LayerId::2 widthSet size::4
[07/15 18:07:53     78s] LayerId::3 widthSet size::4
[07/15 18:07:53     78s] LayerId::4 widthSet size::4
[07/15 18:07:53     78s] LayerId::5 widthSet size::4
[07/15 18:07:53     78s] LayerId::6 widthSet size::2
[07/15 18:07:53     78s] eee: pegSigSF::1.070000
[07/15 18:07:53     78s] Initializing multi-corner capacitance tables ... 
[07/15 18:07:53     78s] Initializing multi-corner resistance tables ...
[07/15 18:07:53     78s] eee: l::1 avDens::0.127256 usedTrk::610.827856 availTrk::4800.000000 sigTrk::610.827856
[07/15 18:07:53     78s] eee: l::2 avDens::0.140114 usedTrk::627.712430 availTrk::4480.000000 sigTrk::627.712430
[07/15 18:07:53     78s] eee: l::3 avDens::0.156172 usedTrk::587.206246 availTrk::3760.000000 sigTrk::587.206246
[07/15 18:07:53     78s] eee: l::4 avDens::0.020591 usedTrk::72.481250 availTrk::3520.000000 sigTrk::72.481250
[07/15 18:07:53     78s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:07:53     78s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:07:53     78s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036043 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:07:53     78s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2136.4M)
[07/15 18:07:53     78s] Creating parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d' for storing RC.
[07/15 18:07:53     78s] Extracted 10.0115% (CPU Time= 0:00:00.0  MEM= 2188.4M)
[07/15 18:07:53     78s] Extracted 20.0086% (CPU Time= 0:00:00.0  MEM= 2188.4M)
[07/15 18:07:53     78s] Extracted 30.013% (CPU Time= 0:00:00.0  MEM= 2188.4M)
[07/15 18:07:53     78s] Extracted 40.0101% (CPU Time= 0:00:00.1  MEM= 2188.4M)
[07/15 18:07:53     78s] Extracted 50.0144% (CPU Time= 0:00:00.1  MEM= 2188.4M)
[07/15 18:07:53     78s] Extracted 60.0115% (CPU Time= 0:00:00.1  MEM= 2188.4M)
[07/15 18:07:53     78s] Extracted 70.0086% (CPU Time= 0:00:00.1  MEM= 2188.4M)
[07/15 18:07:53     78s] Extracted 80.013% (CPU Time= 0:00:00.1  MEM= 2188.4M)
[07/15 18:07:53     78s] Extracted 90.0101% (CPU Time= 0:00:00.1  MEM= 2188.4M)
[07/15 18:07:53     78s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2188.4M)
[07/15 18:07:53     78s] Number of Extracted Resistors     : 22590
[07/15 18:07:53     78s] Number of Extracted Ground Cap.   : 23388
[07/15 18:07:53     78s] Number of Extracted Coupling Cap. : 38752
[07/15 18:07:53     78s] Opening parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d' for reading (mem: 2164.406M)
[07/15 18:07:53     78s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 18:07:53     78s]  Corner: max_rc
[07/15 18:07:53     78s]  Corner: min_rc
[07/15 18:07:53     78s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2164.4M)
[07/15 18:07:53     78s] Creating parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb_Filter.rcdb.d' for storing RC.
[07/15 18:07:53     78s] Closing parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d': 1433 access done (mem: 2172.406M)
[07/15 18:07:53     78s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2172.406M)
[07/15 18:07:53     78s] Opening parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d' for reading (mem: 2172.406M)
[07/15 18:07:53     78s] processing rcdb (/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 18:07:54     79s] Closing parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d': 0 access done (mem: 2172.406M)
[07/15 18:07:54     79s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=2172.406M)
[07/15 18:07:54     79s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2172.406M)
[07/15 18:07:54     79s] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1649.7M, totSessionCpu=0:01:19 **
[07/15 18:07:54     79s] Starting delay calculation for Setup views
[07/15 18:07:54     79s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 18:07:54     79s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 18:07:54     79s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 18:07:54     79s] #################################################################################
[07/15 18:07:54     79s] # Design Stage: PostRoute
[07/15 18:07:54     79s] # Design Name: aska_dig
[07/15 18:07:54     79s] # Design Mode: 180nm
[07/15 18:07:54     79s] # Analysis Mode: MMMC OCV 
[07/15 18:07:54     79s] # Parasitics Mode: SPEF/RCDB 
[07/15 18:07:54     79s] # Signoff Settings: SI On 
[07/15 18:07:54     79s] #################################################################################
[07/15 18:07:54     79s] AAE_INFO: 1 threads acquired from CTE.
[07/15 18:07:54     79s] Setting infinite Tws ...
[07/15 18:07:54     79s] First Iteration Infinite Tw... 
[07/15 18:07:54     79s] Calculate early delays in OCV mode...
[07/15 18:07:54     79s] Calculate late delays in OCV mode...
[07/15 18:07:54     79s] Topological Sorting (REAL = 0:00:00.0, MEM = 2151.9M, InitMEM = 2151.9M)
[07/15 18:07:54     79s] Start delay calculation (fullDC) (1 T). (MEM=2151.94)
[07/15 18:07:54     79s] 
[07/15 18:07:54     79s] Trim Metal Layers:
[07/15 18:07:54     79s] LayerId::1 widthSet size::4
[07/15 18:07:54     79s] LayerId::2 widthSet size::4
[07/15 18:07:54     79s] LayerId::3 widthSet size::4
[07/15 18:07:54     79s] LayerId::4 widthSet size::4
[07/15 18:07:54     79s] LayerId::5 widthSet size::4
[07/15 18:07:54     79s] LayerId::6 widthSet size::2
[07/15 18:07:54     79s] eee: pegSigSF::1.070000
[07/15 18:07:54     79s] Initializing multi-corner capacitance tables ... 
[07/15 18:07:54     79s] Initializing multi-corner resistance tables ...
[07/15 18:07:54     79s] eee: l::1 avDens::0.127256 usedTrk::610.827856 availTrk::4800.000000 sigTrk::610.827856
[07/15 18:07:54     79s] eee: l::2 avDens::0.140114 usedTrk::627.712430 availTrk::4480.000000 sigTrk::627.712430
[07/15 18:07:54     79s] eee: l::3 avDens::0.156172 usedTrk::587.206246 availTrk::3760.000000 sigTrk::587.206246
[07/15 18:07:54     79s] eee: l::4 avDens::0.020591 usedTrk::72.481250 availTrk::3520.000000 sigTrk::72.481250
[07/15 18:07:54     79s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:07:54     79s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:07:54     79s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036043 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:07:54     79s] End AAE Lib Interpolated Model. (MEM=2163.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:07:54     79s] Opening parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d' for reading (mem: 2163.547M)
[07/15 18:07:54     79s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2163.5M)
[07/15 18:07:54     79s] Total number of fetched objects 1433
[07/15 18:07:54     79s] AAE_INFO-618: Total number of nets in the design is 1460,  100.0 percent of the nets selected for SI analysis
[07/15 18:07:54     79s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:07:54     79s] End delay calculation. (MEM=2179.23 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:07:54     79s] End delay calculation (fullDC). (MEM=2179.23 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 18:07:54     79s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2179.2M) ***
[07/15 18:07:54     79s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2179.2M)
[07/15 18:07:54     79s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 18:07:54     79s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2179.2M)
[07/15 18:07:54     79s] Starting SI iteration 2
[07/15 18:07:54     79s] Calculate early delays in OCV mode...
[07/15 18:07:54     79s] Calculate late delays in OCV mode...
[07/15 18:07:54     79s] Start delay calculation (fullDC) (1 T). (MEM=2142.34)
[07/15 18:07:54     79s] End AAE Lib Interpolated Model. (MEM=2142.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:07:54     79s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 64. 
[07/15 18:07:54     79s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1433. 
[07/15 18:07:54     79s] Total number of fetched objects 1433
[07/15 18:07:54     79s] AAE_INFO-618: Total number of nets in the design is 1460,  13.9 percent of the nets selected for SI analysis
[07/15 18:07:54     79s] End delay calculation. (MEM=2180.5 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:07:54     79s] End delay calculation (fullDC). (MEM=2180.5 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:07:54     79s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2180.5M) ***
[07/15 18:07:54     80s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:20 mem=2180.5M)
[07/15 18:07:54     80s] End AAE Lib Interpolated Model. (MEM=2180.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:07:54     80s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2180.5M, EPOCH TIME: 1721081274.892118
[07/15 18:07:54     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:54     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:54     80s] 
[07/15 18:07:54     80s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:54     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2180.5M, EPOCH TIME: 1721081274.901473
[07/15 18:07:54     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:07:54     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:54     80s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.021  |  5.918  |  0.021  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2215.6M, EPOCH TIME: 1721081274.930843
[07/15 18:07:54     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:54     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:54     80s] 
[07/15 18:07:54     80s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:54     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2215.6M, EPOCH TIME: 1721081274.939950
[07/15 18:07:54     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:07:54     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:54     80s] Density: 65.357%
------------------------------------------------------------------

[07/15 18:07:54     80s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1693.9M, totSessionCpu=0:01:20 **
[07/15 18:07:54     80s] Executing marking Critical Nets1
[07/15 18:07:54     80s] **INFO: flowCheckPoint #6 OptimizationRecovery
[07/15 18:07:54     80s] *** Timing Is met
[07/15 18:07:54     80s] *** Check timing (0:00:00.0)
[07/15 18:07:54     80s] Running postRoute recovery in postEcoRoute mode
[07/15 18:07:54     80s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1693.9M, totSessionCpu=0:01:20 **
[07/15 18:07:54     80s]   Timing/DRV Snapshot: (TGT)
[07/15 18:07:54     80s]      Weighted WNS: 0.000
[07/15 18:07:54     80s]       All  PG WNS: 0.000
[07/15 18:07:54     80s]       High PG WNS: 0.000
[07/15 18:07:54     80s]       All  PG TNS: 0.000
[07/15 18:07:54     80s]       High PG TNS: 0.000
[07/15 18:07:54     80s]       Low  PG TNS: 0.000
[07/15 18:07:54     80s]          Tran DRV: 0 (0)
[07/15 18:07:54     80s]           Cap DRV: 0 (0)
[07/15 18:07:54     80s]        Fanout DRV: 0 (0)
[07/15 18:07:54     80s]            Glitch: 0 (0)
[07/15 18:07:54     80s]    Category Slack: { [L, 0.021] [H, 5.918] }
[07/15 18:07:54     80s] 
[07/15 18:07:54     80s] Checking setup slack degradation ...
[07/15 18:07:54     80s] 
[07/15 18:07:54     80s] Recovery Manager:
[07/15 18:07:54     80s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[07/15 18:07:54     80s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[07/15 18:07:54     80s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[07/15 18:07:54     80s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[07/15 18:07:54     80s] 
[07/15 18:07:54     80s] Checking DRV degradation...
[07/15 18:07:54     80s] 
[07/15 18:07:54     80s] Recovery Manager:
[07/15 18:07:54     80s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/15 18:07:54     80s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/15 18:07:54     80s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/15 18:07:54     80s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[07/15 18:07:54     80s] 
[07/15 18:07:54     80s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[07/15 18:07:54     80s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2158.82M, totSessionCpu=0:01:20).
[07/15 18:07:54     80s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1694.0M, totSessionCpu=0:01:20 **
[07/15 18:07:54     80s] 
[07/15 18:07:54     80s] Latch borrow mode reset to max_borrow
[07/15 18:07:54     80s] **INFO: flowCheckPoint #7 FinalSummary
[07/15 18:07:54     80s] OPTC: user 20.0
[07/15 18:07:54     80s] Reported timing to dir ./timingReports
[07/15 18:07:54     80s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1694.1M, totSessionCpu=0:01:20 **
[07/15 18:07:54     80s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2158.8M, EPOCH TIME: 1721081274.995196
[07/15 18:07:54     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:54     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:55     80s] 
[07/15 18:07:55     80s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:55     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2158.8M, EPOCH TIME: 1721081275.004380
[07/15 18:07:55     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:07:55     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:55     80s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.021  |  5.918  |  0.021  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2159.2M, EPOCH TIME: 1721081275.817278
[07/15 18:07:55     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:55     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:55     80s] 
[07/15 18:07:55     80s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:55     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2159.2M, EPOCH TIME: 1721081275.826533
[07/15 18:07:55     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:07:55     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:55     80s] Density: 65.357%
------------------------------------------------------------------

[07/15 18:07:55     80s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2159.2M, EPOCH TIME: 1721081275.828382
[07/15 18:07:55     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:55     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:55     80s] 
[07/15 18:07:55     80s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:07:55     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2159.2M, EPOCH TIME: 1721081275.837361
[07/15 18:07:55     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:07:55     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:55     80s] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1693.4M, totSessionCpu=0:01:20 **
[07/15 18:07:55     80s]  ReSet Options after AAE Based Opt flow 
[07/15 18:07:55     80s] *** Finished optDesign ***
[07/15 18:07:55     80s] Deleting Lib Analyzer.
[07/15 18:07:55     80s] Info: Destroy the CCOpt slew target map.
[07/15 18:07:55     80s] clean pInstBBox. size 0
[07/15 18:07:55     80s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[07/15 18:07:55     80s] All LLGs are deleted
[07/15 18:07:55     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:55     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:07:55     80s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2159.2M, EPOCH TIME: 1721081275.866769
[07/15 18:07:55     80s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2159.2M, EPOCH TIME: 1721081275.866868
[07/15 18:07:55     80s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:07:55     80s] *** optDesign #4 [finish] : cpu/real = 0:00:10.0/0:00:11.2 (0.9), totSession cpu/real = 0:01:20.4/0:08:44.8 (0.2), mem = 2159.2M
[07/15 18:07:55     80s] 
[07/15 18:07:55     80s] =============================================================================================
[07/15 18:07:55     80s]  Final TAT Report : optDesign #4                                                21.18-s099_1
[07/15 18:07:55     80s] =============================================================================================
[07/15 18:07:55     80s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:07:55     80s] ---------------------------------------------------------------------------------------------
[07/15 18:07:55     80s] [ InitOpt                ]      1   0:00:00.8  (   7.1 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:07:55     80s] [ WnsOpt                 ]      1   0:00:00.9  (   8.2 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:07:55     80s] [ DrvOpt                 ]      1   0:00:00.8  (   7.6 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:07:55     80s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:55     80s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:07:55     80s] [ BuildHoldData          ]      1   0:00:00.1  (   1.3 % )     0:00:01.1 /  0:00:01.1    1.0
[07/15 18:07:55     80s] [ OptSummaryReport       ]      5   0:00:00.1  (   1.2 % )     0:00:01.0 /  0:00:00.3    0.3
[07/15 18:07:55     80s] [ DrvReport              ]      9   0:00:00.8  (   7.5 % )     0:00:00.8 /  0:00:00.1    0.1
[07/15 18:07:55     80s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:07:55     80s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   6.2 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:07:55     80s] [ CheckPlace             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:07:55     80s] [ RefinePlace            ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:07:55     80s] [ ClockDrv               ]      1   0:00:01.0  (   8.6 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 18:07:55     80s] [ EcoRoute               ]      1   0:00:01.9  (  16.8 % )     0:00:01.9 /  0:00:01.9    1.0
[07/15 18:07:55     80s] [ ExtractRC              ]      2   0:00:01.9  (  17.2 % )     0:00:01.9 /  0:00:01.5    0.8
[07/15 18:07:55     80s] [ TimingUpdate           ]     18   0:00:00.8  (   7.1 % )     0:00:01.7 /  0:00:01.7    1.0
[07/15 18:07:55     80s] [ FullDelayCalc          ]      5   0:00:00.9  (   8.3 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:07:55     80s] [ TimingReport           ]      5   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.8
[07/15 18:07:55     80s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:07:55     80s] [ MISC                   ]          0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:07:55     80s] ---------------------------------------------------------------------------------------------
[07/15 18:07:55     80s]  optDesign #4 TOTAL                 0:00:11.2  ( 100.0 % )     0:00:11.2 /  0:00:10.0    0.9
[07/15 18:07:55     80s] ---------------------------------------------------------------------------------------------
[07/15 18:07:55     80s] 
[07/15 18:07:55     80s] 
[07/15 18:07:55     80s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:07:55     80s] 
[07/15 18:07:55     80s] TimeStamp Deleting Cell Server End ...
[07/15 18:08:09     80s] <CMD> timeDesign -postRoute -hold
[07/15 18:08:09     80s] *** timeDesign #4 [begin] : totSession cpu/real = 0:01:20.8/0:08:58.5 (0.2), mem = 2159.2M
[07/15 18:08:09     80s]  Reset EOS DB
[07/15 18:08:09     80s] Ignoring AAE DB Resetting ...
[07/15 18:08:09     80s] Closing parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d': 1433 access done (mem: 2159.160M)
[07/15 18:08:09     80s] Extraction called for design 'aska_dig' of instances=1399 and nets=1460 using extraction engine 'postRoute' at effort level 'low' .
[07/15 18:08:09     80s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 18:08:09     80s] RC Extraction called in multi-corner(2) mode.
[07/15 18:08:09     80s] Process corner(s) are loaded.
[07/15 18:08:09     80s]  Corner: max_rc
[07/15 18:08:09     80s]  Corner: min_rc
[07/15 18:08:09     80s] extractDetailRC Option : -outfile /tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d -maxResLength 200  -extended
[07/15 18:08:09     80s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 18:08:09     80s]       RC Corner Indexes            0       1   
[07/15 18:08:09     80s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:08:09     80s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 18:08:09     80s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:08:09     80s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:08:09     80s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:08:09     80s] Shrink Factor                : 1.00000
[07/15 18:08:09     80s] 
[07/15 18:08:09     80s] Trim Metal Layers:
[07/15 18:08:09     80s] LayerId::1 widthSet size::4
[07/15 18:08:09     80s] LayerId::2 widthSet size::4
[07/15 18:08:09     80s] LayerId::3 widthSet size::4
[07/15 18:08:09     80s] LayerId::4 widthSet size::4
[07/15 18:08:09     80s] LayerId::5 widthSet size::4
[07/15 18:08:09     80s] LayerId::6 widthSet size::2
[07/15 18:08:09     80s] eee: pegSigSF::1.070000
[07/15 18:08:09     80s] Initializing multi-corner capacitance tables ... 
[07/15 18:08:09     80s] Initializing multi-corner resistance tables ...
[07/15 18:08:09     80s] eee: l::1 avDens::0.127256 usedTrk::610.827856 availTrk::4800.000000 sigTrk::610.827856
[07/15 18:08:09     80s] eee: l::2 avDens::0.140114 usedTrk::627.712430 availTrk::4480.000000 sigTrk::627.712430
[07/15 18:08:09     80s] eee: l::3 avDens::0.156172 usedTrk::587.206246 availTrk::3760.000000 sigTrk::587.206246
[07/15 18:08:09     80s] eee: l::4 avDens::0.020591 usedTrk::72.481250 availTrk::3520.000000 sigTrk::72.481250
[07/15 18:08:09     80s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:08:09     80s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:08:09     80s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036043 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:08:09     80s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2124.2M)
[07/15 18:08:09     80s] Creating parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d' for storing RC.
[07/15 18:08:09     80s] Extracted 10.0115% (CPU Time= 0:00:00.0  MEM= 2184.2M)
[07/15 18:08:09     80s] Extracted 20.0086% (CPU Time= 0:00:00.1  MEM= 2184.2M)
[07/15 18:08:09     80s] Extracted 30.013% (CPU Time= 0:00:00.1  MEM= 2184.2M)
[07/15 18:08:09     80s] Extracted 40.0101% (CPU Time= 0:00:00.1  MEM= 2184.2M)
[07/15 18:08:09     80s] Extracted 50.0144% (CPU Time= 0:00:00.1  MEM= 2184.2M)
[07/15 18:08:09     80s] Extracted 60.0115% (CPU Time= 0:00:00.1  MEM= 2184.2M)
[07/15 18:08:09     80s] Extracted 70.0086% (CPU Time= 0:00:00.1  MEM= 2184.2M)
[07/15 18:08:09     80s] Extracted 80.013% (CPU Time= 0:00:00.1  MEM= 2184.2M)
[07/15 18:08:09     80s] Extracted 90.0101% (CPU Time= 0:00:00.1  MEM= 2184.2M)
[07/15 18:08:09     80s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2184.2M)
[07/15 18:08:09     80s] Number of Extracted Resistors     : 22590
[07/15 18:08:09     80s] Number of Extracted Ground Cap.   : 23388
[07/15 18:08:09     80s] Number of Extracted Coupling Cap. : 38752
[07/15 18:08:09     80s] Opening parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d' for reading (mem: 2160.172M)
[07/15 18:08:09     80s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 18:08:09     80s]  Corner: max_rc
[07/15 18:08:09     80s]  Corner: min_rc
[07/15 18:08:09     80s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2160.2M)
[07/15 18:08:09     80s] Creating parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb_Filter.rcdb.d' for storing RC.
[07/15 18:08:09     80s] Closing parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d': 1433 access done (mem: 2168.172M)
[07/15 18:08:09     80s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2168.172M)
[07/15 18:08:09     80s] Opening parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d' for reading (mem: 2168.172M)
[07/15 18:08:09     80s] processing rcdb (/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 18:08:10     81s] Closing parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d': 0 access done (mem: 2168.172M)
[07/15 18:08:10     81s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=2168.172M)
[07/15 18:08:10     81s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2168.172M)
[07/15 18:08:10     81s] Effort level <high> specified for reg2reg path_group
[07/15 18:08:10     81s] All LLGs are deleted
[07/15 18:08:10     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:08:10     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:08:10     81s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2123.0M, EPOCH TIME: 1721081290.492291
[07/15 18:08:10     81s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2123.0M, EPOCH TIME: 1721081290.492378
[07/15 18:08:10     81s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2123.0M, EPOCH TIME: 1721081290.492655
[07/15 18:08:10     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:08:10     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:08:10     81s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2123.0M, EPOCH TIME: 1721081290.492822
[07/15 18:08:10     81s] Max number of tech site patterns supported in site array is 256.
[07/15 18:08:10     81s] Core basic site is core_ji3v
[07/15 18:08:10     81s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2123.0M, EPOCH TIME: 1721081290.501603
[07/15 18:08:10     81s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:08:10     81s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:08:10     81s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2123.0M, EPOCH TIME: 1721081290.501825
[07/15 18:08:10     81s] Fast DP-INIT is on for default
[07/15 18:08:10     81s] Atter site array init, number of instance map data is 0.
[07/15 18:08:10     81s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2123.0M, EPOCH TIME: 1721081290.502273
[07/15 18:08:10     81s] 
[07/15 18:08:10     81s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:08:10     81s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2123.0M, EPOCH TIME: 1721081290.502698
[07/15 18:08:10     81s] All LLGs are deleted
[07/15 18:08:10     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:08:10     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:08:10     81s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2123.0M, EPOCH TIME: 1721081290.503141
[07/15 18:08:10     81s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2123.0M, EPOCH TIME: 1721081290.503198
[07/15 18:08:10     81s] OPTC: user 20.0
[07/15 18:08:10     81s] Starting delay calculation for Hold views
[07/15 18:08:10     81s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 18:08:10     81s] AAE_INFO: resetNetProps viewIdx 1 
[07/15 18:08:10     81s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 18:08:10     81s] #################################################################################
[07/15 18:08:10     81s] # Design Stage: PostRoute
[07/15 18:08:10     81s] # Design Name: aska_dig
[07/15 18:08:10     81s] # Design Mode: 180nm
[07/15 18:08:10     81s] # Analysis Mode: MMMC OCV 
[07/15 18:08:10     81s] # Parasitics Mode: SPEF/RCDB 
[07/15 18:08:10     81s] # Signoff Settings: SI On 
[07/15 18:08:10     81s] #################################################################################
[07/15 18:08:10     81s] AAE_INFO: 1 threads acquired from CTE.
[07/15 18:08:10     81s] Setting infinite Tws ...
[07/15 18:08:10     81s] First Iteration Infinite Tw... 
[07/15 18:08:10     81s] Calculate late delays in OCV mode...
[07/15 18:08:10     81s] Calculate early delays in OCV mode...
[07/15 18:08:10     81s] Topological Sorting (REAL = 0:00:00.0, MEM = 2121.0M, InitMEM = 2121.0M)
[07/15 18:08:10     81s] Start delay calculation (fullDC) (1 T). (MEM=2120.98)
[07/15 18:08:10     81s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:08:10     81s] 
[07/15 18:08:10     81s] Trim Metal Layers:
[07/15 18:08:10     81s] LayerId::1 widthSet size::4
[07/15 18:08:10     81s] LayerId::2 widthSet size::4
[07/15 18:08:10     81s] LayerId::3 widthSet size::4
[07/15 18:08:10     81s] LayerId::4 widthSet size::4
[07/15 18:08:10     81s] LayerId::5 widthSet size::4
[07/15 18:08:10     81s] LayerId::6 widthSet size::2
[07/15 18:08:10     81s] eee: pegSigSF::1.070000
[07/15 18:08:10     81s] Initializing multi-corner capacitance tables ... 
[07/15 18:08:10     81s] Initializing multi-corner resistance tables ...
[07/15 18:08:10     81s] eee: l::1 avDens::0.127256 usedTrk::610.827856 availTrk::4800.000000 sigTrk::610.827856
[07/15 18:08:10     81s] eee: l::2 avDens::0.140114 usedTrk::627.712430 availTrk::4480.000000 sigTrk::627.712430
[07/15 18:08:10     81s] eee: l::3 avDens::0.156172 usedTrk::587.206246 availTrk::3760.000000 sigTrk::587.206246
[07/15 18:08:10     81s] eee: l::4 avDens::0.020591 usedTrk::72.481250 availTrk::3520.000000 sigTrk::72.481250
[07/15 18:08:10     81s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:08:10     81s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:08:10     81s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036043 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:08:10     81s] End AAE Lib Interpolated Model. (MEM=2132.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:08:10     81s] Opening parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d' for reading (mem: 2132.590M)
[07/15 18:08:10     81s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2132.6M)
[07/15 18:08:10     81s] Total number of fetched objects 1433
[07/15 18:08:10     81s] AAE_INFO-618: Total number of nets in the design is 1460,  100.0 percent of the nets selected for SI analysis
[07/15 18:08:10     81s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:08:10     81s] End delay calculation. (MEM=2148.27 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:08:10     81s] End delay calculation (fullDC). (MEM=2148.27 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 18:08:10     81s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2148.3M) ***
[07/15 18:08:10     81s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2148.3M)
[07/15 18:08:10     81s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 18:08:10     81s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2148.3M)
[07/15 18:08:10     81s] Starting SI iteration 2
[07/15 18:08:10     82s] Calculate late delays in OCV mode...
[07/15 18:08:10     82s] Calculate early delays in OCV mode...
[07/15 18:08:10     82s] Start delay calculation (fullDC) (1 T). (MEM=2111.39)
[07/15 18:08:10     82s] End AAE Lib Interpolated Model. (MEM=2111.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:08:10     82s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 65. 
[07/15 18:08:10     82s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 1433. 
[07/15 18:08:10     82s] Total number of fetched objects 1433
[07/15 18:08:10     82s] AAE_INFO-618: Total number of nets in the design is 1460,  8.5 percent of the nets selected for SI analysis
[07/15 18:08:10     82s] End delay calculation. (MEM=2149.54 CPU=0:00:00.0 REAL=0:00:00.0)
[07/15 18:08:10     82s] End delay calculation (fullDC). (MEM=2149.54 CPU=0:00:00.0 REAL=0:00:00.0)
[07/15 18:08:10     82s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2149.5M) ***
[07/15 18:08:11     82s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:22 mem=2149.5M)
[07/15 18:08:11     82s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.991  |  0.991  |  1.030  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:08:11     82s] All LLGs are deleted
[07/15 18:08:11     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:08:11     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:08:11     82s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2121.6M, EPOCH TIME: 1721081291.126041
[07/15 18:08:11     82s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2121.6M, EPOCH TIME: 1721081291.126125
[07/15 18:08:11     82s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2121.6M, EPOCH TIME: 1721081291.126379
[07/15 18:08:11     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:08:11     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:08:11     82s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2121.6M, EPOCH TIME: 1721081291.126575
[07/15 18:08:11     82s] Max number of tech site patterns supported in site array is 256.
[07/15 18:08:11     82s] Core basic site is core_ji3v
[07/15 18:08:11     82s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2121.6M, EPOCH TIME: 1721081291.135304
[07/15 18:08:11     82s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:08:11     82s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:08:11     82s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2121.6M, EPOCH TIME: 1721081291.135495
[07/15 18:08:11     82s] Fast DP-INIT is on for default
[07/15 18:08:11     82s] Atter site array init, number of instance map data is 0.
[07/15 18:08:11     82s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2121.6M, EPOCH TIME: 1721081291.135893
[07/15 18:08:11     82s] 
[07/15 18:08:11     82s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:08:11     82s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2121.6M, EPOCH TIME: 1721081291.136268
[07/15 18:08:11     82s] All LLGs are deleted
[07/15 18:08:11     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:08:11     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:08:11     82s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2121.6M, EPOCH TIME: 1721081291.136682
[07/15 18:08:11     82s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2121.6M, EPOCH TIME: 1721081291.136742
[07/15 18:08:11     82s] Density: 65.357%
------------------------------------------------------------------

[07/15 18:08:11     82s] All LLGs are deleted
[07/15 18:08:11     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:08:11     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:08:11     82s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2121.6M, EPOCH TIME: 1721081291.138041
[07/15 18:08:11     82s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2121.6M, EPOCH TIME: 1721081291.138104
[07/15 18:08:11     82s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2121.6M, EPOCH TIME: 1721081291.138333
[07/15 18:08:11     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:08:11     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:08:11     82s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2121.6M, EPOCH TIME: 1721081291.138488
[07/15 18:08:11     82s] Max number of tech site patterns supported in site array is 256.
[07/15 18:08:11     82s] Core basic site is core_ji3v
[07/15 18:08:11     82s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2121.6M, EPOCH TIME: 1721081291.146965
[07/15 18:08:11     82s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:08:11     82s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:08:11     82s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2121.6M, EPOCH TIME: 1721081291.147127
[07/15 18:08:11     82s] Fast DP-INIT is on for default
[07/15 18:08:11     82s] Atter site array init, number of instance map data is 0.
[07/15 18:08:11     82s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2121.6M, EPOCH TIME: 1721081291.147531
[07/15 18:08:11     82s] 
[07/15 18:08:11     82s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:08:11     82s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2121.6M, EPOCH TIME: 1721081291.147830
[07/15 18:08:11     82s] All LLGs are deleted
[07/15 18:08:11     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:08:11     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:08:11     82s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2121.6M, EPOCH TIME: 1721081291.148214
[07/15 18:08:11     82s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2121.6M, EPOCH TIME: 1721081291.148272
[07/15 18:08:11     82s] Reported timing to dir ./timingReports
[07/15 18:08:11     82s] Total CPU time: 1.36 sec
[07/15 18:08:11     82s] Total Real time: 2.0 sec
[07/15 18:08:11     82s] Total Memory Usage: 2081.835938 Mbytes
[07/15 18:08:11     82s] Reset AAE Options
[07/15 18:08:11     82s] *** timeDesign #4 [finish] : cpu/real = 0:00:01.4/0:00:01.6 (0.8), totSession cpu/real = 0:01:22.2/0:09:00.1 (0.2), mem = 2081.8M
[07/15 18:08:11     82s] 
[07/15 18:08:11     82s] =============================================================================================
[07/15 18:08:11     82s]  Final TAT Report : timeDesign #4                                               21.18-s099_1
[07/15 18:08:11     82s] =============================================================================================
[07/15 18:08:11     82s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:08:11     82s] ---------------------------------------------------------------------------------------------
[07/15 18:08:11     82s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:08:11     82s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.4 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:08:11     82s] [ ExtractRC              ]      1   0:00:00.9  (  53.9 % )     0:00:00.9 /  0:00:00.6    0.7
[07/15 18:08:11     82s] [ TimingUpdate           ]      1   0:00:00.2  (  15.5 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:08:11     82s] [ FullDelayCalc          ]      2   0:00:00.3  (  20.1 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:08:11     82s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.6
[07/15 18:08:11     82s] [ GenerateReports        ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:08:11     82s] [ MISC                   ]          0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    0.8
[07/15 18:08:11     82s] ---------------------------------------------------------------------------------------------
[07/15 18:08:11     82s]  timeDesign #4 TOTAL                0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.4    0.8
[07/15 18:08:11     82s] ---------------------------------------------------------------------------------------------
[07/15 18:08:11     82s] 
[07/15 18:08:17     82s] <CMD> redraw
[07/15 18:08:19     82s] <CMD> zoomBox -57.03000 -108.30500 519.11200 407.46500
[07/15 18:08:30     82s] <CMD> verifyProcessAntenna -report aska_dig.antenna.rpt -error 1000
[07/15 18:08:30     82s] 
[07/15 18:08:30     82s] ******* START VERIFY ANTENNA ********
[07/15 18:08:30     82s] Report File: aska_dig.antenna.rpt
[07/15 18:08:30     82s] LEF Macro File: aska_dig.antenna.lef
[07/15 18:08:30     82s] Verification Complete: 1 Violations
[07/15 18:08:30     82s] ******* DONE VERIFY ANTENNA ********
[07/15 18:08:30     82s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[07/15 18:08:30     82s] 
[07/15 18:08:35     82s] <CMD> zoomBox -35.34100 -80.57900 454.38000 357.82600
[07/15 18:08:37     82s] <CMD> zoomBox -16.90600 -57.01200 399.35800 315.63300
[07/15 18:08:38     82s] <CMD> zoomBox -2.20500 -35.68800 351.62000 281.06100
[07/15 18:08:42     82s] <CMD> zoomBox 29.93800 9.06600 247.23300 203.59100
[07/15 18:08:45     82s] <CMD> zoomBox 45.30500 28.48900 202.30100 169.03400
[07/15 18:08:50     82s] <CMD> zoomBox 50.91000 36.07400 184.35700 155.53800
[07/15 18:08:52     82s] <CMD> zoomBox 63.16600 52.72700 145.12000 126.09300
[07/15 18:08:54     82s] <CMD> zoomBox 69.52100 60.11200 128.73300 113.11900
[07/15 18:08:57     82s] <CMD> zoomBox 71.52000 63.21400 121.85000 108.27000
[07/15 18:08:59     82s] <CMD> zoomBox 75.81600 69.26900 106.72500 96.93900
[07/15 18:09:29     83s] <CMD> loadWorkspace -name {Violation Browser + Physical}
[07/15 18:09:58     84s] <CMD> zoomBox 81.4 79.67 83.24 81.05
[07/15 18:11:40     86s] <CMD> getNanoRouteMode -quiet -routeWithTimingDriven
[07/15 18:11:44     86s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[07/15 18:11:44     86s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[07/15 18:11:44     86s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[07/15 18:11:44     86s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix true
[07/15 18:12:07     87s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[07/15 18:12:07     87s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[07/15 18:12:07     87s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[07/15 18:12:07     87s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[07/15 18:12:07     87s] <CMD> routeDesign -globalDetail
[07/15 18:12:07     87s] ### Time Record (routeDesign) is installed.
[07/15 18:12:07     87s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1612.98 (MB), peak = 1730.12 (MB)
[07/15 18:12:07     87s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[07/15 18:12:07     87s] #**INFO: setDesignMode -flowEffort standard
[07/15 18:12:07     87s] #**INFO: setDesignMode -powerEffort none
[07/15 18:12:07     87s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[07/15 18:12:07     87s] **INFO: User settings:
[07/15 18:12:07     87s] setNanoRouteMode -drouteAntennaFactor                           1
[07/15 18:12:07     87s] setNanoRouteMode -drouteEndIteration                            1
[07/15 18:12:07     87s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[07/15 18:12:07     87s] setNanoRouteMode -droutePostRouteWidenWireRule                  virtuosoDefaultSetup
[07/15 18:12:07     87s] setNanoRouteMode -drouteStartIteration                          0
[07/15 18:12:07     87s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[07/15 18:12:07     87s] setNanoRouteMode -extractThirdPartyCompatible                   false
[07/15 18:12:07     87s] setNanoRouteMode -grouteExpTdStdDelay                           91
[07/15 18:12:07     87s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[07/15 18:12:07     87s] setNanoRouteMode -routeBottomRoutingLayer                       1
[07/15 18:12:07     87s] setNanoRouteMode -routeInsertAntennaDiode                       true
[07/15 18:12:07     87s] setNanoRouteMode -routeInsertDiodeForClockNets                  true
[07/15 18:12:07     87s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[07/15 18:12:07     87s] setNanoRouteMode -routeTopRoutingLayer                          4
[07/15 18:12:07     87s] setNanoRouteMode -routeWithSiDriven                             true
[07/15 18:12:07     87s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[07/15 18:12:07     87s] setNanoRouteMode -routeWithTimingDriven                         true
[07/15 18:12:07     87s] setNanoRouteMode -timingEngine                                  {}
[07/15 18:12:07     87s] setDesignMode -process                                          180
[07/15 18:12:07     87s] setExtractRCMode -coupled                                       true
[07/15 18:12:07     87s] setExtractRCMode -coupling_c_th                                 3
[07/15 18:12:07     87s] setExtractRCMode -engine                                        postRoute
[07/15 18:12:07     87s] setExtractRCMode -noCleanRCDB                                   true
[07/15 18:12:07     87s] setExtractRCMode -nrNetInMemory                                 100000
[07/15 18:12:07     87s] setExtractRCMode -relative_c_th                                 0.03
[07/15 18:12:07     87s] setExtractRCMode -total_c_th                                    5
[07/15 18:12:07     87s] setDelayCalMode -enable_high_fanout                             true
[07/15 18:12:07     87s] setDelayCalMode -engine                                         aae
[07/15 18:12:07     87s] setDelayCalMode -ignoreNetLoad                                  false
[07/15 18:12:07     87s] setDelayCalMode -SIAware                                        true
[07/15 18:12:07     87s] setDelayCalMode -socv_accuracy_mode                             low
[07/15 18:12:07     87s] setSIMode -separate_delta_delay_on_data                         true
[07/15 18:12:07     87s] 
[07/15 18:12:07     87s] #max_rc has no qx tech file defined
[07/15 18:12:07     87s] #No active RC corner or QRC tech file is missing.
[07/15 18:12:07     87s] #**INFO: multi-cut via swapping will not be performed after routing.
[07/15 18:12:07     87s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[07/15 18:12:07     87s] OPERPROF: Starting checkPlace at level 1, MEM:2082.6M, EPOCH TIME: 1721081527.974621
[07/15 18:12:07     87s] Processing tracks to init pin-track alignment.
[07/15 18:12:07     87s] z: 2, totalTracks: 1
[07/15 18:12:07     87s] z: 4, totalTracks: 1
[07/15 18:12:07     87s] z: 6, totalTracks: 1
[07/15 18:12:07     87s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:12:07     87s] All LLGs are deleted
[07/15 18:12:07     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:07     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:07     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2082.6M, EPOCH TIME: 1721081527.976173
[07/15 18:12:07     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2082.6M, EPOCH TIME: 1721081527.976256
[07/15 18:12:07     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2082.6M, EPOCH TIME: 1721081527.976329
[07/15 18:12:07     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:07     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:07     87s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2082.6M, EPOCH TIME: 1721081527.976528
[07/15 18:12:07     87s] Max number of tech site patterns supported in site array is 256.
[07/15 18:12:07     87s] Core basic site is core_ji3v
[07/15 18:12:07     87s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2082.6M, EPOCH TIME: 1721081527.976658
[07/15 18:12:07     87s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:12:07     87s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:12:07     87s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2082.6M, EPOCH TIME: 1721081527.977509
[07/15 18:12:07     87s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:12:07     87s] SiteArray: use 176,128 bytes
[07/15 18:12:07     87s] SiteArray: current memory after site array memory allocation 2082.6M
[07/15 18:12:07     87s] SiteArray: FP blocked sites are writable
[07/15 18:12:07     87s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:12:07     87s] Atter site array init, number of instance map data is 0.
[07/15 18:12:07     87s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:2082.6M, EPOCH TIME: 1721081527.978269
[07/15 18:12:07     87s] 
[07/15 18:12:07     87s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:12:07     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:2082.6M, EPOCH TIME: 1721081527.978455
[07/15 18:12:07     87s] Begin checking placement ... (start mem=2082.6M, init mem=2082.6M)
[07/15 18:12:07     87s] Begin checking exclusive groups violation ...
[07/15 18:12:07     87s] There are 0 groups to check, max #box is 0, total #box is 0
[07/15 18:12:07     87s] Finished checking exclusive groups violations. Found 0 Vio.
[07/15 18:12:07     87s] 
[07/15 18:12:07     87s] Running CheckPlace using 1 thread in normal mode...
[07/15 18:12:07     87s] 
[07/15 18:12:07     87s] ...checkPlace normal is done!
[07/15 18:12:07     87s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2082.6M, EPOCH TIME: 1721081527.984825
[07/15 18:12:07     87s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2082.6M, EPOCH TIME: 1721081527.985300
[07/15 18:12:07     87s] *info: Placed = 1399           (Fixed = 11)
[07/15 18:12:07     87s] *info: Unplaced = 0           
[07/15 18:12:07     87s] Placement Density:65.36%(53347/81624)
[07/15 18:12:07     87s] Placement Density (including fixed std cells):65.36%(53347/81624)
[07/15 18:12:07     87s] All LLGs are deleted
[07/15 18:12:07     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1399).
[07/15 18:12:07     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:07     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2082.6M, EPOCH TIME: 1721081527.985672
[07/15 18:12:07     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2082.6M, EPOCH TIME: 1721081527.985736
[07/15 18:12:07     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:07     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:07     87s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2082.6M)
[07/15 18:12:07     87s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.012, MEM:2082.6M, EPOCH TIME: 1721081527.986129
[07/15 18:12:07     87s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[07/15 18:12:07     87s] 
[07/15 18:12:07     87s] changeUseClockNetStatus Option :  -noFixedNetWires 
[07/15 18:12:07     87s] *** Changed status on (0) nets in Clock.
[07/15 18:12:07     87s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2082.6M) ***
[07/15 18:12:07     87s] 
[07/15 18:12:07     87s] globalDetailRoute
[07/15 18:12:07     87s] 
[07/15 18:12:07     87s] #Start globalDetailRoute on Mon Jul 15 18:12:07 2024
[07/15 18:12:07     87s] #
[07/15 18:12:07     87s] ### Time Record (globalDetailRoute) is installed.
[07/15 18:12:07     87s] ### Time Record (Pre Callback) is installed.
[07/15 18:12:07     87s] Closing parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d': 1433 access done (mem: 2082.633M)
[07/15 18:12:07     87s] ### Time Record (Pre Callback) is uninstalled.
[07/15 18:12:07     87s] ### Time Record (DB Import) is installed.
[07/15 18:12:07     87s] ### Time Record (Timing Data Generation) is installed.
[07/15 18:12:07     87s] #Warning: design is detail-routed. Trial route is skipped!
[07/15 18:12:07     87s] ### Time Record (Timing Data Generation) is uninstalled.
[07/15 18:12:07     87s] 
[07/15 18:12:07     87s] Trim Metal Layers:
[07/15 18:12:07     87s] LayerId::1 widthSet size::4
[07/15 18:12:07     87s] LayerId::2 widthSet size::4
[07/15 18:12:07     87s] LayerId::3 widthSet size::4
[07/15 18:12:07     87s] LayerId::4 widthSet size::4
[07/15 18:12:07     87s] LayerId::5 widthSet size::4
[07/15 18:12:07     87s] LayerId::6 widthSet size::2
[07/15 18:12:07     87s] eee: pegSigSF::1.070000
[07/15 18:12:07     87s] Initializing multi-corner capacitance tables ... 
[07/15 18:12:07     87s] Initializing multi-corner resistance tables ...
[07/15 18:12:08     87s] eee: l::1 avDens::0.127256 usedTrk::610.827856 availTrk::4800.000000 sigTrk::610.827856
[07/15 18:12:08     87s] eee: l::2 avDens::0.140114 usedTrk::627.712430 availTrk::4480.000000 sigTrk::627.712430
[07/15 18:12:08     87s] eee: l::3 avDens::0.156172 usedTrk::587.206246 availTrk::3760.000000 sigTrk::587.206246
[07/15 18:12:08     87s] eee: l::4 avDens::0.020591 usedTrk::72.481250 availTrk::3520.000000 sigTrk::72.481250
[07/15 18:12:08     87s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:12:08     87s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:12:08     87s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036043 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:12:08     87s] ### Net info: total nets: 1460
[07/15 18:12:08     87s] ### Net info: dirty nets: 0
[07/15 18:12:08     87s] ### Net info: marked as disconnected nets: 0
[07/15 18:12:08     87s] #num needed restored net=0
[07/15 18:12:08     87s] #need_extraction net=0 (total=1460)
[07/15 18:12:08     87s] ### Net info: fully routed nets: 1433
[07/15 18:12:08     87s] ### Net info: trivial (< 2 pins) nets: 27
[07/15 18:12:08     87s] ### Net info: unrouted nets: 0
[07/15 18:12:08     87s] ### Net info: re-extraction nets: 0
[07/15 18:12:08     87s] ### Net info: ignored nets: 0
[07/15 18:12:08     87s] ### Net info: skip routing nets: 0
[07/15 18:12:08     87s] ### import design signature (82): route=1170957364 fixed_route=1237471455 flt_obj=0 vio=2045327467 swire=282492057 shield_wire=1 net_attr=420058827 dirty_area=0 del_dirty_area=0 cell=617033167 placement=1461314721 pin_access=1664853233 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 18:12:08     87s] ### Time Record (DB Import) is uninstalled.
[07/15 18:12:08     87s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/15 18:12:08     87s] #RTESIG:78da95d24f4f8330180670cf7e8a37dd0e986cb36f0b945e8d5ed54ce775a9d26d24ac98
[07/15 18:12:08     87s] #       fe31d9b7b7d94e33488163f9f529cf4b67f38fa73510862bac968e4ab945785e334e0515
[07/15 18:12:08     87s] #       4b944571cf701b5f6d1ec8ed6cfef2fa2e2ad8a9d669c83ebbae5d407d32ead87c41ad77
[07/15 18:12:08     87s] #       2ab41e9cf6be31fbbb8b462e0057f4fc40b66b3be517109cb67f1ce31210b2c678bdd7b6
[07/15 18:12:08     87s] #       97f09830e1e4bce44087130595409040e6bc8dabfd060b203f8df5a173dde3e5a437edc3
[07/15 18:12:08     87s] #       77625b9e0351c17791796d8db2a75e27a39b324e8afcdaf76422f20abc0d6333b1e0d3b8
[07/15 18:12:08     87s] #       98c20b51821c7305b0a4d7dfd16b2a9aee2f24a62e5334259043b33f0cff47ac2405e2bc
[07/15 18:12:08     87s] #       32b5b275b4da84e37f128198cee821c590b254c968f2b46145dae4b1e3795ac32519560c
[07/15 18:12:08     87s] #       f2e181314663bd440e1b518e8d28c7e850b99b5fce1973c2
[07/15 18:12:08     87s] #
[07/15 18:12:08     87s] ### Time Record (Data Preparation) is installed.
[07/15 18:12:08     87s] #RTESIG:78da95d23d4fc330100660667ec5c9ed10a4b6f8ec248e57042ba042592b43dc3652ea20
[07/15 18:12:08     87s] #       7f20f5df63b5535188938cc9933bbfe79bcd3f9ed64018aeb05a3a2ae516e179cd381554
[07/15 18:12:08     87s] #       2c5116c53dc36dfcb47920b7b3f9cbebbba860a75aa721fbecba7601f5c9a863f305b5de
[07/15 18:12:08     87s] #       a9d07a70dafbc6ecef2e1ab9005cd1f303d9aeed945f4070dafe718c4b40c81ae3f55edb
[07/15 18:12:08     87s] #       5ec26385099df392031dae28a804820432e76d7cdb6fb000f2d3581f3ad73d5e3abd691f
[07/15 18:12:08     87s] #       be13bfe53910157c1799d7d6287bea7532ba29e3a4c8af7d4f4d445e81b7616c4d2cf834
[07/15 18:12:08     87s] #       2ea6f0429420c7ac0096f4fa1cbda6a2e9fc42626a99a229811c9afd61f81eb1921488f3
[07/15 18:12:08     87s] #       cad4cad6d16a138eff4904623aa30795e4719fce09861b33a42c358d68f2b46145dae4e5
[07/15 18:12:08     87s] #       c843550cf2e1c93246e31c1275d888706c44384687c2ddfc02765c8078
[07/15 18:12:08     87s] #
[07/15 18:12:08     87s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:12:08     87s] ### Time Record (Global Routing) is installed.
[07/15 18:12:08     87s] ### Time Record (Global Routing) is uninstalled.
[07/15 18:12:08     87s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[07/15 18:12:08     87s] #Total number of routable nets = 1433.
[07/15 18:12:08     87s] #Total number of nets in the design = 1460.
[07/15 18:12:08     87s] #1433 routable nets have routed wires.
[07/15 18:12:08     87s] #13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 18:12:08     87s] #No nets have been global routed.
[07/15 18:12:08     87s] ### Time Record (Data Preparation) is installed.
[07/15 18:12:08     87s] #Start routing data preparation on Mon Jul 15 18:12:08 2024
[07/15 18:12:08     87s] #
[07/15 18:12:08     87s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:08     87s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:08     87s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:08     87s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:08     87s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:08     87s] #Build and mark too close pins for the same net.
[07/15 18:12:08     87s] ### Time Record (Cell Pin Access) is installed.
[07/15 18:12:08     87s] #Rebuild pin access data for design.
[07/15 18:12:08     87s] #Initial pin access analysis.
[07/15 18:12:09     88s] #Detail pin access analysis.
[07/15 18:12:09     88s] ### Time Record (Cell Pin Access) is uninstalled.
[07/15 18:12:09     89s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[07/15 18:12:09     89s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:12:09     89s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:12:09     89s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:12:09     89s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[07/15 18:12:09     89s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[07/15 18:12:09     89s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[07/15 18:12:09     89s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
[07/15 18:12:09     89s] #pin_access_rlayer=2(MET2)
[07/15 18:12:09     89s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/15 18:12:09     89s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/15 18:12:09     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1618.23 (MB), peak = 1730.12 (MB)
[07/15 18:12:09     89s] #Regenerating Ggrids automatically.
[07/15 18:12:09     89s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
[07/15 18:12:09     89s] #Using automatically generated G-grids.
[07/15 18:12:10     90s] #Done routing data preparation.
[07/15 18:12:10     90s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1620.14 (MB), peak = 1730.12 (MB)
[07/15 18:12:10     90s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:10     90s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:10     90s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:10     90s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:10     90s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:10     90s] #Found 0 nets for post-route si or timing fixing.
[07/15 18:12:10     90s] #
[07/15 18:12:10     90s] #Finished routing data preparation on Mon Jul 15 18:12:10 2024
[07/15 18:12:10     90s] #
[07/15 18:12:10     90s] #Cpu time = 00:00:02
[07/15 18:12:10     90s] #Elapsed time = 00:00:02
[07/15 18:12:10     90s] #Increased memory = 5.86 (MB)
[07/15 18:12:10     90s] #Total memory = 1620.14 (MB)
[07/15 18:12:10     90s] #Peak memory = 1730.12 (MB)
[07/15 18:12:10     90s] #
[07/15 18:12:10     90s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:12:10     90s] ### Time Record (Global Routing) is installed.
[07/15 18:12:10     90s] #
[07/15 18:12:10     90s] #Start global routing on Mon Jul 15 18:12:10 2024
[07/15 18:12:10     90s] #
[07/15 18:12:10     90s] #
[07/15 18:12:10     90s] #Start global routing initialization on Mon Jul 15 18:12:10 2024
[07/15 18:12:10     90s] #
[07/15 18:12:10     90s] #WARNING (NRGR-22) Design is already detail routed.
[07/15 18:12:10     90s] ### Time Record (Global Routing) is uninstalled.
[07/15 18:12:10     90s] ### Time Record (Data Preparation) is installed.
[07/15 18:12:10     90s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:12:10     90s] ### track-assign external-init starts on Mon Jul 15 18:12:10 2024 with memory = 1620.14 (MB), peak = 1730.12 (MB)
[07/15 18:12:10     90s] ### Time Record (Track Assignment) is installed.
[07/15 18:12:10     90s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:10     90s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:10     90s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:10     90s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:10     90s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:10     90s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:10     90s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:10     90s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:10     90s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:10     90s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:10     90s] ### Time Record (Track Assignment) is uninstalled.
[07/15 18:12:10     90s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/15 18:12:10     90s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/15 18:12:10     90s] #Cpu time = 00:00:02
[07/15 18:12:10     90s] #Elapsed time = 00:00:02
[07/15 18:12:10     90s] #Increased memory = 5.86 (MB)
[07/15 18:12:10     90s] #Total memory = 1620.14 (MB)
[07/15 18:12:10     90s] #Peak memory = 1730.12 (MB)
[07/15 18:12:10     90s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:10     90s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:10     90s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:10     90s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:10     90s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:10     90s] ### Time Record (Detail Routing) is installed.
[07/15 18:12:10     90s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:10     90s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:10     90s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:10     90s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:10     90s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:10     90s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:10     90s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:10     90s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:10     90s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:10     90s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:10     90s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:10     90s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:10     90s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:10     90s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:10     90s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:10     90s] #Start reading timing information from file .timing_file_24853.tif.gz ...
[07/15 18:12:10     90s] #WARNING (NRCM-25) File .timing_file_24853.tif.gz does not exist.
[07/15 18:12:10     90s] #WARNING (NRDB-187) Cannot open file .timing_file_24853.tif.gz.
[07/15 18:12:10     90s] #WARNING (NRDB-121) No slack were found on nets, SI driven not effective.
[07/15 18:12:10     90s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:12:10     90s] #
[07/15 18:12:10     90s] #Start Detail Routing..
[07/15 18:12:10     90s] #start initial detail routing ...
[07/15 18:12:10     90s] ### Design has 0 dirty nets, has valid drcs
[07/15 18:12:10     90s] ### Gcell dirty-map stats: routing = 0.00%
[07/15 18:12:10     90s] #   number of violations = 0
[07/15 18:12:10     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1620.14 (MB), peak = 1730.12 (MB)
[07/15 18:12:10     90s] #Complete Detail Routing.
[07/15 18:12:10     90s] #Total wire length = 58929 um.
[07/15 18:12:10     90s] #Total half perimeter of net bounding box = 50541 um.
[07/15 18:12:10     90s] #Total wire length on LAYER MET1 = 3974 um.
[07/15 18:12:10     90s] #Total wire length on LAYER MET2 = 25494 um.
[07/15 18:12:10     90s] #Total wire length on LAYER MET3 = 26267 um.
[07/15 18:12:10     90s] #Total wire length on LAYER MET4 = 3194 um.
[07/15 18:12:10     90s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:12:10     90s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:12:10     90s] #Total number of vias = 8109
[07/15 18:12:10     90s] #Up-Via Summary (total 8109):
[07/15 18:12:10     90s] #           
[07/15 18:12:10     90s] #-----------------------
[07/15 18:12:10     90s] # MET1             4938
[07/15 18:12:10     90s] # MET2             2922
[07/15 18:12:10     90s] # MET3              249
[07/15 18:12:10     90s] #-----------------------
[07/15 18:12:10     90s] #                  8109 
[07/15 18:12:10     90s] #
[07/15 18:12:10     90s] #Total number of DRC violations = 0
[07/15 18:12:10     90s] ### Time Record (Detail Routing) is uninstalled.
[07/15 18:12:10     90s] #Cpu time = 00:00:00
[07/15 18:12:10     90s] #Elapsed time = 00:00:00
[07/15 18:12:10     90s] #Increased memory = -0.00 (MB)
[07/15 18:12:10     90s] #Total memory = 1620.14 (MB)
[07/15 18:12:10     90s] #Peak memory = 1730.12 (MB)
[07/15 18:12:10     90s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:10     90s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:10     90s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:10     90s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:10     90s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:10     90s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:10     90s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:10     90s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:10     90s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:10     90s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:10     90s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/15 18:12:10     90s] ### Time Record (Post Route Wire Spreading) is installed.
[07/15 18:12:10     90s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:12:10     90s] #
[07/15 18:12:10     90s] #Start Post Route wire spreading..
[07/15 18:12:10     90s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:10     90s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:10     90s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:10     90s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:10     90s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:10     90s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:10     90s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:10     90s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:10     90s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:10     90s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:10     90s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:12:10     90s] #
[07/15 18:12:10     90s] #Start DRC checking..
[07/15 18:12:10     90s] #   number of violations = 0
[07/15 18:12:10     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1629.19 (MB), peak = 1730.12 (MB)
[07/15 18:12:10     90s] #CELL_VIEW aska_dig,init has 0 DRC violations
[07/15 18:12:10     90s] #Total number of DRC violations = 0
[07/15 18:12:10     90s] #Total number of process antenna violations = 1
[07/15 18:12:10     90s] #Total number of net violated process antenna rule = 1
[07/15 18:12:10     90s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:10     90s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:10     90s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:10     90s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:10     90s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:10     90s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:10     90s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:10     90s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:10     90s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:10     90s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:10     90s] #
[07/15 18:12:10     90s] #Start data preparation for wire spreading...
[07/15 18:12:10     90s] #
[07/15 18:12:10     90s] #Data preparation is done on Mon Jul 15 18:12:10 2024
[07/15 18:12:10     90s] #
[07/15 18:12:10     90s] ### track-assign engine-init starts on Mon Jul 15 18:12:10 2024 with memory = 1629.19 (MB), peak = 1730.12 (MB)
[07/15 18:12:10     90s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:10     90s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:10     90s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:10     90s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:10     90s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:10     90s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/15 18:12:10     90s] #
[07/15 18:12:10     90s] #Start Post Route Wire Spread.
[07/15 18:12:10     90s] #Done with 16 horizontal wires in 2 hboxes and 20 vertical wires in 3 hboxes.
[07/15 18:12:10     90s] #Complete Post Route Wire Spread.
[07/15 18:12:10     90s] #
[07/15 18:12:10     90s] #Total wire length = 58930 um.
[07/15 18:12:10     90s] #Total half perimeter of net bounding box = 50541 um.
[07/15 18:12:10     90s] #Total wire length on LAYER MET1 = 3974 um.
[07/15 18:12:10     90s] #Total wire length on LAYER MET2 = 25495 um.
[07/15 18:12:10     90s] #Total wire length on LAYER MET3 = 26267 um.
[07/15 18:12:10     90s] #Total wire length on LAYER MET4 = 3194 um.
[07/15 18:12:10     90s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:12:10     90s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:12:10     90s] #Total number of vias = 8109
[07/15 18:12:10     90s] #Up-Via Summary (total 8109):
[07/15 18:12:10     90s] #           
[07/15 18:12:10     90s] #-----------------------
[07/15 18:12:10     90s] # MET1             4938
[07/15 18:12:10     90s] # MET2             2922
[07/15 18:12:10     90s] # MET3              249
[07/15 18:12:10     90s] #-----------------------
[07/15 18:12:10     90s] #                  8109 
[07/15 18:12:10     90s] #
[07/15 18:12:10     90s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:10     90s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:10     90s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:10     90s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:10     90s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:10     90s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:10     90s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:10     90s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:10     90s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:10     90s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:10     90s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:12:10     90s] #
[07/15 18:12:10     90s] #Start DRC checking..
[07/15 18:12:11     91s] #   number of violations = 0
[07/15 18:12:11     91s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1628.49 (MB), peak = 1730.12 (MB)
[07/15 18:12:11     91s] #CELL_VIEW aska_dig,init has 0 DRC violations
[07/15 18:12:11     91s] #Total number of DRC violations = 0
[07/15 18:12:11     91s] #Total number of process antenna violations = 1
[07/15 18:12:11     91s] #Total number of net violated process antenna rule = 1
[07/15 18:12:11     91s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/15 18:12:11     91s] #   number of violations = 0
[07/15 18:12:11     91s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1628.50 (MB), peak = 1730.12 (MB)
[07/15 18:12:11     91s] #CELL_VIEW aska_dig,init has 0 DRC violations
[07/15 18:12:11     91s] #Total number of DRC violations = 0
[07/15 18:12:11     91s] #Total number of process antenna violations = 1
[07/15 18:12:11     91s] #Total number of net violated process antenna rule = 1
[07/15 18:12:11     91s] #Post Route wire spread is done.
[07/15 18:12:11     91s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[07/15 18:12:11     91s] #Total wire length = 58930 um.
[07/15 18:12:11     91s] #Total half perimeter of net bounding box = 50541 um.
[07/15 18:12:11     91s] #Total wire length on LAYER MET1 = 3974 um.
[07/15 18:12:11     91s] #Total wire length on LAYER MET2 = 25495 um.
[07/15 18:12:11     91s] #Total wire length on LAYER MET3 = 26267 um.
[07/15 18:12:11     91s] #Total wire length on LAYER MET4 = 3194 um.
[07/15 18:12:11     91s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:12:11     91s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:12:11     91s] #Total number of vias = 8109
[07/15 18:12:11     91s] #Up-Via Summary (total 8109):
[07/15 18:12:11     91s] #           
[07/15 18:12:11     91s] #-----------------------
[07/15 18:12:11     91s] # MET1             4938
[07/15 18:12:11     91s] # MET2             2922
[07/15 18:12:11     91s] # MET3              249
[07/15 18:12:11     91s] #-----------------------
[07/15 18:12:11     91s] #                  8109 
[07/15 18:12:11     91s] #
[07/15 18:12:11     91s] #detailRoute Statistics:
[07/15 18:12:11     91s] #Cpu time = 00:00:01
[07/15 18:12:11     91s] #Elapsed time = 00:00:01
[07/15 18:12:11     91s] #Increased memory = 8.36 (MB)
[07/15 18:12:11     91s] #Total memory = 1628.50 (MB)
[07/15 18:12:11     91s] #Peak memory = 1730.12 (MB)
[07/15 18:12:11     91s] ### global_detail_route design signature (103): route=1559692920 flt_obj=0 vio=255158944 shield_wire=1
[07/15 18:12:11     91s] ### Time Record (DB Export) is installed.
[07/15 18:12:11     91s] ### export design design signature (104): route=1559692920 fixed_route=1237471455 flt_obj=0 vio=255158944 swire=282492057 shield_wire=1 net_attr=1784839889 dirty_area=0 del_dirty_area=0 cell=617033167 placement=1461314721 pin_access=1664853233 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 18:12:11     91s] ### Time Record (DB Export) is uninstalled.
[07/15 18:12:11     91s] ### Time Record (Post Callback) is installed.
[07/15 18:12:11     91s] ### Time Record (Post Callback) is uninstalled.
[07/15 18:12:11     91s] #
[07/15 18:12:11     91s] #globalDetailRoute statistics:
[07/15 18:12:11     91s] #Cpu time = 00:00:03
[07/15 18:12:11     91s] #Elapsed time = 00:00:03
[07/15 18:12:11     91s] #Increased memory = 10.52 (MB)
[07/15 18:12:11     91s] #Total memory = 1623.70 (MB)
[07/15 18:12:11     91s] #Peak memory = 1730.12 (MB)
[07/15 18:12:11     91s] #Number of warnings = 6
[07/15 18:12:11     91s] #Total number of warnings = 26
[07/15 18:12:11     91s] #Number of fails = 0
[07/15 18:12:11     91s] #Total number of fails = 0
[07/15 18:12:11     91s] #Complete globalDetailRoute on Mon Jul 15 18:12:11 2024
[07/15 18:12:11     91s] #
[07/15 18:12:11     91s] ### Time Record (globalDetailRoute) is uninstalled.
[07/15 18:12:11     91s] #Default setup view is reset to slow_functional_mode.
[07/15 18:12:11     91s] #Default setup view is reset to slow_functional_mode.
[07/15 18:12:11     91s] AAE_INFO: Post Route call back at the end of routeDesign
[07/15 18:12:11     91s] #routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1615.73 (MB), peak = 1730.12 (MB)
[07/15 18:12:11     91s] 
[07/15 18:12:11     91s] *** Summary of all messages that are not suppressed in this session:
[07/15 18:12:11     91s] Severity  ID               Count  Summary                                  
[07/15 18:12:11     91s] WARNING   NRDB-104             4  Cannot find antenna cell. Please set opt...
[07/15 18:12:11     91s] WARNING   NRDB-121             2  No slack were found on nets, SI driven n...
[07/15 18:12:11     91s] WARNING   NRDB-187             2  Cannot open file %s.                     
[07/15 18:12:11     91s] WARNING   NRCM-25              2  File %s does not exist.                  
[07/15 18:12:11     91s] WARNING   NRGR-22              2  Design is already detail routed.         
[07/15 18:12:11     91s] *** Message Summary: 6 warning(s), 0 error(s)
[07/15 18:12:11     91s] 
[07/15 18:12:11     91s] ### Time Record (routeDesign) is uninstalled.
[07/15 18:12:11     91s] ### 
[07/15 18:12:11     91s] ###   Scalability Statistics
[07/15 18:12:11     91s] ### 
[07/15 18:12:11     91s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:12:11     91s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[07/15 18:12:11     91s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:12:11     91s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/15 18:12:11     91s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/15 18:12:11     91s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/15 18:12:11     91s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/15 18:12:11     91s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/15 18:12:11     91s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[07/15 18:12:11     91s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[07/15 18:12:11     91s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[07/15 18:12:11     91s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[07/15 18:12:11     91s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[07/15 18:12:11     91s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[07/15 18:12:11     91s] ###   Entire Command                |        00:00:04|        00:00:04|             1.0|
[07/15 18:12:11     91s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:12:11     91s] ### 
[07/15 18:12:12     91s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[07/15 18:12:36     92s] <CMD> setSIMode -acceptableWNS same -fixDRC 1 -fixHoldIncludeXtalkSetup 0
[07/15 18:12:36     92s] **WARN: (IMPTCM-70):	Option "-fixDRC" for command setSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[07/15 18:12:36     92s] This setSIMode -acceptableWNS option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
[07/15 18:12:36     92s] **INFO: Noisy slews have been enabled for DRV max transition reporting only. Delay calculation will continue to use base slews for timing analysis commands such as reportTranViolation, report_constraint, reportDelayCalculation, report_timing etc.  DRV violations will be reported by timeDesign under the './timingReports/<design name>.SI_Glitches.rpt' file only and the number of max tran violations due to noisy slews will be listed in the timeDesign summary report
[07/15 18:12:36     92s] This setSIMode -fixHoldIncludeXTalkSetup option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
[07/15 18:12:38     92s] <CMD> setSIMode -save siFix.option
[07/15 18:12:40     92s] <CMD> setSIMode -acceptableWNS same -fixDRC 1 -fixHoldIncludeXtalkSetup 0
[07/15 18:12:40     92s] **WARN: (IMPTCM-70):	Option "-fixDRC" for command setSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[07/15 18:12:40     92s] This setSIMode -acceptableWNS option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
[07/15 18:12:40     92s] **INFO: Noisy slews have been enabled for DRV max transition reporting only. Delay calculation will continue to use base slews for timing analysis commands such as reportTranViolation, report_constraint, reportDelayCalculation, report_timing etc.  DRV violations will be reported by timeDesign under the './timingReports/<design name>.SI_Glitches.rpt' file only and the number of max tran violations due to noisy slews will be listed in the timeDesign summary report
[07/15 18:12:40     92s] This setSIMode -fixHoldIncludeXTalkSetup option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
[07/15 18:12:47     92s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[07/15 18:12:47     92s] <CMD> setDelayCalMode -engine default -siAware true
[07/15 18:12:47     92s] <CMD> optDesign -postRoute
[07/15 18:12:47     92s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1616.1M, totSessionCpu=0:01:33 **
[07/15 18:12:47     92s] *** optDesign #5 [begin] : totSession cpu/real = 0:01:32.7/0:13:36.3 (0.1), mem = 2098.1M
[07/15 18:12:47     92s] Info: 1 threads available for lower-level modules during optimization.
[07/15 18:12:47     92s] GigaOpt running with 1 threads.
[07/15 18:12:47     92s] *** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:32.7/0:13:36.3 (0.1), mem = 2098.1M
[07/15 18:12:47     92s] **INFO: User settings:
[07/15 18:12:47     92s] setNanoRouteMode -drouteAntennaFactor                           1
[07/15 18:12:47     92s] setNanoRouteMode -drouteEndIteration                            1
[07/15 18:12:47     92s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[07/15 18:12:47     92s] setNanoRouteMode -droutePostRouteWidenWireRule                  virtuosoDefaultSetup
[07/15 18:12:47     92s] setNanoRouteMode -drouteStartIteration                          0
[07/15 18:12:47     92s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[07/15 18:12:47     92s] setNanoRouteMode -extractThirdPartyCompatible                   false
[07/15 18:12:47     92s] setNanoRouteMode -grouteExpTdStdDelay                           91
[07/15 18:12:47     92s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[07/15 18:12:47     92s] setNanoRouteMode -routeBottomRoutingLayer                       1
[07/15 18:12:47     92s] setNanoRouteMode -routeInsertAntennaDiode                       true
[07/15 18:12:47     92s] setNanoRouteMode -routeInsertDiodeForClockNets                  true
[07/15 18:12:47     92s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[07/15 18:12:47     92s] setNanoRouteMode -routeTopRoutingLayer                          4
[07/15 18:12:47     92s] setNanoRouteMode -routeWithSiDriven                             true
[07/15 18:12:47     92s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[07/15 18:12:47     92s] setNanoRouteMode -routeWithTimingDriven                         true
[07/15 18:12:47     92s] setNanoRouteMode -timingEngine                                  {}
[07/15 18:12:47     92s] setDesignMode -process                                          180
[07/15 18:12:47     92s] setExtractRCMode -coupled                                       true
[07/15 18:12:47     92s] setExtractRCMode -coupling_c_th                                 3
[07/15 18:12:47     92s] setExtractRCMode -engine                                        postRoute
[07/15 18:12:47     92s] setExtractRCMode -noCleanRCDB                                   true
[07/15 18:12:47     92s] setExtractRCMode -nrNetInMemory                                 100000
[07/15 18:12:47     92s] setExtractRCMode -relative_c_th                                 0.03
[07/15 18:12:47     92s] setExtractRCMode -total_c_th                                    5
[07/15 18:12:47     92s] setUsefulSkewMode -ecoRoute                                     false
[07/15 18:12:47     92s] setUsefulSkewMode -maxAllowedDelay                              1
[07/15 18:12:47     92s] setUsefulSkewMode -noBoundary                                   false
[07/15 18:12:47     92s] setDelayCalMode -enable_high_fanout                             true
[07/15 18:12:47     92s] setDelayCalMode -engine                                         aae
[07/15 18:12:47     92s] setDelayCalMode -ignoreNetLoad                                  false
[07/15 18:12:47     92s] setDelayCalMode -SIAware                                        true
[07/15 18:12:47     92s] setDelayCalMode -socv_accuracy_mode                             low
[07/15 18:12:47     92s] setOptMode -activeSetupViews                                    { slow_functional_mode }
[07/15 18:12:47     92s] setOptMode -autoSetupViews                                      { slow_functional_mode}
[07/15 18:12:47     92s] setOptMode -autoTDGRSetupViews                                  { slow_functional_mode}
[07/15 18:12:47     92s] setOptMode -deleteInst                                          true
[07/15 18:12:47     92s] setOptMode -drcMargin                                           0
[07/15 18:12:47     92s] setOptMode -fixCap                                              true
[07/15 18:12:47     92s] setOptMode -fixDrc                                              true
[07/15 18:12:47     92s] setOptMode -fixFanoutLoad                                       false
[07/15 18:12:47     92s] setOptMode -fixTran                                             true
[07/15 18:12:47     92s] setOptMode -optimizeFF                                          true
[07/15 18:12:47     92s] setOptMode -preserveAllSequential                               false
[07/15 18:12:47     92s] setOptMode -setupTargetSlack                                    0
[07/15 18:12:47     92s] setSIMode -acceptableWNS                                        same
[07/15 18:12:47     92s] setSIMode -fixHoldIncludeXtalkSetup                             false
[07/15 18:12:47     92s] setSIMode -report_si_slew_max_transition                        true
[07/15 18:12:47     92s] setSIMode -save                                                 siFix.option
[07/15 18:12:47     92s] setSIMode -separate_delta_delay_on_data                         true
[07/15 18:12:47     92s] setAnalysisMode -analysisType                                   onChipVariation
[07/15 18:12:47     92s] setAnalysisMode -checkType                                      setup
[07/15 18:12:47     92s] setAnalysisMode -clkSrcPath                                     true
[07/15 18:12:47     92s] setAnalysisMode -clockPropagation                               sdcControl
[07/15 18:12:47     92s] setAnalysisMode -skew                                           true
[07/15 18:12:47     92s] setAnalysisMode -usefulSkew                                     true
[07/15 18:12:47     92s] setAnalysisMode -virtualIPO                                     false
[07/15 18:12:47     92s] 
[07/15 18:12:47     92s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 18:12:47     92s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[07/15 18:12:47     92s] 
[07/15 18:12:47     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:12:47     92s] Summary for sequential cells identification: 
[07/15 18:12:47     92s]   Identified SBFF number: 33
[07/15 18:12:47     92s]   Identified MBFF number: 0
[07/15 18:12:47     92s]   Identified SB Latch number: 0
[07/15 18:12:47     92s]   Identified MB Latch number: 0
[07/15 18:12:47     92s]   Not identified SBFF number: 0
[07/15 18:12:47     92s]   Not identified MBFF number: 0
[07/15 18:12:47     92s]   Not identified SB Latch number: 0
[07/15 18:12:47     92s]   Not identified MB Latch number: 0
[07/15 18:12:47     92s]   Number of sequential cells which are not FFs: 43
[07/15 18:12:47     92s]  Visiting view : slow_functional_mode
[07/15 18:12:47     92s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:12:47     92s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:12:47     92s]  Visiting view : fast_functional_mode
[07/15 18:12:47     92s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:12:47     92s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:12:47     92s] TLC MultiMap info (StdDelay):
[07/15 18:12:47     92s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:12:47     92s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:12:47     92s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:12:47     92s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:12:47     92s]  Setting StdDelay to: 91ps
[07/15 18:12:47     92s] 
[07/15 18:12:47     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:12:47     92s] Need call spDPlaceInit before registerPrioInstLoc.
[07/15 18:12:47     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:2113.1M, EPOCH TIME: 1721081567.486970
[07/15 18:12:47     92s] Processing tracks to init pin-track alignment.
[07/15 18:12:47     92s] z: 2, totalTracks: 1
[07/15 18:12:47     92s] z: 4, totalTracks: 1
[07/15 18:12:47     92s] z: 6, totalTracks: 1
[07/15 18:12:47     92s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:12:47     92s] All LLGs are deleted
[07/15 18:12:47     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:47     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:47     92s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2113.1M, EPOCH TIME: 1721081567.489056
[07/15 18:12:47     92s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2113.1M, EPOCH TIME: 1721081567.489137
[07/15 18:12:47     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2113.1M, EPOCH TIME: 1721081567.489458
[07/15 18:12:47     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:47     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:47     92s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2113.1M, EPOCH TIME: 1721081567.489662
[07/15 18:12:47     92s] Max number of tech site patterns supported in site array is 256.
[07/15 18:12:47     92s] Core basic site is core_ji3v
[07/15 18:12:47     92s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2113.1M, EPOCH TIME: 1721081567.498607
[07/15 18:12:47     92s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:12:47     92s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:12:47     92s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2113.1M, EPOCH TIME: 1721081567.498842
[07/15 18:12:47     92s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:12:47     92s] SiteArray: use 176,128 bytes
[07/15 18:12:47     92s] SiteArray: current memory after site array memory allocation 2113.1M
[07/15 18:12:47     92s] SiteArray: FP blocked sites are writable
[07/15 18:12:47     92s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:12:47     92s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2113.1M, EPOCH TIME: 1721081567.499314
[07/15 18:12:47     92s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:2113.1M, EPOCH TIME: 1721081567.501016
[07/15 18:12:47     92s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:12:47     92s] Atter site array init, number of instance map data is 0.
[07/15 18:12:47     92s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.012, MEM:2113.1M, EPOCH TIME: 1721081567.501268
[07/15 18:12:47     92s] 
[07/15 18:12:47     92s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:12:47     92s] OPERPROF:     Starting CMU at level 3, MEM:2113.1M, EPOCH TIME: 1721081567.501634
[07/15 18:12:47     92s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2113.1M, EPOCH TIME: 1721081567.501896
[07/15 18:12:47     92s] 
[07/15 18:12:47     92s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:12:47     92s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:2113.1M, EPOCH TIME: 1721081567.502067
[07/15 18:12:47     92s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2113.1M, EPOCH TIME: 1721081567.502110
[07/15 18:12:47     92s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2129.2M, EPOCH TIME: 1721081567.502693
[07/15 18:12:47     92s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2129.2MB).
[07/15 18:12:47     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:2129.2M, EPOCH TIME: 1721081567.503085
[07/15 18:12:47     92s] Cell 'RF4DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:12:47     92s] Cell 'RF4DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:12:47     92s] Cell 'RF8DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:12:47     92s] Cell 'RF8DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:12:47     92s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[07/15 18:12:47     92s] 	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:12:47     92s] 	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:12:47     92s] 	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:12:47     92s] 	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:12:47     92s] .
[07/15 18:12:47     92s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2129.2M, EPOCH TIME: 1721081567.503221
[07/15 18:12:47     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:12:47     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:47     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:47     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:47     92s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2127.2M, EPOCH TIME: 1721081567.505694
[07/15 18:12:47     92s] 
[07/15 18:12:47     92s] Creating Lib Analyzer ...
[07/15 18:12:47     92s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:12:47     92s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:12:47     92s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:12:47     92s] 
[07/15 18:12:47     92s] {RT max_rc 0 3 3 0}
[07/15 18:12:48     93s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:33 mem=2135.2M
[07/15 18:12:48     93s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:33 mem=2135.2M
[07/15 18:12:48     93s] Creating Lib Analyzer, finished. 
[07/15 18:12:48     93s] Effort level <high> specified for reg2reg path_group
[07/15 18:12:48     93s] **WARN :: 'setOptMode -fixSISlew false' has been set. 'setSIMode -report_si_slew_max_transition false' is set now
[07/15 18:12:48     93s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[07/15 18:12:48     93s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1648.3M, totSessionCpu=0:01:33 **
[07/15 18:12:48     93s] Existing Dirty Nets : 0
[07/15 18:12:48     93s] New Signature Flow (optDesignCheckOptions) ....
[07/15 18:12:48     93s] #Taking db snapshot
[07/15 18:12:48     93s] #Taking db snapshot ... done
[07/15 18:12:48     93s] OPERPROF: Starting checkPlace at level 1, MEM:2137.2M, EPOCH TIME: 1721081568.258899
[07/15 18:12:48     93s] Processing tracks to init pin-track alignment.
[07/15 18:12:48     93s] z: 2, totalTracks: 1
[07/15 18:12:48     93s] z: 4, totalTracks: 1
[07/15 18:12:48     93s] z: 6, totalTracks: 1
[07/15 18:12:48     93s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:12:48     93s] All LLGs are deleted
[07/15 18:12:48     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:48     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:48     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2137.2M, EPOCH TIME: 1721081568.260755
[07/15 18:12:48     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2137.2M, EPOCH TIME: 1721081568.260839
[07/15 18:12:48     93s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2137.2M, EPOCH TIME: 1721081568.260890
[07/15 18:12:48     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:48     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:48     93s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2137.2M, EPOCH TIME: 1721081568.261064
[07/15 18:12:48     93s] Max number of tech site patterns supported in site array is 256.
[07/15 18:12:48     93s] Core basic site is core_ji3v
[07/15 18:12:48     93s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2137.2M, EPOCH TIME: 1721081568.269520
[07/15 18:12:48     93s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:12:48     93s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:12:48     93s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2137.2M, EPOCH TIME: 1721081568.269742
[07/15 18:12:48     93s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:12:48     93s] SiteArray: use 176,128 bytes
[07/15 18:12:48     93s] SiteArray: current memory after site array memory allocation 2137.2M
[07/15 18:12:48     93s] SiteArray: FP blocked sites are writable
[07/15 18:12:48     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:12:48     93s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2137.2M, EPOCH TIME: 1721081568.270210
[07/15 18:12:48     93s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:2137.2M, EPOCH TIME: 1721081568.271921
[07/15 18:12:48     93s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:12:48     93s] Atter site array init, number of instance map data is 0.
[07/15 18:12:48     93s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2137.2M, EPOCH TIME: 1721081568.272134
[07/15 18:12:48     93s] 
[07/15 18:12:48     93s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:12:48     93s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2137.2M, EPOCH TIME: 1721081568.272371
[07/15 18:12:48     93s] Begin checking placement ... (start mem=2137.2M, init mem=2137.2M)
[07/15 18:12:48     93s] Begin checking exclusive groups violation ...
[07/15 18:12:48     93s] There are 0 groups to check, max #box is 0, total #box is 0
[07/15 18:12:48     93s] Finished checking exclusive groups violations. Found 0 Vio.
[07/15 18:12:48     93s] 
[07/15 18:12:48     93s] Running CheckPlace using 1 thread in normal mode...
[07/15 18:12:48     93s] 
[07/15 18:12:48     93s] ...checkPlace normal is done!
[07/15 18:12:48     93s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2137.2M, EPOCH TIME: 1721081568.283587
[07/15 18:12:48     93s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2137.2M, EPOCH TIME: 1721081568.284086
[07/15 18:12:48     93s] *info: Placed = 1399           (Fixed = 11)
[07/15 18:12:48     93s] *info: Unplaced = 0           
[07/15 18:12:48     93s] Placement Density:65.36%(53347/81624)
[07/15 18:12:48     93s] Placement Density (including fixed std cells):65.36%(53347/81624)
[07/15 18:12:48     93s] All LLGs are deleted
[07/15 18:12:48     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1399).
[07/15 18:12:48     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:48     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2137.2M, EPOCH TIME: 1721081568.284517
[07/15 18:12:48     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2137.2M, EPOCH TIME: 1721081568.284582
[07/15 18:12:48     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:48     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:48     93s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2137.2M)
[07/15 18:12:48     93s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.026, MEM:2137.2M, EPOCH TIME: 1721081568.284973
[07/15 18:12:48     93s]  Initial DC engine is -> aae
[07/15 18:12:48     93s]  
[07/15 18:12:48     93s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[07/15 18:12:48     93s]  
[07/15 18:12:48     93s]  
[07/15 18:12:48     93s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[07/15 18:12:48     93s]  
[07/15 18:12:48     93s] Reset EOS DB
[07/15 18:12:48     93s] Ignoring AAE DB Resetting ...
[07/15 18:12:48     93s]  Set Options for AAE Based Opt flow 
[07/15 18:12:48     93s] *** optDesign -postRoute ***
[07/15 18:12:48     93s] DRC Margin: user margin 0.0; extra margin 0
[07/15 18:12:48     93s] Setup Target Slack: user slack 0
[07/15 18:12:48     93s] Hold Target Slack: user slack 0
[07/15 18:12:48     93s] Opt: RC extraction mode changed to 'detail'
[07/15 18:12:48     93s] All LLGs are deleted
[07/15 18:12:48     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:48     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:48     93s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2137.2M, EPOCH TIME: 1721081568.288690
[07/15 18:12:48     93s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2137.2M, EPOCH TIME: 1721081568.288766
[07/15 18:12:48     93s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2137.2M, EPOCH TIME: 1721081568.288993
[07/15 18:12:48     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:48     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:48     93s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2137.2M, EPOCH TIME: 1721081568.289163
[07/15 18:12:48     93s] Max number of tech site patterns supported in site array is 256.
[07/15 18:12:48     93s] Core basic site is core_ji3v
[07/15 18:12:48     93s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2137.2M, EPOCH TIME: 1721081568.297657
[07/15 18:12:48     93s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:12:48     93s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:12:48     93s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2137.2M, EPOCH TIME: 1721081568.297840
[07/15 18:12:48     93s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:12:48     93s] SiteArray: use 176,128 bytes
[07/15 18:12:48     93s] SiteArray: current memory after site array memory allocation 2137.2M
[07/15 18:12:48     93s] SiteArray: FP blocked sites are writable
[07/15 18:12:48     93s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2137.2M, EPOCH TIME: 1721081568.298283
[07/15 18:12:48     93s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.002, MEM:2137.2M, EPOCH TIME: 1721081568.300034
[07/15 18:12:48     93s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:12:48     93s] Atter site array init, number of instance map data is 0.
[07/15 18:12:48     93s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2137.2M, EPOCH TIME: 1721081568.300312
[07/15 18:12:48     93s] 
[07/15 18:12:48     93s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:12:48     93s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:2137.2M, EPOCH TIME: 1721081568.300698
[07/15 18:12:48     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:12:48     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:48     93s] Multi-VT timing optimization disabled based on library information.
[07/15 18:12:48     93s] 
[07/15 18:12:48     93s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:12:48     93s] Deleting Lib Analyzer.
[07/15 18:12:48     93s] 
[07/15 18:12:48     93s] TimeStamp Deleting Cell Server End ...
[07/15 18:12:48     93s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:12:48     93s] 
[07/15 18:12:48     93s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:12:48     93s] Summary for sequential cells identification: 
[07/15 18:12:48     93s]   Identified SBFF number: 33
[07/15 18:12:48     93s]   Identified MBFF number: 0
[07/15 18:12:48     93s]   Identified SB Latch number: 0
[07/15 18:12:48     93s]   Identified MB Latch number: 0
[07/15 18:12:48     93s]   Not identified SBFF number: 0
[07/15 18:12:48     93s]   Not identified MBFF number: 0
[07/15 18:12:48     93s]   Not identified SB Latch number: 0
[07/15 18:12:48     93s]   Not identified MB Latch number: 0
[07/15 18:12:48     93s]   Number of sequential cells which are not FFs: 43
[07/15 18:12:48     93s]  Visiting view : slow_functional_mode
[07/15 18:12:48     93s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:12:48     93s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:12:48     93s]  Visiting view : fast_functional_mode
[07/15 18:12:48     93s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:12:48     93s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:12:48     93s] TLC MultiMap info (StdDelay):
[07/15 18:12:48     93s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:12:48     93s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:12:48     93s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:12:48     93s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:12:48     93s]  Setting StdDelay to: 91ps
[07/15 18:12:48     93s] 
[07/15 18:12:48     93s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:12:48     93s] 
[07/15 18:12:48     93s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:12:48     93s] 
[07/15 18:12:48     93s] TimeStamp Deleting Cell Server End ...
[07/15 18:12:48     93s] *** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:33.6/0:13:37.2 (0.1), mem = 2137.2M
[07/15 18:12:48     93s] 
[07/15 18:12:48     93s] =============================================================================================
[07/15 18:12:48     93s]  Step TAT Report : InitOpt #1 / optDesign #5                                    21.18-s099_1
[07/15 18:12:48     93s] =============================================================================================
[07/15 18:12:48     93s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:12:48     93s] ---------------------------------------------------------------------------------------------
[07/15 18:12:48     93s] [ CellServerInit         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:12:48     93s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  79.6 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:12:48     93s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:12:48     93s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:12:48     93s] [ CheckPlace             ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:12:48     93s] [ MISC                   ]          0:00:00.1  (  16.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:12:48     93s] ---------------------------------------------------------------------------------------------
[07/15 18:12:48     93s]  InitOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:12:48     93s] ---------------------------------------------------------------------------------------------
[07/15 18:12:48     93s] 
[07/15 18:12:48     93s] ** INFO : this run is activating 'postRoute' automaton
[07/15 18:12:48     93s] **INFO: flowCheckPoint #8 InitialSummary
[07/15 18:12:48     93s] Extraction called for design 'aska_dig' of instances=1399 and nets=1460 using extraction engine 'postRoute' at effort level 'low' .
[07/15 18:12:48     93s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 18:12:48     93s] RC Extraction called in multi-corner(2) mode.
[07/15 18:12:48     93s] Process corner(s) are loaded.
[07/15 18:12:48     93s]  Corner: max_rc
[07/15 18:12:48     93s]  Corner: min_rc
[07/15 18:12:48     93s] extractDetailRC Option : -outfile /tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb.d -maxResLength 200  -extended
[07/15 18:12:48     93s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 18:12:48     93s]       RC Corner Indexes            0       1   
[07/15 18:12:48     93s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:12:48     93s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 18:12:48     93s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:12:48     93s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:12:48     93s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:12:48     93s] Shrink Factor                : 1.00000
[07/15 18:12:48     93s] 
[07/15 18:12:48     93s] Trim Metal Layers:
[07/15 18:12:48     93s] LayerId::1 widthSet size::4
[07/15 18:12:48     93s] LayerId::2 widthSet size::4
[07/15 18:12:48     93s] LayerId::3 widthSet size::4
[07/15 18:12:48     93s] LayerId::4 widthSet size::4
[07/15 18:12:48     93s] LayerId::5 widthSet size::4
[07/15 18:12:48     93s] LayerId::6 widthSet size::2
[07/15 18:12:48     93s] eee: pegSigSF::1.070000
[07/15 18:12:48     93s] Initializing multi-corner capacitance tables ... 
[07/15 18:12:48     93s] Initializing multi-corner resistance tables ...
[07/15 18:12:48     93s] eee: l::1 avDens::0.127256 usedTrk::610.827856 availTrk::4800.000000 sigTrk::610.827856
[07/15 18:12:48     93s] eee: l::2 avDens::0.140120 usedTrk::627.737429 availTrk::4480.000000 sigTrk::627.737429
[07/15 18:12:48     93s] eee: l::3 avDens::0.156172 usedTrk::587.206246 availTrk::3760.000000 sigTrk::587.206246
[07/15 18:12:48     93s] eee: l::4 avDens::0.020591 usedTrk::72.481250 availTrk::3520.000000 sigTrk::72.481250
[07/15 18:12:48     93s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:12:48     93s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:12:48     93s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036042 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:12:48     93s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2129.2M)
[07/15 18:12:48     93s] Creating parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb.d' for storing RC.
[07/15 18:12:48     93s] Extracted 10.0101% (CPU Time= 0:00:00.0  MEM= 2173.2M)
[07/15 18:12:48     93s] Extracted 20.013% (CPU Time= 0:00:00.0  MEM= 2173.2M)
[07/15 18:12:48     93s] Extracted 30.0087% (CPU Time= 0:00:00.0  MEM= 2173.2M)
[07/15 18:12:48     93s] Extracted 40.0116% (CPU Time= 0:00:00.0  MEM= 2173.2M)
[07/15 18:12:48     93s] Extracted 50.0145% (CPU Time= 0:00:00.1  MEM= 2173.2M)
[07/15 18:12:48     93s] Extracted 60.0101% (CPU Time= 0:00:00.1  MEM= 2173.2M)
[07/15 18:12:48     93s] Extracted 70.013% (CPU Time= 0:00:00.1  MEM= 2173.2M)
[07/15 18:12:48     93s] Extracted 80.0087% (CPU Time= 0:00:00.1  MEM= 2173.2M)
[07/15 18:12:48     93s] Extracted 90.0116% (CPU Time= 0:00:00.1  MEM= 2173.2M)
[07/15 18:12:48     93s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2173.2M)
[07/15 18:12:48     93s] Number of Extracted Resistors     : 22522
[07/15 18:12:48     93s] Number of Extracted Ground Cap.   : 23320
[07/15 18:12:48     93s] Number of Extracted Coupling Cap. : 38496
[07/15 18:12:48     93s] Opening parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb.d' for reading (mem: 2149.180M)
[07/15 18:12:48     93s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 18:12:48     93s]  Corner: max_rc
[07/15 18:12:48     93s]  Corner: min_rc
[07/15 18:12:48     93s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2149.2M)
[07/15 18:12:48     93s] Creating parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb_Filter.rcdb.d' for storing RC.
[07/15 18:12:48     93s] Closing parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb.d': 1433 access done (mem: 2157.180M)
[07/15 18:12:48     93s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2157.180M)
[07/15 18:12:48     93s] Opening parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb.d' for reading (mem: 2157.180M)
[07/15 18:12:48     93s] processing rcdb (/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 18:12:49     94s] Closing parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb.d': 0 access done (mem: 2157.180M)
[07/15 18:12:49     94s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=2157.180M)
[07/15 18:12:49     94s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2157.180M)
[07/15 18:12:49     94s] Opening parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb.d' for reading (mem: 2157.180M)
[07/15 18:12:49     94s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2157.2M)
[07/15 18:12:49     94s] 
[07/15 18:12:49     94s] Trim Metal Layers:
[07/15 18:12:49     94s] LayerId::1 widthSet size::4
[07/15 18:12:49     94s] LayerId::2 widthSet size::4
[07/15 18:12:49     94s] LayerId::3 widthSet size::4
[07/15 18:12:49     94s] LayerId::4 widthSet size::4
[07/15 18:12:49     94s] LayerId::5 widthSet size::4
[07/15 18:12:49     94s] LayerId::6 widthSet size::2
[07/15 18:12:49     94s] eee: pegSigSF::1.070000
[07/15 18:12:49     94s] Initializing multi-corner capacitance tables ... 
[07/15 18:12:49     94s] Initializing multi-corner resistance tables ...
[07/15 18:12:49     94s] eee: l::1 avDens::0.127256 usedTrk::610.827856 availTrk::4800.000000 sigTrk::610.827856
[07/15 18:12:49     94s] eee: l::2 avDens::0.140120 usedTrk::627.737429 availTrk::4480.000000 sigTrk::627.737429
[07/15 18:12:49     94s] eee: l::3 avDens::0.156172 usedTrk::587.206246 availTrk::3760.000000 sigTrk::587.206246
[07/15 18:12:49     94s] eee: l::4 avDens::0.020591 usedTrk::72.481250 availTrk::3520.000000 sigTrk::72.481250
[07/15 18:12:49     94s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:12:49     94s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:12:49     94s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036042 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:12:49     94s] AAE DB initialization (MEM=2195.34 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/15 18:12:49     94s] *** BuildHoldData #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:34.5/0:13:38.4 (0.1), mem = 2195.3M
[07/15 18:12:49     94s] AAE_INFO: switching -siAware from true to false ...
[07/15 18:12:49     94s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[07/15 18:12:49     94s] OPTC: user 20.0
[07/15 18:12:49     94s] Starting delay calculation for Hold views
[07/15 18:12:49     94s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 18:12:49     94s] #################################################################################
[07/15 18:12:49     94s] # Design Stage: PostRoute
[07/15 18:12:49     94s] # Design Name: aska_dig
[07/15 18:12:49     94s] # Design Mode: 180nm
[07/15 18:12:49     94s] # Analysis Mode: MMMC OCV 
[07/15 18:12:49     94s] # Parasitics Mode: SPEF/RCDB 
[07/15 18:12:49     94s] # Signoff Settings: SI Off 
[07/15 18:12:49     94s] #################################################################################
[07/15 18:12:49     94s] Calculate late delays in OCV mode...
[07/15 18:12:49     94s] Calculate early delays in OCV mode...
[07/15 18:12:49     94s] Topological Sorting (REAL = 0:00:00.0, MEM = 2193.3M, InitMEM = 2193.3M)
[07/15 18:12:49     94s] Start delay calculation (fullDC) (1 T). (MEM=2193.34)
[07/15 18:12:49     94s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:12:49     94s] Start AAE Lib Loading. (MEM=2213.06)
[07/15 18:12:49     94s] End AAE Lib Loading. (MEM=2232.14 CPU=0:00:00.0 Real=0:00:00.0)
[07/15 18:12:49     94s] End AAE Lib Interpolated Model. (MEM=2232.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:12:49     94s] Total number of fetched objects 1433
[07/15 18:12:49     94s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:12:49     94s] End delay calculation. (MEM=2265.36 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:12:49     94s] End delay calculation (fullDC). (MEM=2228.74 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:12:49     94s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2228.7M) ***
[07/15 18:12:49     94s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:35 mem=2228.7M)
[07/15 18:12:49     94s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:35 mem=2228.7M ***
[07/15 18:12:49     94s] AAE_INFO: switching -siAware from false to true ...
[07/15 18:12:49     94s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[07/15 18:12:49     94s] Starting delay calculation for Setup views
[07/15 18:12:49     94s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 18:12:49     94s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 18:12:49     94s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 18:12:50     94s] #################################################################################
[07/15 18:12:50     94s] # Design Stage: PostRoute
[07/15 18:12:50     94s] # Design Name: aska_dig
[07/15 18:12:50     94s] # Design Mode: 180nm
[07/15 18:12:50     94s] # Analysis Mode: MMMC OCV 
[07/15 18:12:50     94s] # Parasitics Mode: SPEF/RCDB 
[07/15 18:12:50     94s] # Signoff Settings: SI On 
[07/15 18:12:50     94s] #################################################################################
[07/15 18:12:50     95s] AAE_INFO: 1 threads acquired from CTE.
[07/15 18:12:50     95s] Setting infinite Tws ...
[07/15 18:12:50     95s] First Iteration Infinite Tw... 
[07/15 18:12:50     95s] Calculate early delays in OCV mode...
[07/15 18:12:50     95s] Calculate late delays in OCV mode...
[07/15 18:12:50     95s] Topological Sorting (REAL = 0:00:00.0, MEM = 2225.0M, InitMEM = 2225.0M)
[07/15 18:12:50     95s] Start delay calculation (fullDC) (1 T). (MEM=2225.02)
[07/15 18:12:50     95s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 18:12:50     95s] End AAE Lib Interpolated Model. (MEM=2236.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:12:50     95s] Total number of fetched objects 1433
[07/15 18:12:50     95s] AAE_INFO-618: Total number of nets in the design is 1460,  100.0 percent of the nets selected for SI analysis
[07/15 18:12:50     95s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:12:50     95s] End delay calculation. (MEM=2220.62 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:12:50     95s] End delay calculation (fullDC). (MEM=2220.62 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 18:12:50     95s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2220.6M) ***
[07/15 18:12:50     95s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2220.6M)
[07/15 18:12:50     95s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 18:12:50     95s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2220.6M)
[07/15 18:12:50     95s] 
[07/15 18:12:50     95s] Executing IPO callback for view pruning ..
[07/15 18:12:50     95s] Starting SI iteration 2
[07/15 18:12:50     95s] Calculate early delays in OCV mode...
[07/15 18:12:50     95s] Calculate late delays in OCV mode...
[07/15 18:12:50     95s] Start delay calculation (fullDC) (1 T). (MEM=2162.74)
[07/15 18:12:50     95s] End AAE Lib Interpolated Model. (MEM=2162.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:12:50     95s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 64. 
[07/15 18:12:50     95s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1433. 
[07/15 18:12:50     95s] Total number of fetched objects 1433
[07/15 18:12:50     95s] AAE_INFO-618: Total number of nets in the design is 1460,  13.9 percent of the nets selected for SI analysis
[07/15 18:12:50     95s] End delay calculation. (MEM=2203.92 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:12:50     95s] End delay calculation (fullDC). (MEM=2203.92 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:12:50     95s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2203.9M) ***
[07/15 18:12:50     95s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:36 mem=2203.9M)
[07/15 18:12:50     95s] End AAE Lib Interpolated Model. (MEM=2203.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:12:50     95s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2203.9M, EPOCH TIME: 1721081570.557426
[07/15 18:12:50     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:50     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:50     95s] 
[07/15 18:12:50     95s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:12:50     95s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2203.9M, EPOCH TIME: 1721081570.566854
[07/15 18:12:50     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:12:50     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:50     95s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.021  |  5.918  |  0.021  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2219.9M, EPOCH TIME: 1721081570.596603
[07/15 18:12:50     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:50     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:50     95s] 
[07/15 18:12:50     95s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:12:50     95s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2219.9M, EPOCH TIME: 1721081570.606008
[07/15 18:12:50     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:12:50     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:50     95s] Density: 65.357%
------------------------------------------------------------------

[07/15 18:12:50     95s] *** BuildHoldData #1 [finish] (optDesign #5) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:35.6/0:13:39.5 (0.1), mem = 2219.9M
[07/15 18:12:50     95s] 
[07/15 18:12:50     95s] =============================================================================================
[07/15 18:12:50     95s]  Step TAT Report : BuildHoldData #1 / optDesign #5                              21.18-s099_1
[07/15 18:12:50     95s] =============================================================================================
[07/15 18:12:50     95s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:12:50     95s] ---------------------------------------------------------------------------------------------
[07/15 18:12:50     95s] [ ViewPruning            ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:12:50     95s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.4 % )     0:00:00.1 /  0:00:00.0    1.0
[07/15 18:12:50     95s] [ DrvReport              ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.5
[07/15 18:12:50     95s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:12:50     95s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:12:50     95s] [ TimingUpdate           ]      4   0:00:00.3  (  29.6 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:12:50     95s] [ FullDelayCalc          ]      3   0:00:00.5  (  50.1 % )     0:00:00.5 /  0:00:00.5    1.0
[07/15 18:12:50     95s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:12:50     95s] [ MISC                   ]          0:00:00.2  (  14.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:12:50     95s] ---------------------------------------------------------------------------------------------
[07/15 18:12:50     95s]  BuildHoldData #1 TOTAL             0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[07/15 18:12:50     95s] ---------------------------------------------------------------------------------------------
[07/15 18:12:50     95s] 
[07/15 18:12:50     95s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1685.8M, totSessionCpu=0:01:36 **
[07/15 18:12:50     95s] OPTC: m1 20.0 20.0
[07/15 18:12:50     95s] Setting latch borrow mode to budget during optimization.
[07/15 18:12:50     95s] Info: Done creating the CCOpt slew target map.
[07/15 18:12:50     95s] **INFO: flowCheckPoint #9 OptimizationPass1
[07/15 18:12:50     95s] Glitch fixing enabled
[07/15 18:12:50     95s] *** ClockDrv #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:35.6/0:13:39.5 (0.1), mem = 2181.9M
[07/15 18:12:50     95s] Running CCOpt-PRO on entire clock network
[07/15 18:12:50     95s] Net route status summary:
[07/15 18:12:50     95s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:12:50     95s]   Non-clock:  1447 (unrouted=27, trialRouted=0, noStatus=0, routed=1420, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:12:50     95s] Clock tree cells fixed by user: 0 out of 11 (0%)
[07/15 18:12:50     95s] PRO...
[07/15 18:12:50     95s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[07/15 18:12:50     95s] Initializing clock structures...
[07/15 18:12:50     95s]   Creating own balancer
[07/15 18:12:50     95s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[07/15 18:12:50     95s]   Removing CTS place status from clock tree and sinks.
[07/15 18:12:50     95s]   Removed CTS place status from 11 clock cells (out of 14 ) and 0 clock sinks (out of 0 ).
[07/15 18:12:50     95s]   Initializing legalizer
[07/15 18:12:50     95s]   Using cell based legalization.
[07/15 18:12:50     95s]   Leaving CCOpt scope - Initializing placement interface...
[07/15 18:12:50     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:2181.9M, EPOCH TIME: 1721081570.653260
[07/15 18:12:50     95s] Processing tracks to init pin-track alignment.
[07/15 18:12:50     95s] z: 2, totalTracks: 1
[07/15 18:12:50     95s] z: 4, totalTracks: 1
[07/15 18:12:50     95s] z: 6, totalTracks: 1
[07/15 18:12:50     95s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:12:50     95s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2181.9M, EPOCH TIME: 1721081570.654613
[07/15 18:12:50     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:50     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:50     95s] 
[07/15 18:12:50     95s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:12:50     95s] 
[07/15 18:12:50     95s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:12:50     95s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2181.9M, EPOCH TIME: 1721081570.664206
[07/15 18:12:50     95s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2181.9M, EPOCH TIME: 1721081570.664268
[07/15 18:12:50     95s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2181.9M, EPOCH TIME: 1721081570.664458
[07/15 18:12:50     95s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2181.9MB).
[07/15 18:12:50     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2181.9M, EPOCH TIME: 1721081570.664689
[07/15 18:12:50     95s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:12:50     95s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:12:50     95s] (I)      Load db... (mem=2181.9M)
[07/15 18:12:50     95s] (I)      Read data from FE... (mem=2181.9M)
[07/15 18:12:50     95s] (I)      Number of ignored instance 0
[07/15 18:12:50     95s] (I)      Number of inbound cells 0
[07/15 18:12:50     95s] (I)      Number of opened ILM blockages 0
[07/15 18:12:50     95s] (I)      Number of instances temporarily fixed by detailed placement 368
[07/15 18:12:50     95s] (I)      numMoveCells=1031, numMacros=0  numPads=80  numMultiRowHeightInsts=0
[07/15 18:12:50     95s] (I)      cell height: 4480, count: 1399
[07/15 18:12:50     95s] (I)      Read rows... (mem=2181.9M)
[07/15 18:12:50     95s] (I)      Done Read rows (cpu=0.000s, mem=2181.9M)
[07/15 18:12:50     95s] (I)      Done Read data from FE (cpu=0.000s, mem=2181.9M)
[07/15 18:12:50     95s] (I)      Done Load db (cpu=0.000s, mem=2181.9M)
[07/15 18:12:50     95s] (I)      Constructing placeable region... (mem=2181.9M)
[07/15 18:12:50     95s] (I)      Constructing bin map
[07/15 18:12:50     95s] (I)      Initialize bin information with width=44800 height=44800
[07/15 18:12:50     95s] (I)      Done constructing bin map
[07/15 18:12:50     95s] (I)      Compute region effective width... (mem=2181.9M)
[07/15 18:12:50     95s] (I)      Done Compute region effective width (cpu=0.000s, mem=2181.9M)
[07/15 18:12:50     95s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2181.9M)
[07/15 18:12:50     95s]   Legalizer reserving space for clock trees
[07/15 18:12:50     95s]   Accumulated time to calculate placeable region: 0
[07/15 18:12:50     95s]   Accumulated time to calculate placeable region: 0
[07/15 18:12:50     95s]   Accumulated time to calculate placeable region: 0
[07/15 18:12:50     95s]   Accumulated time to calculate placeable region: 0
[07/15 18:12:50     95s]   Reconstructing clock tree datastructures, skew aware...
[07/15 18:12:50     95s]     Validating CTS configuration...
[07/15 18:12:50     95s]     Checking module port directions...
[07/15 18:12:50     95s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:12:50     95s]     Non-default CCOpt properties:
[07/15 18:12:50     95s]       Public non-default CCOpt properties:
[07/15 18:12:50     95s]         adjacent_rows_legal: true (default: false)
[07/15 18:12:50     95s]         buffer_cells is set for at least one object
[07/15 18:12:50     95s]         cell_density is set for at least one object
[07/15 18:12:50     95s]         cell_halo_rows: 0 (default: 1)
[07/15 18:12:50     95s]         cell_halo_sites: 0 (default: 4)
[07/15 18:12:50     95s]         inverter_cells is set for at least one object
[07/15 18:12:50     95s]         route_type is set for at least one object
[07/15 18:12:50     95s]         source_driver is set for at least one object
[07/15 18:12:50     95s]         target_insertion_delay is set for at least one object
[07/15 18:12:50     95s]         target_skew is set for at least one object
[07/15 18:12:50     95s]         target_skew_wire is set for at least one object
[07/15 18:12:50     95s]       Private non-default CCOpt properties:
[07/15 18:12:50     95s]         allow_non_fterm_identical_swaps: 0 (default: true)
[07/15 18:12:50     95s]         clock_nets_detailed_routed: 1 (default: false)
[07/15 18:12:50     95s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[07/15 18:12:50     95s]         force_design_routing_status: 1 (default: auto)
[07/15 18:12:50     95s]         pro_enable_post_commit_delay_update: 1 (default: false)
[07/15 18:12:50     95s]     Route type trimming info:
[07/15 18:12:50     95s]       No route type modifications were made.
[07/15 18:12:50     95s] End AAE Lib Interpolated Model. (MEM=2181.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:12:50     95s]     Accumulated time to calculate placeable region: 0
[07/15 18:12:50     95s]     Accumulated time to calculate placeable region: 0
[07/15 18:12:50     95s]     Accumulated time to calculate placeable region: 0
[07/15 18:12:50     95s]     Accumulated time to calculate placeable region: 0
[07/15 18:12:50     95s] (I)      Initializing Steiner engine. 
[07/15 18:12:50     95s] (I)      ============================ Layers =============================
[07/15 18:12:50     95s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:12:50     95s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:12:50     95s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:12:50     95s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:12:50     95s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:12:50     95s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:12:50     95s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:12:50     95s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:12:50     95s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:12:50     95s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:12:50     95s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:12:50     95s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:12:50     95s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:12:50     95s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:12:50     95s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:12:50     95s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:12:50     95s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:12:50     95s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:12:50     95s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:12:50     95s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:12:50     95s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:12:50     95s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:12:50     95s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:12:50     95s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:12:50     95s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:12:50     95s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:12:50     95s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:12:50     95s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:12:50     95s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:12:50     95s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:12:50     95s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:12:50     95s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:12:50     95s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:12:50     95s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:12:50     95s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:12:50     95s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:12:50     95s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:12:50     95s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:12:50     95s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:12:50     95s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:12:50     95s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:12:50     95s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:12:50     95s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:12:50     95s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:12:50     95s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:12:50     95s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:12:50     95s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:12:50     95s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:12:50     95s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:12:50     95s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:12:50     95s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:12:50     95s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:12:50     95s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:12:50     95s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:12:50     95s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:12:50     95s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:12:50     95s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:12:50     95s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:12:50     95s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:12:50     95s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:12:50     95s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:12:50     95s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:12:50     95s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:12:50     95s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:12:50     95s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:12:50     95s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:12:50     95s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:12:50     95s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:12:50     95s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:12:50     95s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:12:50     95s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:12:50     95s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:12:50     95s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:12:50     95s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:12:50     95s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:12:50     95s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:12:50     95s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:12:50     95s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:12:50     95s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:12:50     95s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:12:50     95s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:12:50     95s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:12:50     95s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:12:50     95s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:12:50     95s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:12:50     95s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:12:50     95s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:12:50     95s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:12:50     95s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:12:50     95s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:12:50     95s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:12:50     95s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:12:50     95s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:12:50     95s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:12:50     95s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:12:50     95s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:12:50     95s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:12:50     95s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:12:50     95s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:12:50     95s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[07/15 18:12:50     95s] To increase the message display limit, refer to the product command reference manual.
[07/15 18:12:50     95s]     Library trimming buffers in power domain auto-default and half-corner slow_corner:setup.late removed 0 of 8 cells
[07/15 18:12:50     95s]     Original list had 8 cells:
[07/15 18:12:50     95s]     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 18:12:50     95s]     Library trimming was not able to trim any cells:
[07/15 18:12:50     95s]     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 18:12:50     95s]     Accumulated time to calculate placeable region: 0
[07/15 18:12:50     95s]     Accumulated time to calculate placeable region: 0
[07/15 18:12:50     95s]     Accumulated time to calculate placeable region: 0
[07/15 18:12:50     95s]     Accumulated time to calculate placeable region: 0
[07/15 18:12:50     95s]     Accumulated time to calculate placeable region: 0
[07/15 18:12:50     95s]     Accumulated time to calculate placeable region: 0
[07/15 18:12:50     95s]     Accumulated time to calculate placeable region: 0
[07/15 18:12:50     95s]     Accumulated time to calculate placeable region: 0
[07/15 18:12:50     95s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[07/15 18:12:51     96s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SPI_CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[07/15 18:12:51     96s]     Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 2 of 8 cells
[07/15 18:12:51     96s]     Original list had 8 cells:
[07/15 18:12:51     96s]     INJI3VX16 INJI3VX12 INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[07/15 18:12:51     96s]     New trimmed list has 6 cells:
[07/15 18:12:51     96s]     INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[07/15 18:12:51     96s]     Clock tree balancer configuration for clock_trees CLK SPI_CLK:
[07/15 18:12:51     96s]     Non-default CCOpt properties:
[07/15 18:12:51     96s]       Public non-default CCOpt properties:
[07/15 18:12:51     96s]         cell_density: 1 (default: 0.75)
[07/15 18:12:51     96s]         route_type (leaf): LeafUnshield (default: default)
[07/15 18:12:51     96s]         route_type (top): default_route_type_nonleaf (default: default)
[07/15 18:12:51     96s]         route_type (trunk): TrunkUnshield (default: default)
[07/15 18:12:51     96s]         source_driver: BUJI3VX16/A BUJI3VX16/Q (default: )
[07/15 18:12:51     96s]       No private non-default CCOpt properties
[07/15 18:12:51     96s]     For power domain auto-default:
[07/15 18:12:51     96s]       Buffers:     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 18:12:51     96s]       Inverters:   {INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1}
[07/15 18:12:51     96s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 81285.120um^2
[07/15 18:12:51     96s]     Top Routing info:
[07/15 18:12:51     96s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:12:51     96s]       Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:12:51     96s]     Trunk Routing info:
[07/15 18:12:51     96s]       Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:12:51     96s]       Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:12:51     96s]     Leaf Routing info:
[07/15 18:12:51     96s]       Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:12:51     96s]       Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:12:51     96s]     For timing_corner slow_corner:setup, late and power domain auto-default:
[07/15 18:12:51     96s]       Slew time target (leaf):    0.634ns
[07/15 18:12:51     96s]       Slew time target (trunk):   0.634ns
[07/15 18:12:51     96s]       Slew time target (top):     0.634ns (Note: no nets are considered top nets in this clock tree)
[07/15 18:12:51     96s]       Buffer unit delay: 0.289ns
[07/15 18:12:51     96s]       Buffer max distance: 2187.394um
[07/15 18:12:51     96s]     Fastest wire driving cells and distances:
[07/15 18:12:51     96s]       Buffer    : {lib_cell:BUJI3VX16, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=2187.394um, saturatedSlew=0.452ns, speed=3671.972um per ns, cellArea=33.261um^2 per 1000um}
[07/15 18:12:51     96s]       Inverter  : {lib_cell:INJI3VX8, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=1302.000um, saturatedSlew=0.456ns, speed=2846.524um per ns, cellArea=23.123um^2 per 1000um}
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     Logic Sizing Table:
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     ----------------------------------------------------------
[07/15 18:12:51     96s]     Cell    Instance count    Source    Eligible library cells
[07/15 18:12:51     96s]     ----------------------------------------------------------
[07/15 18:12:51     96s]       (empty table)
[07/15 18:12:51     96s]     ----------------------------------------------------------
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:12:51     96s]     Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:12:51     96s]     Clock tree balancer configuration for skew_group CLK/functional_mode:
[07/15 18:12:51     96s]       Sources:                     pin clk
[07/15 18:12:51     96s]       Total number of sinks:       322
[07/15 18:12:51     96s]       Delay constrained sinks:     322
[07/15 18:12:51     96s]       Constrains:                  default
[07/15 18:12:51     96s]       Non-leaf sinks:              0
[07/15 18:12:51     96s]       Ignore pins:                 0
[07/15 18:12:51     96s]      Timing corner slow_corner:setup.late:
[07/15 18:12:51     96s]       Skew target:                 0.289ns
[07/15 18:12:51     96s]       Insertion delay target:      2.000ns
[07/15 18:12:51     96s]     Clock tree balancer configuration for skew_group SPI_CLK/functional_mode:
[07/15 18:12:51     96s]       Sources:                     pin SPI_Clk
[07/15 18:12:51     96s]       Total number of sinks:       46
[07/15 18:12:51     96s]       Delay constrained sinks:     46
[07/15 18:12:51     96s]       Constrains:                  default
[07/15 18:12:51     96s]       Non-leaf sinks:              0
[07/15 18:12:51     96s]       Ignore pins:                 0
[07/15 18:12:51     96s]      Timing corner slow_corner:setup.late:
[07/15 18:12:51     96s]       Skew target:                 0.289ns
[07/15 18:12:51     96s]       Insertion delay target:      2.000ns
[07/15 18:12:51     96s]     Primary reporting skew groups are:
[07/15 18:12:51     96s]     skew_group CLK/functional_mode with 322 clock sinks
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     Clock DAG stats initial state:
[07/15 18:12:51     96s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:12:51     96s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:12:51     96s]       misc counts      : r=2, pp=0
[07/15 18:12:51     96s]       cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 18:12:51     96s]       hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1506.400um, total=2860.480um
[07/15 18:12:51     96s]     Clock DAG library cell distribution initial state {count}:
[07/15 18:12:51     96s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:12:51     96s]     Clock DAG hash initial state: 12525885423679544564 727802571028639981
[07/15 18:12:51     96s]     CTS services accumulated run-time stats initial state:
[07/15 18:12:51     96s]       delay calculator: calls=21993, total_wall_time=0.796s, mean_wall_time=0.036ms
[07/15 18:12:51     96s]       legalizer: calls=1256, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:12:51     96s]       steiner router: calls=20918, total_wall_time=0.292s, mean_wall_time=0.014ms
[07/15 18:12:51     96s]     Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:12:51     96s]     Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     Layer information for route type LeafUnshield:
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     ---------------------------------------------------------------------
[07/15 18:12:51     96s]     Layer     Preferred    Route    Res.          Cap.          RC
[07/15 18:12:51     96s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 18:12:51     96s]     ---------------------------------------------------------------------
[07/15 18:12:51     96s]     MET1      N            H          0.469         0.287         0.135
[07/15 18:12:51     96s]     MET2      Y            V          0.407         0.297         0.121
[07/15 18:12:51     96s]     MET3      Y            H          0.407         0.298         0.121
[07/15 18:12:51     96s]     MET4      Y            V          0.407         0.296         0.120
[07/15 18:12:51     96s]     METTP     N            H          0.136         0.276         0.037
[07/15 18:12:51     96s]     METTPL    N            V          0.004         0.371         0.002
[07/15 18:12:51     96s]     ---------------------------------------------------------------------
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:12:51     96s]     Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     Layer information for route type TrunkUnshield:
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     ---------------------------------------------------------------------
[07/15 18:12:51     96s]     Layer     Preferred    Route    Res.          Cap.          RC
[07/15 18:12:51     96s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 18:12:51     96s]     ---------------------------------------------------------------------
[07/15 18:12:51     96s]     MET1      N            H          0.469         0.287         0.135
[07/15 18:12:51     96s]     MET2      Y            V          0.407         0.297         0.121
[07/15 18:12:51     96s]     MET3      Y            H          0.407         0.298         0.121
[07/15 18:12:51     96s]     MET4      Y            V          0.407         0.296         0.120
[07/15 18:12:51     96s]     METTP     N            H          0.136         0.276         0.037
[07/15 18:12:51     96s]     METTPL    N            V          0.004         0.371         0.002
[07/15 18:12:51     96s]     ---------------------------------------------------------------------
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:12:51     96s]     Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     Layer information for route type default_route_type_nonleaf:
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     ---------------------------------------------------------------------
[07/15 18:12:51     96s]     Layer     Preferred    Route    Res.          Cap.          RC
[07/15 18:12:51     96s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 18:12:51     96s]     ---------------------------------------------------------------------
[07/15 18:12:51     96s]     MET1      N            H          0.469         0.287         0.135
[07/15 18:12:51     96s]     MET2      Y            V          0.407         0.297         0.121
[07/15 18:12:51     96s]     MET3      Y            H          0.407         0.298         0.121
[07/15 18:12:51     96s]     MET4      Y            V          0.407         0.296         0.120
[07/15 18:12:51     96s]     METTP     N            H          0.136         0.276         0.037
[07/15 18:12:51     96s]     METTPL    N            V          0.004         0.371         0.002
[07/15 18:12:51     96s]     ---------------------------------------------------------------------
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     Via selection for estimated routes (rule default):
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     -----------------------------------------------------------------------
[07/15 18:12:51     96s]     Layer           Via Cell        Res.     Cap.     RC       Top of Stack
[07/15 18:12:51     96s]     Range                           (Ohm)    (fF)     (fs)     Only
[07/15 18:12:51     96s]     -----------------------------------------------------------------------
[07/15 18:12:51     96s]     MET1-MET2       VIA1_X_so       6.735    0.030    0.204    false
[07/15 18:12:51     96s]     MET2-MET3       VIA2_so         6.735    0.022    0.147    false
[07/15 18:12:51     96s]     MET3-MET4       VIA3_so         6.735    0.022    0.146    false
[07/15 18:12:51     96s]     MET4-METTP      VIATPne_Y_so    3.191    0.101    0.322    false
[07/15 18:12:51     96s]     METTP-METTPL    VIATPL_so       1.795    0.366    0.657    false
[07/15 18:12:51     96s]     -----------------------------------------------------------------------
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     No ideal or dont_touch nets found in the clock tree
[07/15 18:12:51     96s]     No dont_touch hnets found in the clock tree
[07/15 18:12:51     96s]     No dont_touch hpins found in the clock network.
[07/15 18:12:51     96s]     Checking for illegal sizes of clock logic instances...
[07/15 18:12:51     96s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     Filtering reasons for cell type: inverter
[07/15 18:12:51     96s]     =========================================
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     --------------------------------------------------------------------------
[07/15 18:12:51     96s]     Clock trees    Power domain    Reason              Library cells
[07/15 18:12:51     96s]     --------------------------------------------------------------------------
[07/15 18:12:51     96s]     all            auto-default    Library trimming    { INJI3VX12 INJI3VX16 }
[07/15 18:12:51     96s]     --------------------------------------------------------------------------
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.9)
[07/15 18:12:51     96s]     CCOpt configuration status: all checks passed.
[07/15 18:12:51     96s]   Reconstructing clock tree datastructures, skew aware done.
[07/15 18:12:51     96s] Initializing clock structures done.
[07/15 18:12:51     96s] PRO...
[07/15 18:12:51     96s]   PRO active optimizations:
[07/15 18:12:51     96s]    - DRV fixing with sizing
[07/15 18:12:51     96s]   
[07/15 18:12:51     96s]   Detected clock skew data from CTS
[07/15 18:12:51     96s]   Clock DAG stats PRO initial state:
[07/15 18:12:51     96s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:12:51     96s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:12:51     96s]     misc counts      : r=2, pp=0
[07/15 18:12:51     96s]     cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 18:12:51     96s]     cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 18:12:51     96s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:12:51     96s]     wire capacitance : top=0.000pF, trunk=0.284pF, leaf=0.687pF, total=0.971pF
[07/15 18:12:51     96s]     wire lengths     : top=0.000um, trunk=1874.880um, leaf=4443.835um, total=6318.715um
[07/15 18:12:51     96s]     hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1506.400um, total=2860.480um
[07/15 18:12:51     96s]   Clock DAG net violations PRO initial state: none
[07/15 18:12:51     96s]   Clock DAG primary half-corner transition distribution PRO initial state:
[07/15 18:12:51     96s]     Trunk : target=0.634ns count=8 avg=0.293ns sd=0.184ns min=0.053ns max=0.598ns {6 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 1 <= 0.602ns, 0 <= 0.634ns}
[07/15 18:12:51     96s]     Leaf  : target=0.634ns count=5 avg=0.483ns sd=0.028ns min=0.446ns max=0.510ns {0 <= 0.380ns, 4 <= 0.507ns, 1 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
[07/15 18:12:51     96s]   Clock DAG library cell distribution PRO initial state {count}:
[07/15 18:12:51     96s]      Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:12:51     96s]   Clock DAG hash PRO initial state: 12525885423679544564 727802571028639981
[07/15 18:12:51     96s]   CTS services accumulated run-time stats PRO initial state:
[07/15 18:12:51     96s]     delay calculator: calls=21993, total_wall_time=0.796s, mean_wall_time=0.036ms
[07/15 18:12:51     96s]     legalizer: calls=1256, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:12:51     96s]     steiner router: calls=20918, total_wall_time=0.292s, mean_wall_time=0.014ms
[07/15 18:12:51     96s]   Primary reporting skew groups PRO initial state:
[07/15 18:12:51     96s]     skew_group default.CLK/functional_mode: unconstrained
[07/15 18:12:51     96s]         min path sink: spi1_conf0_reg[26]/C
[07/15 18:12:51     96s]         max path sink: spi1_conf0_reg[23]/C
[07/15 18:12:51     96s]   Skew group summary PRO initial state:
[07/15 18:12:51     96s]     skew_group CLK/functional_mode: insertion delay [min=1.958, max=2.029, avg=1.998, sd=0.019], skew [0.071 vs 0.289], 100% {1.958, 2.029} (wid=0.051 ws=0.035) (gid=1.986 gs=0.045)
[07/15 18:12:51     96s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.803, max=1.809, avg=1.806, sd=0.002], skew [0.006 vs 0.289], 100% {1.803, 1.809} (wid=0.034 ws=0.006) (gid=1.776 gs=0.000)
[07/15 18:12:51     96s]   Recomputing CTS skew targets...
[07/15 18:12:51     96s]   Resolving skew group constraints...
[07/15 18:12:51     96s]     Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[07/15 18:12:51     96s]   Resolving skew group constraints done.
[07/15 18:12:51     96s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:12:51     96s]   PRO Fixing DRVs...
[07/15 18:12:51     96s]     Clock DAG hash before 'PRO Fixing DRVs': 12525885423679544564 727802571028639981
[07/15 18:12:51     96s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[07/15 18:12:51     96s]       delay calculator: calls=22017, total_wall_time=0.796s, mean_wall_time=0.036ms
[07/15 18:12:51     96s]       legalizer: calls=1256, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:12:51     96s]       steiner router: calls=20942, total_wall_time=0.292s, mean_wall_time=0.014ms
[07/15 18:12:51     96s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:12:51     96s]     CCOpt-PRO: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     Statistics: Fix DRVs (cell sizing):
[07/15 18:12:51     96s]     ===================================
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     Cell changes by Net Type:
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     -------------------------------------------------------------------------------------------------
[07/15 18:12:51     96s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/15 18:12:51     96s]     -------------------------------------------------------------------------------------------------
[07/15 18:12:51     96s]     top                0            0           0            0                    0                0
[07/15 18:12:51     96s]     trunk              0            0           0            0                    0                0
[07/15 18:12:51     96s]     leaf               0            0           0            0                    0                0
[07/15 18:12:51     96s]     -------------------------------------------------------------------------------------------------
[07/15 18:12:51     96s]     Total              0            0           0            0                    0                0
[07/15 18:12:51     96s]     -------------------------------------------------------------------------------------------------
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/15 18:12:51     96s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/15 18:12:51     96s]     
[07/15 18:12:51     96s]     Clock DAG stats after 'PRO Fixing DRVs':
[07/15 18:12:51     96s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:12:51     96s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:12:51     96s]       misc counts      : r=2, pp=0
[07/15 18:12:51     96s]       cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 18:12:51     96s]       cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 18:12:51     96s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:12:51     96s]       wire capacitance : top=0.000pF, trunk=0.284pF, leaf=0.687pF, total=0.971pF
[07/15 18:12:51     96s]       wire lengths     : top=0.000um, trunk=1874.880um, leaf=4443.835um, total=6318.715um
[07/15 18:12:51     96s]       hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1506.400um, total=2860.480um
[07/15 18:12:51     96s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[07/15 18:12:51     96s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[07/15 18:12:51     96s]       Trunk : target=0.634ns count=8 avg=0.293ns sd=0.184ns min=0.053ns max=0.598ns {6 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 1 <= 0.602ns, 0 <= 0.634ns}
[07/15 18:12:51     96s]       Leaf  : target=0.634ns count=5 avg=0.483ns sd=0.028ns min=0.446ns max=0.510ns {0 <= 0.380ns, 4 <= 0.507ns, 1 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
[07/15 18:12:51     96s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[07/15 18:12:51     96s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:12:51     96s]     Clock DAG hash after 'PRO Fixing DRVs': 12525885423679544564 727802571028639981
[07/15 18:12:51     96s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[07/15 18:12:51     96s]       delay calculator: calls=22017, total_wall_time=0.796s, mean_wall_time=0.036ms
[07/15 18:12:51     96s]       legalizer: calls=1256, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:12:51     96s]       steiner router: calls=20942, total_wall_time=0.292s, mean_wall_time=0.014ms
[07/15 18:12:51     96s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[07/15 18:12:51     96s]       skew_group default.CLK/functional_mode: unconstrained
[07/15 18:12:51     96s]           min path sink: spi1_conf0_reg[26]/C
[07/15 18:12:51     96s]           max path sink: spi1_conf0_reg[23]/C
[07/15 18:12:51     96s]     Skew group summary after 'PRO Fixing DRVs':
[07/15 18:12:51     96s]       skew_group CLK/functional_mode: insertion delay [min=1.958, max=2.029], skew [0.071 vs 0.289]
[07/15 18:12:51     96s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.803, max=1.809], skew [0.006 vs 0.289]
[07/15 18:12:51     96s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:12:51     96s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:12:51     96s]   
[07/15 18:12:51     96s]   Slew Diagnostics: After DRV fixing
[07/15 18:12:51     96s]   ==================================
[07/15 18:12:51     96s]   
[07/15 18:12:51     96s]   Global Causes:
[07/15 18:12:51     96s]   
[07/15 18:12:51     96s]   -------------------------------------
[07/15 18:12:51     96s]   Cause
[07/15 18:12:51     96s]   -------------------------------------
[07/15 18:12:51     96s]   DRV fixing with buffering is disabled
[07/15 18:12:51     96s]   -------------------------------------
[07/15 18:12:51     96s]   
[07/15 18:12:51     96s]   Top 5 overslews:
[07/15 18:12:51     96s]   
[07/15 18:12:51     96s]   ---------------------------------
[07/15 18:12:51     96s]   Overslew    Causes    Driving Pin
[07/15 18:12:51     96s]   ---------------------------------
[07/15 18:12:51     96s]     (empty table)
[07/15 18:12:51     96s]   ---------------------------------
[07/15 18:12:51     96s]   
[07/15 18:12:51     96s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/15 18:12:51     96s]   
[07/15 18:12:51     96s]   -------------------
[07/15 18:12:51     96s]   Cause    Occurences
[07/15 18:12:51     96s]   -------------------
[07/15 18:12:51     96s]     (empty table)
[07/15 18:12:51     96s]   -------------------
[07/15 18:12:51     96s]   
[07/15 18:12:51     96s]   Violation diagnostics counts from the 0 nodes that have violations:
[07/15 18:12:51     96s]   
[07/15 18:12:51     96s]   -------------------
[07/15 18:12:51     96s]   Cause    Occurences
[07/15 18:12:51     96s]   -------------------
[07/15 18:12:51     96s]     (empty table)
[07/15 18:12:51     96s]   -------------------
[07/15 18:12:51     96s]   
[07/15 18:12:51     96s]   Reconnecting optimized routes...
[07/15 18:12:51     96s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:12:51     96s]   Set dirty flag on 0 instances, 0 nets
[07/15 18:12:51     96s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:12:51     96s] End AAE Lib Interpolated Model. (MEM=2220.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:12:51     96s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:12:51     96s]   Clock DAG stats PRO final:
[07/15 18:12:51     96s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:12:51     96s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:12:51     96s]     misc counts      : r=2, pp=0
[07/15 18:12:51     96s]     cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 18:12:51     96s]     cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 18:12:51     96s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:12:51     96s]     wire capacitance : top=0.000pF, trunk=0.284pF, leaf=0.687pF, total=0.971pF
[07/15 18:12:51     96s]     wire lengths     : top=0.000um, trunk=1874.880um, leaf=4443.835um, total=6318.715um
[07/15 18:12:51     96s]     hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1506.400um, total=2860.480um
[07/15 18:12:51     96s]   Clock DAG net violations PRO final: none
[07/15 18:12:51     96s]   Clock DAG primary half-corner transition distribution PRO final:
[07/15 18:12:51     96s]     Trunk : target=0.634ns count=8 avg=0.293ns sd=0.184ns min=0.053ns max=0.598ns {6 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 1 <= 0.602ns, 0 <= 0.634ns}
[07/15 18:12:51     96s]     Leaf  : target=0.634ns count=5 avg=0.483ns sd=0.028ns min=0.446ns max=0.510ns {0 <= 0.380ns, 4 <= 0.507ns, 1 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
[07/15 18:12:51     96s]   Clock DAG library cell distribution PRO final {count}:
[07/15 18:12:51     96s]      Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 18:12:51     96s]   Clock DAG hash PRO final: 12525885423679544564 727802571028639981
[07/15 18:12:51     96s]   CTS services accumulated run-time stats PRO final:
[07/15 18:12:51     96s]     delay calculator: calls=22030, total_wall_time=0.797s, mean_wall_time=0.036ms
[07/15 18:12:51     96s]     legalizer: calls=1256, total_wall_time=0.019s, mean_wall_time=0.015ms
[07/15 18:12:51     96s]     steiner router: calls=20942, total_wall_time=0.292s, mean_wall_time=0.014ms
[07/15 18:12:51     96s]   Primary reporting skew groups PRO final:
[07/15 18:12:51     96s]     skew_group default.CLK/functional_mode: unconstrained
[07/15 18:12:51     96s]         min path sink: spi1_conf0_reg[26]/C
[07/15 18:12:51     96s]         max path sink: spi1_conf0_reg[23]/C
[07/15 18:12:51     96s]   Skew group summary PRO final:
[07/15 18:12:51     96s]     skew_group CLK/functional_mode: insertion delay [min=1.958, max=2.029, avg=1.998, sd=0.019], skew [0.071 vs 0.289], 100% {1.958, 2.029} (wid=0.051 ws=0.035) (gid=1.986 gs=0.045)
[07/15 18:12:51     96s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.803, max=1.809, avg=1.806, sd=0.002], skew [0.006 vs 0.289], 100% {1.803, 1.809} (wid=0.034 ws=0.006) (gid=1.776 gs=0.000)
[07/15 18:12:51     96s] PRO done.
[07/15 18:12:51     96s] Restoring CTS place status for unmodified clock tree cells and sinks.
[07/15 18:12:51     96s] numClockCells = 14, numClockCellsFixed = 0, numClockCellsRestored = 11, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[07/15 18:12:51     96s] Net route status summary:
[07/15 18:12:51     96s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:12:51     96s]   Non-clock:  1447 (unrouted=27, trialRouted=0, noStatus=0, routed=1420, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:12:51     96s] Updating delays...
[07/15 18:12:51     96s] Updating delays done.
[07/15 18:12:51     96s] PRO done. (took cpu=0:00:00.9 real=0:00:00.9)
[07/15 18:12:51     96s] Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:12:51     96s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2278.3M, EPOCH TIME: 1721081571.599067
[07/15 18:12:51     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[07/15 18:12:51     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:51     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:51     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:51     96s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:2183.3M, EPOCH TIME: 1721081571.601806
[07/15 18:12:51     96s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:12:51     96s] *** ClockDrv #1 [finish] (optDesign #5) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:36.6/0:13:40.5 (0.1), mem = 2183.3M
[07/15 18:12:51     96s] 
[07/15 18:12:51     96s] =============================================================================================
[07/15 18:12:51     96s]  Step TAT Report : ClockDrv #1 / optDesign #5                                   21.18-s099_1
[07/15 18:12:51     96s] =============================================================================================
[07/15 18:12:51     96s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:12:51     96s] ---------------------------------------------------------------------------------------------
[07/15 18:12:51     96s] [ OptimizationStep       ]      1   0:00:00.9  (  97.9 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 18:12:51     96s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:12:51     96s] [ IncrDelayCalc          ]      5   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:12:51     96s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:12:51     96s] ---------------------------------------------------------------------------------------------
[07/15 18:12:51     96s]  ClockDrv #1 TOTAL                  0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 18:12:51     96s] ---------------------------------------------------------------------------------------------
[07/15 18:12:51     96s] 
[07/15 18:12:51     96s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:12:51     96s] **INFO: Start fixing DRV (Mem = 2183.32M) ...
[07/15 18:12:51     96s] Begin: GigaOpt DRV Optimization
[07/15 18:12:51     96s] Glitch fixing enabled
[07/15 18:12:51     96s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[07/15 18:12:51     96s] *** DrvOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:36.6/0:13:40.5 (0.1), mem = 2183.3M
[07/15 18:12:51     96s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:12:51     96s] End AAE Lib Interpolated Model. (MEM=2183.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:12:51     96s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.24853.13
[07/15 18:12:51     96s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:12:51     96s] ### Creating PhyDesignMc. totSessionCpu=0:01:37 mem=2183.3M
[07/15 18:12:51     96s] OPERPROF: Starting DPlace-Init at level 1, MEM:2183.3M, EPOCH TIME: 1721081571.623347
[07/15 18:12:51     96s] Processing tracks to init pin-track alignment.
[07/15 18:12:51     96s] z: 2, totalTracks: 1
[07/15 18:12:51     96s] z: 4, totalTracks: 1
[07/15 18:12:51     96s] z: 6, totalTracks: 1
[07/15 18:12:51     96s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:12:51     96s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2183.3M, EPOCH TIME: 1721081571.624717
[07/15 18:12:51     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:51     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:51     96s] 
[07/15 18:12:51     96s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:12:51     96s] 
[07/15 18:12:51     96s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:12:51     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2183.3M, EPOCH TIME: 1721081571.633961
[07/15 18:12:51     96s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2183.3M, EPOCH TIME: 1721081571.634020
[07/15 18:12:51     96s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2183.3M, EPOCH TIME: 1721081571.634155
[07/15 18:12:51     96s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2183.3MB).
[07/15 18:12:51     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2183.3M, EPOCH TIME: 1721081571.634355
[07/15 18:12:51     96s] TotalInstCnt at PhyDesignMc Initialization: 1399
[07/15 18:12:51     96s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:37 mem=2183.3M
[07/15 18:12:51     96s] #optDebug: Start CG creation (mem=2183.3M)
[07/15 18:12:51     96s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 31.360000 
[07/15 18:12:51     96s] (cpu=0:00:00.0, mem=2242.7M)
[07/15 18:12:51     96s]  ...processing cgPrt (cpu=0:00:00.0, mem=2242.7M)
[07/15 18:12:51     96s]  ...processing cgEgp (cpu=0:00:00.0, mem=2242.7M)
[07/15 18:12:51     96s]  ...processing cgPbk (cpu=0:00:00.0, mem=2242.7M)
[07/15 18:12:51     96s]  ...processing cgNrb(cpu=0:00:00.0, mem=2242.7M)
[07/15 18:12:51     96s]  ...processing cgObs (cpu=0:00:00.0, mem=2242.7M)
[07/15 18:12:51     96s]  ...processing cgCon (cpu=0:00:00.0, mem=2242.7M)
[07/15 18:12:51     96s]  ...processing cgPdm (cpu=0:00:00.0, mem=2242.7M)
[07/15 18:12:51     96s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2242.7M)
[07/15 18:12:51     96s] ### Creating RouteCongInterface, started
[07/15 18:12:51     96s] {MMLU 0 13 1433}
[07/15 18:12:51     96s] ### Creating LA Mngr. totSessionCpu=0:01:37 mem=2242.7M
[07/15 18:12:51     96s] ### Creating LA Mngr, finished. totSessionCpu=0:01:37 mem=2242.7M
[07/15 18:12:51     96s] ### Creating RouteCongInterface, finished
[07/15 18:12:51     96s] 
[07/15 18:12:51     96s] Creating Lib Analyzer ...
[07/15 18:12:51     96s] 
[07/15 18:12:51     96s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:12:51     96s] Summary for sequential cells identification: 
[07/15 18:12:51     96s]   Identified SBFF number: 33
[07/15 18:12:51     96s]   Identified MBFF number: 0
[07/15 18:12:51     96s]   Identified SB Latch number: 0
[07/15 18:12:51     96s]   Identified MB Latch number: 0
[07/15 18:12:51     96s]   Not identified SBFF number: 0
[07/15 18:12:51     96s]   Not identified MBFF number: 0
[07/15 18:12:51     96s]   Not identified SB Latch number: 0
[07/15 18:12:51     96s]   Not identified MB Latch number: 0
[07/15 18:12:51     96s]   Number of sequential cells which are not FFs: 43
[07/15 18:12:51     96s]  Visiting view : slow_functional_mode
[07/15 18:12:51     96s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:12:51     96s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:12:51     96s]  Visiting view : fast_functional_mode
[07/15 18:12:51     96s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:12:51     96s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:12:51     96s] TLC MultiMap info (StdDelay):
[07/15 18:12:51     96s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:12:51     96s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:12:51     96s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:12:51     96s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:12:51     96s]  Setting StdDelay to: 91ps
[07/15 18:12:51     96s] 
[07/15 18:12:51     96s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:12:51     96s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:12:51     96s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:12:51     96s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:12:51     96s] 
[07/15 18:12:51     96s] {RT max_rc 0 3 3 0}
[07/15 18:12:52     97s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:37 mem=2242.7M
[07/15 18:12:52     97s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:37 mem=2242.7M
[07/15 18:12:52     97s] Creating Lib Analyzer, finished. 
[07/15 18:12:52     97s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[07/15 18:12:52     97s] [GPS-DRV] Optimizer parameters ============================= 
[07/15 18:12:52     97s] [GPS-DRV] maxDensity (design): 0.95
[07/15 18:12:52     97s] [GPS-DRV] maxLocalDensity: 0.96
[07/15 18:12:52     97s] [GPS-DRV] MaxBufDistForPlaceBlk: 896 Microns
[07/15 18:12:52     97s] [GPS-DRV] MaintainWNS: 1
[07/15 18:12:52     97s] [GPS-DRV] All active and enabled setup views
[07/15 18:12:52     97s] [GPS-DRV]     slow_functional_mode
[07/15 18:12:52     97s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[07/15 18:12:52     97s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[07/15 18:12:52     97s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[07/15 18:12:52     97s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/15 18:12:52     97s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2280.8M, EPOCH TIME: 1721081572.478501
[07/15 18:12:52     97s] Found 0 hard placement blockage before merging.
[07/15 18:12:52     97s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2280.8M, EPOCH TIME: 1721081572.478590
[07/15 18:12:52     97s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:12:52     97s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[07/15 18:12:52     97s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:12:52     97s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/15 18:12:52     97s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:12:52     97s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:12:52     97s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 65.36%|          |         |
[07/15 18:12:52     97s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:12:52     97s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 65.36%| 0:00:00.0|  2296.9M|
[07/15 18:12:52     97s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:12:52     97s] 
[07/15 18:12:52     97s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2296.9M) ***
[07/15 18:12:52     97s] 
[07/15 18:12:52     97s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:12:52     97s] Total-nets :: 1433, Stn-nets :: 0, ratio :: 0 %, Total-len 58930, Stn-len 0
[07/15 18:12:52     97s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2277.8M, EPOCH TIME: 1721081572.512488
[07/15 18:12:52     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1399).
[07/15 18:12:52     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:52     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:52     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:52     97s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2235.8M, EPOCH TIME: 1721081572.514740
[07/15 18:12:52     97s] TotalInstCnt at PhyDesignMc Destruction: 1399
[07/15 18:12:52     97s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.24853.13
[07/15 18:12:52     97s] *** DrvOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:37.5/0:13:41.4 (0.1), mem = 2235.8M
[07/15 18:12:52     97s] 
[07/15 18:12:52     97s] =============================================================================================
[07/15 18:12:52     97s]  Step TAT Report : DrvOpt #1 / optDesign #5                                     21.18-s099_1
[07/15 18:12:52     97s] =============================================================================================
[07/15 18:12:52     97s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:12:52     97s] ---------------------------------------------------------------------------------------------
[07/15 18:12:52     97s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:12:52     97s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:12:52     97s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  79.9 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:12:52     97s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:12:52     97s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:12:52     97s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:12:52     97s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:12:52     97s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:12:52     97s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:12:52     97s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:12:52     97s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:12:52     97s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:12:52     97s] [ MISC                   ]          0:00:00.1  (  10.5 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:12:52     97s] ---------------------------------------------------------------------------------------------
[07/15 18:12:52     97s]  DrvOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:12:52     97s] ---------------------------------------------------------------------------------------------
[07/15 18:12:52     97s] 
[07/15 18:12:52     97s] drv optimizer changes nothing and skips refinePlace
[07/15 18:12:52     97s] End: GigaOpt DRV Optimization
[07/15 18:12:52     97s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1726.7M, totSessionCpu=0:01:37 **
[07/15 18:12:52     97s] *info:
[07/15 18:12:52     97s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2235.77M).
[07/15 18:12:52     97s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2235.8M, EPOCH TIME: 1721081572.517102
[07/15 18:12:52     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:52     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:52     97s] 
[07/15 18:12:52     97s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:12:52     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2235.8M, EPOCH TIME: 1721081572.526538
[07/15 18:12:52     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:12:52     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:52     97s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=2235.8M)
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  5.885  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2283.9M, EPOCH TIME: 1721081572.553932
[07/15 18:12:52     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:52     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:52     97s] 
[07/15 18:12:52     97s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:12:52     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2283.9M, EPOCH TIME: 1721081572.563225
[07/15 18:12:52     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:12:52     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:52     97s] Density: 65.357%
------------------------------------------------------------------

[07/15 18:12:52     97s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1726.7M, totSessionCpu=0:01:38 **
[07/15 18:12:52     97s]   DRV Snapshot: (REF)
[07/15 18:12:52     97s]          Tran DRV: 0 (0)
[07/15 18:12:52     97s]           Cap DRV: 0 (0)
[07/15 18:12:52     97s]        Fanout DRV: 0 (0)
[07/15 18:12:52     97s]            Glitch: 0 (0)
[07/15 18:12:52     97s] *** Timing Is met
[07/15 18:12:52     97s] *** Check timing (0:00:00.0)
[07/15 18:12:52     97s] *** Setup timing is met (target slack 0ns)
[07/15 18:12:52     97s]   Timing Snapshot: (REF)
[07/15 18:12:52     97s]      Weighted WNS: 0.000
[07/15 18:12:52     97s]       All  PG WNS: 0.000
[07/15 18:12:52     97s]       High PG WNS: 0.000
[07/15 18:12:52     97s]       All  PG TNS: 0.000
[07/15 18:12:52     97s]       High PG TNS: 0.000
[07/15 18:12:52     97s]       Low  PG TNS: 0.000
[07/15 18:12:52     97s]    Category Slack: { [L, 0.003] [H, 5.886] }
[07/15 18:12:52     97s] 
[07/15 18:12:52     97s] **INFO: flowCheckPoint #10 OptimizationPreEco
[07/15 18:12:52     97s] Running postRoute recovery in preEcoRoute mode
[07/15 18:12:52     97s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1726.7M, totSessionCpu=0:01:38 **
[07/15 18:12:52     97s]   DRV Snapshot: (TGT)
[07/15 18:12:52     97s]          Tran DRV: 0 (0)
[07/15 18:12:52     97s]           Cap DRV: 0 (0)
[07/15 18:12:52     97s]        Fanout DRV: 0 (0)
[07/15 18:12:52     97s]            Glitch: 0 (0)
[07/15 18:12:52     97s] Checking DRV degradation...
[07/15 18:12:52     97s] 
[07/15 18:12:52     97s] Recovery Manager:
[07/15 18:12:52     97s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/15 18:12:52     97s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/15 18:12:52     97s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/15 18:12:52     97s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[07/15 18:12:52     97s] 
[07/15 18:12:52     97s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[07/15 18:12:52     97s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2236.25M, totSessionCpu=0:01:38).
[07/15 18:12:52     97s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1726.7M, totSessionCpu=0:01:38 **
[07/15 18:12:52     97s] 
[07/15 18:12:52     97s]   DRV Snapshot: (REF)
[07/15 18:12:52     97s]          Tran DRV: 0 (0)
[07/15 18:12:52     97s]           Cap DRV: 0 (0)
[07/15 18:12:52     97s]        Fanout DRV: 0 (0)
[07/15 18:12:52     97s]            Glitch: 0 (0)
[07/15 18:12:52     97s] Skipping pre eco harden opt
[07/15 18:12:52     97s] Running refinePlace -preserveRouting true -hardFence false
[07/15 18:12:52     97s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2274.4M, EPOCH TIME: 1721081572.610647
[07/15 18:12:52     97s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2274.4M, EPOCH TIME: 1721081572.610706
[07/15 18:12:52     97s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2274.4M, EPOCH TIME: 1721081572.610780
[07/15 18:12:52     97s] Processing tracks to init pin-track alignment.
[07/15 18:12:52     97s] z: 2, totalTracks: 1
[07/15 18:12:52     97s] z: 4, totalTracks: 1
[07/15 18:12:52     97s] z: 6, totalTracks: 1
[07/15 18:12:52     97s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:12:52     97s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2274.4M, EPOCH TIME: 1721081572.612078
[07/15 18:12:52     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:52     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:52     97s] 
[07/15 18:12:52     97s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:12:52     97s] 
[07/15 18:12:52     97s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:12:52     97s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:2274.4M, EPOCH TIME: 1721081572.621536
[07/15 18:12:52     97s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2274.4M, EPOCH TIME: 1721081572.621601
[07/15 18:12:52     97s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2274.4M, EPOCH TIME: 1721081572.621742
[07/15 18:12:52     97s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2274.4MB).
[07/15 18:12:52     97s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.011, MEM:2274.4M, EPOCH TIME: 1721081572.621952
[07/15 18:12:52     97s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:2274.4M, EPOCH TIME: 1721081572.621997
[07/15 18:12:52     97s] TDRefine: refinePlace mode is spiral
[07/15 18:12:52     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.24853.10
[07/15 18:12:52     97s] OPERPROF:   Starting RefinePlace at level 2, MEM:2274.4M, EPOCH TIME: 1721081572.622062
[07/15 18:12:52     97s] *** Starting refinePlace (0:01:38 mem=2274.4M) ***
[07/15 18:12:52     97s] Total net bbox length = 4.754e+04 (2.659e+04 2.095e+04) (ext = 5.107e+03)
[07/15 18:12:52     97s] 
[07/15 18:12:52     97s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:12:52     97s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:12:52     97s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:12:52     97s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2274.4M, EPOCH TIME: 1721081572.623581
[07/15 18:12:52     97s] Starting refinePlace ...
[07/15 18:12:52     97s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:12:52     97s] One DDP V2 for no tweak run.
[07/15 18:12:52     97s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:12:52     97s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2274.4M, EPOCH TIME: 1721081572.625643
[07/15 18:12:52     97s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:12:52     97s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2274.4M, EPOCH TIME: 1721081572.625700
[07/15 18:12:52     97s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2274.4M, EPOCH TIME: 1721081572.625777
[07/15 18:12:52     97s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2274.4M, EPOCH TIME: 1721081572.625826
[07/15 18:12:52     97s] DDP markSite nrRow 45 nrJob 45
[07/15 18:12:52     97s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2274.4M, EPOCH TIME: 1721081572.625927
[07/15 18:12:52     97s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2274.4M, EPOCH TIME: 1721081572.625972
[07/15 18:12:52     97s]   Spread Effort: high, post-route mode, useDDP on.
[07/15 18:12:52     97s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2274.4MB) @(0:01:38 - 0:01:38).
[07/15 18:12:52     97s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:12:52     97s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 18:12:52     97s] 
[07/15 18:12:52     97s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:12:52     97s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fe52a368288.
[07/15 18:12:52     97s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:12:52     97s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/15 18:12:52     97s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:12:52     97s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:12:52     97s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2242.4MB) @(0:01:38 - 0:01:38).
[07/15 18:12:52     97s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:12:52     97s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2242.4MB
[07/15 18:12:52     97s] Statistics of distance of Instance movement in refine placement:
[07/15 18:12:52     97s]   maximum (X+Y) =         0.00 um
[07/15 18:12:52     97s]   mean    (X+Y) =         0.00 um
[07/15 18:12:52     97s] Summary Report:
[07/15 18:12:52     97s] Instances move: 0 (out of 1388 movable)
[07/15 18:12:52     97s] Instances flipped: 0
[07/15 18:12:52     97s] Mean displacement: 0.00 um
[07/15 18:12:52     97s] Max displacement: 0.00 um 
[07/15 18:12:52     97s] Total instances moved : 0
[07/15 18:12:52     97s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.030, REAL:0.029, MEM:2242.4M, EPOCH TIME: 1721081572.653040
[07/15 18:12:52     97s] Total net bbox length = 4.754e+04 (2.659e+04 2.095e+04) (ext = 5.107e+03)
[07/15 18:12:52     97s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2242.4MB
[07/15 18:12:52     97s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2242.4MB) @(0:01:38 - 0:01:38).
[07/15 18:12:52     97s] *** Finished refinePlace (0:01:38 mem=2242.4M) ***
[07/15 18:12:52     97s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.24853.10
[07/15 18:12:52     97s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.040, REAL:0.031, MEM:2242.4M, EPOCH TIME: 1721081572.653489
[07/15 18:12:52     97s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2242.4M, EPOCH TIME: 1721081572.653539
[07/15 18:12:52     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1399).
[07/15 18:12:52     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:52     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:52     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:52     97s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.003, MEM:2204.4M, EPOCH TIME: 1721081572.656084
[07/15 18:12:52     97s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.045, MEM:2204.4M, EPOCH TIME: 1721081572.656140
[07/15 18:12:52     97s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[07/15 18:12:52     97s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[07/15 18:12:52     97s] {MMLU 0 13 1433}
[07/15 18:12:52     97s] ### Creating LA Mngr. totSessionCpu=0:01:38 mem=2204.4M
[07/15 18:12:52     97s] ### Creating LA Mngr, finished. totSessionCpu=0:01:38 mem=2204.4M
[07/15 18:12:52     97s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2204.4M, EPOCH TIME: 1721081572.662630
[07/15 18:12:52     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:52     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:52     97s] 
[07/15 18:12:52     97s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:12:52     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2204.4M, EPOCH TIME: 1721081572.671743
[07/15 18:12:52     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:12:52     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:52     97s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  5.885  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:12:52     97s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2268.6M, EPOCH TIME: 1721081572.699562
[07/15 18:12:52     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:52     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:52     97s] 
[07/15 18:12:52     97s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:12:52     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2268.6M, EPOCH TIME: 1721081572.708780
[07/15 18:12:52     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:12:52     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:52     97s] Density: 65.357%
------------------------------------------------------------------

[07/15 18:12:52     97s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1726.5M, totSessionCpu=0:01:38 **
[07/15 18:12:52     97s] **INFO: flowCheckPoint #11 GlobalDetailRoute
[07/15 18:12:52     97s] -routeWithEco false                       # bool, default=false
[07/15 18:12:52     97s] -routeSelectedNetOnly false               # bool, default=false
[07/15 18:12:52     97s] -routeWithTimingDriven true               # bool, default=false, user setting
[07/15 18:12:52     97s] -routeWithSiDriven true                   # bool, default=false, user setting
[07/15 18:12:52     97s] Existing Dirty Nets : 0
[07/15 18:12:52     97s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[07/15 18:12:52     97s] Reset Dirty Nets : 0
[07/15 18:12:52     97s] *** EcoRoute #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:37.7/0:13:41.6 (0.1), mem = 2211.0M
[07/15 18:12:52     97s] 
[07/15 18:12:52     97s] globalDetailRoute
[07/15 18:12:52     97s] 
[07/15 18:12:52     97s] #Start globalDetailRoute on Mon Jul 15 18:12:52 2024
[07/15 18:12:52     97s] #
[07/15 18:12:52     97s] ### Time Record (globalDetailRoute) is installed.
[07/15 18:12:52     97s] ### Time Record (Pre Callback) is installed.
[07/15 18:12:52     97s] Closing parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb.d': 2866 access done (mem: 2211.027M)
[07/15 18:12:52     97s] ### Time Record (Pre Callback) is uninstalled.
[07/15 18:12:52     97s] ### Time Record (DB Import) is installed.
[07/15 18:12:52     97s] ### Time Record (Timing Data Generation) is installed.
[07/15 18:12:52     97s] ### Time Record (Timing Data Generation) is uninstalled.
[07/15 18:12:52     97s] ### Net info: total nets: 1460
[07/15 18:12:52     97s] ### Net info: dirty nets: 0
[07/15 18:12:52     97s] ### Net info: marked as disconnected nets: 0
[07/15 18:12:52     97s] #num needed restored net=0
[07/15 18:12:52     97s] #need_extraction net=0 (total=1460)
[07/15 18:12:52     97s] ### Net info: fully routed nets: 1433
[07/15 18:12:52     97s] ### Net info: trivial (< 2 pins) nets: 27
[07/15 18:12:52     97s] ### Net info: unrouted nets: 0
[07/15 18:12:52     97s] ### Net info: re-extraction nets: 0
[07/15 18:12:52     97s] ### Net info: ignored nets: 0
[07/15 18:12:52     97s] ### Net info: skip routing nets: 0
[07/15 18:12:52     97s] ### import design signature (105): route=1814508122 fixed_route=1237471455 flt_obj=0 vio=2045327467 swire=282492057 shield_wire=1 net_attr=420058827 dirty_area=0 del_dirty_area=0 cell=617033167 placement=1461314721 pin_access=1664853233 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 18:12:52     97s] ### Time Record (DB Import) is uninstalled.
[07/15 18:12:52     97s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/15 18:12:52     97s] #RTESIG:78da95d43d4fc330100660667ec5c9ed10a4b6f8ec24b657042ba0f2b15686b855a4d446
[07/15 18:12:52     97s] #       fe40eabf27b453518a938cc993d7e73bcbb3f9fbc31a08c315ca65a04a6d101ed78c5341
[07/15 18:12:52     97s] #       c5125555dd32dcf49fdeeec8f56cfef4fc2a246c75170c141fce750b680e56efdb4f68cc
[07/15 18:12:52     97s] #       56a72e423031b6767773d2c805e08a1e1f28b69dd371012918ffc731ae00a1686d343be3
[07/15 18:12:52     97s] #       0709ef1326ac2ca80282048a107dff7630526005e4bbf531b9e0ee4f312f26a6afcc6f65
[07/15 18:12:52     97s] #       0944a7e87a168db7da1f069deadd945e51e4e77e2013914b883e8dcdc48a4fe3620aaf44
[07/15 18:12:52     97s] #       0d6acc7cb1a6e7750c1a54f9fdd792e69150983b4e28150512a2b68df64d3f4963d3fe92
[07/15 18:12:52     97s] #       4420d65993516576874ac89c619461d62065234c9937650de4d8cdff4f3c43c9a0fcbfa1
[07/15 18:12:52     97s] #       0c5576c48c8d28eaf72e2017ebb9fa019dac739e
[07/15 18:12:52     97s] #
[07/15 18:12:52     97s] #Skip comparing routing design signature in db-snapshot flow
[07/15 18:12:52     97s] ### Time Record (Data Preparation) is installed.
[07/15 18:12:52     97s] #RTESIG:78da95944d4f032110863dfb2b26b48735692b03bb0b5c8d5ed5d48f6b832e6d36d98261
[07/15 18:12:52     97s] #       c1a4ff5e6c4f355bd9e508cfbcf3ce4798cddf1fd64018ae502e7baad406e171cd381554
[07/15 18:12:52     97s] #       2c5155d52dc34d7a7abb23d7b3f9d3f3ab90b0d55d6fa0f870ae5b4073b07adf7e4263b6
[07/15 18:12:52     97s] #       3a76017a13426b7737271ab9005cd1e38162db391d16107be3ff708c2b40285a1bcccef8
[07/15 18:12:52     97s] #       4184278509990555409040d1079f6e0725055640be5b1fa2ebddfd49e6c584f895092b4b
[07/15 18:12:52     97s] #       203a0697b060bcd5fe30c8a9c44de915457ece0f68227209c1c7b19a58f169b8988257a2
[07/15 18:12:52     97s] #       063566be58d3731f830caa7cfdb5a4794828ccad134a4581f441db46fb264dd2d8b8bf44
[07/15 18:12:52     97s] #       2210ebacc95065b642c5d3c21dddffbf61a884cc8931ca30cb2065239832cf94f528e30c
[07/15 18:12:52     97s] #       2583f2ffceb3d4866c4236c2d4efa7412efab9fa013b348054
[07/15 18:12:52     97s] #
[07/15 18:12:52     97s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:12:52     97s] ### Time Record (Global Routing) is installed.
[07/15 18:12:52     97s] ### Time Record (Global Routing) is uninstalled.
[07/15 18:12:52     97s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[07/15 18:12:52     97s] #Total number of routable nets = 1433.
[07/15 18:12:52     97s] #Total number of nets in the design = 1460.
[07/15 18:12:52     97s] #1433 routable nets have routed wires.
[07/15 18:12:52     97s] #13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 18:12:52     97s] #No nets have been global routed.
[07/15 18:12:52     97s] ### Time Record (Data Preparation) is installed.
[07/15 18:12:52     97s] #Start routing data preparation on Mon Jul 15 18:12:52 2024
[07/15 18:12:52     97s] #
[07/15 18:12:52     97s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:52     97s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:52     97s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:52     97s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:52     97s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:52     97s] #Build and mark too close pins for the same net.
[07/15 18:12:52     97s] ### Time Record (Cell Pin Access) is installed.
[07/15 18:12:52     97s] #Initial pin access analysis.
[07/15 18:12:52     97s] #Detail pin access analysis.
[07/15 18:12:52     97s] ### Time Record (Cell Pin Access) is uninstalled.
[07/15 18:12:52     97s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[07/15 18:12:52     97s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:12:52     97s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:12:52     97s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:12:52     97s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[07/15 18:12:52     97s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[07/15 18:12:52     97s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[07/15 18:12:52     97s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
[07/15 18:12:52     97s] #pin_access_rlayer=2(MET2)
[07/15 18:12:52     97s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/15 18:12:52     97s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/15 18:12:52     97s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[07/15 18:12:52     97s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1729.00 (MB), peak = 1731.18 (MB)
[07/15 18:12:52     97s] #Regenerating Ggrids automatically.
[07/15 18:12:52     97s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
[07/15 18:12:52     97s] #Using automatically generated G-grids.
[07/15 18:12:54     99s] #Done routing data preparation.
[07/15 18:12:54     99s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1730.91 (MB), peak = 1731.18 (MB)
[07/15 18:12:54     99s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:54     99s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:54     99s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:54     99s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:54     99s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:54     99s] #Found 0 nets for post-route si or timing fixing.
[07/15 18:12:54     99s] #
[07/15 18:12:54     99s] #Finished routing data preparation on Mon Jul 15 18:12:54 2024
[07/15 18:12:54     99s] #
[07/15 18:12:54     99s] #Cpu time = 00:00:01
[07/15 18:12:54     99s] #Elapsed time = 00:00:01
[07/15 18:12:54     99s] #Increased memory = 5.75 (MB)
[07/15 18:12:54     99s] #Total memory = 1730.91 (MB)
[07/15 18:12:54     99s] #Peak memory = 1731.18 (MB)
[07/15 18:12:54     99s] #
[07/15 18:12:54     99s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:12:54     99s] ### Time Record (Global Routing) is installed.
[07/15 18:12:54     99s] #
[07/15 18:12:54     99s] #Start global routing on Mon Jul 15 18:12:54 2024
[07/15 18:12:54     99s] #
[07/15 18:12:54     99s] #
[07/15 18:12:54     99s] #Start global routing initialization on Mon Jul 15 18:12:54 2024
[07/15 18:12:54     99s] #
[07/15 18:12:54     99s] #WARNING (NRGR-22) Design is already detail routed.
[07/15 18:12:54     99s] ### Time Record (Global Routing) is uninstalled.
[07/15 18:12:54     99s] ### Time Record (Data Preparation) is installed.
[07/15 18:12:54     99s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:12:54     99s] ### track-assign external-init starts on Mon Jul 15 18:12:54 2024 with memory = 1730.91 (MB), peak = 1731.18 (MB)
[07/15 18:12:54     99s] ### Time Record (Track Assignment) is installed.
[07/15 18:12:54     99s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:54     99s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:54     99s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:54     99s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:54     99s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:54     99s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:54     99s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:54     99s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:54     99s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:54     99s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:54     99s] ### Time Record (Track Assignment) is uninstalled.
[07/15 18:12:54     99s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:12:54     99s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/15 18:12:54     99s] #Cpu time = 00:00:01
[07/15 18:12:54     99s] #Elapsed time = 00:00:01
[07/15 18:12:54     99s] #Increased memory = 5.75 (MB)
[07/15 18:12:54     99s] #Total memory = 1730.91 (MB)
[07/15 18:12:54     99s] #Peak memory = 1731.18 (MB)
[07/15 18:12:54     99s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:54     99s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:54     99s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:54     99s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:54     99s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:54     99s] ### Time Record (Detail Routing) is installed.
[07/15 18:12:54     99s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:54     99s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:54     99s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:54     99s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:54     99s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:54     99s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:54     99s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:54     99s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:54     99s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:54     99s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:54     99s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:54     99s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:54     99s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:54     99s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:54     99s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:54     99s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:12:54     99s] #
[07/15 18:12:54     99s] #Start Detail Routing..
[07/15 18:12:54     99s] #start initial detail routing ...
[07/15 18:12:54     99s] ### Design has 0 dirty nets, has valid drcs
[07/15 18:12:54     99s] ### Gcell dirty-map stats: routing = 0.00%
[07/15 18:12:54     99s] #   number of violations = 0
[07/15 18:12:54     99s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1730.91 (MB), peak = 1731.18 (MB)
[07/15 18:12:54     99s] #Complete Detail Routing.
[07/15 18:12:54     99s] #Total wire length = 58930 um.
[07/15 18:12:54     99s] #Total half perimeter of net bounding box = 50541 um.
[07/15 18:12:54     99s] #Total wire length on LAYER MET1 = 3974 um.
[07/15 18:12:54     99s] #Total wire length on LAYER MET2 = 25495 um.
[07/15 18:12:54     99s] #Total wire length on LAYER MET3 = 26267 um.
[07/15 18:12:54     99s] #Total wire length on LAYER MET4 = 3194 um.
[07/15 18:12:54     99s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:12:54     99s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:12:54     99s] #Total number of vias = 8109
[07/15 18:12:54     99s] #Up-Via Summary (total 8109):
[07/15 18:12:54     99s] #           
[07/15 18:12:54     99s] #-----------------------
[07/15 18:12:54     99s] # MET1             4938
[07/15 18:12:54     99s] # MET2             2922
[07/15 18:12:54     99s] # MET3              249
[07/15 18:12:54     99s] #-----------------------
[07/15 18:12:54     99s] #                  8109 
[07/15 18:12:54     99s] #
[07/15 18:12:54     99s] #Total number of DRC violations = 0
[07/15 18:12:54     99s] ### Time Record (Detail Routing) is uninstalled.
[07/15 18:12:54     99s] #Cpu time = 00:00:00
[07/15 18:12:54     99s] #Elapsed time = 00:00:00
[07/15 18:12:54     99s] #Increased memory = 0.00 (MB)
[07/15 18:12:54     99s] #Total memory = 1730.91 (MB)
[07/15 18:12:54     99s] #Peak memory = 1731.33 (MB)
[07/15 18:12:54     99s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:54     99s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:54     99s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:54     99s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:54     99s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:54     99s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:54     99s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:54     99s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:54     99s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:54     99s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:54     99s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/15 18:12:54     99s] ### Time Record (Post Route Wire Spreading) is installed.
[07/15 18:12:54     99s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:12:54     99s] #
[07/15 18:12:54     99s] #Start Post Route wire spreading..
[07/15 18:12:54     99s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:54     99s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:54     99s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:54     99s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:54     99s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:54     99s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:54     99s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:54     99s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:54     99s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:54     99s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:54     99s] #
[07/15 18:12:54     99s] #Start data preparation for wire spreading...
[07/15 18:12:54     99s] #
[07/15 18:12:54     99s] #Data preparation is done on Mon Jul 15 18:12:54 2024
[07/15 18:12:54     99s] #
[07/15 18:12:54     99s] ### track-assign engine-init starts on Mon Jul 15 18:12:54 2024 with memory = 1730.91 (MB), peak = 1731.33 (MB)
[07/15 18:12:54     99s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:12:54     99s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:12:54     99s] #Voltage range [0.000 - 3.600] has 1458 nets.
[07/15 18:12:54     99s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:12:54     99s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:12:54     99s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:12:54     99s] #
[07/15 18:12:54     99s] #Start Post Route Wire Spread.
[07/15 18:12:54     99s] #Done with 16 horizontal wires in 2 hboxes and 19 vertical wires in 3 hboxes.
[07/15 18:12:54     99s] #Complete Post Route Wire Spread.
[07/15 18:12:54     99s] #
[07/15 18:12:54     99s] #Total wire length = 58930 um.
[07/15 18:12:54     99s] #Total half perimeter of net bounding box = 50541 um.
[07/15 18:12:54     99s] #Total wire length on LAYER MET1 = 3974 um.
[07/15 18:12:54     99s] #Total wire length on LAYER MET2 = 25495 um.
[07/15 18:12:54     99s] #Total wire length on LAYER MET3 = 26267 um.
[07/15 18:12:54     99s] #Total wire length on LAYER MET4 = 3194 um.
[07/15 18:12:54     99s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:12:54     99s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:12:54     99s] #Total number of vias = 8109
[07/15 18:12:54     99s] #Up-Via Summary (total 8109):
[07/15 18:12:54     99s] #           
[07/15 18:12:54     99s] #-----------------------
[07/15 18:12:54     99s] # MET1             4938
[07/15 18:12:54     99s] # MET2             2922
[07/15 18:12:54     99s] # MET3              249
[07/15 18:12:54     99s] #-----------------------
[07/15 18:12:54     99s] #                  8109 
[07/15 18:12:54     99s] #
[07/15 18:12:54     99s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/15 18:12:54     99s] #   number of violations = 0
[07/15 18:12:54     99s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1732.17 (MB), peak = 1734.61 (MB)
[07/15 18:12:54     99s] #CELL_VIEW aska_dig,init has 0 DRC violations
[07/15 18:12:54     99s] #Total number of DRC violations = 0
[07/15 18:12:54     99s] #Total number of process antenna violations = 1
[07/15 18:12:54     99s] #Total number of net violated process antenna rule = 1
[07/15 18:12:54     99s] #Post Route wire spread is done.
[07/15 18:12:54     99s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[07/15 18:12:54     99s] #Total wire length = 58930 um.
[07/15 18:12:54     99s] #Total half perimeter of net bounding box = 50541 um.
[07/15 18:12:54     99s] #Total wire length on LAYER MET1 = 3974 um.
[07/15 18:12:54     99s] #Total wire length on LAYER MET2 = 25495 um.
[07/15 18:12:54     99s] #Total wire length on LAYER MET3 = 26267 um.
[07/15 18:12:54     99s] #Total wire length on LAYER MET4 = 3194 um.
[07/15 18:12:54     99s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:12:54     99s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:12:54     99s] #Total number of vias = 8109
[07/15 18:12:54     99s] #Up-Via Summary (total 8109):
[07/15 18:12:54     99s] #           
[07/15 18:12:54     99s] #-----------------------
[07/15 18:12:54     99s] # MET1             4938
[07/15 18:12:54     99s] # MET2             2922
[07/15 18:12:54     99s] # MET3              249
[07/15 18:12:54     99s] #-----------------------
[07/15 18:12:54     99s] #                  8109 
[07/15 18:12:54     99s] #
[07/15 18:12:54     99s] #detailRoute Statistics:
[07/15 18:12:54     99s] #Cpu time = 00:00:00
[07/15 18:12:54     99s] #Elapsed time = 00:00:00
[07/15 18:12:54     99s] #Increased memory = 1.26 (MB)
[07/15 18:12:54     99s] #Total memory = 1732.17 (MB)
[07/15 18:12:54     99s] #Peak memory = 1734.61 (MB)
[07/15 18:12:54     99s] #Skip updating routing design signature in db-snapshot flow
[07/15 18:12:54     99s] ### global_detail_route design signature (118): route=929059733 flt_obj=0 vio=255158944 shield_wire=1
[07/15 18:12:54     99s] ### Time Record (DB Export) is installed.
[07/15 18:12:54     99s] ### export design design signature (119): route=929059733 fixed_route=1237471455 flt_obj=0 vio=255158944 swire=282492057 shield_wire=1 net_attr=927334706 dirty_area=0 del_dirty_area=0 cell=617033167 placement=1461314721 pin_access=1664853233 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 18:12:54     99s] ### Time Record (DB Export) is uninstalled.
[07/15 18:12:54     99s] ### Time Record (Post Callback) is installed.
[07/15 18:12:54     99s] ### Time Record (Post Callback) is uninstalled.
[07/15 18:12:54     99s] #
[07/15 18:12:54     99s] #globalDetailRoute statistics:
[07/15 18:12:54     99s] #Cpu time = 00:00:02
[07/15 18:12:54     99s] #Elapsed time = 00:00:02
[07/15 18:12:54     99s] #Increased memory = 2.62 (MB)
[07/15 18:12:54     99s] #Total memory = 1729.09 (MB)
[07/15 18:12:54     99s] #Peak memory = 1734.61 (MB)
[07/15 18:12:54     99s] #Number of warnings = 3
[07/15 18:12:54     99s] #Total number of warnings = 29
[07/15 18:12:54     99s] #Number of fails = 0
[07/15 18:12:54     99s] #Total number of fails = 0
[07/15 18:12:54     99s] #Complete globalDetailRoute on Mon Jul 15 18:12:54 2024
[07/15 18:12:54     99s] #
[07/15 18:12:54     99s] ### Time Record (globalDetailRoute) is uninstalled.
[07/15 18:12:54     99s] ### 
[07/15 18:12:54     99s] ###   Scalability Statistics
[07/15 18:12:54     99s] ### 
[07/15 18:12:54     99s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:12:54     99s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[07/15 18:12:54     99s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:12:54     99s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/15 18:12:54     99s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/15 18:12:54     99s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/15 18:12:54     99s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/15 18:12:54     99s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/15 18:12:54     99s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[07/15 18:12:54     99s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[07/15 18:12:54     99s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[07/15 18:12:54     99s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[07/15 18:12:54     99s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[07/15 18:12:54     99s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[07/15 18:12:54     99s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[07/15 18:12:54     99s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:12:54     99s] ### 
[07/15 18:12:54     99s] *** EcoRoute #1 [finish] (optDesign #5) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:39.3/0:13:43.2 (0.1), mem = 2205.0M
[07/15 18:12:54     99s] 
[07/15 18:12:54     99s] =============================================================================================
[07/15 18:12:54     99s]  Step TAT Report : EcoRoute #1 / optDesign #5                                   21.18-s099_1
[07/15 18:12:54     99s] =============================================================================================
[07/15 18:12:54     99s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:12:54     99s] ---------------------------------------------------------------------------------------------
[07/15 18:12:54     99s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:12:54     99s] [ DetailRoute            ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:12:54     99s] [ MISC                   ]          0:00:01.5  (  98.7 % )     0:00:01.5 /  0:00:01.5    1.0
[07/15 18:12:54     99s] ---------------------------------------------------------------------------------------------
[07/15 18:12:54     99s]  EcoRoute #1 TOTAL                  0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[07/15 18:12:54     99s] ---------------------------------------------------------------------------------------------
[07/15 18:12:54     99s] 
[07/15 18:12:54     99s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1729.0M, totSessionCpu=0:01:39 **
[07/15 18:12:54     99s] New Signature Flow (restoreNanoRouteOptions) ....
[07/15 18:12:54     99s] OPTC: user 20.0
[07/15 18:12:54     99s] **INFO: flowCheckPoint #12 PostEcoSummary
[07/15 18:12:54     99s] Extraction called for design 'aska_dig' of instances=1399 and nets=1460 using extraction engine 'postRoute' at effort level 'low' .
[07/15 18:12:54     99s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 18:12:54     99s] RC Extraction called in multi-corner(2) mode.
[07/15 18:12:54     99s] Process corner(s) are loaded.
[07/15 18:12:54     99s]  Corner: max_rc
[07/15 18:12:54     99s]  Corner: min_rc
[07/15 18:12:54     99s] extractDetailRC Option : -outfile /tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb.d -maxResLength 200  -extended
[07/15 18:12:54     99s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 18:12:54     99s]       RC Corner Indexes            0       1   
[07/15 18:12:54     99s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:12:54     99s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 18:12:54     99s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:12:54     99s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:12:54     99s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:12:54     99s] Shrink Factor                : 1.00000
[07/15 18:12:54     99s] 
[07/15 18:12:54     99s] Trim Metal Layers:
[07/15 18:12:54     99s] LayerId::1 widthSet size::4
[07/15 18:12:54     99s] LayerId::2 widthSet size::4
[07/15 18:12:54     99s] LayerId::3 widthSet size::4
[07/15 18:12:54     99s] LayerId::4 widthSet size::4
[07/15 18:12:54     99s] LayerId::5 widthSet size::4
[07/15 18:12:54     99s] LayerId::6 widthSet size::2
[07/15 18:12:54     99s] eee: pegSigSF::1.070000
[07/15 18:12:54     99s] Initializing multi-corner capacitance tables ... 
[07/15 18:12:54     99s] Initializing multi-corner resistance tables ...
[07/15 18:12:54     99s] eee: l::1 avDens::0.127256 usedTrk::610.827856 availTrk::4800.000000 sigTrk::610.827856
[07/15 18:12:54     99s] eee: l::2 avDens::0.140120 usedTrk::627.737429 availTrk::4480.000000 sigTrk::627.737429
[07/15 18:12:54     99s] eee: l::3 avDens::0.156172 usedTrk::587.206246 availTrk::3760.000000 sigTrk::587.206246
[07/15 18:12:54     99s] eee: l::4 avDens::0.020591 usedTrk::72.481250 availTrk::3520.000000 sigTrk::72.481250
[07/15 18:12:54     99s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:12:54     99s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:12:54     99s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036042 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:12:54     99s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2205.0M)
[07/15 18:12:54     99s] Creating parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb.d' for storing RC.
[07/15 18:12:54     99s] Extracted 10.0101% (CPU Time= 0:00:00.0  MEM= 2257.0M)
[07/15 18:12:54     99s] Extracted 20.013% (CPU Time= 0:00:00.1  MEM= 2257.0M)
[07/15 18:12:54     99s] Extracted 30.0086% (CPU Time= 0:00:00.1  MEM= 2257.0M)
[07/15 18:12:54     99s] Extracted 40.0115% (CPU Time= 0:00:00.1  MEM= 2257.0M)
[07/15 18:12:54     99s] Extracted 50.0144% (CPU Time= 0:00:00.1  MEM= 2257.0M)
[07/15 18:12:54     99s] Extracted 60.0101% (CPU Time= 0:00:00.1  MEM= 2257.0M)
[07/15 18:12:54     99s] Extracted 70.013% (CPU Time= 0:00:00.1  MEM= 2257.0M)
[07/15 18:12:54     99s] Extracted 80.0086% (CPU Time= 0:00:00.1  MEM= 2257.0M)
[07/15 18:12:54     99s] Extracted 90.0115% (CPU Time= 0:00:00.1  MEM= 2257.0M)
[07/15 18:12:54     99s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2257.0M)
[07/15 18:12:54     99s] Number of Extracted Resistors     : 22592
[07/15 18:12:54     99s] Number of Extracted Ground Cap.   : 23390
[07/15 18:12:54     99s] Number of Extracted Coupling Cap. : 38748
[07/15 18:12:54     99s] Opening parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb.d' for reading (mem: 2232.969M)
[07/15 18:12:54     99s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 18:12:54     99s]  Corner: max_rc
[07/15 18:12:54     99s]  Corner: min_rc
[07/15 18:12:54     99s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2233.0M)
[07/15 18:12:54     99s] Creating parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb_Filter.rcdb.d' for storing RC.
[07/15 18:12:54     99s] Closing parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb.d': 1433 access done (mem: 2240.969M)
[07/15 18:12:54     99s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2240.969M)
[07/15 18:12:54     99s] Opening parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb.d' for reading (mem: 2240.969M)
[07/15 18:12:54     99s] processing rcdb (/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 18:12:55    100s] Closing parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb.d': 0 access done (mem: 2240.969M)
[07/15 18:12:55    100s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=2240.969M)
[07/15 18:12:55    100s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2240.969M)
[07/15 18:12:55    100s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1682.5M, totSessionCpu=0:01:40 **
[07/15 18:12:55    100s] Starting delay calculation for Setup views
[07/15 18:12:55    100s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 18:12:55    100s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 18:12:55    100s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 18:12:55    100s] #################################################################################
[07/15 18:12:55    100s] # Design Stage: PostRoute
[07/15 18:12:55    100s] # Design Name: aska_dig
[07/15 18:12:55    100s] # Design Mode: 180nm
[07/15 18:12:55    100s] # Analysis Mode: MMMC OCV 
[07/15 18:12:55    100s] # Parasitics Mode: SPEF/RCDB 
[07/15 18:12:55    100s] # Signoff Settings: SI On 
[07/15 18:12:55    100s] #################################################################################
[07/15 18:12:55    100s] AAE_INFO: 1 threads acquired from CTE.
[07/15 18:12:55    100s] Setting infinite Tws ...
[07/15 18:12:55    100s] First Iteration Infinite Tw... 
[07/15 18:12:55    100s] Calculate early delays in OCV mode...
[07/15 18:12:55    100s] Calculate late delays in OCV mode...
[07/15 18:12:55    100s] Topological Sorting (REAL = 0:00:00.0, MEM = 2189.8M, InitMEM = 2189.8M)
[07/15 18:12:55    100s] Start delay calculation (fullDC) (1 T). (MEM=2189.77)
[07/15 18:12:55    100s] 
[07/15 18:12:55    100s] Trim Metal Layers:
[07/15 18:12:55    100s] LayerId::1 widthSet size::4
[07/15 18:12:55    100s] LayerId::2 widthSet size::4
[07/15 18:12:55    100s] LayerId::3 widthSet size::4
[07/15 18:12:55    100s] LayerId::4 widthSet size::4
[07/15 18:12:55    100s] LayerId::5 widthSet size::4
[07/15 18:12:55    100s] LayerId::6 widthSet size::2
[07/15 18:12:55    100s] eee: pegSigSF::1.070000
[07/15 18:12:55    100s] Initializing multi-corner capacitance tables ... 
[07/15 18:12:55    100s] Initializing multi-corner resistance tables ...
[07/15 18:12:55    100s] eee: l::1 avDens::0.127256 usedTrk::610.827856 availTrk::4800.000000 sigTrk::610.827856
[07/15 18:12:55    100s] eee: l::2 avDens::0.140120 usedTrk::627.737429 availTrk::4480.000000 sigTrk::627.737429
[07/15 18:12:55    100s] eee: l::3 avDens::0.156172 usedTrk::587.206246 availTrk::3760.000000 sigTrk::587.206246
[07/15 18:12:55    100s] eee: l::4 avDens::0.020591 usedTrk::72.481250 availTrk::3520.000000 sigTrk::72.481250
[07/15 18:12:55    100s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:12:55    100s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:12:55    100s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036042 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:12:55    100s] End AAE Lib Interpolated Model. (MEM=2201.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:12:55    100s] Opening parasitic data file '/tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb.d' for reading (mem: 2201.383M)
[07/15 18:12:55    100s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2201.4M)
[07/15 18:12:55    100s] Total number of fetched objects 1433
[07/15 18:12:55    100s] AAE_INFO-618: Total number of nets in the design is 1460,  100.0 percent of the nets selected for SI analysis
[07/15 18:12:55    100s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:12:55    100s] End delay calculation. (MEM=2217.06 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 18:12:55    100s] End delay calculation (fullDC). (MEM=2217.06 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 18:12:55    100s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2217.1M) ***
[07/15 18:12:55    100s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2217.1M)
[07/15 18:12:55    100s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 18:12:55    100s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2217.1M)
[07/15 18:12:55    100s] Starting SI iteration 2
[07/15 18:12:55    100s] Calculate early delays in OCV mode...
[07/15 18:12:55    100s] Calculate late delays in OCV mode...
[07/15 18:12:55    100s] Start delay calculation (fullDC) (1 T). (MEM=2185.18)
[07/15 18:12:55    100s] End AAE Lib Interpolated Model. (MEM=2185.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:12:55    100s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 64. 
[07/15 18:12:55    100s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1433. 
[07/15 18:12:55    100s] Total number of fetched objects 1433
[07/15 18:12:55    100s] AAE_INFO-618: Total number of nets in the design is 1460,  13.9 percent of the nets selected for SI analysis
[07/15 18:12:55    100s] End delay calculation. (MEM=2228.36 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:12:55    100s] End delay calculation (fullDC). (MEM=2228.36 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:12:55    100s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2228.4M) ***
[07/15 18:12:56    100s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:41 mem=2228.4M)
[07/15 18:12:56    100s] End AAE Lib Interpolated Model. (MEM=2228.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:12:56    100s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2228.4M, EPOCH TIME: 1721081576.100197
[07/15 18:12:56    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:56    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:56    100s] 
[07/15 18:12:56    100s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:12:56    100s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2228.4M, EPOCH TIME: 1721081576.109828
[07/15 18:12:56    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:12:56    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:56    100s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.021  |  5.918  |  0.021  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2263.4M, EPOCH TIME: 1721081576.139833
[07/15 18:12:56    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:56    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:56    100s] 
[07/15 18:12:56    100s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:12:56    100s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2263.4M, EPOCH TIME: 1721081576.149082
[07/15 18:12:56    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:12:56    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:56    100s] Density: 65.357%
------------------------------------------------------------------

[07/15 18:12:56    100s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1731.2M, totSessionCpu=0:01:41 **
[07/15 18:12:56    100s] Executing marking Critical Nets1
[07/15 18:12:56    100s] **INFO: flowCheckPoint #13 OptimizationRecovery
[07/15 18:12:56    100s] *** Timing Is met
[07/15 18:12:56    100s] *** Check timing (0:00:00.0)
[07/15 18:12:56    100s] Running postRoute recovery in postEcoRoute mode
[07/15 18:12:56    100s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1731.2M, totSessionCpu=0:01:41 **
[07/15 18:12:56    100s]   Timing/DRV Snapshot: (TGT)
[07/15 18:12:56    100s]      Weighted WNS: 0.000
[07/15 18:12:56    100s]       All  PG WNS: 0.000
[07/15 18:12:56    100s]       High PG WNS: 0.000
[07/15 18:12:56    100s]       All  PG TNS: 0.000
[07/15 18:12:56    100s]       High PG TNS: 0.000
[07/15 18:12:56    100s]       Low  PG TNS: 0.000
[07/15 18:12:56    100s]          Tran DRV: 0 (0)
[07/15 18:12:56    100s]           Cap DRV: 0 (0)
[07/15 18:12:56    100s]        Fanout DRV: 0 (0)
[07/15 18:12:56    100s]            Glitch: 0 (0)
[07/15 18:12:56    100s]    Category Slack: { [L, 0.021] [H, 5.918] }
[07/15 18:12:56    100s] 
[07/15 18:12:56    100s] Checking setup slack degradation ...
[07/15 18:12:56    100s] 
[07/15 18:12:56    100s] Recovery Manager:
[07/15 18:12:56    100s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[07/15 18:12:56    100s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[07/15 18:12:56    100s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[07/15 18:12:56    100s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[07/15 18:12:56    100s] 
[07/15 18:12:56    100s] Checking DRV degradation...
[07/15 18:12:56    100s] 
[07/15 18:12:56    100s] Recovery Manager:
[07/15 18:12:56    100s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/15 18:12:56    100s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/15 18:12:56    100s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/15 18:12:56    100s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[07/15 18:12:56    100s] 
[07/15 18:12:56    100s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[07/15 18:12:56    100s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2206.68M, totSessionCpu=0:01:41).
[07/15 18:12:56    100s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1731.2M, totSessionCpu=0:01:41 **
[07/15 18:12:56    100s] 
[07/15 18:12:56    101s] Latch borrow mode reset to max_borrow
[07/15 18:12:56    101s] **INFO: flowCheckPoint #14 FinalSummary
[07/15 18:12:56    101s] OPTC: user 20.0
[07/15 18:12:56    101s] Reported timing to dir ./timingReports
[07/15 18:12:56    101s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1731.3M, totSessionCpu=0:01:41 **
[07/15 18:12:56    101s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2206.7M, EPOCH TIME: 1721081576.206290
[07/15 18:12:56    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:56    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:56    101s] 
[07/15 18:12:56    101s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:12:56    101s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2206.7M, EPOCH TIME: 1721081576.215507
[07/15 18:12:56    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:12:56    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:56    101s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.021  |  5.918  |  0.021  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2207.0M, EPOCH TIME: 1721081576.932912
[07/15 18:12:56    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:56    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:56    101s] 
[07/15 18:12:56    101s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:12:56    101s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2207.0M, EPOCH TIME: 1721081576.942299
[07/15 18:12:56    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:12:56    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:56    101s] Density: 65.357%
------------------------------------------------------------------

[07/15 18:12:56    101s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2207.0M, EPOCH TIME: 1721081576.944180
[07/15 18:12:56    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:56    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:56    101s] 
[07/15 18:12:56    101s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:12:56    101s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:2207.0M, EPOCH TIME: 1721081576.953076
[07/15 18:12:56    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:12:56    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:56    101s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1729.2M, totSessionCpu=0:01:41 **
[07/15 18:12:56    101s]  ReSet Options after AAE Based Opt flow 
[07/15 18:12:56    101s] Opt: RC extraction mode changed to 'detail'
[07/15 18:12:56    101s] *** Finished optDesign ***
[07/15 18:12:56    101s] Deleting Lib Analyzer.
[07/15 18:12:56    101s] Info: Destroy the CCOpt slew target map.
[07/15 18:12:56    101s] clean pInstBBox. size 0
[07/15 18:12:56    101s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[07/15 18:12:56    101s] All LLGs are deleted
[07/15 18:12:56    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:56    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:12:56    101s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2207.0M, EPOCH TIME: 1721081576.982539
[07/15 18:12:56    101s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2207.0M, EPOCH TIME: 1721081576.982638
[07/15 18:12:56    101s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:12:56    101s] *** optDesign #5 [finish] : cpu/real = 0:00:08.5/0:00:09.5 (0.9), totSession cpu/real = 0:01:41.2/0:13:45.9 (0.1), mem = 2207.0M
[07/15 18:12:56    101s] 
[07/15 18:12:56    101s] =============================================================================================
[07/15 18:12:56    101s]  Final TAT Report : optDesign #5                                                21.18-s099_1
[07/15 18:12:56    101s] =============================================================================================
[07/15 18:12:56    101s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:12:56    101s] ---------------------------------------------------------------------------------------------
[07/15 18:12:56    101s] [ InitOpt                ]      1   0:00:00.9  (   8.9 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:12:56    101s] [ DrvOpt                 ]      1   0:00:00.9  (   9.4 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:12:56    101s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:12:56    101s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:12:56    101s] [ BuildHoldData          ]      1   0:00:00.2  (   1.7 % )     0:00:01.1 /  0:00:01.1    1.0
[07/15 18:12:56    101s] [ OptSummaryReport       ]      5   0:00:00.1  (   1.4 % )     0:00:00.9 /  0:00:00.3    0.3
[07/15 18:12:56    101s] [ DrvReport              ]      9   0:00:00.7  (   7.7 % )     0:00:00.7 /  0:00:00.1    0.2
[07/15 18:12:56    101s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:12:56    101s] [ CheckPlace             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:12:56    101s] [ RefinePlace            ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:12:56    101s] [ ClockDrv               ]      1   0:00:01.0  (  10.0 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 18:12:56    101s] [ EcoRoute               ]      1   0:00:01.6  (  16.4 % )     0:00:01.6 /  0:00:01.6    1.0
[07/15 18:12:56    101s] [ ExtractRC              ]      2   0:00:02.2  (  23.5 % )     0:00:02.2 /  0:00:01.8    0.8
[07/15 18:12:56    101s] [ TimingUpdate           ]     16   0:00:00.7  (   7.5 % )     0:00:01.7 /  0:00:01.7    1.0
[07/15 18:12:56    101s] [ FullDelayCalc          ]      5   0:00:01.0  (  10.1 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 18:12:56    101s] [ TimingReport           ]      5   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:12:56    101s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:12:56    101s] [ MISC                   ]          0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:12:56    101s] ---------------------------------------------------------------------------------------------
[07/15 18:12:56    101s]  optDesign #5 TOTAL                 0:00:09.5  ( 100.0 % )     0:00:09.5 /  0:00:08.5    0.9
[07/15 18:12:56    101s] ---------------------------------------------------------------------------------------------
[07/15 18:12:56    101s] 
[07/15 18:12:56    101s] 
[07/15 18:12:56    101s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:12:56    101s] 
[07/15 18:12:56    101s] TimeStamp Deleting Cell Server End ...
[07/15 18:12:58    101s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[07/15 18:13:10    101s] <CMD> verifyProcessAntenna -report aska_dig.antenna.rpt -error 1000
[07/15 18:13:10    101s] 
[07/15 18:13:10    101s] ******* START VERIFY ANTENNA ********
[07/15 18:13:10    101s] Report File: aska_dig.antenna.rpt
[07/15 18:13:10    101s] LEF Macro File: aska_dig.antenna.lef
[07/15 18:13:10    101s] Verification Complete: 1 Violations
[07/15 18:13:10    101s] ******* DONE VERIFY ANTENNA ********
[07/15 18:13:10    101s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[07/15 18:13:10    101s] 
[07/15 18:13:11    101s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[07/15 18:13:16    101s] <CMD> zoomBox 81.4 79.67 83.24 81.05
[07/15 18:13:16    101s] <CMD> zoomBox 81.4 79.67 83.24 81.05
[07/15 18:13:16    101s] <CMD> zoomBox 81.4 79.67 83.24 81.05
[07/15 18:13:36    102s] <CMD> fit
[07/15 18:13:42    102s] <CMD> zoomBox -6.41500 -135.82900 409.84800 365.47000
[07/15 18:13:43    102s] <CMD> zoomBox 18.50200 -75.92900 319.25300 286.26100
[07/15 18:14:15    103s] 
--------------------------------------------------------------------------------
Exiting Innovus on Mon Jul 15 18:14:15 2024
  Total CPU time:     0:01:49
  Total real time:    0:15:13
  Peak memory (main): 1740.27MB

[07/15 18:14:15    103s] 
[07/15 18:14:15    103s] *** Memory Usage v#1 (Current mem = 2214.465M, initial mem = 478.105M) ***
[07/15 18:14:15    103s] 
[07/15 18:14:15    103s] *** Summary of all messages that are not suppressed in this session:
[07/15 18:14:15    103s] Severity  ID               Count  Summary                                  
[07/15 18:14:15    103s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[07/15 18:14:15    103s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/15 18:14:15    103s] WARNING   IMPOPT-3602          1  The specified path group name %s is not ...
[07/15 18:14:15    103s] WARNING   IMPOPT-7320          2  Glitch fixing is enabled but glitch repo...
[07/15 18:14:15    103s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[07/15 18:14:15    103s] WARNING   IMPOPT-3564          5  The following cells are set dont_use tem...
[07/15 18:14:15    103s] WARNING   IMPCCOPT-1182        6  The clock_gating_cells property has no u...
[07/15 18:14:15    103s] WARNING   IMPCCOPT-5067    12548  Top layer net attribute %s for net %s is...
[07/15 18:14:15    103s] WARNING   IMPCCOPT-1261        2  The skew target of %s for %s in %sdelay ...
[07/15 18:14:15    103s] WARNING   IMPCCOPT-2033        1  The property %s is obsolete. The value i...
[07/15 18:14:15    103s] WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
[07/15 18:14:15    103s] WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
[07/15 18:14:15    103s] WARNING   IMPOAX-718           4  %s '%g' on %s %s is not aligned to manuf...
[07/15 18:14:15    103s] WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
[07/15 18:14:15    103s] WARNING   IMPOAX-740           2  Viarule '%s' specified in NonDefault Use...
[07/15 18:14:15    103s] WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
[07/15 18:14:15    103s] WARNING   NRDB-104            18  Cannot find antenna cell. Please set opt...
[07/15 18:14:15    103s] WARNING   NRDB-121             1  No slack were found on nets, SI driven n...
[07/15 18:14:15    103s] WARNING   NRDB-187             1  Cannot open file %s.                     
[07/15 18:14:15    103s] WARNING   NRCM-25              1  File %s does not exist.                  
[07/15 18:14:15    103s] WARNING   NRGR-22              2  Design is already detail routed.         
[07/15 18:14:15    103s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[07/15 18:14:15    103s] WARNING   IMPCTE-290         192  Could not locate cell %s in any library ...
[07/15 18:14:15    103s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[07/15 18:14:15    103s] WARNING   IMPTCM-70            2  Option "%s" for command %s is obsolete a...
[07/15 18:14:15    103s] WARNING   IMPTCM-77            3  Option "%s" for command %s is obsolete a...
[07/15 18:14:15    103s] ERROR     IMPTCM-48            2  "%s" is not a legal option for command "...
[07/15 18:14:15    103s] WARNING   IMPPSP-1003         16  Found use of '%s'. This will continue to...
[07/15 18:14:15    103s] *** Message Summary: 12820 warning(s), 2 error(s)
[07/15 18:14:15    103s] 
[07/15 18:14:15    103s] --- Ending "Innovus" (totcpu=0:01:44, real=0:15:12, mem=2214.5M) ---
