<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.08.13.00:22:40"
 outputDirectory="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 LP"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CL025YU256C8G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_MAC_RX_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_MAC_TX_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECEIVE_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECEIVE_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECEIVE_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TRANSMIT_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TRANSMIT_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TRANSMIT_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="control_port" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="1024" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="control_port_clock_connection" />
   <property name="associatedReset" value="reset_connection" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="1" />
   <property name="writeWaitTime" value="1" />
   <port name="reg_addr" direction="input" role="address" width="8" />
   <port name="reg_data_out" direction="output" role="readdata" width="32" />
   <port name="reg_rd" direction="input" role="read" width="1" />
   <port name="reg_data_in" direction="input" role="writedata" width="32" />
   <port name="reg_wr" direction="input" role="write" width="1" />
   <port name="reg_busy" direction="output" role="waitrequest" width="1" />
  </interface>
  <interface name="control_port_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="mac_misc_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="xon_gen" direction="input" role="xon_gen" width="1" />
   <port name="xoff_gen" direction="input" role="xoff_gen" width="1" />
   <port name="magic_wakeup" direction="output" role="magic_wakeup" width="1" />
   <port name="magic_sleep_n" direction="input" role="magic_sleep_n" width="1" />
   <port name="ff_tx_crc_fwd" direction="input" role="ff_tx_crc_fwd" width="1" />
   <port name="ff_tx_septy" direction="output" role="ff_tx_septy" width="1" />
   <port name="tx_ff_uflow" direction="output" role="tx_ff_uflow" width="1" />
   <port name="ff_tx_a_full" direction="output" role="ff_tx_a_full" width="1" />
   <port
       name="ff_tx_a_empty"
       direction="output"
       role="ff_tx_a_empty"
       width="1" />
   <port name="rx_err_stat" direction="output" role="rx_err_stat" width="18" />
   <port name="rx_frm_type" direction="output" role="rx_frm_type" width="4" />
   <port name="ff_rx_dsav" direction="output" role="ff_rx_dsav" width="1" />
   <port name="ff_rx_a_full" direction="output" role="ff_rx_a_full" width="1" />
   <port
       name="ff_rx_a_empty"
       direction="output"
       role="ff_rx_a_empty"
       width="1" />
  </interface>
  <interface name="mac_rgmii_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rgmii_in" direction="input" role="rgmii_in" width="4" />
   <port name="rgmii_out" direction="output" role="rgmii_out" width="4" />
   <port name="rx_control" direction="input" role="rx_control" width="1" />
   <port name="tx_control" direction="output" role="tx_control" width="1" />
  </interface>
  <interface name="mac_status_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="set_10" direction="input" role="set_10" width="1" />
   <port name="set_1000" direction="input" role="set_1000" width="1" />
   <port name="eth_mode" direction="output" role="eth_mode" width="1" />
   <port name="ena_10" direction="output" role="ena_10" width="1" />
  </interface>
  <interface name="pcs_mac_rx_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="rx_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="pcs_mac_tx_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="tx_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="receive" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="receive_clock_connection" />
   <property name="associatedReset" value="reset_connection" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="2" />
   <property name="symbolsPerBeat" value="4" />
   <port name="ff_rx_data" direction="output" role="data" width="32" />
   <port name="ff_rx_eop" direction="output" role="endofpacket" width="1" />
   <port name="rx_err" direction="output" role="error" width="6" />
   <port name="ff_rx_mod" direction="output" role="empty" width="2" />
   <port name="ff_rx_rdy" direction="input" role="ready" width="1" />
   <port name="ff_rx_sop" direction="output" role="startofpacket" width="1" />
   <port name="ff_rx_dval" direction="output" role="valid" width="1" />
  </interface>
  <interface name="receive_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="ff_rx_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset_connection" kind="reset" start="0">
   <property name="associatedClock" value="control_port_clock_connection" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="transmit" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="transmit_clock_connection" />
   <property name="associatedReset" value="reset_connection" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="4" />
   <port name="ff_tx_data" direction="input" role="data" width="32" />
   <port name="ff_tx_eop" direction="input" role="endofpacket" width="1" />
   <port name="ff_tx_err" direction="input" role="error" width="1" />
   <port name="ff_tx_mod" direction="input" role="empty" width="2" />
   <port name="ff_tx_rdy" direction="output" role="ready" width="1" />
   <port name="ff_tx_sop" direction="input" role="startofpacket" width="1" />
   <port name="ff_tx_wren" direction="input" role="valid" width="1" />
  </interface>
  <interface name="transmit_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="ff_tx_clk" direction="input" role="clk" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="rgmii_ethernet:1.0:AUTO_CONTROL_PORT_CLOCK_CONNECTION_CLOCK_DOMAIN=-1,AUTO_CONTROL_PORT_CLOCK_CONNECTION_CLOCK_RATE=-1,AUTO_CONTROL_PORT_CLOCK_CONNECTION_RESET_DOMAIN=-1,AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1534083759,AUTO_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_DOMAIN=-1,AUTO_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_RATE=-1,AUTO_PCS_MAC_RX_CLOCK_CONNECTION_RESET_DOMAIN=-1,AUTO_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_DOMAIN=-1,AUTO_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_RATE=-1,AUTO_PCS_MAC_TX_CLOCK_CONNECTION_RESET_DOMAIN=-1,AUTO_RECEIVE_CLOCK_CONNECTION_CLOCK_DOMAIN=-1,AUTO_RECEIVE_CLOCK_CONNECTION_CLOCK_RATE=-1,AUTO_RECEIVE_CLOCK_CONNECTION_RESET_DOMAIN=-1,AUTO_TRANSMIT_CLOCK_CONNECTION_CLOCK_DOMAIN=-1,AUTO_TRANSMIT_CLOCK_CONNECTION_CLOCK_RATE=-1,AUTO_TRANSMIT_CLOCK_CONNECTION_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=(altera_eth_tse:17.1:AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_SPEEDGRADE=8,XCVR_RCFG_JTAG_ENABLE=0,XCVR_SET_CAPABILITY_REG_ENABLE=0,XCVR_SET_CSR_SOFT_LOGIC_ENABLE=0,XCVR_SET_PRBS_SOFT_LOGIC_ENABLE=0,XCVR_SET_USER_IDENTIFIER=0,core_variation=MAC_ONLY,core_version=4353,dev_version=4353,deviceFamily=CYCLONE10LP,deviceFamilyName=Cyclone 10 LP,eg_addr=11,eg_fifo=2048,ena_hash=false,enable_alt_reconfig=false,enable_clk_sharing=false,enable_ecc=false,enable_ena=32,enable_gmii_loopback=false,enable_hd_logic=true,enable_lgth_check=true,enable_mac_flow_ctrl=true,enable_mac_vlan=false,enable_magic_detect=true,enable_padding=true,enable_ptp_1step=false,enable_sgmii=false,enable_shift16=true,enable_sup_addr=false,enable_timestamping=false,enable_use_internal_fifo=true,export_pwrdn=false,ext_stat_cnt_ena=true,gbit_only=true,ifGMII=RGMII,ing_addr=11,ing_fifo=2048,isUseMAC=true,isUsePCS=false,max_channels=1,mbit_only=true,mdio_clk_div=40,nf_lvds_iopll_num_channels=4,nf_phyip_rcfg_enable=false,phy_identifier=0,phyip_en_synce_support=false,phyip_pll_base_data_rate=1250 Mbps,phyip_pll_type=CMU,phyip_pma_bonding_mode=x1,reduced_control=false,reduced_interface_ena=true,starting_channel_number=0,stat_cnt_ena=true,synchronizer_depth=3,transceiver_type=NONE,tstamp_fp_width=4,useMDIO=false,use_mac_clken=false,use_misc_ports=true(altera_eth_tse_mac:17.1:CORE_VERSION=4353,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=CYCLONE10LP,EG_ADDR=11,EG_FIFO=2048,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=true,ENABLE_GMII_LOOPBACK=false,ENABLE_HD_LOGIC=true,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=true,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=true,ENABLE_MDIO=false,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=11,ING_FIFO=2048,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=40,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=true,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=false,ifGMII=RGMII,use_mac_clken=false,use_misc_ports=true))"
   instancePathKey="rgmii_ethernet"
   kind="rgmii_ethernet"
   version="1.0"
   name="rgmii_ethernet">
  <parameter name="AUTO_GENERATION_ID" value="1534083759" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_TRANSMIT_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="AUTO_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_PCS_MAC_TX_CLOCK_CONNECTION_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_RECEIVE_CLOCK_CONNECTION_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256C8G" />
  <parameter name="AUTO_RECEIVE_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_PCS_MAC_RX_CLOCK_CONNECTION_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_RECEIVE_CLOCK_CONNECTION_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_TRANSMIT_CLOCK_CONNECTION_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_TRANSMIT_CLOCK_CONNECTION_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/rgmii_ethernet.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/rgmii_ethernet_eth_tse_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_eth_tse_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="rgmii_ethernet">queue size: 0 starting:rgmii_ethernet "rgmii_ethernet"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="rgmii_ethernet"><![CDATA["<b>rgmii_ethernet</b>" reuses <b>altera_eth_tse</b> "<b>submodules/rgmii_ethernet_eth_tse_0</b>"]]></message>
   <message level="Debug" culprit="rgmii_ethernet">queue size: 0 starting:altera_eth_tse "submodules/rgmii_ethernet_eth_tse_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="eth_tse_0"><![CDATA["<b>eth_tse_0</b>" reuses <b>altera_eth_tse_mac</b> "<b>submodules/altera_eth_tse_mac</b>"]]></message>
   <message level="Info" culprit="eth_tse_0"><![CDATA["<b>rgmii_ethernet</b>" instantiated <b>altera_eth_tse</b> "<b>eth_tse_0</b>"]]></message>
   <message level="Debug" culprit="rgmii_ethernet">queue size: 0 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>eth_tse_0</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_tse:17.1:AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_SPEEDGRADE=8,XCVR_RCFG_JTAG_ENABLE=0,XCVR_SET_CAPABILITY_REG_ENABLE=0,XCVR_SET_CSR_SOFT_LOGIC_ENABLE=0,XCVR_SET_PRBS_SOFT_LOGIC_ENABLE=0,XCVR_SET_USER_IDENTIFIER=0,core_variation=MAC_ONLY,core_version=4353,dev_version=4353,deviceFamily=CYCLONE10LP,deviceFamilyName=Cyclone 10 LP,eg_addr=11,eg_fifo=2048,ena_hash=false,enable_alt_reconfig=false,enable_clk_sharing=false,enable_ecc=false,enable_ena=32,enable_gmii_loopback=false,enable_hd_logic=true,enable_lgth_check=true,enable_mac_flow_ctrl=true,enable_mac_vlan=false,enable_magic_detect=true,enable_padding=true,enable_ptp_1step=false,enable_sgmii=false,enable_shift16=true,enable_sup_addr=false,enable_timestamping=false,enable_use_internal_fifo=true,export_pwrdn=false,ext_stat_cnt_ena=true,gbit_only=true,ifGMII=RGMII,ing_addr=11,ing_fifo=2048,isUseMAC=true,isUsePCS=false,max_channels=1,mbit_only=true,mdio_clk_div=40,nf_lvds_iopll_num_channels=4,nf_phyip_rcfg_enable=false,phy_identifier=0,phyip_en_synce_support=false,phyip_pll_base_data_rate=1250 Mbps,phyip_pll_type=CMU,phyip_pma_bonding_mode=x1,reduced_control=false,reduced_interface_ena=true,starting_channel_number=0,stat_cnt_ena=true,synchronizer_depth=3,transceiver_type=NONE,tstamp_fp_width=4,useMDIO=false,use_mac_clken=false,use_misc_ports=true(altera_eth_tse_mac:17.1:CORE_VERSION=4353,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=CYCLONE10LP,EG_ADDR=11,EG_FIFO=2048,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=true,ENABLE_GMII_LOOPBACK=false,ENABLE_HD_LOGIC=true,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=true,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=true,ENABLE_MDIO=false,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=11,ING_FIFO=2048,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=40,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=true,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=false,ifGMII=RGMII,use_mac_clken=false,use_misc_ports=true)"
   instancePathKey="rgmii_ethernet:.:eth_tse_0"
   kind="altera_eth_tse"
   version="17.1"
   name="rgmii_ethernet_eth_tse_0">
  <parameter name="enable_clk_sharing" value="false" />
  <parameter name="enable_ptp_1step" value="false" />
  <parameter name="phy_identifier" value="0" />
  <parameter name="mdio_clk_div" value="40" />
  <parameter name="gbit_only" value="true" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="enable_mac_flow_ctrl" value="true" />
  <parameter name="enable_ecc" value="false" />
  <parameter name="enable_magic_detect" value="true" />
  <parameter name="synchronizer_depth" value="3" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="XCVR_SET_CSR_SOFT_LOGIC_ENABLE" value="0" />
  <parameter name="enable_hd_logic" value="true" />
  <parameter name="phyip_en_synce_support" value="false" />
  <parameter name="ena_hash" value="false" />
  <parameter name="phyip_pll_base_data_rate" value="1250 Mbps" />
  <parameter name="nf_phyip_rcfg_enable" value="false" />
  <parameter name="reduced_interface_ena" value="true" />
  <parameter name="deviceFamily" value="CYCLONE10LP" />
  <parameter name="core_version" value="4353" />
  <parameter name="useMDIO" value="false" />
  <parameter name="mbit_only" value="true" />
  <parameter name="XCVR_SET_PRBS_SOFT_LOGIC_ENABLE" value="0" />
  <parameter name="enable_use_internal_fifo" value="true" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256C8G" />
  <parameter name="stat_cnt_ena" value="true" />
  <parameter name="nf_lvds_iopll_num_channels" value="4" />
  <parameter name="core_variation" value="MAC_ONLY" />
  <parameter name="enable_sup_addr" value="false" />
  <parameter name="enable_ena" value="32" />
  <parameter name="phyip_pma_bonding_mode" value="x1" />
  <parameter name="isUseMAC" value="true" />
  <parameter name="XCVR_SET_CAPABILITY_REG_ENABLE" value="0" />
  <parameter name="ifGMII" value="RGMII" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="eg_fifo" value="2048" />
  <parameter name="max_channels" value="1" />
  <parameter name="phyip_pll_type" value="CMU" />
  <parameter name="ext_stat_cnt_ena" value="true" />
  <parameter name="enable_mac_vlan" value="false" />
  <parameter name="deviceFamilyName" value="Cyclone 10 LP" />
  <parameter name="enable_alt_reconfig" value="false" />
  <parameter name="ing_addr" value="11" />
  <parameter name="enable_timestamping" value="false" />
  <parameter name="reduced_control" value="false" />
  <parameter name="XCVR_RCFG_JTAG_ENABLE" value="0" />
  <parameter name="export_pwrdn" value="false" />
  <parameter name="enable_sgmii" value="false" />
  <parameter name="eg_addr" value="11" />
  <parameter name="tstamp_fp_width" value="4" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="enable_gmii_loopback" value="false" />
  <parameter name="enable_padding" value="true" />
  <parameter name="dev_version" value="4353" />
  <parameter name="transceiver_type" value="NONE" />
  <parameter name="isUsePCS" value="false" />
  <parameter name="enable_lgth_check" value="true" />
  <parameter name="enable_shift16" value="true" />
  <parameter name="ing_fifo" value="2048" />
  <parameter name="XCVR_SET_USER_IDENTIFIER" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/rgmii_ethernet_eth_tse_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_eth_tse_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="rgmii_ethernet" as="eth_tse_0" />
  <messages>
   <message level="Debug" culprit="rgmii_ethernet">queue size: 0 starting:altera_eth_tse "submodules/rgmii_ethernet_eth_tse_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="eth_tse_0"><![CDATA["<b>eth_tse_0</b>" reuses <b>altera_eth_tse_mac</b> "<b>submodules/altera_eth_tse_mac</b>"]]></message>
   <message level="Info" culprit="eth_tse_0"><![CDATA["<b>rgmii_ethernet</b>" instantiated <b>altera_eth_tse</b> "<b>eth_tse_0</b>"]]></message>
   <message level="Debug" culprit="rgmii_ethernet">queue size: 0 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>eth_tse_0</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_tse_mac:17.1:CORE_VERSION=4353,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=CYCLONE10LP,EG_ADDR=11,EG_FIFO=2048,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=true,ENABLE_GMII_LOOPBACK=false,ENABLE_HD_LOGIC=true,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=true,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=true,ENABLE_MDIO=false,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=11,ING_FIFO=2048,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=40,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=true,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=false,ifGMII=RGMII,use_mac_clken=false,use_misc_ports=true"
   instancePathKey="rgmii_ethernet:.:eth_tse_0:.:i_tse_mac"
   kind="altera_eth_tse_mac"
   version="17.1"
   name="altera_eth_tse_mac">
  <parameter name="CORE_VERSION" value="4353" />
  <parameter name="CRC32GENDELAY" value="6" />
  <parameter name="ENABLE_GMII_LOOPBACK" value="false" />
  <parameter name="connect_to_pcs" value="false" />
  <parameter name="ENABLE_MAC_RX_VLAN" value="false" />
  <parameter name="DEVICE_FAMILY" value="CYCLONE10LP" />
  <parameter name="RAM_TYPE" value="AUTO" />
  <parameter name="ifGMII" value="RGMII" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="ENABLE_LGTH_CHECK" value="true" />
  <parameter name="MBIT_ONLY" value="true" />
  <parameter name="CUST_VERSION" value="0" />
  <parameter name="REDUCED_INTERFACE_ENA" value="true" />
  <parameter name="ENABLE_MDIO" value="false" />
  <parameter name="CRC32CHECK16BIT" value="0" />
  <parameter name="ING_ADDR" value="11" />
  <parameter name="CRC32S1L2_EXTERN" value="false" />
  <parameter name="ENABLE_MAC_TXADDR_SET" value="true" />
  <parameter name="EG_FIFO" value="2048" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="INSERT_TA" value="false" />
  <parameter name="EG_ADDR" value="11" />
  <parameter name="STAT_CNT_ENA" value="true" />
  <parameter name="REDUCED_CONTROL" value="false" />
  <parameter name="GBIT_ONLY" value="true" />
  <parameter name="CRC32DWIDTH" value="8" />
  <parameter name="ENABLE_ENA" value="32" />
  <parameter name="ENA_HASH" value="false" />
  <parameter name="ENABLE_SUP_ADDR" value="false" />
  <parameter name="ENABLE_SHIFT16" value="true" />
  <parameter name="RESET_LEVEL" value="1" />
  <parameter name="ENABLE_MAGIC_DETECT" value="true" />
  <parameter name="USE_SYNC_RESET" value="true" />
  <parameter name="ING_FIFO" value="2048" />
  <parameter name="ENABLE_MAC_TX_VLAN" value="false" />
  <parameter name="ENABLE_EXTENDED_STAT_REG" value="true" />
  <parameter name="ENABLE_MAC_FLOW_CTRL" value="true" />
  <parameter name="ENABLE_PADDING" value="true" />
  <parameter name="SYNCHRONIZER_DEPTH" value="3" />
  <parameter name="ENABLE_ECC" value="false" />
  <parameter name="ENABLE_HD_LOGIC" value="true" />
  <parameter name="MDIO_CLK_DIV" value="40" />
  <generatedFiles>
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_eth_tse_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/rgmii_ethernet/synthesis/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="rgmii_ethernet_eth_tse_0" as="i_tse_mac" />
  <messages>
   <message level="Debug" culprit="rgmii_ethernet">queue size: 0 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>eth_tse_0</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
  </messages>
 </entity>
</deploy>
