{"vcs1":{"timestamp_begin":1731572344.291832215, "rt":1.80, "ut":0.61, "st":0.25}}
{"vcselab":{"timestamp_begin":1731572346.166256073, "rt":1.41, "ut":0.29, "st":0.14}}
{"link":{"timestamp_begin":1731572347.645014183, "rt":0.35, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731572343.713899147}
{"VCS_COMP_START_TIME": 1731572343.713899147}
{"VCS_COMP_END_TIME": 1731572652.111091224}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 332400}}
{"stitch_vcselab": {"peak_mem": 231544}}
