{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606686183909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606686183916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 18:42:30 2020 " "Processing started: Sun Nov 29 18:42:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606686183916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686183916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_FPGA_RTL -c Lab1_FPGA_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_FPGA_RTL -c Lab1_FPGA_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686183916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606686184358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606686184358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/peripheral_LED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/peripheral_LED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peripheral_LED-rtl " "Found design unit 1: peripheral_LED-rtl" {  } { { "IP/peripheral_LED.vhd" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/IP/peripheral_LED.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192204 ""} { "Info" "ISGN_ENTITY_NAME" "1 peripheral_LED " "Found entity 1: peripheral_LED" {  } { { "IP/peripheral_LED.vhd" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/IP/peripheral_LED.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/niosLab2.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/niosLab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2 " "Found entity 1: niosLab2" {  } { { "niosLab2/synthesis/niosLab2.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/niosLab2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "niosLab2/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "niosLab2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_irq_mapper " "Found entity 1: niosLab2_irq_mapper" {  } { { "niosLab2/synthesis/submodules/niosLab2_irq_mapper.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0 " "Found entity 1: niosLab2_mm_interconnect_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosLab2_mm_interconnect_0_avalon_st_adapter" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosLab2_mm_interconnect_0_rsp_mux_001" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192214 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_rsp_mux " "Found entity 1: niosLab2_mm_interconnect_0_rsp_mux" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_rsp_demux_001 " "Found entity 1: niosLab2_mm_interconnect_0_rsp_demux_001" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_rsp_demux " "Found entity 1: niosLab2_mm_interconnect_0_rsp_demux" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_cmd_mux_001 " "Found entity 1: niosLab2_mm_interconnect_0_cmd_mux_001" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_cmd_mux " "Found entity 1: niosLab2_mm_interconnect_0_cmd_mux" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosLab2_mm_interconnect_0_cmd_demux_001" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_cmd_demux " "Found entity 1: niosLab2_mm_interconnect_0_cmd_demux" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosLab2_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606686192219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosLab2_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606686192219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_router_003_default_decode " "Found entity 1: niosLab2_mm_interconnect_0_router_003_default_decode" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192219 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_mm_interconnect_0_router_003 " "Found entity 2: niosLab2_mm_interconnect_0_router_003" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosLab2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606686192220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosLab2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606686192220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosLab2_mm_interconnect_0_router_002_default_decode" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192220 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_mm_interconnect_0_router_002 " "Found entity 2: niosLab2_mm_interconnect_0_router_002" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosLab2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606686192220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosLab2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606686192220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosLab2_mm_interconnect_0_router_001_default_decode" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192221 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_mm_interconnect_0_router_001 " "Found entity 2: niosLab2_mm_interconnect_0_router_001" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosLab2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606686192221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosLab2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606686192221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_router_default_decode " "Found entity 1: niosLab2_mm_interconnect_0_router_default_decode" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192221 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_mm_interconnect_0_router " "Found entity 2: niosLab2_mm_interconnect_0_router" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "niosLab2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "niosLab2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "niosLab2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "niosLab2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "niosLab2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_pio_motor.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_pio_motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_pio_motor " "Found entity 1: niosLab2_pio_motor" {  } { { "niosLab2/synthesis/submodules/niosLab2_pio_motor.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_pio_motor.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/peripheral_LED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosLab2/synthesis/submodules/peripheral_LED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peripheral_LED-rtl " "Found design unit 1: peripheral_LED-rtl" {  } { { "niosLab2/synthesis/submodules/peripheral_LED.vhd" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/peripheral_LED.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192229 ""} { "Info" "ISGN_ENTITY_NAME" "1 peripheral_LED " "Found entity 1: peripheral_LED" {  } { { "niosLab2/synthesis/submodules/peripheral_LED.vhd" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/peripheral_LED.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_onchip_memory2_0 " "Found entity 1: niosLab2_onchip_memory2_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0 " "Found entity 1: niosLab2_nios2_gen2_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0_cpu_test_bench " "Found entity 1: niosLab2_nios2_gen2_0_cpu_test_bench" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: niosLab2_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: niosLab2_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosLab2_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: niosLab2_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosLab2_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: niosLab2_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosLab2_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: niosLab2_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosLab2_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: niosLab2_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosLab2_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: niosLab2_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosLab2_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: niosLab2_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosLab2_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: niosLab2_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosLab2_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: niosLab2_nios2_gen2_0_cpu_nios2_oci" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosLab2_nios2_gen2_0_cpu " "Found entity 21: niosLab2_nios2_gen2_0_cpu" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: niosLab2_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_jtag_uart_0_sim_scfifo_w " "Found entity 1: niosLab2_jtag_uart_0_sim_scfifo_w" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192244 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_jtag_uart_0_scfifo_w " "Found entity 2: niosLab2_jtag_uart_0_scfifo_w" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192244 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosLab2_jtag_uart_0_sim_scfifo_r " "Found entity 3: niosLab2_jtag_uart_0_sim_scfifo_r" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192244 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosLab2_jtag_uart_0_scfifo_r " "Found entity 4: niosLab2_jtag_uart_0_scfifo_r" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192244 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosLab2_jtag_uart_0 " "Found entity 5: niosLab2_jtag_uart_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_PIO_SWITCHES.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_PIO_SWITCHES.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_PIO_SWITCHES " "Found entity 1: niosLab2_PIO_SWITCHES" {  } { { "niosLab2/synthesis/submodules/niosLab2_PIO_SWITCHES.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_PIO_SWITCHES.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LAB2_FPGA_NIOS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LAB2_FPGA_NIOS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB2_FPGA_NIOS-rtl " "Found design unit 1: LAB2_FPGA_NIOS-rtl" {  } { { "LAB2_FPGA_NIOS.vhd" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/LAB2_FPGA_NIOS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192245 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB2_FPGA_NIOS " "Found entity 1: LAB2_FPGA_NIOS" {  } { { "LAB2_FPGA_NIOS.vhd" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/LAB2_FPGA_NIOS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192245 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB2_FPGA_NIOS " "Elaborating entity \"LAB2_FPGA_NIOS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606686192313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2 niosLab2:u0 " "Elaborating entity \"niosLab2\" for hierarchy \"niosLab2:u0\"" {  } { { "LAB2_FPGA_NIOS.vhd" "u0" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/LAB2_FPGA_NIOS.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686192325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_PIO_SWITCHES niosLab2:u0\|niosLab2_PIO_SWITCHES:pio_switches " "Elaborating entity \"niosLab2_PIO_SWITCHES\" for hierarchy \"niosLab2:u0\|niosLab2_PIO_SWITCHES:pio_switches\"" {  } { { "niosLab2/synthesis/niosLab2.v" "pio_switches" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/niosLab2.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686192342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_jtag_uart_0 niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"niosLab2_jtag_uart_0\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\"" {  } { { "niosLab2/synthesis/niosLab2.v" "jtag_uart_0" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/niosLab2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686192347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_jtag_uart_0_scfifo_w niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w " "Elaborating entity \"niosLab2_jtag_uart_0_scfifo_w\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "the_niosLab2_jtag_uart_0_scfifo_w" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686192353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "wfifo" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686192495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686192500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686192500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686192500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686192500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686192500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686192500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686192500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686192500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686192500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686192500 ""}  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606686192500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686192530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686192534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686192538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686192566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686192602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686192634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686192634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686192634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_jtag_uart_0_scfifo_r niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_r:the_niosLab2_jtag_uart_0_scfifo_r " "Elaborating entity \"niosLab2_jtag_uart_0_scfifo_r\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_r:the_niosLab2_jtag_uart_0_scfifo_r\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "the_niosLab2_jtag_uart_0_scfifo_r" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686192639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosLab2_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosLab2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "niosLab2_jtag_uart_0_alt_jtag_atlantic" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686192880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosLab2_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosLab2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686192893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosLab2_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosLab2_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686192893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686192893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686192893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686192893 ""}  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606686192893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosLab2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosLab2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosLab2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosLab2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0 niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"niosLab2_nios2_gen2_0\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\"" {  } { { "niosLab2/synthesis/niosLab2.v" "nios2_gen2_0" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/niosLab2.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v" "cpu" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_test_bench niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_test_bench:the_niosLab2_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_test_bench\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_test_bench:the_niosLab2_nios2_gen2_0_cpu_test_bench\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_test_bench" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_register_bank_a_module niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_a_module:niosLab2_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_a_module:niosLab2_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "niosLab2_nios2_gen2_0_cpu_register_bank_a" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_a_module:niosLab2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_a_module:niosLab2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_a_module:niosLab2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_a_module:niosLab2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_a_module:niosLab2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_a_module:niosLab2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193367 ""}  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606686193367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686193400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686193400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_a_module:niosLab2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_a_module:niosLab2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_register_bank_b_module niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_b_module:niosLab2_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_b_module:niosLab2_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "niosLab2_nios2_gen2_0_cpu_register_bank_b" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_debug niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193455 ""}  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606686193455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_break niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_break:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_break:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_td_mode niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosLab2_nios2_gen2_0_cpu_nios2_oci_td_mode:niosLab2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosLab2_nios2_gen2_0_cpu_nios2_oci_td_mode:niosLab2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "niosLab2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo\|niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo\|niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_pib niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_pib:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_pib:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_im niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_im:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_im:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_ocimem niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module:niosLab2_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module:niosLab2_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "niosLab2_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module:niosLab2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module:niosLab2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module:niosLab2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module:niosLab2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module:niosLab2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module:niosLab2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193673 ""}  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606686193673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686193705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686193705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module:niosLab2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module:niosLab2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_debug_slave_tck niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "niosLab2_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193808 ""}  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606686193808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193809 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_onchip_memory2_0 niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"niosLab2_onchip_memory2_0\" for hierarchy \"niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\"" {  } { { "niosLab2/synthesis/niosLab2.v" "onchip_memory2_0" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/niosLab2.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" "the_altsyncram" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosLab2_onchip_memory2_0.hex " "Parameter \"init_file\" = \"niosLab2_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 30000 " "Parameter \"maximum_depth\" = \"30000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 30000 " "Parameter \"numwords_a\" = \"30000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606686193833 ""}  } { { "niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606686193833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dfn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dfn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dfn1 " "Found entity 1: altsyncram_dfn1" {  } { { "db/altsyncram_dfn1.tdf" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/altsyncram_dfn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686193879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686193879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dfn1 niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dfn1:auto_generated " "Elaborating entity \"altsyncram_dfn1\" for hierarchy \"niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dfn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686193879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686194629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686194629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dfn1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dfn1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_dfn1.tdf" "decode3" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/altsyncram_dfn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686194629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686194659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686194659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dfn1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dfn1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_dfn1.tdf" "mux2" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/altsyncram_dfn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686194659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peripheral_LED niosLab2:u0\|peripheral_LED:peripheral_led " "Elaborating entity \"peripheral_LED\" for hierarchy \"niosLab2:u0\|peripheral_LED:peripheral_led\"" {  } { { "niosLab2/synthesis/niosLab2.v" "peripheral_led" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/niosLab2.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686194683 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "avs_readdata peripheral_LED.vhd(22) " "VHDL Signal Declaration warning at peripheral_LED.vhd(22): used explicit default value for signal \"avs_readdata\" because signal was never assigned a value" {  } { { "niosLab2/synthesis/submodules/peripheral_LED.vhd" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/peripheral_LED.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606686194683 "|LAB2_FPGA_NIOS|niosLab2:u0|peripheral_LED:peripheral_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset peripheral_LED.vhd(33) " "VHDL Process Statement warning at peripheral_LED.vhd(33): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "niosLab2/synthesis/submodules/peripheral_LED.vhd" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/peripheral_LED.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606686194684 "|LAB2_FPGA_NIOS|niosLab2:u0|peripheral_LED:peripheral_led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_pio_motor niosLab2:u0\|niosLab2_pio_motor:pio_motor " "Elaborating entity \"niosLab2_pio_motor\" for hierarchy \"niosLab2:u0\|niosLab2_pio_motor:pio_motor\"" {  } { { "niosLab2/synthesis/niosLab2.v" "pio_motor" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/niosLab2.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686194686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0 niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"niosLab2_mm_interconnect_0\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "niosLab2/synthesis/niosLab2.v" "mm_interconnect_0" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/niosLab2.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686194689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686194844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686194852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686194861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:peripheral_led_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:peripheral_led_avalon_slave_0_translator\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "peripheral_led_avalon_slave_0_translator" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686194871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686194882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686194891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_motor_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_motor_s1_translator\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "pio_motor_s1_translator" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686194901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686194912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686194920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 1244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686194928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686194939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 1285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686194947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_router niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router:router " "Elaborating entity \"niosLab2_mm_interconnect_0_router\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router:router\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "router" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 1926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686194982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_router_default_decode niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router:router\|niosLab2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"niosLab2_mm_interconnect_0_router_default_decode\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router:router\|niosLab2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686194998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_router_001 niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"niosLab2_mm_interconnect_0_router_001\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_001:router_001\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "router_001" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 1942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_router_001_default_decode niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_001:router_001\|niosLab2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"niosLab2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_001:router_001\|niosLab2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_router_002 niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"niosLab2_mm_interconnect_0_router_002\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_002:router_002\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "router_002" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 1958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_router_002_default_decode niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_002:router_002\|niosLab2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"niosLab2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_002:router_002\|niosLab2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_router_003 niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"niosLab2_mm_interconnect_0_router_003\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_003:router_003\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "router_003" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_router_003_default_decode niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_003:router_003\|niosLab2_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"niosLab2_mm_interconnect_0_router_003_default_decode\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_003:router_003\|niosLab2_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_cmd_demux niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"niosLab2_mm_interconnect_0_cmd_demux\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "cmd_demux" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 2085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_cmd_demux_001 niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"niosLab2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 2114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_cmd_mux niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"niosLab2_mm_interconnect_0_cmd_mux\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "cmd_mux" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 2131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_cmd_mux_001 niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"niosLab2_mm_interconnect_0_cmd_mux_001\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 2154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_rsp_demux niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"niosLab2_mm_interconnect_0_rsp_demux\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "rsp_demux" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 2251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_rsp_demux_001 niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"niosLab2_mm_interconnect_0_rsp_demux_001\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 2274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_rsp_mux niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"niosLab2_mm_interconnect_0_rsp_mux\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "rsp_mux" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 2401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_rsp_mux_001 niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"niosLab2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 2430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_avalon_st_adapter niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"niosLab2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 2459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_irq_mapper niosLab2:u0\|niosLab2_irq_mapper:irq_mapper " "Elaborating entity \"niosLab2_irq_mapper\" for hierarchy \"niosLab2:u0\|niosLab2_irq_mapper:irq_mapper\"" {  } { { "niosLab2/synthesis/niosLab2.v" "irq_mapper" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/niosLab2.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosLab2:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosLab2:u0\|altera_reset_controller:rst_controller\"" {  } { { "niosLab2/synthesis/niosLab2.v" "rst_controller" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/niosLab2.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosLab2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosLab2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "niosLab2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosLab2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosLab2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "niosLab2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosLab2:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosLab2:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "niosLab2/synthesis/niosLab2.v" "rst_controller_001" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/synthesis/niosLab2.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686195159 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1606686196198 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.11.29.19:43:19 Progress: Loading sldaccfbf35/alt_sld_fab_wrapper_hw.tcl " "2020.11.29.19:43:19 Progress: Loading sldaccfbf35/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686199216 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686200891 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686201037 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686201904 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686202045 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686202188 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686202347 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686202349 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686202349 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1606686203007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaccfbf35/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaccfbf35/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldaccfbf35/alt_sld_fab.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/ip/sldaccfbf35/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686203285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686203285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686203398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686203398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686203399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686203399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686203491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686203491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686203601 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686203601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686203601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606686203697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686203697 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606686206072 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686206848 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "59 " "59 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606686207860 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/output_files/Lab1_FPGA_RTL.map.smsg " "Generated suppressed messages file /home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/output_files/Lab1_FPGA_RTL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686208231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606686210553 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606686210553 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1823 " "Implemented 1823 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606686210740 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606686210740 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1565 " "Implemented 1565 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606686210740 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606686210740 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606686210740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1241 " "Peak virtual memory: 1241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606686210769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 29 18:43:30 2020 " "Processing ended: Sun Nov 29 18:43:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606686210769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606686210769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606686210769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606686210769 ""}
