Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Mar 19 06:22:31 2021
| Host         : DESKTOP-ONC3675 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_3_wrapper_timing_summary_routed.rpt -pb design_3_wrapper_timing_summary_routed.pb -rpx design_3_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_3_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.607        0.000                      0                  138        0.142        0.000                      0                  138        3.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.607        0.000                      0                  138        0.142        0.000                      0                  138        3.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.993ns (24.359%)  route 3.083ns (75.641%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         2.055     6.129    design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/iClk
    SLICE_X109Y106       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.419     6.548 r  design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt_reg[16]/Q
                         net (fo=4, routed)           0.876     7.424    design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt_reg_n_0_[16]
    SLICE_X109Y106       LUT4 (Prop_lut4_I1_O)        0.296     7.720 r  design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt[25]_i_3/O
                         net (fo=1, routed)           0.802     8.522    design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt[25]_i_3_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I0_O)        0.124     8.646 f  design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt[25]_i_2/O
                         net (fo=26, routed)          0.881     9.527    design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt[25]_i_2_n_0
    SLICE_X109Y106       LUT2 (Prop_lut2_I1_O)        0.154     9.681 r  design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt[0]_i_1__3/O
                         net (fo=1, routed)           0.524    10.205    design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt[0]
    SLICE_X108Y106       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.857    13.622    design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/iClk
    SLICE_X108Y106       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt_reg[0]/C
                         clock pessimism              0.485    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X108Y106       FDRE (Setup_fdre_C_D)       -0.259    13.812    design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.812    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 2.457ns (57.596%)  route 1.809ns (42.404%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.866     5.940    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X110Y98        FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.419     6.359 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/Q
                         net (fo=2, routed)           0.957     7.315    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[1]
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.146 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.146    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.260 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.260    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.374 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.375    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.489 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.489    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__2_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.603    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__3_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.717 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.717    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__4_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.051 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__5/O[1]
                         net (fo=1, routed)           0.851     9.903    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/data0[26]
    SLICE_X110Y103       LUT4 (Prop_lut4_I0_O)        0.303    10.206 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[26]_i_1/O
                         net (fo=1, routed)           0.000    10.206    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_0[26]
    SLICE_X110Y103       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.860    13.625    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X110Y103       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[26]/C
                         clock pessimism              0.323    13.948    
                         clock uncertainty           -0.035    13.912    
    SLICE_X110Y103       FDRE (Setup_fdre_C_D)        0.031    13.943    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[26]
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 2.369ns (56.495%)  route 1.824ns (43.505%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.866     5.940    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X110Y98        FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.419     6.359 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/Q
                         net (fo=2, routed)           0.957     7.315    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[1]
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.146 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.146    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.260 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.260    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.374 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.375    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.489 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.489    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__2_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.603    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__3_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.717 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.717    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__4_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.939 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__5/O[0]
                         net (fo=1, routed)           0.867     9.806    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/data0[25]
    SLICE_X110Y103       LUT4 (Prop_lut4_I0_O)        0.327    10.133 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[25]_i_1/O
                         net (fo=1, routed)           0.000    10.133    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_0[25]
    SLICE_X110Y103       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.860    13.625    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X110Y103       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[25]/C
                         clock pessimism              0.323    13.948    
                         clock uncertainty           -0.035    13.912    
    SLICE_X110Y103       FDRE (Setup_fdre_C_D)        0.075    13.987    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 2.325ns (56.929%)  route 1.759ns (43.071%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.866     5.940    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X110Y98        FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.419     6.359 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/Q
                         net (fo=2, routed)           0.957     7.315    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[1]
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.146 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.146    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.260 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.260    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.374 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.375    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.489 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.489    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__2_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.603    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__3_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.916 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__4/O[3]
                         net (fo=1, routed)           0.802     9.718    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/data0[24]
    SLICE_X110Y103       LUT4 (Prop_lut4_I0_O)        0.306    10.024 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[24]_i_1/O
                         net (fo=1, routed)           0.000    10.024    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_0[24]
    SLICE_X110Y103       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.860    13.625    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X110Y103       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[24]/C
                         clock pessimism              0.323    13.948    
                         clock uncertainty           -0.035    13.912    
    SLICE_X110Y103       FDRE (Setup_fdre_C_D)        0.029    13.941    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         13.941    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 2.255ns (54.218%)  route 1.904ns (45.782%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.866     5.940    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X110Y98        FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.419     6.359 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/Q
                         net (fo=2, routed)           0.957     7.315    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[1]
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.146 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.146    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.260 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.260    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.374 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.375    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.489 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.489    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__2_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.603    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__3_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.825 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__4/O[0]
                         net (fo=1, routed)           0.947     9.772    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/data0[21]
    SLICE_X112Y101       LUT4 (Prop_lut4_I0_O)        0.327    10.099 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[21]_i_1/O
                         net (fo=1, routed)           0.000    10.099    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_0[21]
    SLICE_X112Y101       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.861    13.626    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X112Y101       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]/C
                         clock pessimism              0.323    13.949    
                         clock uncertainty           -0.035    13.913    
    SLICE_X112Y101       FDRE (Setup_fdre_C_D)        0.118    14.031    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 2.115ns (51.982%)  route 1.954ns (48.018%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.866     5.940    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X110Y98        FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.419     6.359 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/Q
                         net (fo=2, routed)           0.957     7.315    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[1]
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.146 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.146    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.260 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.260    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.374 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.375    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.709 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__2/O[1]
                         net (fo=1, routed)           0.996     9.705    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/data0[14]
    SLICE_X112Y100       LUT4 (Prop_lut4_I0_O)        0.303    10.008 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[14]_i_1/O
                         net (fo=1, routed)           0.000    10.008    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_0[14]
    SLICE_X112Y100       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.861    13.626    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X112Y100       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[14]/C
                         clock pessimism              0.323    13.949    
                         clock uncertainty           -0.035    13.913    
    SLICE_X112Y100       FDRE (Setup_fdre_C_D)        0.081    13.994    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         13.994    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             3.991ns  (required time - arrival time)
  Source:                 design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 2.457ns (61.770%)  route 1.521ns (38.230%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         2.056     6.130    design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X106Y102       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDRE (Prop_fdre_C_Q)         0.419     6.549 r  design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt_reg[1]/Q
                         net (fo=2, routed)           0.701     7.250    design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt_reg_n_0_[1]
    SLICE_X107Y102       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.081 r  design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.081    design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt0_carry_n_0
    SLICE_X107Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.195    design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__0_n_0
    SLICE_X107Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.309    design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__1_n_0
    SLICE_X107Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.423    design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__2_n_0
    SLICE_X107Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.537    design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__3_n_0
    SLICE_X107Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.651    design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__4_n_0
    SLICE_X107Y108       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.985 r  design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__5/O[1]
                         net (fo=1, routed)           0.819     9.804    design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt0_carry__5_n_6
    SLICE_X109Y107       LUT3 (Prop_lut3_I2_O)        0.303    10.107 r  design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt[26]_i_1__0/O
                         net (fo=1, routed)           0.000    10.107    design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt[26]
    SLICE_X109Y107       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.856    13.621    design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/iClk
    SLICE_X109Y107       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt_reg[26]/C
                         clock pessimism              0.482    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X109Y107       FDRE (Setup_fdre_C_D)        0.031    14.098    design_3_i/assign_3_0/U0/TOGGLE_CNT2_INST/rCnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.098    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  3.991    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 2.159ns (52.996%)  route 1.915ns (47.004%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.866     5.940    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X110Y98        FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.419     6.359 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/Q
                         net (fo=2, routed)           0.957     7.315    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[1]
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.146 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.146    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.260 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.260    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.374 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.375    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.489 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.489    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__2_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.728 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__3/O[2]
                         net (fo=1, routed)           0.957     9.686    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/data0[19]
    SLICE_X112Y101       LUT4 (Prop_lut4_I0_O)        0.328    10.014 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[19]_i_1/O
                         net (fo=1, routed)           0.000    10.014    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_0[19]
    SLICE_X112Y101       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.861    13.626    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X112Y101       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[19]/C
                         clock pessimism              0.323    13.949    
                         clock uncertainty           -0.035    13.913    
    SLICE_X112Y101       FDRE (Setup_fdre_C_D)        0.118    14.031    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 2.101ns (54.182%)  route 1.777ns (45.818%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         2.057     6.131    design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/iClk
    SLICE_X111Y105       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt_reg[1]/Q
                         net (fo=2, routed)           0.826     7.413    design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt_reg_n_0_[1]
    SLICE_X108Y103       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.050 r  design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.050    design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt0_carry_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.167 r  design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.167    design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt0_carry__0_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.284 r  design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.284    design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt0_carry__1_n_0
    SLICE_X108Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.401 r  design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.401    design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt0_carry__2_n_0
    SLICE_X108Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.518 r  design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.518    design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt0_carry__3_n_0
    SLICE_X108Y108       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.757 r  design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt0_carry__4/O[2]
                         net (fo=1, routed)           0.951     9.707    design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt0_carry__4_n_5
    SLICE_X109Y108       LUT2 (Prop_lut2_I0_O)        0.301    10.008 r  design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt[23]_i_1__1/O
                         net (fo=1, routed)           0.000    10.008    design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt[23]
    SLICE_X109Y108       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.856    13.621    design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/iClk
    SLICE_X109Y108       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt_reg[23]/C
                         clock pessimism              0.441    14.062    
                         clock uncertainty           -0.035    14.026    
    SLICE_X109Y108       FDRE (Setup_fdre_C_D)        0.031    14.057    design_3_i/assign_3_0/U0/TOGGLE_CNT3_INST/rCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.057    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 2.229ns (55.917%)  route 1.757ns (44.083%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.866     5.940    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X110Y98        FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.419     6.359 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[1]/Q
                         net (fo=2, routed)           0.957     7.315    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[1]
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.146 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.146    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.260 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.260    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.374 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.375    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.489 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.489    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__2_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.823 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt0_carry__3/O[1]
                         net (fo=1, routed)           0.800     9.623    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/data0[18]
    SLICE_X112Y101       LUT4 (Prop_lut4_I0_O)        0.303     9.926 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[18]_i_1/O
                         net (fo=1, routed)           0.000     9.926    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_0[18]
    SLICE_X112Y101       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.861    13.626    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X112Y101       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[18]/C
                         clock pessimism              0.323    13.949    
                         clock uncertainty           -0.035    13.913    
    SLICE_X112Y101       FDRE (Setup_fdre_C_D)        0.077    13.990    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         13.990    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  4.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.716     1.803    design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/iClk
    SLICE_X113Y111       FDRE                                         r  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y111       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[3]/Q
                         net (fo=6, routed)           0.089     2.033    design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg_n_0_[3]
    SLICE_X112Y111       LUT5 (Prop_lut5_I2_O)        0.045     2.078 r  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt[6]_i_1__3/O
                         net (fo=1, routed)           0.000     2.078    design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt[6]
    SLICE_X112Y111       FDRE                                         r  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.992     2.334    design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/iClk
    SLICE_X112Y111       FDRE                                         r  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[6]/C
                         clock pessimism             -0.519     1.816    
    SLICE_X112Y111       FDRE (Hold_fdre_C_D)         0.120     1.936    design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.534%)  route 0.089ns (32.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.719     1.806    design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/iClk
    SLICE_X113Y102       FDRE                                         r  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     1.947 r  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[5]/Q
                         net (fo=4, routed)           0.089     2.036    design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg_n_0_[5]
    SLICE_X112Y102       LUT6 (Prop_lut6_I1_O)        0.045     2.081 r  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.081    design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt[7]
    SLICE_X112Y102       FDRE                                         r  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.995     2.337    design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/iClk
    SLICE_X112Y102       FDRE                                         r  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[7]/C
                         clock pessimism             -0.519     1.819    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.120     1.939    design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.275ns (40.247%)  route 0.408ns (59.753%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.637     1.723    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X110Y99        FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.128     1.851 f  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[9]/Q
                         net (fo=4, routed)           0.223     2.074    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[9]
    SLICE_X113Y100       LUT6 (Prop_lut6_I2_O)        0.099     2.173 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[27]_i_3/O
                         net (fo=28, routed)          0.185     2.358    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[27]_i_3_n_0
    SLICE_X112Y101       LUT4 (Prop_lut4_I3_O)        0.048     2.406 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[19]_i_1/O
                         net (fo=1, routed)           0.000     2.406    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_0[19]
    SLICE_X112Y101       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.995     2.337    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X112Y101       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[19]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.131     2.207    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.272ns (39.983%)  route 0.408ns (60.017%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.637     1.723    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X110Y99        FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.128     1.851 f  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[9]/Q
                         net (fo=4, routed)           0.223     2.074    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[9]
    SLICE_X113Y100       LUT6 (Prop_lut6_I2_O)        0.099     2.173 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[27]_i_3/O
                         net (fo=28, routed)          0.185     2.358    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[27]_i_3_n_0
    SLICE_X112Y101       LUT4 (Prop_lut4_I3_O)        0.045     2.403 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.403    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_0[18]
    SLICE_X112Y101       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.995     2.337    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X112Y101       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[18]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.120     2.196    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/rCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.409%)  route 0.156ns (45.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.691     1.778    design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X105Y101       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101       FDRE (Prop_fdre_C_Q)         0.141     1.919 r  design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/rCnt_reg[0]/Q
                         net (fo=26, routed)          0.156     2.074    design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/rCnt_reg_n_0_[0]
    SLICE_X104Y101       LUT6 (Prop_lut6_I1_O)        0.045     2.119 r  design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/rCnt[1]_i_1__5/O
                         net (fo=1, routed)           0.000     2.119    design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/rCnt[1]
    SLICE_X104Y101       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/rCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.966     2.308    design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X104Y101       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/rCnt_reg[1]/C
                         clock pessimism             -0.518     1.791    
    SLICE_X104Y101       FDRE (Hold_fdre_C_D)         0.120     1.911    design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/rCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_3_i/assign_3_0/U0/DUTY_CYCLE1_INST/rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_3_i/assign_3_0/U0/DUTY_CYCLE1_INST/rCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.060%)  route 0.142ns (42.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.718     1.805    design_3_i/assign_3_0/U0/DUTY_CYCLE1_INST/iClk
    SLICE_X106Y101       FDRE                                         r  design_3_i/assign_3_0/U0/DUTY_CYCLE1_INST/rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  design_3_i/assign_3_0/U0/DUTY_CYCLE1_INST/rCnt_reg[1]/Q
                         net (fo=8, routed)           0.142     2.088    design_3_i/assign_3_0/U0/DUTY_CYCLE1_INST/rCnt_reg_n_0_[1]
    SLICE_X107Y101       LUT5 (Prop_lut5_I1_O)        0.048     2.136 r  design_3_i/assign_3_0/U0/DUTY_CYCLE1_INST/rCnt[4]_i_1__2/O
                         net (fo=1, routed)           0.000     2.136    design_3_i/assign_3_0/U0/DUTY_CYCLE1_INST/rCnt[4]
    SLICE_X107Y101       FDRE                                         r  design_3_i/assign_3_0/U0/DUTY_CYCLE1_INST/rCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.992     2.334    design_3_i/assign_3_0/U0/DUTY_CYCLE1_INST/iClk
    SLICE_X107Y101       FDRE                                         r  design_3_i/assign_3_0/U0/DUTY_CYCLE1_INST/rCnt_reg[4]/C
                         clock pessimism             -0.517     1.818    
    SLICE_X107Y101       FDRE (Hold_fdre_C_D)         0.107     1.925    design_3_i/assign_3_0/U0/DUTY_CYCLE1_INST/rCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.780%)  route 0.160ns (46.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.691     1.778    design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X105Y101       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101       FDRE (Prop_fdre_C_Q)         0.141     1.919 r  design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/rCnt_reg[0]/Q
                         net (fo=26, routed)          0.160     2.078    design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/rCnt_reg_n_0_[0]
    SLICE_X104Y101       LUT6 (Prop_lut6_I1_O)        0.045     2.123 r  design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/rCnt[2]_i_1__6/O
                         net (fo=1, routed)           0.000     2.123    design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/rCnt[2]
    SLICE_X104Y101       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.966     2.308    design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/iClk
    SLICE_X104Y101       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]/C
                         clock pessimism             -0.518     1.791    
    SLICE_X104Y101       FDRE (Hold_fdre_C_D)         0.121     1.912    design_3_i/assign_3_0/U0/TOGGLE_CNT4_INST/rCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.716     1.803    design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/iClk
    SLICE_X112Y111       FDRE                                         r  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164     1.967 r  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[7]/Q
                         net (fo=2, routed)           0.126     2.092    design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg_n_0_[7]
    SLICE_X112Y111       LUT6 (Prop_lut6_I0_O)        0.045     2.137 r  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt[7]_i_1__3/O
                         net (fo=1, routed)           0.000     2.137    design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt[7]
    SLICE_X112Y111       FDRE                                         r  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.992     2.334    design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/iClk
    SLICE_X112Y111       FDRE                                         r  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[7]/C
                         clock pessimism             -0.532     1.803    
    SLICE_X112Y111       FDRE (Hold_fdre_C_D)         0.121     1.924    design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.270ns (38.613%)  route 0.429ns (61.387%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.637     1.723    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X110Y99        FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.128     1.851 f  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[9]/Q
                         net (fo=4, routed)           0.223     2.074    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[9]
    SLICE_X113Y100       LUT6 (Prop_lut6_I2_O)        0.099     2.173 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[27]_i_3/O
                         net (fo=28, routed)          0.206     2.379    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[27]_i_3_n_0
    SLICE_X112Y100       LUT4 (Prop_lut4_I3_O)        0.043     2.422 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[13]_i_1/O
                         net (fo=1, routed)           0.000     2.422    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_0[13]
    SLICE_X112Y100       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.995     2.337    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X112Y100       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[13]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.131     2.207    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.270ns (38.613%)  route 0.429ns (61.387%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.637     1.723    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X110Y99        FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.128     1.851 f  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[9]/Q
                         net (fo=4, routed)           0.223     2.074    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[9]
    SLICE_X113Y100       LUT6 (Prop_lut6_I2_O)        0.099     2.173 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[27]_i_3/O
                         net (fo=28, routed)          0.206     2.379    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[27]_i_3_n_0
    SLICE_X112Y100       LUT4 (Prop_lut4_I3_O)        0.043     2.422 r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt[15]_i_1/O
                         net (fo=1, routed)           0.000     2.422    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_0[15]
    SLICE_X112Y100       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in1_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.995     2.337    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/iClk
    SLICE_X112Y100       FDRE                                         r  design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[15]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.131     2.207    design_3_i/assign_3_0/U0/TOGGLE_CNT1_INST/rCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_in1_0_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y102  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y102  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y102  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y102  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y102  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y102  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y102  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y102  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y111  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y111  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y111  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y111  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y111  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y111  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y111  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y111  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y111  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y111  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y111  design_3_i/assign_3_0/U0/DUTY_CYCLE2_INST/rCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y102  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y102  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y102  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y102  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y102  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y102  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y102  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y102  design_3_i/assign_3_0/U0/DUTY_CYCLE0_INST/rCnt_reg[4]/C



