Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Users\Peter\Documents\Workspaces\Lehre\Spielwiese\vlsi_projekt\ip\c5g\d8m_mipi_clk_gate.qsys --block-symbol-file --output-directory=D:\Users\Peter\Documents\Workspaces\Lehre\Spielwiese\vlsi_projekt\ip\c5g\d8m_mipi_clk_gate --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading c5g/d8m_mipi_clk_gate.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 22.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: d8m_mipi_clk_gate.altclkctrl_0: Targeting device family: Cyclone V.
: d8m_mipi_clk_gate.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Users\Peter\Documents\Workspaces\Lehre\Spielwiese\vlsi_projekt\ip\c5g\d8m_mipi_clk_gate.qsys --synthesis=VHDL --output-directory=D:\Users\Peter\Documents\Workspaces\Lehre\Spielwiese\vlsi_projekt\ip\c5g\d8m_mipi_clk_gate\synthesis --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading c5g/d8m_mipi_clk_gate.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 22.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: d8m_mipi_clk_gate.altclkctrl_0: Targeting device family: Cyclone V.
: d8m_mipi_clk_gate.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: d8m_mipi_clk_gate: Generating d8m_mipi_clk_gate "d8m_mipi_clk_gate" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity d8m_mipi_clk_gate_altclkctrl_0.
Info: altclkctrl_0: "d8m_mipi_clk_gate" instantiated altclkctrl "altclkctrl_0"
Info: d8m_mipi_clk_gate: Done "d8m_mipi_clk_gate" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
