
ubuntu-preinstalled/sg_read_attr:     file format elf32-littlearm


Disassembly of section .init:

00000da0 <.init>:
 da0:	push	{r3, lr}
 da4:	bl	1e30 <set_scsi_pt_cdb@plt+0xe2c>
 da8:	pop	{r3, pc}

Disassembly of section .plt:

00000dac <get_scsi_pt_os_err@plt-0x14>:
     dac:	push	{lr}		; (str lr, [sp, #-4]!)
     db0:	ldr	lr, [pc, #4]	; dbc <get_scsi_pt_os_err@plt-0x4>
     db4:	add	lr, pc, lr
     db8:	ldr	pc, [lr, #8]!
     dbc:	andeq	r4, r1, ip, asr #2

00000dc0 <get_scsi_pt_os_err@plt>:
     dc0:	add	ip, pc, #0, 12
     dc4:	add	ip, ip, #20, 20	; 0x14000
     dc8:	ldr	pc, [ip, #332]!	; 0x14c

00000dcc <sg_set_binary_mode@plt>:
     dcc:	add	ip, pc, #0, 12
     dd0:	add	ip, ip, #20, 20	; 0x14000
     dd4:	ldr	pc, [ip, #324]!	; 0x144

00000dd8 <__cxa_finalize@plt>:
     dd8:	add	ip, pc, #0, 12
     ddc:	add	ip, ip, #20, 20	; 0x14000
     de0:	ldr	pc, [ip, #316]!	; 0x13c

00000de4 <set_scsi_pt_data_in@plt>:
     de4:	add	ip, pc, #0, 12
     de8:	add	ip, ip, #20, 20	; 0x14000
     dec:	ldr	pc, [ip, #308]!	; 0x134

00000df0 <read@plt>:
     df0:	add	ip, pc, #0, 12
     df4:	add	ip, ip, #20, 20	; 0x14000
     df8:	ldr	pc, [ip, #300]!	; 0x12c

00000dfc <free@plt>:
     dfc:	add	ip, pc, #0, 12
     e00:	add	ip, ip, #20, 20	; 0x14000
     e04:	ldr	pc, [ip, #292]!	; 0x124

00000e08 <fgets@plt>:
     e08:	add	ip, pc, #0, 12
     e0c:	add	ip, ip, #20, 20	; 0x14000
     e10:	ldr	pc, [ip, #284]!	; 0x11c

00000e14 <construct_scsi_pt_obj@plt>:
     e14:	add	ip, pc, #0, 12
     e18:	add	ip, ip, #20, 20	; 0x14000
     e1c:	ldr	pc, [ip, #276]!	; 0x114

00000e20 <sg_cmds_close_device@plt>:
     e20:	add	ip, pc, #0, 12
     e24:	add	ip, ip, #20, 20	; 0x14000
     e28:	ldr	pc, [ip, #268]!	; 0x10c

00000e2c <__stack_chk_fail@plt>:
     e2c:	add	ip, pc, #0, 12
     e30:	add	ip, ip, #20, 20	; 0x14000
     e34:	ldr	pc, [ip, #260]!	; 0x104

00000e38 <pr2serr@plt>:
     e38:			; <UNDEFINED> instruction: 0xe7fd4778
     e3c:	add	ip, pc, #0, 12
     e40:	add	ip, ip, #20, 20	; 0x14000
     e44:	ldr	pc, [ip, #248]!	; 0xf8

00000e48 <perror@plt>:
     e48:	add	ip, pc, #0, 12
     e4c:	add	ip, ip, #20, 20	; 0x14000
     e50:	ldr	pc, [ip, #240]!	; 0xf0

00000e54 <hex2stdout@plt>:
     e54:			; <UNDEFINED> instruction: 0xe7fd4778
     e58:	add	ip, pc, #0, 12
     e5c:	add	ip, ip, #20, 20	; 0x14000
     e60:	ldr	pc, [ip, #228]!	; 0xe4

00000e64 <open64@plt>:
     e64:	add	ip, pc, #0, 12
     e68:	add	ip, ip, #20, 20	; 0x14000
     e6c:	ldr	pc, [ip, #220]!	; 0xdc

00000e70 <puts@plt>:
     e70:			; <UNDEFINED> instruction: 0xe7fd4778
     e74:	add	ip, pc, #0, 12
     e78:	add	ip, ip, #20, 20	; 0x14000
     e7c:	ldr	pc, [ip, #208]!	; 0xd0

00000e80 <__libc_start_main@plt>:
     e80:	add	ip, pc, #0, 12
     e84:	add	ip, ip, #20, 20	; 0x14000
     e88:	ldr	pc, [ip, #200]!	; 0xc8

00000e8c <__ctype_tolower_loc@plt>:
     e8c:	add	ip, pc, #0, 12
     e90:	add	ip, ip, #20, 20	; 0x14000
     e94:	ldr	pc, [ip, #192]!	; 0xc0

00000e98 <__gmon_start__@plt>:
     e98:	add	ip, pc, #0, 12
     e9c:	add	ip, ip, #20, 20	; 0x14000
     ea0:	ldr	pc, [ip, #184]!	; 0xb8

00000ea4 <getopt_long@plt>:
     ea4:	add	ip, pc, #0, 12
     ea8:	add	ip, ip, #20, 20	; 0x14000
     eac:	ldr	pc, [ip, #176]!	; 0xb0

00000eb0 <__ctype_b_loc@plt>:
     eb0:	add	ip, pc, #0, 12
     eb4:	add	ip, ip, #20, 20	; 0x14000
     eb8:	ldr	pc, [ip, #168]!	; 0xa8

00000ebc <strlen@plt>:
     ebc:	add	ip, pc, #0, 12
     ec0:	add	ip, ip, #20, 20	; 0x14000
     ec4:	ldr	pc, [ip, #160]!	; 0xa0

00000ec8 <strchr@plt>:
     ec8:	add	ip, pc, #0, 12
     ecc:	add	ip, ip, #20, 20	; 0x14000
     ed0:	ldr	pc, [ip, #152]!	; 0x98

00000ed4 <sg_if_can2stderr@plt>:
     ed4:	add	ip, pc, #0, 12
     ed8:	add	ip, ip, #20, 20	; 0x14000
     edc:	ldr	pc, [ip, #144]!	; 0x90

00000ee0 <do_scsi_pt@plt>:
     ee0:	add	ip, pc, #0, 12
     ee4:	add	ip, ip, #20, 20	; 0x14000
     ee8:	ldr	pc, [ip, #136]!	; 0x88

00000eec <__errno_location@plt>:
     eec:	add	ip, pc, #0, 12
     ef0:	add	ip, ip, #20, 20	; 0x14000
     ef4:	ldr	pc, [ip, #128]!	; 0x80

00000ef8 <snprintf@plt>:
     ef8:	add	ip, pc, #0, 12
     efc:	add	ip, ip, #20, 20	; 0x14000
     f00:	ldr	pc, [ip, #120]!	; 0x78

00000f04 <__isoc99_sscanf@plt>:
     f04:	add	ip, pc, #0, 12
     f08:	add	ip, ip, #20, 20	; 0x14000
     f0c:	ldr	pc, [ip, #112]!	; 0x70

00000f10 <destruct_scsi_pt_obj@plt>:
     f10:	add	ip, pc, #0, 12
     f14:	add	ip, ip, #20, 20	; 0x14000
     f18:	ldr	pc, [ip, #104]!	; 0x68

00000f1c <memset@plt>:
     f1c:	add	ip, pc, #0, 12
     f20:	add	ip, ip, #20, 20	; 0x14000
     f24:	ldr	pc, [ip, #96]!	; 0x60

00000f28 <putchar@plt>:
     f28:	add	ip, pc, #0, 12
     f2c:	add	ip, ip, #20, 20	; 0x14000
     f30:	ldr	pc, [ip, #88]!	; 0x58

00000f34 <__printf_chk@plt>:
     f34:			; <UNDEFINED> instruction: 0xe7fd4778
     f38:	add	ip, pc, #0, 12
     f3c:	add	ip, ip, #20, 20	; 0x14000
     f40:	ldr	pc, [ip, #76]!	; 0x4c

00000f44 <get_scsi_pt_resid@plt>:
     f44:	add	ip, pc, #0, 12
     f48:	add	ip, ip, #20, 20	; 0x14000
     f4c:	ldr	pc, [ip, #68]!	; 0x44

00000f50 <sg_convert_errno@plt>:
     f50:	add	ip, pc, #0, 12
     f54:	add	ip, ip, #20, 20	; 0x14000
     f58:	ldr	pc, [ip, #60]!	; 0x3c

00000f5c <fclose@plt>:
     f5c:	add	ip, pc, #0, 12
     f60:	add	ip, ip, #20, 20	; 0x14000
     f64:	ldr	pc, [ip, #52]!	; 0x34

00000f68 <set_scsi_pt_sense@plt>:
     f68:	add	ip, pc, #0, 12
     f6c:	add	ip, ip, #20, 20	; 0x14000
     f70:	ldr	pc, [ip, #44]!	; 0x2c

00000f74 <safe_strerror@plt>:
     f74:	add	ip, pc, #0, 12
     f78:	add	ip, ip, #20, 20	; 0x14000
     f7c:	ldr	pc, [ip, #36]!	; 0x24

00000f80 <sg_cmds_process_resp@plt>:
     f80:	add	ip, pc, #0, 12
     f84:	add	ip, ip, #20, 20	; 0x14000
     f88:	ldr	pc, [ip, #28]!

00000f8c <fopen64@plt>:
     f8c:	add	ip, pc, #0, 12
     f90:	add	ip, ip, #20, 20	; 0x14000
     f94:	ldr	pc, [ip, #20]!

00000f98 <strpbrk@plt>:
     f98:	add	ip, pc, #0, 12
     f9c:	add	ip, ip, #20, 20	; 0x14000
     fa0:	ldr	pc, [ip, #12]!

00000fa4 <sg_get_category_sense_str@plt>:
     fa4:	add	ip, pc, #0, 12
     fa8:	add	ip, ip, #20, 20	; 0x14000
     fac:	ldr	pc, [ip, #4]!

00000fb0 <sg_get_num@plt>:
     fb0:	add	ip, pc, #0, 12
     fb4:	add	ip, ip, #77824	; 0x13000
     fb8:	ldr	pc, [ip, #4092]!	; 0xffc

00000fbc <sg_cmds_open_device@plt>:
     fbc:	add	ip, pc, #0, 12
     fc0:	add	ip, ip, #77824	; 0x13000
     fc4:	ldr	pc, [ip, #4084]!	; 0xff4

00000fc8 <sg_memalign@plt>:
     fc8:	add	ip, pc, #0, 12
     fcc:	add	ip, ip, #77824	; 0x13000
     fd0:	ldr	pc, [ip, #4076]!	; 0xfec

00000fd4 <abort@plt>:
     fd4:	add	ip, pc, #0, 12
     fd8:	add	ip, ip, #77824	; 0x13000
     fdc:	ldr	pc, [ip, #4068]!	; 0xfe4

00000fe0 <close@plt>:
     fe0:	add	ip, pc, #0, 12
     fe4:	add	ip, ip, #77824	; 0x13000
     fe8:	ldr	pc, [ip, #4060]!	; 0xfdc

00000fec <__snprintf_chk@plt>:
     fec:	add	ip, pc, #0, 12
     ff0:	add	ip, ip, #77824	; 0x13000
     ff4:	ldr	pc, [ip, #4052]!	; 0xfd4

00000ff8 <strspn@plt>:
     ff8:	add	ip, pc, #0, 12
     ffc:	add	ip, ip, #77824	; 0x13000
    1000:	ldr	pc, [ip, #4044]!	; 0xfcc

00001004 <set_scsi_pt_cdb@plt>:
    1004:	add	ip, pc, #0, 12
    1008:	add	ip, ip, #77824	; 0x13000
    100c:	ldr	pc, [ip, #4036]!	; 0xfc4

Disassembly of section .text:

00001010 <.text>:
    1010:	svcmi	0x00f0e92d
    1014:	cfstrs	mvf2, [sp, #-0]
    1018:	strmi	r8, [r6], -r4, lsl #22
    101c:	ldclgt	8, cr15, [r8], #-892	; 0xfffffc84
    1020:			; <UNDEFINED> instruction: 0xf8df460f
    1024:	eorscs	r5, r0, #120, 24	; 0x7800
    1028:			; <UNDEFINED> instruction: 0x462144fc
    102c:	cfstr32vc	mvfx15, [r5, #-692]!	; 0xfffffd4c
    1030:	stclls	8, cr15, [ip], #-892	; 0xfffffc84
    1034:	beq	133d470 <set_scsi_pt_cdb@plt+0x133c46c>
    1038:	movwls	sl, #35601	; 0x8b11
    103c:			; <UNDEFINED> instruction: 0xf85c44f9
    1040:	ldrbmi	r5, [r0], -r5
    1044:	bleq	123d480 <set_scsi_pt_cdb@plt+0x123c47c>
    1048:	strls	r6, [r3, #2093]!	; 0x82d
    104c:	streq	pc, [r0, #-79]	; 0xffffffb1
    1050:			; <UNDEFINED> instruction: 0xf7ff9411
    1054:			; <UNDEFINED> instruction: 0xf8dfef64
    1058:	andcs	r3, r2, #76, 24	; 0x4c00
    105c:	ldrbtmi	r9, [fp], #-1030	; 0xfffffbfa
    1060:	andeq	pc, r1, #192, 4
    1064:	stmvs	r5, {r0, r1, r8, sl, ip, sp, lr, pc}
    1068:	mvnscc	pc, #79	; 0x4f
    106c:	andcc	pc, ip, sl, asr #17
    1070:	ldccc	8, cr15, [r4], #-892	; 0xfffffc84
    1074:	ldrbtmi	r9, [fp], #-519	; 0xfffffdf9
    1078:	strbmi	r9, [fp], -r5, lsl #6
    107c:			; <UNDEFINED> instruction: 0x463e46b1
    1080:	ldrmi	r4, [r8], r7, asr #12
    1084:	andlt	pc, r0, sp, asr #17
    1088:			; <UNDEFINED> instruction: 0x4642463b
    108c:			; <UNDEFINED> instruction: 0x46484631
    1090:			; <UNDEFINED> instruction: 0xf8cb2500
    1094:			; <UNDEFINED> instruction: 0xf7ff5000
    1098:	mcrrne	15, 0, lr, r4, cr6
    109c:	cmnhi	lr, r0	; <UNPREDICTABLE>
    10a0:	ldrteq	pc, [pc], #-416	; 10a8 <set_scsi_pt_cdb@plt+0xa4>	; <UNPREDICTABLE>
    10a4:	vfma.f32	d2, d0, d23
    10a8:	ldm	pc, {r0, r2, r3, r4, r8, pc}^	; <UNPREDICTABLE>
    10ac:	rscseq	pc, lr, r4, lsl r0	; <UNPREDICTABLE>
    10b0:	tsteq	fp, fp, lsl r1
    10b4:	tsteq	fp, fp, lsl r1
    10b8:	rsceq	r0, sl, fp, lsl r1
    10bc:	ldrsbeq	r0, [fp, -r6]
    10c0:	ldrsbeq	r0, [fp, -r0]
    10c4:	tsteq	fp, fp, lsl r1
    10c8:	tsteq	fp, fp, lsl r1
    10cc:	tsteq	fp, fp, lsl r1
    10d0:	tsteq	fp, fp, lsl r1
    10d4:	tsteq	fp, ip, asr #1
    10d8:	tsteq	fp, fp, lsl r1
    10dc:	tsteq	fp, r8, asr #1
    10e0:	tsteq	fp, fp, lsl r1
    10e4:	tsteq	fp, fp, lsl r1
    10e8:	tsteq	fp, fp, lsl r1
    10ec:	tsteq	fp, fp, lsl r1
    10f0:	tsteq	fp, fp, lsl r1
    10f4:	sbceq	r0, r4, fp, lsl r1
    10f8:	sbceq	r0, r0, fp, lsl r1
    10fc:	tsteq	fp, fp, lsr #1
    1100:	strdeq	r0, [r4], lr	; <UNPREDICTABLE>
    1104:	tsteq	fp, fp, lsl r1
    1108:			; <UNDEFINED> instruction: 0x007b0091
    110c:	tsteq	fp, fp, lsl r1
    1110:	rsbeq	r0, r2, r8, rrx
    1114:	subeq	r0, r1, lr, asr r0
    1118:	tsteq	fp, fp, lsl r1
    111c:			; <UNDEFINED> instruction: 0xf8da0038
    1120:	strcs	r0, [r1], #-44	; 0xffffffd4
    1124:	andmi	pc, r4, sl, lsl #17
    1128:			; <UNDEFINED> instruction: 0xf8ca4420
    112c:	str	r0, [r9, ip, lsr #32]!
    1130:	mrc	7, 5, APSR_nzcv, cr14, cr15, {7}
    1134:	blmi	1d3f4b8 <set_scsi_pt_cdb@plt+0x1d3e4b4>
    1138:	ldmdbpl	ip, {r0, r2, r8, r9, fp, ip, pc}
    113c:	ldmdavc	ip, {r0, r1, r5, fp, sp, lr}
    1140:	stmdavs	r0, {r0, r3, r8, r9, ip, pc}
    1144:	andseq	pc, r4, r0, lsr r8	; <UNPREDICTABLE>
    1148:			; <UNDEFINED> instruction: 0xf1400501
    114c:			; <UNDEFINED> instruction: 0x461880dd
    1150:	svc	0x002ef7ff
    1154:			; <UNDEFINED> instruction: 0xf8ca283f
    1158:	ldmible	r3, {r3, r5}
    115c:	bleq	143f4e0 <set_scsi_pt_cdb@plt+0x143e4dc>
    1160:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    1164:	mcr	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1168:	andcs	lr, r1, sl, lsr #1
    116c:	andeq	pc, r2, sl, lsl #17
    1170:			; <UNDEFINED> instruction: 0xf8dae788
    1174:	andcc	r0, r1, r4, lsr #32
    1178:	eoreq	pc, r4, sl, asr #17
    117c:	blls	17af8c <set_scsi_pt_cdb@plt+0x179f88>
    1180:	bleq	a3f504 <set_scsi_pt_cdb@plt+0xa3e500>
    1184:	stmdavs	r0, {r3, r4, fp, ip, lr}
    1188:	svc	0x0012f7ff
    118c:			; <UNDEFINED> instruction: 0xf8ca28ff
    1190:			; <UNDEFINED> instruction: 0xf67f0020
    1194:			; <UNDEFINED> instruction: 0xf8dfaf77
    1198:	strcs	r0, [r1], #-2844	; 0xfffff4e4
    119c:			; <UNDEFINED> instruction: 0xf7ff4478
    11a0:	add	lr, sp, lr, asr #28
    11a4:			; <UNDEFINED> instruction: 0xf8df9b05
    11a8:	ldmdapl	r8, {r2, r8, r9, fp}
    11ac:			; <UNDEFINED> instruction: 0xf7ff6800
    11b0:			; <UNDEFINED> instruction: 0xf5b0ef00
    11b4:			; <UNDEFINED> instruction: 0xf8ca1f80
    11b8:			; <UNDEFINED> instruction: 0xf67f001c
    11bc:			; <UNDEFINED> instruction: 0xf8dfaf63
    11c0:	vst1.64	{d16-d17}, [pc :256], r8
    11c4:	strcs	r1, [r1], #-384	; 0xfffffe80
    11c8:			; <UNDEFINED> instruction: 0xf7ff4478
    11cc:	rsbs	lr, r7, r8, lsr lr
    11d0:			; <UNDEFINED> instruction: 0xf8df9b05
    11d4:	ldmdapl	r8, {r3, r4, r6, r7, r9, fp}
    11d8:			; <UNDEFINED> instruction: 0xf7ff6800
    11dc:	ldmcs	pc!, {r1, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    11e0:	andseq	pc, r8, sl, asr #17
    11e4:	svcge	0x004ef67f
    11e8:	beq	ff43f56c <set_scsi_pt_cdb@plt+0xff43e568>
    11ec:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    11f0:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    11f4:	blls	17938c <set_scsi_pt_cdb@plt+0x178388>
    11f8:	beq	fec3f57c <set_scsi_pt_cdb@plt+0xfec3e578>
    11fc:	stmdavs	r3, {r3, r4, fp, ip, lr}
    1200:	ldr	r9, [pc, -r6, lsl #6]!
    1204:			; <UNDEFINED> instruction: 0xf8df9b05
    1208:	ldmdapl	r8, {r2, r5, r7, r9, fp}
    120c:			; <UNDEFINED> instruction: 0xf7ff6800
    1210:	blls	1fcd58 <set_scsi_pt_cdb@plt+0x1fbd54>
    1214:			; <UNDEFINED> instruction: 0xf8ca1cc4
    1218:	addsmi	r0, ip, #12
    121c:	svcge	0x0032f67f
    1220:	beq	fe73f5a4 <set_scsi_pt_cdb@plt+0xfe73e5a0>
    1224:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    1228:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    122c:	andcs	lr, r1, r8, asr #32
    1230:	andeq	pc, r1, sl, lsl #17
    1234:	andcs	lr, r1, r6, lsr #14
    1238:	andeq	pc, r0, sl, lsl #17
    123c:	andcs	lr, r1, r2, lsr #14
    1240:	andeq	pc, r5, sl, lsl #17
    1244:	andcs	lr, r1, lr, lsl r7
    1248:	andeq	pc, r3, sl, lsl #17
    124c:			; <UNDEFINED> instruction: 0xf8dae71a
    1250:	andcc	r0, r1, r4, lsl r0
    1254:	andseq	pc, r4, sl, asr #17
    1258:	blls	17aeb0 <set_scsi_pt_cdb@plt+0x179eac>
    125c:	beq	133f5e0 <set_scsi_pt_cdb@plt+0x133e5dc>
    1260:	stmdavs	r0, {r3, r4, fp, ip, lr}
    1264:	mcr	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1268:	svccc	0x0080f5b0
    126c:	andseq	pc, r0, sl, asr #17
    1270:	svcge	0x0008f4ff
    1274:	beq	133f5f8 <set_scsi_pt_cdb@plt+0x133e5f4>
    1278:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    127c:	ldcl	7, cr15, [lr, #1020]	; 0x3fc
    1280:	blls	179300 <set_scsi_pt_cdb@plt+0x1782fc>
    1284:	beq	93f608 <set_scsi_pt_cdb@plt+0x93e604>
    1288:	stmdavs	r0, {r3, r4, fp, ip, lr}
    128c:	mrc	7, 4, APSR_nzcv, cr0, cr15, {7}
    1290:	svccc	0x0080f5b0
    1294:	andeq	pc, r8, sl, asr #17
    1298:	mrcge	4, 7, APSR_nzcv, cr4, cr15, {7}
    129c:	beq	a3f620 <set_scsi_pt_cdb@plt+0xa3e61c>
    12a0:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    12a4:	stcl	7, cr15, [sl, #1020]	; 0x3fc
    12a8:			; <UNDEFINED> instruction: 0xf8dfe00a
    12ac:	strcs	r0, [r0], #-2592	; 0xfffff5e0
    12b0:			; <UNDEFINED> instruction: 0xf7ff4478
    12b4:			; <UNDEFINED> instruction: 0xf8dfedc4
    12b8:	ldrbtmi	r0, [r8], #-2584	; 0xfffff5e8
    12bc:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
    12c0:	bcs	43f644 <set_scsi_pt_cdb@plt+0x43e640>
    12c4:	ldmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    12c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    12cc:	blls	fe8db33c <set_scsi_pt_cdb@plt+0xfe8da338>
    12d0:			; <UNDEFINED> instruction: 0xf040405a
    12d4:			; <UNDEFINED> instruction: 0x4620845e
    12d8:	cfstr32vc	mvfx15, [r5, #-52]!	; 0xffffffcc
    12dc:	blhi	13c5d8 <set_scsi_pt_cdb@plt+0x13b5d4>
    12e0:	svchi	0x00f0e8bd
    12e4:			; <UNDEFINED> instruction: 0xf8df4601
    12e8:	strcs	r0, [r1], #-2544	; 0xfffff610
    12ec:			; <UNDEFINED> instruction: 0xf7ff4478
    12f0:			; <UNDEFINED> instruction: 0xf8dfeda6
    12f4:	ldrbtmi	r0, [r8], #-2536	; 0xfffff618
    12f8:	stc	7, cr15, [r0, #1020]!	; 0x3fc
    12fc:	stmibeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1300:			; <UNDEFINED> instruction: 0xf7ff4478
    1304:	bfi	lr, ip, #27, #1
    1308:	ldmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    130c:	bls	43cb34 <set_scsi_pt_cdb@plt+0x43bb30>
    1310:	bvs	fe43cb38 <set_scsi_pt_cdb@plt+0xfe43bb34>
    1314:	eorlt	pc, r8, sp, asr #17
    1318:	mcr	4, 0, r4, cr9, cr11, {3}
    131c:	vmov	s18, r7
    1320:			; <UNDEFINED> instruction: 0xf8cd8a90
    1324:	strtmi	sl, [r3], ip, lsr #32
    1328:			; <UNDEFINED> instruction: 0xf8da469a
    132c:	stccs	0, cr5, [r0, #-0]
    1330:			; <UNDEFINED> instruction: 0x83b2f000
    1334:			; <UNDEFINED> instruction: 0xf1bb465c
    1338:	eorle	r0, r9, r0, lsl #30
    133c:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
    1340:	ldrbmi	r1, [r9], lr, ror #28
    1344:			; <UNDEFINED> instruction: 0xf7ffe00d
    1348:	stmdavs	r3, {r1, r5, r7, r8, sl, fp, sp, lr, pc}
    134c:	eorcc	pc, r9, r3, asr r8	; <UNPREDICTABLE>
    1350:			; <UNDEFINED> instruction: 0xd12042bb
    1354:	svcls	0x0001f818
    1358:	blne	190e368 <set_scsi_pt_cdb@plt+0x190d364>
    135c:	svceq	0x0000f1b9
    1360:			; <UNDEFINED> instruction: 0x4634d016
    1364:	svcvc	0x0001f816
    1368:	mvnle	r2, r0, lsl #30
    136c:	mrc	6, 0, r4, cr8, cr3, {2}
    1370:	ldmvs	r8, {r4, r9, fp, ip, pc}
    1374:	bvs	fe43cbdc <set_scsi_pt_cdb@plt+0xfe43bbd8>
    1378:	cdp	8, 1, cr2, cr9, cr0, {0}
    137c:	vmov	r7, s18
    1380:	ldmib	sp, {r4, r7, r9, fp, pc}^
    1384:	vmlsl.s8	<illegal reg q13.5>, d0, d10
    1388:			; <UNDEFINED> instruction: 0xf8ca8387
    138c:	ldrbt	r0, [r9], -r8, lsr #32
    1390:	blcs	18844 <set_scsi_pt_cdb@plt+0x17840>
    1394:			; <UNDEFINED> instruction: 0xf10ad0ea
    1398:	strb	r0, [r6, ip, lsl #20]
    139c:	ldrtmi	r9, [r7], -r5, lsl #20
    13a0:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    13a4:	strbmi	r4, [lr], -r4, lsl #12
    13a8:	andhi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    13ac:	ldrdcs	pc, [r0], -r8
    13b0:	ble	1d28e0 <set_scsi_pt_cdb@plt+0x1d18dc>
    13b4:			; <UNDEFINED> instruction: 0xf8571c53
    13b8:	strbmi	r5, [fp, #-34]	; 0xffffffde
    13bc:	andcc	pc, r0, r8, asr #17
    13c0:	tsthi	r9, r0, asr #5	; <UNPREDICTABLE>
    13c4:	mulcc	r4, sl, r8
    13c8:			; <UNDEFINED> instruction: 0xf0002b00
    13cc:			; <UNDEFINED> instruction: 0xf89a80f9
    13d0:	blcs	d3ec <set_scsi_pt_cdb@plt+0xc3e8>
    13d4:	rschi	pc, pc, r0, asr #32
    13d8:	mulcc	r1, sl, r8
    13dc:			; <UNDEFINED> instruction: 0xf0402b00
    13e0:	bls	1a1cc8 <set_scsi_pt_cdb@plt+0x1a0cc4>
    13e4:	stfcsd	f3, [r0, #-72]	; 0xffffffb8
    13e8:	rscshi	pc, lr, r0, asr #32
    13ec:			; <UNDEFINED> instruction: 0x301cf8da
    13f0:			; <UNDEFINED> instruction: 0xf0002b00
    13f4:			; <UNDEFINED> instruction: 0xf8da80f4
    13f8:	tstcs	r0, ip, lsr #32
    13fc:	blcs	e7c24 <set_scsi_pt_cdb@plt+0xe6c20>
    1400:			; <UNDEFINED> instruction: 0x001cf8da
    1404:	movwcs	fp, #4052	; 0xfd4
    1408:			; <UNDEFINED> instruction: 0xf7ff2301
    140c:	ldrdls	lr, [r7], -lr	; <UNPREDICTABLE>
    1410:			; <UNDEFINED> instruction: 0xf0002800
    1414:	sfmcs	f0, 1, [r0, #-868]	; 0xfffffc9c
    1418:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
    141c:	mulcc	r2, sl, r8
    1420:	andcs	fp, r1, fp, lsr #2
    1424:	ldcl	7, cr15, [r2], {255}	; 0xff
    1428:	vmlal.s8	q9, d0, d0
    142c:			; <UNDEFINED> instruction: 0xf8da832f
    1430:	strtmi	r2, [r8], -ip, lsr #32
    1434:	mulne	r3, sl, r8
    1438:	stcl	7, cr15, [r0, #1020]	; 0x3fc
    143c:	vmull.p8	<illegal reg q8.5>, d0, d6
    1440:			; <UNDEFINED> instruction: 0xf8df8262
    1444:			; <UNDEFINED> instruction: 0xf10d38a8
    1448:			; <UNDEFINED> instruction: 0xf8da087c
    144c:	ldrbtmi	ip, [fp], #-44	; 0xffffffd4
    1450:	ldrdvc	pc, [r8], -sl
    1454:			; <UNDEFINED> instruction: 0xf1bc3320
    1458:			; <UNDEFINED> instruction: 0xf8da0f00
    145c:	blgt	3d5504 <set_scsi_pt_cdb@plt+0x3d4500>
    1460:	ldreq	pc, [pc, #-5]	; 1463 <set_scsi_pt_cdb@plt+0x45f>
    1464:	andeq	lr, pc, r8, lsl #17
    1468:	movwcs	fp, #4052	; 0xfd4
    146c:			; <UNDEFINED> instruction: 0xf8882301
    1470:	movwls	r5, #20481	; 0x5001
    1474:	blt	1fed8d8 <set_scsi_pt_cdb@plt+0x1fec8d4>
    1478:	andvc	pc, r2, r8, lsr #17
    147c:			; <UNDEFINED> instruction: 0x3018f8da
    1480:			; <UNDEFINED> instruction: 0xf888b10b
    1484:			; <UNDEFINED> instruction: 0xf8da3005
    1488:	tstlt	fp, r0, lsr #32
    148c:	andcc	pc, r7, r8, lsl #17
    1490:			; <UNDEFINED> instruction: 0x3010f8da
    1494:	blt	16ed8e8 <set_scsi_pt_cdb@plt+0x16ec8e4>
    1498:	andcc	pc, r8, r8, lsr #17
    149c:	mulcs	r0, sl, r8
    14a0:			; <UNDEFINED> instruction: 0x301cf8da
    14a4:			; <UNDEFINED> instruction: 0xf8c8ba1b
    14a8:	tstlt	r2, sl
    14ac:			; <UNDEFINED> instruction: 0xf8882301
    14b0:			; <UNDEFINED> instruction: 0xf1bc300e
    14b4:			; <UNDEFINED> instruction: 0xf0400f00
    14b8:			; <UNDEFINED> instruction: 0xf7ff8236
    14bc:	strmi	lr, [r5], -ip, lsr #25
    14c0:			; <UNDEFINED> instruction: 0xf0002800
    14c4:	svcge	0x002383e0
    14c8:	andscs	r4, r0, #68157440	; 0x4100000
    14cc:	ldc	7, cr15, [sl, #1020]	; 0x3fc
    14d0:	subcs	r4, r0, #59768832	; 0x3900000
    14d4:			; <UNDEFINED> instruction: 0xf7ff4628
    14d8:			; <UNDEFINED> instruction: 0xf8daed48
    14dc:	stmdbls	r7, {r2, r3, r4, sp}
    14e0:			; <UNDEFINED> instruction: 0xf7ff4628
    14e4:			; <UNDEFINED> instruction: 0xf8daec80
    14e8:	eorscs	r3, ip, #44	; 0x2c
    14ec:			; <UNDEFINED> instruction: 0x46284631
    14f0:	ldcl	7, cr15, [r6], #1020	; 0x3fc
    14f4:	ldrdcc	pc, [ip], -sl	; <UNPREDICTABLE>
    14f8:	strls	r9, [r0, -r5, lsl #18]
    14fc:	andlt	pc, ip, sp, asr #17
    1500:	movwne	lr, #6605	; 0x19cd
    1504:	ubfxne	pc, pc, #17, #9
    1508:			; <UNDEFINED> instruction: 0x301cf8da
    150c:			; <UNDEFINED> instruction: 0x46024479
    1510:			; <UNDEFINED> instruction: 0xf7ff4628
    1514:	mcrrne	13, 3, lr, r3, cr6
    1518:	rsbshi	pc, r0, #0
    151c:			; <UNDEFINED> instruction: 0xf0003002
    1520:			; <UNDEFINED> instruction: 0x4628821d
    1524:	stc	7, cr15, [lr, #-1020]	; 0xfffffc04
    1528:	strtmi	r4, [r8], -r4, lsl #12
    152c:			; <UNDEFINED> instruction: 0xf7ff4625
    1530:			; <UNDEFINED> instruction: 0xf8daecf0
    1534:	blne	19115ac <set_scsi_pt_cdb@plt+0x19105a8>
    1538:			; <UNDEFINED> instruction: 0xf3402c03
    153c:			; <UNDEFINED> instruction: 0xf8da82a0
    1540:	blcs	14d5e8 <set_scsi_pt_cdb@plt+0x14c5e4>
    1544:	subshi	pc, r8, #0, 6
    1548:			; <UNDEFINED> instruction: 0xf0002b04
    154c:	blcc	a1ea8 <set_scsi_pt_cdb@plt+0xa0ea4>
    1550:	blls	1cc15c <set_scsi_pt_cdb@plt+0x1cb158>
    1554:	adcshi	pc, r5, #64, 4
    1558:	blt	25b5c4 <set_scsi_pt_cdb@plt+0x25a5c0>
    155c:	tstcc	r2, r2, lsl #2
    1560:	vhsub.u8	d20, d16, d17
    1564:			; <UNDEFINED> instruction: 0xf8da8247
    1568:	blcs	d620 <set_scsi_pt_cdb@plt+0xc61c>
    156c:	sbchi	pc, r3, #64	; 0x40
    1570:	mulcc	r2, sl, r8
    1574:			; <UNDEFINED> instruction: 0xf0002b00
    1578:	svcls	0x00078248
    157c:	and	r2, r3, r0, lsl #10
    1580:	strcc	r5, [r1, #-3448]	; 0xfffff288
    1584:	ldcl	7, cr15, [r0], {255}	; 0xff
    1588:	lfmle	f4, 2, [r9], #688	; 0x2b0
    158c:			; <UNDEFINED> instruction: 0xf7ff4630
    1590:	stmdacs	r0, {r3, r6, sl, fp, sp, lr, pc}
    1594:	adchi	pc, r1, #192, 4
    1598:	blls	20a5a0 <set_scsi_pt_cdb@plt+0x20959c>
    159c:	tstlt	r8, r8, lsl r8
    15a0:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    15a4:	ldrdcc	pc, [ip], -sl	; <UNPREDICTABLE>
    15a8:			; <UNDEFINED> instruction: 0xf0002b00
    15ac:	stfcsd	f0, [r0], {67}	; 0x43
    15b0:	strbtcs	fp, [r3], #-4024	; 0xfffff048
    15b4:			; <UNDEFINED> instruction: 0xf8dfe684
    15b8:	ldrbtmi	r0, [r8], #-1852	; 0xfffff8c4
    15bc:	ldc	7, cr15, [lr], #-1020	; 0xfffffc04
    15c0:	mulcc	r5, sl, r8
    15c4:			; <UNDEFINED> instruction: 0xf43f2b00
    15c8:			; <UNDEFINED> instruction: 0xf8dfaf07
    15cc:	strcs	r1, [r0], #-1836	; 0xfffff8d4
    15d0:			; <UNDEFINED> instruction: 0x0728f8df
    15d4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    15d8:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    15dc:	vst1.16	{d30-d32}, [pc :256], r0
    15e0:			; <UNDEFINED> instruction: 0xf8ca5300
    15e4:	smlad	r6, ip, r0, r3
    15e8:			; <UNDEFINED> instruction: 0x0714f8df
    15ec:	ldrbtmi	r4, [r8], #-1565	; 0xfffff9e3
    15f0:	stc	7, cr15, [r4], #-1020	; 0xfffffc04
    15f4:			; <UNDEFINED> instruction: 0xf8dfe6fa
    15f8:	ldrbtmi	r4, [ip], #-1804	; 0xfffff8f4
    15fc:	eorne	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    1600:			; <UNDEFINED> instruction: 0xf7ff4620
    1604:			; <UNDEFINED> instruction: 0xf8d8ec1c
    1608:	movwcc	r3, #4096	; 0x1000
    160c:	andcc	pc, r0, r8, asr #17
    1610:	blle	ffcd20e4 <set_scsi_pt_cdb@plt+0xffcd10e0>
    1614:	usateq	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    1618:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    161c:	stc	7, cr15, [lr], {255}	; 0xff
    1620:	usateq	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    1624:			; <UNDEFINED> instruction: 0xf7ff4478
    1628:	strb	lr, [r9], -sl, lsl #24
    162c:	blcs	2824c <set_scsi_pt_cdb@plt+0x27248>
    1630:	eorshi	pc, r6, #0
    1634:			; <UNDEFINED> instruction: 0xf7ff4618
    1638:	stmdacs	r0, {r1, r6, sl, fp, sp, lr, pc}
    163c:	bichi	pc, r2, r0
    1640:			; <UNDEFINED> instruction: 0x201cf8da
    1644:			; <UNDEFINED> instruction: 0xf89a2801
    1648:	andls	r3, r9, #2
    164c:	sbchi	pc, ip, r0
    1650:			; <UNDEFINED> instruction: 0xf0402b00
    1654:			; <UNDEFINED> instruction: 0xf8df81e5
    1658:	stmdals	r6, {r3, r4, r5, r7, r9, sl, ip}
    165c:			; <UNDEFINED> instruction: 0xf7ff4479
    1660:	mcr	12, 0, lr, cr8, cr6, {4}
    1664:	stmdacs	r0, {r4, r9, fp}
    1668:			; <UNDEFINED> instruction: 0x81a7f000
    166c:	ssatcc	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    1670:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    1674:			; <UNDEFINED> instruction: 0xf8df930f
    1678:	svcge	0x002326a0
    167c:			; <UNDEFINED> instruction: 0x669cf8df
    1680:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    1684:	ldmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1688:			; <UNDEFINED> instruction: 0xf8cd447e
    168c:	cdp	0, 0, cr8, cr8, cr12, {1}
    1690:	ssatmi	r2, #25, r0, lsl #21
    1694:			; <UNDEFINED> instruction: 0xf88d930a
    1698:	stmib	sp, {r2, r3, r4, r5, r6, ip, sp}^
    169c:	and	sl, r9, ip, lsl #6
    16a0:	movwcs	r9, #2571	; 0xa0b
    16a4:	blls	29d6f8 <set_scsi_pt_cdb@plt+0x29c6f4>
    16a8:	movwls	r3, #41729	; 0xa301
    16ac:	svcvc	0x0000f5b3
    16b0:	rsbhi	pc, r3, #0
    16b4:	bcs	43cf1c <set_scsi_pt_cdb@plt+0x43bf18>
    16b8:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    16bc:			; <UNDEFINED> instruction: 0xf7ff4640
    16c0:	stmdacs	r0, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    16c4:	subshi	pc, r9, #0
    16c8:			; <UNDEFINED> instruction: 0xf7ff4640
    16cc:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    16d0:	cdpne	0, 4, cr13, cr3, cr6, {7}
    16d4:			; <UNDEFINED> instruction: 0xf8184605
    16d8:	bcs	2896ec <set_scsi_pt_cdb@plt+0x2886e8>
    16dc:	orrhi	pc, r1, r0
    16e0:	movwls	r2, #21249	; 0x5301
    16e4:	ldmdavc	fp, {r0, r1, r3, r8, r9, fp, ip, pc}
    16e8:			; <UNDEFINED> instruction: 0xf0002b00
    16ec:			; <UNDEFINED> instruction: 0xf7ff8178
    16f0:			; <UNDEFINED> instruction: 0xf898ebe0
    16f4:	strmi	r1, [fp], -r0
    16f8:			; <UNDEFINED> instruction: 0xf8326802
    16fc:	ldrbeq	r2, [r2], #17
    1700:	mvnshi	pc, r0, lsl #2
    1704:	bls	2d3210 <set_scsi_pt_cdb@plt+0x2d220c>
    1708:	andsvc	r2, r3, r0, lsl #6
    170c:	bne	fe43cf74 <set_scsi_pt_cdb@plt+0xfe43bf70>
    1710:			; <UNDEFINED> instruction: 0xf7ff4648
    1714:	adcmi	lr, r8, #29184	; 0x7200
    1718:	sbcle	r4, r4, r7, lsl #12
    171c:	andcs	pc, r0, r9, lsl r8	; <UNPREDICTABLE>
    1720:	strmi	r1, [r1], #2605	; 0xa2d
    1724:	adcsle	r2, lr, r3, lsr #20
    1728:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    172c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    1730:	stcl	7, cr15, [r2], #-1020	; 0xfffffc04
    1734:	sfmle	f4, 4, [r6, #-532]	; 0xfffffdec
    1738:	andcs	pc, r0, r9, lsl r8	; <UNPREDICTABLE>
    173c:	andle	r2, r2, r3, lsr #20
    1740:			; <UNDEFINED> instruction: 0xf0402a0d
    1744:	blls	1e2160 <set_scsi_pt_cdb@plt+0x1e115c>
    1748:			; <UNDEFINED> instruction: 0xf8df2500
    174c:			; <UNDEFINED> instruction: 0xf8cd75d8
    1750:			; <UNDEFINED> instruction: 0x46c88038
    1754:	blls	352fc0 <set_scsi_pt_cdb@plt+0x351fbc>
    1758:	bl	5295c <set_scsi_pt_cdb@plt+0x51958>
    175c:	ldrmi	r0, [r9], r3, lsl #20
    1760:			; <UNDEFINED> instruction: 0xf8dbe02d
    1764:	ldclcs	0, cr4, [pc]	; 176c <set_scsi_pt_cdb@plt+0x768>
    1768:	mvnhi	pc, r0, lsl #4
    176c:	cmplt	r3, r5, lsl #22
    1770:			; <UNDEFINED> instruction: 0xf7ff4640
    1774:	stmdacs	r1, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    1778:			; <UNDEFINED> instruction: 0xf898bf02
    177c:	blls	2c5784 <set_scsi_pt_cdb@plt+0x2c4780>
    1780:	blls	25d7ec <set_scsi_pt_cdb@plt+0x25c7e8>
    1784:	tsteq	r9, r5, lsl #22
    1788:	vhsub.u8	d20, d16, d11
    178c:			; <UNDEFINED> instruction: 0xf80a81ec
    1790:	strbmi	r4, [r0], -r1, lsl #22
    1794:	strcc	r4, [r1, #-1585]	; 0xfffff9cf
    1798:	bl	fffbf79c <set_scsi_pt_cdb@plt+0xfffbe798>
    179c:	stmdacs	r0, {r2, r9, sl, lr}
    17a0:	orrhi	pc, ip, r0
    17a4:			; <UNDEFINED> instruction: 0xf7ff4631
    17a8:	stcpl	12, cr14, [r2], #-160	; 0xffffff60
    17ac:	stmdaeq	r0, {r2, r8, r9, fp, sp, lr, pc}
    17b0:			; <UNDEFINED> instruction: 0xf0002a00
    17b4:			; <UNDEFINED> instruction: 0xf5b58183
    17b8:			; <UNDEFINED> instruction: 0xf0006f80
    17bc:			; <UNDEFINED> instruction: 0x465a81f1
    17c0:			; <UNDEFINED> instruction: 0x46404639
    17c4:	bl	fe7bf7c8 <set_scsi_pt_cdb@plt+0xfe7be7c4>
    17c8:	sbcle	r2, sl, r1, lsl #16
    17cc:			; <UNDEFINED> instruction: 0xf8dd46c1
    17d0:			; <UNDEFINED> instruction: 0xf8998038
    17d4:	bcs	8c97dc <set_scsi_pt_cdb@plt+0x8c87d8>
    17d8:	bcs	3757e8 <set_scsi_pt_cdb@plt+0x3747e4>
    17dc:	andshi	pc, r1, #64	; 0x40
    17e0:	strtmi	r9, [fp], #-2829	; 0xfffff4f3
    17e4:	ldrb	r9, [lr, -sp, lsl #6]
    17e8:	ldmdavc	r2, {r1, r2, r9, fp, ip, pc}
    17ec:			; <UNDEFINED> instruction: 0xf47f2a2d
    17f0:	blcs	2d4b4 <set_scsi_pt_cdb@plt+0x2c4b0>
    17f4:	msrhi	SPSR_fc, r0
    17f8:			; <UNDEFINED> instruction: 0xf7ff4628
    17fc:	stmdacs	r0, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
    1800:	bichi	pc, r9, r0, asr #5
    1804:	andcs	r9, r0, r9, lsl #20
    1808:			; <UNDEFINED> instruction: 0xf7ff9907
    180c:			; <UNDEFINED> instruction: 0x1e04eaf2
    1810:	bichi	pc, fp, r0, asr #6
    1814:	mulcc	r2, sl, r8
    1818:	movwcs	fp, #275	; 0x113
    181c:	andcc	pc, r2, sl, lsl #17
    1820:			; <UNDEFINED> instruction: 0xf3402c03
    1824:	strtmi	r8, [r1], -r4, lsr #2
    1828:	ldrbmi	r9, [r2], -r7, lsl #16
    182c:			; <UNDEFINED> instruction: 0xf0002400
    1830:			; <UNDEFINED> instruction: 0xe6b2fef9
    1834:	ldrbteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    1838:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    183c:	bl	12bf840 <set_scsi_pt_cdb@plt+0x12be83c>
    1840:			; <UNDEFINED> instruction: 0xf47f2800
    1844:			; <UNDEFINED> instruction: 0xf8dfaeb4
    1848:	ldrbtmi	r0, [r8], #-1252	; 0xfffffb1c
    184c:	b	ffdbf850 <set_scsi_pt_cdb@plt+0xffdbe84c>
    1850:			; <UNDEFINED> instruction: 0xf8dfe6ad
    1854:			; <UNDEFINED> instruction: 0xf8df04dc
    1858:	ldrbtmi	r5, [r8], #-1244	; 0xfffffb24
    185c:	ldrbhi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1860:	bl	23f864 <set_scsi_pt_cdb@plt+0x23e860>
    1864:	ldrbeq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1868:	ldrbvc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    186c:			; <UNDEFINED> instruction: 0xf8df447d
    1870:	ldrbtmi	r6, [r8], #-1236	; 0xfffffb2c
    1874:	b	fffbf878 <set_scsi_pt_cdb@plt+0xfffbe874>
    1878:	ldrbcc	r4, [r4, #-1272]	; 0xfffffb08
    187c:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
    1880:			; <UNDEFINED> instruction: 0xf003e02c
    1884:	stcge	3, cr0, [r3], #-12
    1888:			; <UNDEFINED> instruction: 0x2120463a
    188c:	orreq	lr, r3, #8, 22	; 0x2000
    1890:			; <UNDEFINED> instruction: 0xf8d34620
    1894:			; <UNDEFINED> instruction: 0xf7ff3548
    1898:			; <UNDEFINED> instruction: 0xf8dfeb30
    189c:	andcs	r1, r1, ip, lsr #9
    18a0:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    18a4:	stmdavs	sl!, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    18a8:	bl	11bf8ac <set_scsi_pt_cdb@plt+0x11be8a8>
    18ac:	tstcs	r9, fp, ror #16
    18b0:	movwls	r4, #22040	; 0x5618
    18b4:	bl	23f8b8 <set_scsi_pt_cdb@plt+0x23e8b4>
    18b8:	strmi	r9, [r4], -r5, lsl #22
    18bc:			; <UNDEFINED> instruction: 0xf8dfb1c8
    18c0:	bne	ff086af8 <set_scsi_pt_cdb@plt+0xff085af4>
    18c4:	ldrbtmi	r2, [r9], #-1
    18c8:	bl	dbf8cc <set_scsi_pt_cdb@plt+0xdbe8c8>
    18cc:	strne	pc, [r0], #2271	; 0x8df
    18d0:	andcs	r1, r1, r2, ror #24
    18d4:			; <UNDEFINED> instruction: 0xf7ff4479
    18d8:	ldrcc	lr, [r4, #-2864]	; 0xfffff4d0
    18dc:	cmnlt	r4, ip, ror #16
    18e0:	blcs	1bb94 <set_scsi_pt_cdb@plt+0x1ab90>
    18e4:	ldm	r6, {r0, r2, r3, r6, r7, r9, fp, ip, lr, pc}
    18e8:	stcge	0, cr0, [r3], #-12
    18ec:	andeq	lr, r3, r4, lsl #17
    18f0:			; <UNDEFINED> instruction: 0x4618e7d3
    18f4:	b	fefbf8f8 <set_scsi_pt_cdb@plt+0xfefbe8f4>
    18f8:	andcs	lr, sl, pc, ror #15
    18fc:	bl	53f900 <set_scsi_pt_cdb@plt+0x53e8fc>
    1900:	blx	ffebd908 <set_scsi_pt_cdb@plt+0xffebc904>
    1904:	rsbsmi	lr, r6, #220, 8	; 0xdc000000
    1908:			; <UNDEFINED> instruction: 0xf7ff4630
    190c:			; <UNDEFINED> instruction: 0x4629eb34
    1910:			; <UNDEFINED> instruction: 0xf8df4602
    1914:	ldrbtmi	r0, [r8], #-1088	; 0xfffffbc0
    1918:	b	fe43f91c <set_scsi_pt_cdb@plt+0xfe43e918>
    191c:			; <UNDEFINED> instruction: 0xf7ff4630
    1920:			; <UNDEFINED> instruction: 0x4604eb18
    1924:			; <UNDEFINED> instruction: 0xf8dfe639
    1928:			; <UNDEFINED> instruction: 0x46450430
    192c:	strtvc	pc, [ip], #-2271	; 0xfffff721
    1930:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1934:			; <UNDEFINED> instruction: 0xf7ff4478
    1938:	ldrbtmi	lr, [pc], #-2690	; 1940 <set_scsi_pt_cdb@plt+0x93c>
    193c:	blne	7f998 <set_scsi_pt_cdb@plt+0x7e994>
    1940:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    1944:			; <UNDEFINED> instruction: 0xf7ff4638
    1948:			; <UNDEFINED> instruction: 0xf1b9ea7a
    194c:	mvnsle	r0, r0, lsl pc
    1950:	streq	pc, [ip], #-2271	; 0xfffff721
    1954:			; <UNDEFINED> instruction: 0xf7ff4478
    1958:	str	lr, [lr, #2674]!	; 0xa72
    195c:	ldrdmi	pc, [r0], -fp
    1960:	tsteq	r4, #164, 2	; 0x29	; <UNPREDICTABLE>
    1964:			; <UNDEFINED> instruction: 0xf67f2b01
    1968:			; <UNDEFINED> instruction: 0x4628addc
    196c:	b	ffabf970 <set_scsi_pt_cdb@plt+0xffabe96c>
    1970:	strtmi	r4, [r8], -r3, lsl #12
    1974:			; <UNDEFINED> instruction: 0xf7ff461d
    1978:			; <UNDEFINED> instruction: 0x2c00eacc
    197c:	cfldrdge	mvd15, [r9, #252]	; 0xfc
    1980:	suble	r2, r8, r9, lsl #24
    1984:			; <UNDEFINED> instruction: 0xf8da2150
    1988:	ldrtmi	r3, [sl], -ip, lsr #32
    198c:			; <UNDEFINED> instruction: 0xf7ff4620
    1990:	ldmmi	r4!, {r1, r3, r8, r9, fp, sp, lr, pc}^
    1994:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    1998:	b	143f99c <set_scsi_pt_cdb@plt+0x143e998>
    199c:			; <UNDEFINED> instruction: 0xf7ff4630
    19a0:	stmdacs	r0, {r6, r9, fp, sp, lr, pc}
    19a4:	ldclge	6, cr15, [r9, #764]!	; 0x2fc
    19a8:			; <UNDEFINED> instruction: 0xf7ff4240
    19ac:	strmi	lr, [r1], -r4, ror #21
    19b0:	ldrbtmi	r4, [r8], #-2285	; 0xfffff713
    19b4:	b	10bf9b8 <set_scsi_pt_cdb@plt+0x10be9b4>
    19b8:	stmiami	ip!, {r0, r1, r2, r3, r5, r6, r7, r8, sl, sp, lr, pc}^
    19bc:	ldrbtmi	r9, [r8], #-2310	; 0xfffff6fa
    19c0:	b	f3f9c4 <set_scsi_pt_cdb@plt+0xf3e9c0>
    19c4:	strb	r2, [r8, #1025]!	; 0x401
    19c8:			; <UNDEFINED> instruction: 0xf8da48e9
    19cc:	ldrbtmi	r1, [r8], #-28	; 0xffffffe4
    19d0:	b	d3f9d4 <set_scsi_pt_cdb@plt+0xd3e9d0>
    19d4:			; <UNDEFINED> instruction: 0xf7ff200c
    19d8:			; <UNDEFINED> instruction: 0x4604eabc
    19dc:	uxtab16mi	lr, r1, r0, ror #8
    19e0:	andcs	lr, r0, #148, 12	; 0x9400000
    19e4:	andcs	pc, r3, r8, lsl #16
    19e8:			; <UNDEFINED> instruction: 0xf43f2b00
    19ec:			; <UNDEFINED> instruction: 0x461dae59
    19f0:	ldrbt	r9, [r7], -r5, lsl #4
    19f4:	ldr	r4, [fp, #1548]!	; 0x60c
    19f8:	ldr	r4, [r1, #1569]!	; 0x621
    19fc:			; <UNDEFINED> instruction: 0xf7ff4628
    1a00:			; <UNDEFINED> instruction: 0xf7ffe9e0
    1a04:	strmi	lr, [r4], -r6, lsr #21
    1a08:	stmdals	r7, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    1a0c:	ldrbmi	r4, [r2], -r1, lsr #12
    1a10:	cdp2	0, 0, cr15, cr8, cr0, {0}
    1a14:	ldmmi	r7, {r1, r3, r4, r5, r7, r8, sl, sp, lr, pc}^
    1a18:			; <UNDEFINED> instruction: 0xf7ff4478
    1a1c:			; <UNDEFINED> instruction: 0xe7bdea10
    1a20:	tstcs	r0, r6, lsl #16
    1a24:	b	7bfa28 <set_scsi_pt_cdb@plt+0x7bea24>
    1a28:	vmull.p8	<illegal reg q8.5>, d0, d5
    1a2c:			; <UNDEFINED> instruction: 0xf7ff80d9
    1a30:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    1a34:	sbchi	pc, pc, r0, asr #5
    1a38:	strtmi	r9, [r8], -r9, lsl #20
    1a3c:			; <UNDEFINED> instruction: 0xf7ff9907
    1a40:			; <UNDEFINED> instruction: 0x1e04e9d8
    1a44:	sbchi	pc, r3, r0, lsl #6
    1a48:	rschi	pc, sl, r0, asr #32
    1a4c:	strcs	r4, [r1], #-2250	; 0xfffff736
    1a50:	ldrbtmi	r9, [r8], #-2310	; 0xfffff6fa
    1a54:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a58:			; <UNDEFINED> instruction: 0xf7ff4628
    1a5c:			; <UNDEFINED> instruction: 0x2c00eac2
    1a60:	cfldrsge	mvf15, [fp, #508]	; 0x1fc
    1a64:	mulcc	r2, sl, r8
    1a68:			; <UNDEFINED> instruction: 0xf88ab10b
    1a6c:	stmiami	r3, {r1, lr}^
    1a70:	stmdbls	r6, {r1, r5, r9, sl, lr}
    1a74:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    1a78:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a7c:	stmiami	r0, {r0, r2, r3, r7, r8, sl, sp, lr, pc}^
    1a80:	strbtcs	r4, [r1], #-1569	; 0xfffff9df
    1a84:			; <UNDEFINED> instruction: 0xf7ff4478
    1a88:			; <UNDEFINED> instruction: 0xe787e9da
    1a8c:	strcs	r4, [pc], #-2237	; 1a94 <set_scsi_pt_cdb@plt+0xa90>
    1a90:			; <UNDEFINED> instruction: 0xf7ff4478
    1a94:	str	lr, [r0, #2522]	; 0x9da
    1a98:	blx	bbdaa0 <set_scsi_pt_cdb@plt+0xbbca9c>
    1a9c:	str	r2, [pc], #-1025	; 1aa4 <set_scsi_pt_cdb@plt+0xaa0>
    1aa0:	strcs	r4, [r1], #-2233	; 0xfffff747
    1aa4:			; <UNDEFINED> instruction: 0xf7ff4478
    1aa8:	ldmmi	r8!, {r1, r3, r6, r7, r8, fp, sp, lr, pc}
    1aac:			; <UNDEFINED> instruction: 0xf7ff4478
    1ab0:	ldmmi	r7!, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
    1ab4:			; <UNDEFINED> instruction: 0xf7ff4478
    1ab8:	strb	lr, [lr, #-2498]!	; 0xfffff63e
    1abc:	ldrsbthi	pc, [r8], -sp	; <UNPREDICTABLE>
    1ac0:	ldmdahi	r9, {r1, r2, r3, r7, r9, sl, sp, lr, pc}
    1ac4:	addlt	fp, r9, #299008	; 0x49000
    1ac8:	blmi	fe4baff4 <set_scsi_pt_cdb@plt+0xfe4b9ff0>
    1acc:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    1ad0:	ldmdavs	fp, {r0, r1, r2, r3, r8, r9, ip, pc}
    1ad4:	bcc	43d2fc <set_scsi_pt_cdb@plt+0x43c2f8>
    1ad8:	submi	lr, r4, #859832320	; 0x33400000
    1adc:			; <UNDEFINED> instruction: 0xf7ff4620
    1ae0:	strmi	lr, [r1], -sl, asr #20
    1ae4:	ldrbtmi	r4, [r8], #-2219	; 0xfffff755
    1ae8:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1aec:			; <UNDEFINED> instruction: 0xf7ff4620
    1af0:			; <UNDEFINED> instruction: 0x4604ea30
    1af4:	stmiami	r8!, {r0, r4, r6, r8, sl, sp, lr, pc}
    1af8:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
    1afc:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b00:	cfstr32ls	mvfx14, [fp], {54}	; 0x36
    1b04:	stmibmi	r5!, {r1, r3, r4, r6, r9, sl, lr}
    1b08:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1b0c:	movwcs	r7, #99	; 0x63
    1b10:			; <UNDEFINED> instruction: 0xf7ff70a3
    1b14:	stmdacs	r1, {r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    1b18:	adchi	pc, r8, r0, asr #32
    1b1c:	vstrcc	d9, [r1, #-28]	; 0xffffffe4
    1b20:			; <UNDEFINED> instruction: 0xf10d990d
    1b24:			; <UNDEFINED> instruction: 0xf8db098d
    1b28:	strmi	r2, [fp], #-0
    1b2c:	stccs	8, cr15, [r1], {3}
    1b30:	svcls	0x000ee5e9
    1b34:	bls	2941a4 <set_scsi_pt_cdb@plt+0x2931a0>
    1b38:	movweq	lr, #31656	; 0x7ba8
    1b3c:	ldrbtmi	r4, [r9], #-2201	; 0xfffff767
    1b40:	andcc	r3, r1, #67108864	; 0x4000000
    1b44:	ldrbtmi	r3, [r8], #-276	; 0xfffffeec
    1b48:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
    1b4c:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b50:	beq	43d3b8 <set_scsi_pt_cdb@plt+0x43c3b4>
    1b54:	ldmdavs	fp, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
    1b58:			; <UNDEFINED> instruction: 0xf43f4298
    1b5c:	strcs	sl, [r1], #-3891	; 0xfffff0cd
    1b60:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b64:	ldmibmi	r0, {r0, r3, r4, r8, sl, sp, lr, pc}
    1b68:	ldrbtmi	r4, [r9], #-2192	; 0xfffff770
    1b6c:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
    1b70:	ldrbtmi	r3, [r8], #-276	; 0xfffffeec
    1b74:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b78:	cdp	7, 1, cr14, cr8, cr10, {7}
    1b7c:	blls	3c43c4 <set_scsi_pt_cdb@plt+0x3c33c0>
    1b80:	strge	lr, [ip], #-2525	; 0xfffff623
    1b84:	addsmi	r6, r8, #1769472	; 0x1b0000
    1b88:	mcrge	4, 2, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    1b8c:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b90:			; <UNDEFINED> instruction: 0xf7ffe640
    1b94:	stmmi	r6, {r2, r3, r6, r8, fp, sp, lr, pc}
    1b98:			; <UNDEFINED> instruction: 0xf7ff4478
    1b9c:			; <UNDEFINED> instruction: 0xe631e956
    1ba0:	ldrsbthi	pc, [r8], -sp	; <UNPREDICTABLE>
    1ba4:	strmi	pc, [r1, #-576]	; 0xfffffdc0
    1ba8:	suble	lr, sl, sl, lsl r6
    1bac:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bb0:	strtmi	r6, [r0], -r4, lsl #16
    1bb4:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bb8:	strmi	r9, [r2], -r6, lsl #18
    1bbc:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
    1bc0:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bc4:			; <UNDEFINED> instruction: 0xf7ff4620
    1bc8:	strmi	lr, [r4], -r4, asr #19
    1bcc:	strtmi	lr, [r8], -r7, asr #14
    1bd0:	b	1bfbd4 <set_scsi_pt_cdb@plt+0x1bebd0>
    1bd4:	ldmdami	r8!, {r1, r2, r3, r4, r9, sl, sp, lr, pc}^
    1bd8:			; <UNDEFINED> instruction: 0xf7ff4478
    1bdc:			; <UNDEFINED> instruction: 0xe72be936
    1be0:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1be4:	strtmi	r6, [r0], -r4, lsl #16
    1be8:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bec:	strmi	r9, [r2], -r6, lsl #18
    1bf0:	ldrbtmi	r4, [r8], #-2162	; 0xfffff78e
    1bf4:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bf8:			; <UNDEFINED> instruction: 0xf7ff4620
    1bfc:	strmi	lr, [r4], -sl, lsr #19
    1c00:	stmdbmi	pc!, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    1c04:	movweq	lr, #35753	; 0x8ba9
    1c08:	movwcc	r9, #6666	; 0x1a0a
    1c0c:	ldrbtmi	r4, [r9], #-2157	; 0xfffff793
    1c10:	tstcc	r4, r1, lsl #4
    1c14:			; <UNDEFINED> instruction: 0xf8dd4478
    1c18:			; <UNDEFINED> instruction: 0xf7ffa030
    1c1c:			; <UNDEFINED> instruction: 0xe797e910
    1c20:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c24:	strtmi	r6, [r0], -r4, lsl #16
    1c28:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c2c:	strmi	r9, [r2], -r6, lsl #18
    1c30:	ldrbtmi	r4, [r8], #-2149	; 0xfffff79b
    1c34:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c38:			; <UNDEFINED> instruction: 0xf7ff4620
    1c3c:	strmi	lr, [r4], -sl, lsl #19
    1c40:	stmdami	r2!, {r1, r3, r8, r9, sl, sp, lr, pc}^
    1c44:	stmdbls	r6, {r0, sl, sp}
    1c48:			; <UNDEFINED> instruction: 0xf7ff4478
    1c4c:	strt	lr, [r4], #2296	; 0x8f8
    1c50:	ldmdane	fp!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}
    1c54:	movwcc	r9, #6666	; 0x1a0a
    1c58:	ldrbtmi	r4, [r9], #-2142	; 0xfffff7a2
    1c5c:	tstcc	r4, r1, lsl #4
    1c60:			; <UNDEFINED> instruction: 0xf8dd4478
    1c64:			; <UNDEFINED> instruction: 0xf7ffa030
    1c68:	ldrb	lr, [r1, -sl, ror #17]!
    1c6c:	bhi	2fc3e8 <set_scsi_pt_cdb@plt+0x2fb3e4>
    1c70:	blls	2941dc <set_scsi_pt_cdb@plt+0x2931d8>
    1c74:	ldrbtmi	r4, [r9], #-2137	; 0xfffff7a7
    1c78:	tstcc	r4, r1, lsl #6
    1c7c:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    1c80:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c84:	ldmdbmi	r6, {r2, r5, r6, r8, r9, sl, sp, lr, pc}^
    1c88:	ldmdami	r6, {r0, r1, r5, r8, r9, sl, fp, sp, pc}^
    1c8c:	teqcc	r0, r9, ror r4
    1c90:			; <UNDEFINED> instruction: 0xf7ff4478
    1c94:			; <UNDEFINED> instruction: 0xe675e8d4
    1c98:	ldrdeq	r3, [r1], -ip
    1c9c:	ldrdeq	r0, [r0], -r8
    1ca0:	andeq	r2, r0, r8, lsr #7
    1ca4:	andeq	r3, r1, r6, lsr #31
    1ca8:	andeq	r3, r1, lr, lsl #29
    1cac:	strdeq	r0, [r0], -r4
    1cb0:	andeq	r2, r0, r2, lsr #21
    1cb4:	andeq	r2, r0, ip, lsr sl
    1cb8:	andeq	r2, r0, r0, ror #19
    1cbc:	andeq	r2, r0, sl, lsl #19
    1cc0:	andeq	r2, r0, lr, lsl #4
    1cc4:	andeq	r2, r0, lr, ror #3
    1cc8:	andeq	r2, r0, lr, asr r1
    1ccc:	andeq	r2, r0, ip, ror #3
    1cd0:	andeq	r2, r0, sl, lsl r3
    1cd4:	andeq	r3, r1, ip, lsr ip
    1cd8:	andeq	r2, r0, r4, asr #18
    1cdc:	andeq	r2, r0, r6, lsr #3
    1ce0:	ldrdeq	r2, [r0], -r4
    1ce4:	andeq	r3, r1, ip, ror #25
    1ce8:	ldrdeq	r0, [r0], -ip
    1cec:	muleq	r0, r2, r2
    1cf0:	andeq	r2, r0, ip, ror #20
    1cf4:			; <UNDEFINED> instruction: 0x000026ba
    1cf8:	ldrdeq	r2, [r0], -r4
    1cfc:	andeq	r2, r0, r2, ror #13
    1d00:	andeq	r2, r0, lr, lsl r7
    1d04:	andeq	r2, r0, sl, asr r6
    1d08:	andeq	r1, r0, r2, lsl #29
    1d0c:			; <UNDEFINED> instruction: 0x00001fb0
    1d10:	andeq	r2, r0, ip, lsr #22
    1d14:	andeq	r0, r0, r4, ror #1
    1d18:	muleq	r0, lr, r7
    1d1c:	andeq	r2, r0, r0, lsr r8
    1d20:	strdeq	r2, [r0], -r6
    1d24:	muleq	r0, r8, r6
    1d28:	andeq	r2, r0, r2, ror #15
    1d2c:	andeq	r2, r0, sl, ror #15
    1d30:	andeq	r2, r0, lr, ror #8
    1d34:	muleq	r1, r8, r7
    1d38:	andeq	r3, r1, ip, lsl #15
    1d3c:	andeq	r1, r0, r6, lsl #4
    1d40:	andeq	r1, r0, r0, lsr #6
    1d44:	andeq	r2, r0, sl, ror #8
    1d48:	andeq	r2, r0, lr, asr #8
    1d4c:	andeq	r1, r0, r2, asr r9
    1d50:	andeq	r2, r0, r0, lsr r4
    1d54:	andeq	r2, r0, r6, lsl r6
    1d58:	andeq	r2, r0, ip, lsl #12
    1d5c:	andeq	r2, r0, r2, lsr #12
    1d60:	ldrdeq	r2, [r0], -r4
    1d64:	andeq	r2, r0, sl, ror #12
    1d68:	andeq	r2, r0, sl, asr #13
    1d6c:	andeq	r2, r0, r2, lsl r4
    1d70:	andeq	r2, r0, r6, ror #6
    1d74:	andeq	r2, r0, r0, asr #11
    1d78:	andeq	r2, r0, sl, lsr r3
    1d7c:	andeq	r2, r0, sl, ror #8
    1d80:	andeq	r2, r0, r4, lsl #10
    1d84:	andeq	r2, r0, r4, asr #5
    1d88:	andeq	r2, r0, r0, ror r4
    1d8c:	strdeq	r1, [r0], -r0
    1d90:	andeq	r1, r0, r0, lsr #22
    1d94:	muleq	r0, r6, r5
    1d98:	andeq	r2, r0, lr, lsr #9
    1d9c:	andeq	r2, r0, r6, ror #5
    1da0:	andeq	r2, r0, r2, lsr #23
    1da4:	andeq	r2, r0, r2, lsr #6
    1da8:	andeq	r2, r0, r6, ror fp
    1dac:	andeq	r2, r0, sl, lsr #6
    1db0:			; <UNDEFINED> instruction: 0x000021bc
    1db4:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1db8:	andeq	r2, r0, ip, ror r1
    1dbc:	andeq	r2, r0, r6, ror r1
    1dc0:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1dc4:	andeq	r2, r0, r8, lsr #5
    1dc8:	andeq	r2, r0, lr, ror r1
    1dcc:	andeq	r2, r0, r4, asr #2
    1dd0:	andeq	r2, r0, r6, lsl #21
    1dd4:	andeq	r2, r0, r0, ror #3
    1dd8:	andeq	r2, r0, sl, ror #20
    1ddc:	andeq	r2, r0, r6, ror r1
    1de0:	andeq	r2, r0, r4, asr sl
    1de4:	ldrdeq	r2, [r0], -r4
    1de8:	bleq	3df2c <set_scsi_pt_cdb@plt+0x3cf28>
    1dec:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1df0:	strbtmi	fp, [sl], -r2, lsl #24
    1df4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1df8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1dfc:	ldrmi	sl, [sl], #776	; 0x308
    1e00:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1e04:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1e08:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1e0c:			; <UNDEFINED> instruction: 0xf85a4b06
    1e10:	stmdami	r6, {r0, r1, ip, sp}
    1e14:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1e18:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e1c:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e20:	andeq	r3, r1, r8, ror #1
    1e24:	andeq	r0, r0, ip, asr #1
    1e28:	andeq	r0, r0, r8, ror #1
    1e2c:	andeq	r0, r0, ip, ror #1
    1e30:	ldr	r3, [pc, #20]	; 1e4c <set_scsi_pt_cdb@plt+0xe48>
    1e34:	ldr	r2, [pc, #20]	; 1e50 <set_scsi_pt_cdb@plt+0xe4c>
    1e38:	add	r3, pc, r3
    1e3c:	ldr	r2, [r3, r2]
    1e40:	cmp	r2, #0
    1e44:	bxeq	lr
    1e48:	b	e98 <__gmon_start__@plt>
    1e4c:	andeq	r3, r1, r8, asr #1
    1e50:	andeq	r0, r0, r0, ror #1
    1e54:	blmi	1d3e74 <set_scsi_pt_cdb@plt+0x1d2e70>
    1e58:	bmi	1d3040 <set_scsi_pt_cdb@plt+0x1d203c>
    1e5c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1e60:	andle	r4, r3, sl, ror r4
    1e64:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1e68:	ldrmi	fp, [r8, -r3, lsl #2]
    1e6c:	svclt	0x00004770
    1e70:	andeq	r3, r1, r4, lsl #14
    1e74:	andeq	r3, r1, r0, lsl #14
    1e78:	andeq	r3, r1, r4, lsr #1
    1e7c:	ldrdeq	r0, [r0], -r4
    1e80:	stmdbmi	r9, {r3, fp, lr}
    1e84:	bmi	25306c <set_scsi_pt_cdb@plt+0x252068>
    1e88:	bne	253074 <set_scsi_pt_cdb@plt+0x252070>
    1e8c:	svceq	0x00cb447a
    1e90:			; <UNDEFINED> instruction: 0x01a1eb03
    1e94:	andle	r1, r3, r9, asr #32
    1e98:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1e9c:	ldrmi	fp, [r8, -r3, lsl #2]
    1ea0:	svclt	0x00004770
    1ea4:	ldrdeq	r3, [r1], -r8
    1ea8:	ldrdeq	r3, [r1], -r4
    1eac:	andeq	r3, r1, r8, ror r0
    1eb0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1eb4:	blmi	2af2dc <set_scsi_pt_cdb@plt+0x2ae2d8>
    1eb8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1ebc:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1ec0:	blmi	270474 <set_scsi_pt_cdb@plt+0x26f470>
    1ec4:	ldrdlt	r5, [r3, -r3]!
    1ec8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1ecc:			; <UNDEFINED> instruction: 0xf7fe6818
    1ed0:			; <UNDEFINED> instruction: 0xf7ffef84
    1ed4:	blmi	1c1dd8 <set_scsi_pt_cdb@plt+0x1c0dd4>
    1ed8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1edc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1ee0:	andeq	r3, r1, r2, lsr #13
    1ee4:	andeq	r3, r1, r8, asr #32
    1ee8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1eec:	andeq	r3, r1, r6, lsr r1
    1ef0:	andeq	r3, r1, r2, lsl #13
    1ef4:	svclt	0x0000e7c4
    1ef8:	ldrblt	r4, [r0, #-2062]!	; 0xfffff7f2
    1efc:	addlt	r4, r2, r8, ror r4
    1f00:			; <UNDEFINED> instruction: 0xf7fe4c0d
    1f04:	stmdami	sp, {r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    1f08:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    1f0c:	svc	0x00b2f7fe
    1f10:	cmnlt	r3, r3, lsr #16
    1f14:	ldrbtmi	r4, [lr], #-3594	; 0xfffff1f6
    1f18:	andpl	lr, r1, #212, 18	; 0x350000
    1f1c:	andcs	r4, r1, r1, lsr r6
    1f20:			; <UNDEFINED> instruction: 0xf7ff9500
    1f24:			; <UNDEFINED> instruction: 0xf854e80a
    1f28:	blcs	11b60 <set_scsi_pt_cdb@plt+0x10b5c>
    1f2c:	strdlt	sp, [r2], -r4
    1f30:	svclt	0x0000bd70
    1f34:	andeq	r0, r0, ip, asr fp
    1f38:	strdeq	r3, [r1], -ip
    1f3c:	andeq	r0, r0, lr, ror #22
    1f40:	andeq	r0, r0, lr, lsl #23
    1f44:			; <UNDEFINED> instruction: 0x460fb5f0
    1f48:	addlt	r4, r3, r6, lsr #24
    1f4c:	ldrbtmi	r4, [ip], #-1558	; 0xfffff9ea
    1f50:	orrslt	r6, r3, r3, lsr #27
    1f54:	and	r3, r2, r4, asr r4
    1f58:	ldrcc	r6, [r4], #-2467	; 0xfffff65d
    1f5c:	stmdavs	r5!, {r0, r1, r3, r5, r6, r8, ip, sp, pc}
    1f60:	mvnsle	r4, r5, lsl #5
    1f64:	lsrcs	r4, r0, #20
    1f68:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    1f6c:	svc	0x00c4f7fe
    1f70:	eorsvs	fp, ip, r7, lsl #2
    1f74:	andlt	r4, r3, r0, lsr r6
    1f78:	strdlt	fp, [pc, -r0]
    1f7c:	eorsvs	r2, fp, r0, lsl #6
    1f80:	svcvs	0x0080f5b0
    1f84:			; <UNDEFINED> instruction: 0xf5b0d311
    1f88:	tstle	pc, #0, 30
    1f8c:	svcvs	0x0040f5b0
    1f90:			; <UNDEFINED> instruction: 0xf5b0d319
    1f94:	tstle	ip, #128, 30	; 0x200
    1f98:	svcpl	0x00a0f5b0
    1f9c:			; <UNDEFINED> instruction: 0xf5b0d31f
    1fa0:	andsle	r5, r9, #192, 30	; 0x300
    1fa4:	ldrbtmi	r4, [ip], #-3089	; 0xfffff3ef
    1fa8:	ldcmi	0, cr14, [r1], {1}
    1fac:	andls	r4, r1, ip, ror r4
    1fb0:	mvnscc	pc, #79	; 0x4f
    1fb4:	lslcs	r2, r1, #4
    1fb8:	strls	r4, [r0], #-1584	; 0xfffff9d0
    1fbc:	ldmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fc0:	andlt	r4, r3, r0, lsr r6
    1fc4:	stcmi	13, cr11, [fp], {240}	; 0xf0
    1fc8:			; <UNDEFINED> instruction: 0xe7f0447c
    1fcc:	ldrbtmi	r4, [ip], #-3082	; 0xfffff3f6
    1fd0:	stcmi	7, cr14, [sl], {237}	; 0xed
    1fd4:			; <UNDEFINED> instruction: 0xe7ea447c
    1fd8:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
    1fdc:	stcmi	7, cr14, [r9], {231}	; 0xe7
    1fe0:			; <UNDEFINED> instruction: 0xe7e4447c
    1fe4:	strheq	r3, [r1], -r6
    1fe8:	andeq	r0, r0, r2, lsr ip
    1fec:			; <UNDEFINED> instruction: 0x00000bba
    1ff0:	andeq	r0, r0, r8, lsl #22
    1ff4:	andeq	r0, r0, ip, lsr #22
    1ff8:	andeq	r0, r0, r6, lsl #22
    1ffc:	andeq	r0, r0, ip, lsr fp
    2000:	andeq	r0, r0, sl, lsr #23
    2004:	andeq	r0, r0, r8, asr fp
    2008:	ldrbmi	lr, [r0, sp, lsr #18]!
    200c:	stmdbmi	r5, {r0, r1, r2, r3, r9, sl, lr}^
    2010:	blmi	1153890 <set_scsi_pt_cdb@plt+0x115288c>
    2014:	ldrbtmi	fp, [r9], #-172	; 0xffffff54
    2018:	stmiapl	fp, {r0, r2, r9, sl, lr}^
    201c:			; <UNDEFINED> instruction: 0x932b681b
    2020:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2024:	cmnle	r5, r0, lsl #20
    2028:	ldrbtmi	r4, [sl], #-2624	; 0xfffff5c0
    202c:	blcs	1cc00 <set_scsi_pt_cdb@plt+0x1bbfc>
    2030:	bvs	1cf65dc <set_scsi_pt_cdb@plt+0x1cf55d8>
    2034:	rsble	r2, r0, r0, lsl #22
    2038:	blcs	1c60c <set_scsi_pt_cdb@plt+0x1b608>
    203c:	svccs	0x0000d16a
    2040:	svccc	0x0001dd40
    2044:	ldrdge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    2048:	ldrdhi	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    204c:	streq	pc, [r1, -r7, lsr #32]
    2050:	ldrdls	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    2054:	ldrbtmi	r3, [sl], #1794	; 0x702
    2058:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    205c:	and	r4, r7, pc, lsr #8
    2060:	andcs	r4, r1, r6, lsr r9
    2064:			; <UNDEFINED> instruction: 0xf7fe4479
    2068:	strcc	lr, [r2, #-3944]	; 0xfffff098
    206c:	strhtle	r4, [r9], -sp
    2070:	ldmvs	r3!, {r2, r3, r5, fp, pc}^
    2074:	adclt	fp, r4, #100, 20	; 0x64000
    2078:	addsmi	r4, ip, #1744830467	; 0x68000003
    207c:	sbcsvc	lr, r2, #323584	; 0x4f000
    2080:	andcs	fp, r0, #8, 30
    2084:	mvnsle	r2, r0, lsl #20
    2088:	bllt	cdcc5c <set_scsi_pt_cdb@plt+0xcdbc58>
    208c:	strtmi	sl, [r0], -r3, lsl #20
    2090:			; <UNDEFINED> instruction: 0xf7ff2100
    2094:	tstcs	r9, r7, asr pc	; <UNPREDICTABLE>
    2098:			; <UNDEFINED> instruction: 0xf7fe9001
    209c:	blls	7dcfc <set_scsi_pt_cdb@plt+0x7ccf8>
    20a0:	movwlt	r4, #34308	; 0x8604
    20a4:	strbmi	r1, [r1], -r2, asr #21
    20a8:			; <UNDEFINED> instruction: 0xf7fe2001
    20ac:	bvs	ffcfddcc <set_scsi_pt_cdb@plt+0xffcfcdc8>
    20b0:	blcs	9240 <set_scsi_pt_cdb@plt+0x823c>
    20b4:	strcc	sp, [r2, #-468]	; 0xfffffe2c
    20b8:	andcs	r4, r1, r9, asr #12
    20bc:	svc	0x003cf7fe
    20c0:	ldrhle	r4, [r5, #45]	; 0x2d
    20c4:	blmi	614944 <set_scsi_pt_cdb@plt+0x613940>
    20c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    20cc:	blls	adc13c <set_scsi_pt_cdb@plt+0xadb138>
    20d0:	qsuble	r4, sl, r5
    20d4:	pop	{r2, r3, r5, ip, sp, pc}
    20d8:	ldmdbmi	sl, {r4, r5, r6, r7, r8, r9, sl, pc}
    20dc:	andcs	r4, r1, r2, lsr #12
    20e0:			; <UNDEFINED> instruction: 0xf7fe4479
    20e4:	ldrb	lr, [r1, sl, lsr #30]
    20e8:			; <UNDEFINED> instruction: 0x4651461a
    20ec:			; <UNDEFINED> instruction: 0xf7fe2001
    20f0:	ldr	lr, [sl, r4, lsr #30]!
    20f4:	ldrbtmi	r4, [sl], #-2580	; 0xfffff5ec
    20f8:	ldmdbmi	r4, {r3, r4, r7, r8, r9, sl, sp, lr, pc}
    20fc:	ldrbtmi	r2, [r9], #-1
    2100:	svc	0x001af7fe
    2104:	ldmdbmi	r2, {r3, r4, r7, r8, r9, sl, sp, lr, pc}
    2108:	andcs	r4, r1, fp, lsr r6
    210c:			; <UNDEFINED> instruction: 0xf7fe4479
    2110:			; <UNDEFINED> instruction: 0xe791ef14
    2114:			; <UNDEFINED> instruction: 0x46284639
    2118:			; <UNDEFINED> instruction: 0xf7fe2200
    211c:	bfi	lr, lr, (invalid: 29:17)
    2120:	mcr	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2124:	andeq	r2, r1, lr, ror #29
    2128:	ldrdeq	r0, [r0], -r8
    212c:	andeq	r0, r0, r2, lsl #23
    2130:			; <UNDEFINED> instruction: 0x00000bb2
    2134:	muleq	r0, r4, fp
    2138:	andeq	r0, r0, sl, lsr #23
    213c:	muleq	r0, r4, fp
    2140:	andeq	r2, r1, ip, lsr lr
    2144:	andeq	r0, r0, r0, lsl #22
    2148:	andeq	r0, r0, sl, lsr #21
    214c:	andeq	r0, r0, lr, asr #21
    2150:	andeq	r0, r0, r4, lsr #21
    2154:	mvnsmi	lr, #737280	; 0xb4000
    2158:	strmi	fp, [r4], -r3, lsl #1
    215c:			; <UNDEFINED> instruction: 0xf8dd460e
    2160:	ldrmi	r8, [r5], -ip, lsr #32
    2164:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
    2168:	ldrdeq	pc, [r0], -r8
    216c:	ldrmi	fp, [pc], -r0, ror #3
    2170:	mulcc	r2, r4, r9
    2174:	strdcs	r4, [r1], -pc	; <UNPREDICTABLE>
    2178:	ldrbtmi	r2, [r9], #-2816	; 0xfffff500
    217c:	rsbcs	fp, pc, #180, 30	; 0x2d0
    2180:			; <UNDEFINED> instruction: 0xf7fe2277
    2184:			; <UNDEFINED> instruction: 0xf8d8eeda
    2188:	blcs	ce190 <set_scsi_pt_cdb@plt+0xcd18c>
    218c:			; <UNDEFINED> instruction: 0xf8d9dd0c
    2190:	ldrtmi	r0, [r3], -r0
    2194:			; <UNDEFINED> instruction: 0x462a683f
    2198:	stmib	sp, {r0, r1, r2, r4, r5, r6, r7, r8, fp, lr}^
    219c:	ldrbtmi	r7, [r9], #-0
    21a0:	ldrbtmi	r4, [r8], #-2294	; 0xfffff70a
    21a4:	mcr	7, 2, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    21a8:	svcvc	0x0050f5b5
    21ac:	addhi	pc, r8, r0
    21b0:			; <UNDEFINED> instruction: 0xf5b5dc30
    21b4:	subsle	r7, r4, r9, lsl #30
    21b8:	msrcs	CPSR_sc, #64, 4
    21bc:	teqle	sp, sp	; <illegal shifter operand>
    21c0:			; <UNDEFINED> instruction: 0xf1041f77
    21c4:			; <UNDEFINED> instruction: 0xf0000505
    21c8:	stfned	f0, [r0, #-756]!	; 0xfffffd0c
    21cc:	and	r4, r5, sl, lsr r6
    21d0:			; <UNDEFINED> instruction: 0xf0002bfe
    21d4:	bcc	628ec <set_scsi_pt_cdb@plt+0x618e8>
    21d8:			; <UNDEFINED> instruction: 0x81b4f000
    21dc:	svccc	0x0001f810
    21e0:	ldmle	r5!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp}^
    21e4:	vcge.f32	d2, d0, d13
    21e8:	svccs	0x000181b4
    21ec:			; <UNDEFINED> instruction: 0xf1047962
    21f0:			; <UNDEFINED> instruction: 0xf04f0506
    21f4:	andle	r0, sl, r0, lsl #6
    21f8:			; <UNDEFINED> instruction: 0xf8154434
    21fc:	andseq	r8, r8, #1024	; 0x400
    2200:	andsvs	lr, r2, r0, asr #20
    2204:	b	1212cbc <set_scsi_pt_cdb@plt+0x1211cb8>
    2208:	strmi	r2, [r3], -r2, lsl #4
    220c:	ldmibmi	ip, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    2210:	sub	r4, pc, r9, ror r4	; <UNPREDICTABLE>
    2214:	movtcc	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    2218:			; <UNDEFINED> instruction: 0xd10f429d
    221c:			; <UNDEFINED> instruction: 0xf7fe200a
    2220:	cdpcs	14, 4, cr14, cr0, cr4, {4}
    2224:	mrshi	pc, (UNDEF: 57)	; <UNPREDICTABLE>
    2228:	svcne	0x007249d6
    222c:	ldrbtmi	r4, [r9], #-2262	; 0xfffff72a
    2230:	andlt	r4, r3, r8, ror r4
    2234:	mvnsmi	lr, #12386304	; 0xbd0000
    2238:	ldcllt	7, cr15, [lr, #1016]!	; 0x3f8
    223c:			; <UNDEFINED> instruction: 0x462a49d3
    2240:	ldrbtmi	r4, [r9], #-2259	; 0xfffff72d
    2244:			; <UNDEFINED> instruction: 0xf7fe4478
    2248:	ldmmi	r2, {r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    224c:			; <UNDEFINED> instruction: 0xf7fe4478
    2250:			; <UNDEFINED> instruction: 0x4631ee12
    2254:	andcs	r4, r0, #32, 12	; 0x2000000
    2258:	pop	{r0, r1, ip, sp, pc}
    225c:			; <UNDEFINED> instruction: 0xf7fe43f0
    2260:	svcne	0x0077bdf9
    2264:	streq	pc, [r5, #-260]	; 0xfffffefc
    2268:	msrhi	SPSR_fs, r0
    226c:	ldrtmi	r1, [sl], -r0, lsr #26
    2270:	blcs	fffba28c <set_scsi_pt_cdb@plt+0xfffb9288>
    2274:	cmnhi	r9, r0	; <UNPREDICTABLE>
    2278:			; <UNDEFINED> instruction: 0xf0003a01
    227c:			; <UNDEFINED> instruction: 0xf8108163
    2280:	blcs	fff51e8c <set_scsi_pt_cdb@plt+0xfff50e88>
    2284:	mcrcs	8, 0, sp, cr13, cr5, {7}
    2288:	msrhi	(UNDEF: 115), r0
    228c:	stmdbvc	r2!, {r0, r8, r9, sl, fp, sp}^
    2290:	streq	pc, [r6, #-260]	; 0xfffffefc
    2294:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2298:	ldrtmi	sp, [r4], #-10
    229c:	blhi	802f8 <set_scsi_pt_cdb@plt+0x7f2f4>
    22a0:	b	1002b08 <set_scsi_pt_cdb@plt+0x1001b04>
    22a4:	adcmi	r6, ip, #18
    22a8:	andcs	lr, r2, #72, 20	; 0x48000
    22ac:	mvnsle	r4, r3, lsl #12
    22b0:	ldrbtmi	r4, [r9], #-2489	; 0xfffff647
    22b4:	andlt	r2, r3, r1
    22b8:	mvnsmi	lr, #12386304	; 0xbd0000
    22bc:	mrclt	7, 1, APSR_nzcv, cr10, cr14, {7}
    22c0:			; <UNDEFINED> instruction: 0xf7fe200a
    22c4:	mrccs	14, 2, lr, cr14, cr2, {1}
    22c8:	teqhi	r2, r0, asr #6	; <UNPREDICTABLE>
    22cc:			; <UNDEFINED> instruction: 0x3005f8b4
    22d0:			; <UNDEFINED> instruction: 0xf8d42001
    22d4:	ldmibmi	r1!, {r0, r1, r2, sp}
    22d8:	blt	4b0c4c <set_scsi_pt_cdb@plt+0x4afc48>
    22dc:	addslt	r4, fp, #2030043136	; 0x79000000
    22e0:	mcr	7, 1, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    22e4:			; <UNDEFINED> instruction: 0x300bf8b4
    22e8:	ldrdcs	pc, [sp], -r4
    22ec:	stmibmi	ip!, {r0, sp}
    22f0:	blt	4b0c64 <set_scsi_pt_cdb@plt+0x4afc60>
    22f4:	addslt	r4, fp, #2030043136	; 0x79000000
    22f8:	mrc	7, 0, APSR_nzcv, cr14, cr14, {7}
    22fc:			; <UNDEFINED> instruction: 0x3011f8b4
    2300:			; <UNDEFINED> instruction: 0x2013f8d4
    2304:	stmibmi	r7!, {r0, sp}
    2308:	blt	4b0c7c <set_scsi_pt_cdb@plt+0x4afc78>
    230c:	addslt	r4, fp, #2030043136	; 0x79000000
    2310:	mrc	7, 0, APSR_nzcv, cr2, cr14, {7}
    2314:			; <UNDEFINED> instruction: 0x3017f8b4
    2318:			; <UNDEFINED> instruction: 0x2019f8d4
    231c:	stmibmi	r2!, {r0, sp}
    2320:	blt	4b0c94 <set_scsi_pt_cdb@plt+0x4afc90>
    2324:	addslt	r4, fp, #2030043136	; 0x79000000
    2328:	mcr	7, 0, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    232c:			; <UNDEFINED> instruction: 0x301df8b4
    2330:			; <UNDEFINED> instruction: 0x201ff8d4
    2334:	ldmibmi	sp, {r0, sp}
    2338:	blt	4b0cac <set_scsi_pt_cdb@plt+0x4afca8>
    233c:	addslt	r4, fp, #2030043136	; 0x79000000
    2340:	ldcl	7, cr15, [sl, #1016]!	; 0x3f8
    2344:	strhtcc	pc, [r3], -r4	; <UNPREDICTABLE>
    2348:	ldrdcs	pc, [r5], -r4	; <UNPREDICTABLE>
    234c:	ldmibmi	r8, {r0, sp}
    2350:	blt	4b0cc4 <set_scsi_pt_cdb@plt+0x4afcc0>
    2354:	addslt	r4, fp, #2030043136	; 0x79000000
    2358:	stcl	7, cr15, [lr, #1016]!	; 0x3f8
    235c:	strhtcc	pc, [r9], -r4	; <UNPREDICTABLE>
    2360:	ldrdcs	pc, [fp], -r4	; <UNPREDICTABLE>
    2364:	ldmibmi	r3, {r0, sp}
    2368:	blt	4b0cdc <set_scsi_pt_cdb@plt+0x4afcd8>
    236c:	addslt	r4, fp, #2030043136	; 0x79000000
    2370:	stcl	7, cr15, [r2, #1016]!	; 0x3f8
    2374:	strhtcc	pc, [pc], -r4	; <UNPREDICTABLE>
    2378:	ldrsbtcs	pc, [r1], -r4	; <UNPREDICTABLE>
    237c:	stmibmi	lr, {r0, sp}
    2380:	blt	4b0cf4 <set_scsi_pt_cdb@plt+0x4afcf0>
    2384:	addslt	r4, fp, #2030043136	; 0x79000000
    2388:	ldcl	7, cr15, [r6, #1016]	; 0x3f8
    238c:	ldrhtcc	pc, [r5], -r4	; <UNPREDICTABLE>
    2390:	ldrsbtcs	pc, [r7], -r4	; <UNPREDICTABLE>
    2394:	stmibmi	r9, {r0, sp}
    2398:	blt	4b0d0c <set_scsi_pt_cdb@plt+0x4afd08>
    239c:	addslt	r4, fp, #2030043136	; 0x79000000
    23a0:	stcl	7, cr15, [sl, #1016]	; 0x3f8
    23a4:	ldrhtcc	pc, [fp], -r4	; <UNPREDICTABLE>
    23a8:	ldrsbtcs	pc, [sp], -r4	; <UNPREDICTABLE>
    23ac:	stmibmi	r4, {r0, sp}
    23b0:	blt	4b0d24 <set_scsi_pt_cdb@plt+0x4afd20>
    23b4:	addslt	r4, fp, #2030043136	; 0x79000000
    23b8:	ldc	7, cr15, [lr, #1016]!	; 0x3f8
    23bc:	strhcc	pc, [r1], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    23c0:	ldrdcs	pc, [r3], #-132	; 0xffffff7c
    23c4:	ldmdbmi	pc!, {r0, sp}^	; <UNPREDICTABLE>
    23c8:	blt	4b0d3c <set_scsi_pt_cdb@plt+0x4afd38>
    23cc:	addslt	r4, fp, #2030043136	; 0x79000000
    23d0:	ldc	7, cr15, [r2, #1016]!	; 0x3f8
    23d4:	strhcc	pc, [r7], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    23d8:	ldrdcs	pc, [r9], #-132	; 0xffffff7c
    23dc:	ldmdbmi	sl!, {r0, sp}^
    23e0:	blt	4b0d54 <set_scsi_pt_cdb@plt+0x4afd50>
    23e4:	addslt	r4, fp, #2030043136	; 0x79000000
    23e8:	stc	7, cr15, [r6, #1016]!	; 0x3f8
    23ec:	strhcc	pc, [sp], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    23f0:	ldrdcs	pc, [pc], #-132	; <UNPREDICTABLE>
    23f4:	ldmdbmi	r5!, {r0, sp}^
    23f8:	blt	4b0d6c <set_scsi_pt_cdb@plt+0x4afd68>
    23fc:	addslt	r4, fp, #2030043136	; 0x79000000
    2400:	ldc	7, cr15, [sl, #1016]	; 0x3f8
    2404:	ldrhcc	pc, [r3], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    2408:	ldrsbcs	pc, [r5], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    240c:	ldmdbmi	r0!, {r0, sp}^
    2410:	blt	4b0d84 <set_scsi_pt_cdb@plt+0x4afd80>
    2414:	addslt	r4, fp, #2030043136	; 0x79000000
    2418:	stc	7, cr15, [lr, #1016]	; 0x3f8
    241c:	ldrhcc	pc, [r9], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    2420:	ldrsbcs	pc, [fp], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    2424:	stmdbmi	fp!, {r0, sp}^
    2428:	blt	4b0d9c <set_scsi_pt_cdb@plt+0x4afd98>
    242c:	addslt	r4, fp, #2030043136	; 0x79000000
    2430:	pop	{r0, r1, ip, sp, pc}
    2434:			; <UNDEFINED> instruction: 0xf7fe43f0
    2438:			; <UNDEFINED> instruction: 0xf8d4bd7d
    243c:	andcs	r2, r1, r5
    2440:	blt	4949dc <set_scsi_pt_cdb@plt+0x4939d8>
    2444:			; <UNDEFINED> instruction: 0xf7fe4479
    2448:			; <UNDEFINED> instruction: 0xf8d4ed78
    244c:	stmdbmi	r3!, {r0, r3, sp}^
    2450:	blt	48a45c <set_scsi_pt_cdb@plt+0x489458>
    2454:			; <UNDEFINED> instruction: 0xf7fe4479
    2458:			; <UNDEFINED> instruction: 0xf8d4ed70
    245c:	stmdbmi	r0!, {r0, r2, r3, sp}^
    2460:	blt	48a46c <set_scsi_pt_cdb@plt+0x489468>
    2464:			; <UNDEFINED> instruction: 0xf7fe4479
    2468:			; <UNDEFINED> instruction: 0xf8d4ed68
    246c:	ldmdbmi	sp, {r0, r4, sp}^
    2470:	blt	48a47c <set_scsi_pt_cdb@plt+0x489478>
    2474:			; <UNDEFINED> instruction: 0xf7fe4479
    2478:			; <UNDEFINED> instruction: 0xf8d4ed60
    247c:	ldmdbmi	sl, {r0, r2, r4, sp}^
    2480:	blt	48a48c <set_scsi_pt_cdb@plt+0x489488>
    2484:			; <UNDEFINED> instruction: 0xf7fe4479
    2488:			; <UNDEFINED> instruction: 0xf8d4ed58
    248c:	ldmdbmi	r7, {r0, r3, r4, sp}^
    2490:	blt	48a49c <set_scsi_pt_cdb@plt+0x489498>
    2494:			; <UNDEFINED> instruction: 0xf7fe4479
    2498:			; <UNDEFINED> instruction: 0xf8d4ed50
    249c:	ldmdbmi	r4, {r0, r2, r3, r4, sp}^
    24a0:	blt	48a4ac <set_scsi_pt_cdb@plt+0x4894a8>
    24a4:			; <UNDEFINED> instruction: 0xf7fe4479
    24a8:			; <UNDEFINED> instruction: 0xf8d4ed48
    24ac:	ldmdbmi	r1, {r0, r5, sp}^
    24b0:	blt	48a4bc <set_scsi_pt_cdb@plt+0x4894b8>
    24b4:			; <UNDEFINED> instruction: 0xf7fe4479
    24b8:			; <UNDEFINED> instruction: 0xf8d4ed40
    24bc:	stmdbmi	lr, {r0, r2, r5, sp}^
    24c0:	blt	48a4cc <set_scsi_pt_cdb@plt+0x4894c8>
    24c4:			; <UNDEFINED> instruction: 0xf7fe4479
    24c8:			; <UNDEFINED> instruction: 0xf8d4ed38
    24cc:	stmdbmi	fp, {r0, r3, r5, sp}^
    24d0:	blt	48a4dc <set_scsi_pt_cdb@plt+0x4894d8>
    24d4:			; <UNDEFINED> instruction: 0xf7fe4479
    24d8:			; <UNDEFINED> instruction: 0xf8d4ed30
    24dc:	stmdbmi	r8, {r0, r2, r3, r5, sp}^
    24e0:	blt	48a4ec <set_scsi_pt_cdb@plt+0x4894e8>
    24e4:			; <UNDEFINED> instruction: 0xf7fe4479
    24e8:			; <UNDEFINED> instruction: 0xf8d4ed28
    24ec:	stmdbmi	r5, {r0, r4, r5, sp}^
    24f0:	blt	48a4fc <set_scsi_pt_cdb@plt+0x4894f8>
    24f4:			; <UNDEFINED> instruction: 0xf7fe4479
    24f8:			; <UNDEFINED> instruction: 0xf8d4ed20
    24fc:	stmdbmi	r2, {r0, r2, r4, r5, sp}^
    2500:	blt	48a50c <set_scsi_pt_cdb@plt+0x489508>
    2504:			; <UNDEFINED> instruction: 0xf7fe4479
    2508:			; <UNDEFINED> instruction: 0xf8d4ed18
    250c:	ldmdbmi	pc!, {r0, r3, r4, r5, sp}	; <UNPREDICTABLE>
    2510:	blt	48a51c <set_scsi_pt_cdb@plt+0x489518>
    2514:			; <UNDEFINED> instruction: 0xf7fe4479
    2518:			; <UNDEFINED> instruction: 0xf8d4ed10
    251c:	ldmdbmi	ip!, {r0, r2, r3, r4, r5, sp}
    2520:	blt	48a52c <set_scsi_pt_cdb@plt+0x489528>
    2524:	andlt	r4, r3, r9, ror r4
    2528:	mvnsmi	lr, #12386304	; 0xbd0000
    252c:	stclt	7, cr15, [r2, #-1016]	; 0xfffffc08
    2530:	svcne	0x00724938
    2534:	ldrbtmi	r4, [r9], #-2104	; 0xfffff7c8
    2538:	andlt	r4, r3, r8, ror r4
    253c:	mvnsmi	lr, #12386304	; 0xbd0000
    2540:	ldcllt	7, cr15, [sl], #-1016	; 0xfffffc08
    2544:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
    2548:	pop	{r0, r1, ip, sp, pc}
    254c:			; <UNDEFINED> instruction: 0xf7fe43f0
    2550:	andcs	fp, sl, pc, lsl #25
    2554:	stcl	7, cr15, [r8], #1016	; 0x3f8
    2558:			; <UNDEFINED> instruction: 0x46284639
    255c:	bcs	7bf50 <set_scsi_pt_cdb@plt+0x7af4c>
    2560:	mcrge	4, 2, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    2564:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
    2568:	bcs	7c528 <set_scsi_pt_cdb@plt+0x7b524>
    256c:	mcrge	4, 4, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    2570:	svclt	0x0000e7f8
    2574:	muleq	r0, r6, sl
    2578:	andeq	r2, r0, r2, asr #10
    257c:	andeq	r0, r0, r6, ror sl
    2580:	andeq	r0, r0, ip, asr #20
    2584:			; <UNDEFINED> instruction: 0x000024b2
    2588:	andeq	r0, r0, r8, asr #25
    258c:	muleq	r0, lr, r4
    2590:	andeq	r0, r0, r4, lsl pc
    2594:	andeq	r0, r0, ip, lsr #30
    2598:	andeq	r0, r0, sl, lsr #19
    259c:	andeq	r0, r0, r8, lsr #19
    25a0:	andeq	r0, r0, r0, asr #19
    25a4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    25a8:	andeq	r0, r0, r8, ror #19
    25ac:	strdeq	r0, [r0], -r4
    25b0:	andeq	r0, r0, r0, lsl sl
    25b4:	andeq	r0, r0, r0, lsr #20
    25b8:	andeq	r0, r0, r8, lsr sl
    25bc:	andeq	r0, r0, r8, asr #20
    25c0:	andeq	r0, r0, r0, ror #20
    25c4:	andeq	r0, r0, ip, ror #20
    25c8:	andeq	r0, r0, r0, lsl #21
    25cc:	andeq	r0, r0, ip, lsl #21
    25d0:	andeq	r0, r0, ip, lsl #21
    25d4:	muleq	r0, ip, sl
    25d8:	ldrdeq	r0, [r0], -r4
    25dc:	strdeq	r0, [r0], -r4
    25e0:	andeq	r0, r0, r8, lsl #22
    25e4:	andeq	r0, r0, r4, lsr #22
    25e8:	andeq	r0, r0, r8, lsr fp
    25ec:	andeq	r0, r0, r8, asr fp
    25f0:	andeq	r0, r0, ip, ror #22
    25f4:	andeq	r0, r0, r8, lsl #23
    25f8:	muleq	r0, ip, fp
    25fc:			; <UNDEFINED> instruction: 0x00000bb8
    2600:	andeq	r0, r0, ip, asr #23
    2604:	andeq	r0, r0, r8, ror #23
    2608:	strdeq	r0, [r0], -r8
    260c:	strdeq	r0, [r0], -ip
    2610:	andeq	r0, r0, ip, lsl #24
    2614:	andeq	r2, r0, sl, lsr #3
    2618:	andeq	r0, r0, ip, lsr #14
    261c:	andeq	r0, r0, lr, lsr ip
    2620:	andeq	r0, r0, r6, ror #13
    2624:	svcmi	0x00f0e92d
    2628:	ldclmi	6, cr4, [pc, #80]	; 2680 <set_scsi_pt_cdb@plt+0x167c>
    262c:	blmi	ff7ee8f8 <set_scsi_pt_cdb@plt+0xff7ed8f4>
    2630:	ldmdbvs	r2, {r0, r2, r3, r4, r5, r6, sl, lr}^
    2634:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2638:			; <UNDEFINED> instruction: 0xf04f932f
    263c:			; <UNDEFINED> instruction: 0xf0320300
    2640:	tstle	sl, r2, lsl #6
    2644:	strmi	r6, [r5], -r3, lsr #21
    2648:	blcs	153e88 <set_scsi_pt_cdb@plt+0x152e84>
    264c:	orrshi	pc, pc, r0, lsl #4
    2650:			; <UNDEFINED> instruction: 0xf003e8df
    2654:	svcmi	0x006a481c
    2658:	bcs	47be0 <set_scsi_pt_cdb@plt+0x46bdc>
    265c:			; <UNDEFINED> instruction: 0xf04fbf18
    2660:			; <UNDEFINED> instruction: 0xf7fe32ff
    2664:	bmi	ff4bd654 <set_scsi_pt_cdb@plt+0xff4bc650>
    2668:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    266c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2670:	subsmi	r9, sl, pc, lsr #22
    2674:	orrhi	pc, r9, r0, asr #32
    2678:	pop	{r0, r4, r5, ip, sp, pc}
    267c:	svcne	0x00318ff0
    2680:	strtmi	r1, [r3], -r8, lsr #26
    2684:			; <UNDEFINED> instruction: 0xf7ff2201
    2688:			; <UNDEFINED> instruction: 0xe7ecfcbf
    268c:	strcc	r6, [r4, #-2787]	; 0xfffff51d
    2690:	blcs	11ea8 <set_scsi_pt_cdb@plt+0x10ea4>
    2694:	teqhi	r3, r0, asr #32	; <UNPREDICTABLE>
    2698:	blcs	1ca2c <set_scsi_pt_cdb@plt+0x1ba28>
    269c:	rscshi	pc, lr, r0, asr #5
    26a0:	ldrbtmi	r4, [fp], #-3012	; 0xfffff43c
    26a4:	blmi	ff1272b4 <set_scsi_pt_cdb@plt+0xff1262b0>
    26a8:	movwls	r4, #13435	; 0x347b
    26ac:	ldrbtmi	r4, [fp], #-3011	; 0xfffff43d
    26b0:	cdpcs	3, 0, cr9, cr4, cr4, {0}
    26b4:	cmphi	sp, r0, asr #6	; <UNPREDICTABLE>
    26b8:			; <UNDEFINED> instruction: 0xf8b5882f
    26bc:	blt	1fe26d0 <set_scsi_pt_cdb@plt+0x1fe16cc>
    26c0:	blx	fe61ca54 <set_scsi_pt_cdb@plt+0xfe61ba50>
    26c4:	adcslt	pc, pc, #152, 16	; 0x980000
    26c8:	blx	7d314c <set_scsi_pt_cdb@plt+0x7d2148>
    26cc:			; <UNDEFINED> instruction: 0xf108f888
    26d0:	suble	r0, r0, r5, lsl #18
    26d4:	blle	f8d2dc <set_scsi_pt_cdb@plt+0xf8c2d8>
    26d8:	ble	ff11315c <set_scsi_pt_cdb@plt+0xff112158>
    26dc:	bl	fe993818 <set_scsi_pt_cdb@plt+0xfe992814>
    26e0:	strb	r0, [r6, r9, lsl #12]!
    26e4:	stcne	15, cr1, [r8, #-196]!	; 0xffffff3c
    26e8:	andcs	r4, r0, #36700160	; 0x2300000
    26ec:	stc2	7, cr15, [ip], {255}	; 0xff
    26f0:	bvs	18fc5dc <set_scsi_pt_cdb@plt+0x18fb5d8>
    26f4:	bvs	ff8eeb28 <set_scsi_pt_cdb@plt+0xff8edb24>
    26f8:	ldmmi	r1!, {r0, r1, r3, r4, r8, ip, sp, pc}
    26fc:			; <UNDEFINED> instruction: 0xf7fe4478
    2700:	vmovcs.16	d19[0], lr
    2704:	addshi	pc, lr, r0, lsl #6
    2708:	ldrtmi	r4, [r1], -lr, lsr #17
    270c:			; <UNDEFINED> instruction: 0xf7fe4478
    2710:			; <UNDEFINED> instruction: 0xe7a8eb96
    2714:	ldrbtmi	r4, [r8], #-2220	; 0xfffff754
    2718:	bl	feb40718 <set_scsi_pt_cdb@plt+0xfeb3f714>
    271c:			; <UNDEFINED> instruction: 0x46284631
    2720:			; <UNDEFINED> instruction: 0xf7fe2200
    2724:			; <UNDEFINED> instruction: 0xe79eeb9a
    2728:	tstlt	fp, r3, ror #20
    272c:	tstlt	fp, r3, ror #21
    2730:	ldrbtmi	r4, [r8], #-2214	; 0xfffff75a
    2734:	bl	fe7c0734 <set_scsi_pt_cdb@plt+0xfe7bf730>
    2738:	stclle	14, cr2, [r5, #12]!
    273c:	andcs	r4, r1, r4, lsr #19
    2740:	ldrbtmi	r7, [r9], #-2218	; 0xfffff756
    2744:	bl	ffe40744 <set_scsi_pt_cdb@plt+0xffe3f740>
    2748:	stmiavc	sl!, {r1, r5, r7, r8, fp, lr}^
    274c:	ldrbtmi	r2, [r9], #-1
    2750:	bl	ffcc0750 <set_scsi_pt_cdb@plt+0xffcbf74c>
    2754:	bge	1fc578 <set_scsi_pt_cdb@plt+0x1fb574>
    2758:	ldrtmi	sl, [r8], -r6, lsl #18
    275c:	movwls	r2, #25344	; 0x6300
    2760:	blx	ffc40766 <set_scsi_pt_cdb@plt+0xffc3f762>
    2764:	blcs	5d0f8 <set_scsi_pt_cdb@plt+0x5c0f4>
    2768:	vmax.u8	d20, d16, d2
    276c:	bvs	ff8e2a40 <set_scsi_pt_cdb@plt+0xff8e1a3c>
    2770:	subsle	r2, lr, r0, lsl #22
    2774:	mulcc	r2, r5, r9
    2778:	ldmibmi	r7, {r0, sp}
    277c:	ldrbtmi	r2, [r9], #-2816	; 0xfffff500
    2780:	rsbcs	fp, pc, #180, 30	; 0x2d0
    2784:			; <UNDEFINED> instruction: 0xf7fe2277
    2788:			; <UNDEFINED> instruction: 0xf8ddebd8
    278c:			; <UNDEFINED> instruction: 0xf1bcc018
    2790:			; <UNDEFINED> instruction: 0xf0000f00
    2794:			; <UNDEFINED> instruction: 0xf8dc8089
    2798:	bcs	a7c0 <set_scsi_pt_cdb@plt+0x97bc>
    279c:			; <UNDEFINED> instruction: 0xf1b9d15f
    27a0:	vpmax.f32	d0, d0, d13
    27a4:			; <UNDEFINED> instruction: 0xf10880b3
    27a8:	blcs	1cf7ac <set_scsi_pt_cdb@plt+0x1ce7a8>
    27ac:	sbcshi	pc, pc, r0, lsl #4
    27b0:			; <UNDEFINED> instruction: 0xf105796a
    27b4:	movwcs	r0, #2822	; 0xb06
    27b8:	strtmi	r4, [r8], -r2, asr #13
    27bc:	and	r4, r9, r6, lsr #13
    27c0:			; <UNDEFINED> instruction: 0xf81b0219
    27c4:	b	10553d0 <set_scsi_pt_cdb@plt+0x10543cc>
    27c8:			; <UNDEFINED> instruction: 0xf10a6112
    27cc:	b	11113d0 <set_scsi_pt_cdb@plt+0x11103cc>
    27d0:	strmi	r2, [fp], -r2, lsl #4
    27d4:	svceq	0x0001f1ba
    27d8:			; <UNDEFINED> instruction: 0x4605d1f2
    27dc:			; <UNDEFINED> instruction: 0xf8dc4674
    27e0:	stmdacs	r0, {r4}
    27e4:	sbchi	pc, r6, r0
    27e8:			; <UNDEFINED> instruction: 0xf0002801
    27ec:			; <UNDEFINED> instruction: 0xf10480c9
    27f0:			; <UNDEFINED> instruction: 0xf10c012c
    27f4:	ldrtmi	r0, [sl], -ip, lsl #6
    27f8:	smlabtcc	r0, sp, r9, lr
    27fc:			; <UNDEFINED> instruction: 0xf10c4628
    2800:	strbmi	r0, [r9], -r8, lsl #6
    2804:	stc2	7, cr15, [r6], #1020	; 0x3fc
    2808:	blcs	1d39c <set_scsi_pt_cdb@plt+0x1c398>
    280c:	svcge	0x0066f43f
    2810:	ldmvs	sl, {r1, r2, r8, r9, fp, ip, pc}^
    2814:	svclt	0x00184590
    2818:	svceq	0x0000f1b8
    281c:	svcge	0x005ef43f
    2820:			; <UNDEFINED> instruction: 0xf77f2a00
    2824:	stmdbls	r4, {r0, r1, r3, r4, r6, r8, r9, sl, fp, sp, pc}
    2828:	andcs	r4, r1, r3, asr #12
    282c:	bl	fe14082c <set_scsi_pt_cdb@plt+0xfe13f828>
    2830:			; <UNDEFINED> instruction: 0xf8dde754
    2834:			; <UNDEFINED> instruction: 0xf1bcc018
    2838:			; <UNDEFINED> instruction: 0xd1ac0f00
    283c:			; <UNDEFINED> instruction: 0xf7fe200a
    2840:	eors	lr, r8, r4, ror fp
    2844:	andcs	r4, r1, r5, ror #18
    2848:	ldrbtmi	r7, [r9], #-2218	; 0xfffff756
    284c:	bl	1d4084c <set_scsi_pt_cdb@plt+0x1d3f848>
    2850:	stmiavc	sl!, {r0, r1, r5, r6, r8, fp, lr}^
    2854:	ldrbtmi	r2, [r9], #-1
    2858:	bl	1bc0858 <set_scsi_pt_cdb@plt+0x1bbf854>
    285c:			; <UNDEFINED> instruction: 0xf8dce703
    2860:	blcs	8e8a8 <set_scsi_pt_cdb@plt+0x8d8a4>
    2864:	stclne	0, cr13, [fp, #-384]!	; 0xfffffe80
    2868:	strbmi	r9, [r2], -r2, lsl #18
    286c:			; <UNDEFINED> instruction: 0xf7fe2001
    2870:	bvs	ff8fd608 <set_scsi_pt_cdb@plt+0xff8fc604>
    2874:			; <UNDEFINED> instruction: 0xf43f2b00
    2878:	blls	1ae544 <set_scsi_pt_cdb@plt+0x1ad540>
    287c:			; <UNDEFINED> instruction: 0xf1b868da
    2880:	svclt	0x00180f00
    2884:			; <UNDEFINED> instruction: 0xf43f4590
    2888:	bcs	2e534 <set_scsi_pt_cdb@plt+0x2d530>
    288c:	svcge	0x0026f77f
    2890:	strbmi	r9, [r3], -r3, lsl #18
    2894:			; <UNDEFINED> instruction: 0xf7fe2001
    2898:			; <UNDEFINED> instruction: 0xe71feb50
    289c:	orrlt	r6, r3, r3, ror #20
    28a0:			; <UNDEFINED> instruction: 0xf43f2a00
    28a4:			; <UNDEFINED> instruction: 0xe739aefd
    28a8:	blcs	5d43c <set_scsi_pt_cdb@plt+0x5c438>
    28ac:	stmdami	sp, {r1, r2, r6, r7, r8, sl, fp, ip, lr, pc}^
    28b0:			; <UNDEFINED> instruction: 0xf7fe4478
    28b4:	vstmdbne	r8!, {s29-s252}
    28b8:	andcs	r4, r0, #68157440	; 0x4100000
    28bc:	b	ff3408bc <set_scsi_pt_cdb@plt+0xff33f8b8>
    28c0:	stmdami	r9, {r2, r3, r8, r9, sl, sp, lr, pc}^
    28c4:			; <UNDEFINED> instruction: 0xf7fe4478
    28c8:	stmdbvs	r2!, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}^
    28cc:			; <UNDEFINED> instruction: 0xf43f2a00
    28d0:	str	sl, [r3, -r7, ror #29]!
    28d4:			; <UNDEFINED> instruction: 0xf7fe2109
    28d8:			; <UNDEFINED> instruction: 0x4683eaf8
    28dc:	stmdbmi	r3, {r4, r7, r8, r9, ip, sp, pc}^
    28e0:	andeq	lr, sl, #160, 22	; 0x28000
    28e4:	andcs	r4, r1, r3, asr r6
    28e8:			; <UNDEFINED> instruction: 0xf7fe4479
    28ec:	stmdbmi	r0, {r1, r2, r5, r8, r9, fp, sp, lr, pc}^
    28f0:	andeq	pc, r1, #-1073741822	; 0xc0000002
    28f4:	ldrbtmi	r2, [r9], #-1
    28f8:	bl	7c08f8 <set_scsi_pt_cdb@plt+0x7bf8f4>
    28fc:	ldmdbmi	sp!, {r0, r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}
    2900:	andcs	r4, r1, r2, lsr r6
    2904:			; <UNDEFINED> instruction: 0xf7fe4479
    2908:			; <UNDEFINED> instruction: 0xe6c9eb18
    290c:			; <UNDEFINED> instruction: 0x3010f8dc
    2910:	andle	r2, r9, r2, lsl #22
    2914:	andls	r2, r5, #10
    2918:	bl	1c0918 <set_scsi_pt_cdb@plt+0x1bf914>
    291c:	vstmdbne	r8!, {s19-s23}
    2920:			; <UNDEFINED> instruction: 0xf7fe4641
    2924:			; <UNDEFINED> instruction: 0xe6d9ea9a
    2928:	msreq	CPSR_fs, r4, lsl #2
    292c:	movweq	pc, #49420	; 0xc10c	; <UNPREDICTABLE>
    2930:	stmib	sp, {r1, r3, r4, r5, r9, sl, lr}^
    2934:	strtmi	r3, [r8], -r0, lsl #2
    2938:	movweq	pc, #33036	; 0x810c	; <UNPREDICTABLE>
    293c:			; <UNDEFINED> instruction: 0xf7ff4649
    2940:	strb	pc, [fp], r9, lsl #24	; <UNPREDICTABLE>
    2944:	ldrbmi	r4, [r2], -ip, lsr #18
    2948:	ldrbtmi	r2, [r9], #-1
    294c:	b	ffd4094c <set_scsi_pt_cdb@plt+0xffd3f948>
    2950:	bvs	ff8fc58c <set_scsi_pt_cdb@plt+0xff8fb588>
    2954:			; <UNDEFINED> instruction: 0xf43f2b00
    2958:	cdpne	14, 7, cr10, cr3, cr6, {4}
    295c:			; <UNDEFINED> instruction: 0xf63f2b03
    2960:	stmdami	r6!, {r1, r7, r9, sl, fp, sp, pc}
    2964:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    2968:	b	1a40968 <set_scsi_pt_cdb@plt+0x1a3f964>
    296c:	andcs	lr, r0, #128974848	; 0x7b00000
    2970:	ldr	r2, [r4, -r0, lsl #6]!
    2974:	andcs	r4, r1, r2, lsr #18
    2978:			; <UNDEFINED> instruction: 0xf7fe4479
    297c:			; <UNDEFINED> instruction: 0xe743eade
    2980:	ldrbtmi	r4, [r9], #-2336	; 0xfffff6e0
    2984:	b	ff640984 <set_scsi_pt_cdb@plt+0xff63f980>
    2988:			; <UNDEFINED> instruction: 0xf7fee73e
    298c:	ldmdbmi	lr, {r4, r6, r9, fp, sp, lr, pc}
    2990:	andcs	r4, r1, sl, lsl r6
    2994:			; <UNDEFINED> instruction: 0xf7fe4479
    2998:			; <UNDEFINED> instruction: 0x4631ead0
    299c:	andcs	r4, r0, #40, 12	; 0x2800000
    29a0:	b	16c09a0 <set_scsi_pt_cdb@plt+0x16bf99c>
    29a4:	svclt	0x0000e65f
    29a8:	ldrdeq	r2, [r1], -r4
    29ac:	ldrdeq	r0, [r0], -r8
    29b0:	muleq	r1, sl, r8
    29b4:	andeq	r0, r0, r6, ror fp
    29b8:	andeq	r0, r0, r0, lsr fp
    29bc:	andeq	r0, r0, sl, lsr #22
    29c0:	andeq	r0, r0, r0, lsr #24
    29c4:	andeq	r0, r0, ip, lsl #23
    29c8:	andeq	r0, r0, r6, ror #24
    29cc:	andeq	r0, r0, lr, asr #22
    29d0:	andeq	r0, r0, sl, lsl #23
    29d4:	andeq	r0, r0, r2, lsr #23
    29d8:	muleq	r0, r2, r4
    29dc:	andeq	r0, r0, sl, ror #21
    29e0:	strdeq	r0, [r0], -lr
    29e4:	andeq	r0, r0, r0, ror r9
    29e8:	andeq	r0, r0, ip, ror #17
    29ec:	andeq	r0, r0, r4, lsl #6
    29f0:	andeq	r0, r0, lr, asr #17
    29f4:	muleq	r0, r0, r8
    29f8:	andeq	r0, r0, lr, ror r8
    29fc:	ldrdeq	r0, [r0], -lr
    2a00:	andeq	r0, r0, ip, lsr r4
    2a04:	andeq	r0, r0, lr, asr #16
    2a08:	andeq	r0, r0, r8, lsl sl
    2a0c:	mvnsmi	lr, #737280	; 0xb4000
    2a10:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2a14:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2a18:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2a1c:	stmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a20:	blne	1d93c1c <set_scsi_pt_cdb@plt+0x1d92c18>
    2a24:	strhle	r1, [sl], -r6
    2a28:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2a2c:	svccc	0x0004f855
    2a30:	strbmi	r3, [sl], -r1, lsl #8
    2a34:	ldrtmi	r4, [r8], -r1, asr #12
    2a38:	adcmi	r4, r6, #152, 14	; 0x2600000
    2a3c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2a40:	svclt	0x000083f8
    2a44:	ldrdeq	r2, [r1], -lr
    2a48:	ldrdeq	r2, [r1], -r4
    2a4c:	svclt	0x00004770

Disassembly of section .fini:

00002a50 <.fini>:
    2a50:	push	{r3, lr}
    2a54:	pop	{r3, pc}
