{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637318504565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637318504565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 13:41:44 2021 " "Processing started: Fri Nov 19 13:41:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637318504565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637318504565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7_2 -c lab7_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7_2 -c lab7_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637318504565 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637318504874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637318504874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_2.sv 4 4 " "Found 4 design units, including 4 entities, in source file lab7_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_2 " "Found entity 1: lab7_2" {  } { { "lab7_2.sv" "" { Text "E:/verilogLAB/lab7/lab7_2/lab7_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637318512979 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_counter " "Found entity 2: div_counter" {  } { { "lab7_2.sv" "" { Text "E:/verilogLAB/lab7/lab7_2/lab7_2.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637318512979 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter " "Found entity 3: counter" {  } { { "lab7_2.sv" "" { Text "E:/verilogLAB/lab7/lab7_2/lab7_2.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637318512979 ""} { "Info" "ISGN_ENTITY_NAME" "4 sp_ram_rdwo " "Found entity 4: sp_ram_rdwo" {  } { { "lab7_2.sv" "" { Text "E:/verilogLAB/lab7/lab7_2/lab7_2.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637318512979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637318512979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7_2 " "Elaborating entity \"lab7_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637318513008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_counter div_counter:cnt_d " "Elaborating entity \"div_counter\" for hierarchy \"div_counter:cnt_d\"" {  } { { "lab7_2.sv" "cnt_d" { Text "E:/verilogLAB/lab7/lab7_2/lab7_2.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637318513010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:data " "Elaborating entity \"counter\" for hierarchy \"counter:data\"" {  } { { "lab7_2.sv" "data" { Text "E:/verilogLAB/lab7/lab7_2/lab7_2.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637318513011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sp_ram_rdwo sp_ram_rdwo:RAM " "Elaborating entity \"sp_ram_rdwo\" for hierarchy \"sp_ram_rdwo:RAM\"" {  } { { "lab7_2.sv" "RAM" { Text "E:/verilogLAB/lab7/lab7_2/lab7_2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637318513012 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1637318513180 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1637318513180 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sp_ram_rdwo:RAM\|mem " "RAM logic \"sp_ram_rdwo:RAM\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab7_2.sv" "mem" { Text "E:/verilogLAB/lab7/lab7_2/lab7_2.sv" 56 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1637318513206 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1637318513206 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637318513466 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637318513868 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637318513868 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "208 " "Implemented 208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637318513942 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637318513942 ""} { "Info" "ICUT_CUT_TM_LCELLS" "201 " "Implemented 201 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637318513942 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637318513942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637318513956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 13:41:53 2021 " "Processing ended: Fri Nov 19 13:41:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637318513956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637318513956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637318513956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637318513956 ""}
