# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Problema_2_CV_pseudorandom_nr_generator.srcs/sources_1/new/TOP.v" \
"../../../../Problema_2_CV_pseudorandom_nr_generator.srcs/sources_1/new/counter.v" \
"../../../../Problema_2_CV_pseudorandom_nr_generator.srcs/sources_1/new/counter2.v" \
"../../../../Problema_2_CV_pseudorandom_nr_generator.srcs/sources_1/new/delay_reg.v" \
"../../../../Problema_2_CV_pseudorandom_nr_generator.srcs/sources_1/new/desen.v" \
"../../../../Problema_2_CV_pseudorandom_nr_generator.srcs/sources_1/new/flipflop.v" \
"../../../../Problema_2_CV_pseudorandom_nr_generator.srcs/sources_1/new/fsm.v" \
"../../../../Problema_2_CV_pseudorandom_nr_generator.srcs/sources_1/new/lut.v" \
"../../../../Problema_2_CV_pseudorandom_nr_generator.srcs/sources_1/new/ram.v" \
"../../../../Problema_2_CV_pseudorandom_nr_generator.srcs/sources_1/new/structural.v" \
"../../../../Problema_2_CV_pseudorandom_nr_generator.srcs/sim_1/new/sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
