// Seed: 887953567
module module_0 (
    input tri id_0,
    input supply1 id_1
);
  wire id_3 = 1;
  wire id_4;
  assign id_3 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input tri0 id_2,
    output tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    input uwire id_6,
    output supply1 id_7,
    input wire id_8,
    input wor id_9,
    input wire id_10,
    input tri1 id_11,
    output supply0 id_12,
    output wand id_13,
    input wand id_14,
    input supply1 id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri id_18,
    input tri0 id_19,
    output tri id_20,
    input wor id_21,
    output tri0 id_22,
    output tri0 id_23,
    input tri0 id_24,
    input wand id_25,
    output tri1 id_26,
    output tri0 id_27,
    input wor id_28,
    output uwire id_29,
    output wand id_30,
    input tri1 id_31,
    input wire id_32,
    input supply0 id_33,
    output tri0 id_34,
    input supply1 id_35
);
  wire id_37;
  wire id_38, id_39;
  module_0(
      id_6, id_16
  );
  wire id_40;
  assign id_0 = 1;
  wire id_41;
  wire id_42;
endmodule
