<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="548" />
   <clocksource preferredWidth="545" />
   <frequency preferredWidth="531" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Project/System,Project,Project/Peripherals,Library,Project/Peripherals/Display" />
 <window width="1938" height="1048" x="-9" y="-9" />
 <hdlexample language="VERILOG" />
 <generation block_symbol_file="0" />
</preferences>
