// Seed: 4212997515
module module_0;
  logic [7:0] id_1;
  logic [7:0] id_3;
  assign id_2 = |id_2;
  function id_4();
    begin : LABEL_0
      id_1[1'b0]   = id_2;
      id_3[1|1'b0] = id_3;
    end
  endfunction
endmodule : SymbolIdentifier
module module_1 (
    input wor id_0,
    output supply1 id_1
    , id_4,
    input supply1 id_2
);
  id_5(
      1
  );
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always id_7 = 1;
  assign id_6 = 1'h0;
  module_0 modCall_1 ();
endmodule
