#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Apr 13 12:23:59 2016
# Process ID: 18114
# Current directory: /home/evka/code/tamu_ctp7_v7/ip/edit_registers_v1_0.runs/synth_1
# Command line: vivado -log registers_v1_0.vds -mode batch -messageDb vivado.pb -notrace -source registers_v1_0.tcl
# Log file: /home/evka/code/tamu_ctp7_v7/ip/edit_registers_v1_0.runs/synth_1/registers_v1_0.vds
# Journal file: /home/evka/code/tamu_ctp7_v7/ip/edit_registers_v1_0.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source registers_v1_0.tcl -notrace
Command: synth_design -top registers_v1_0 -part xc7vx690tffg1927-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.977 ; gain = 167.766 ; free physical = 11761 ; free virtual = 14328
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port probe1 is neither a static name nor a globally static expression [/home/evka/code/tamu_ctp7_v7/ip/registers_1.0/hdl/registers_v1_0_AXI.vhd:335]
WARNING: [Synth 8-1565] actual for formal port probe8 is neither a static name nor a globally static expression [/home/evka/code/tamu_ctp7_v7/ip/registers_1.0/hdl/registers_v1_0_AXI.vhd:342]
WARNING: [Synth 8-1565] actual for formal port probe12 is neither a static name nor a globally static expression [/home/evka/code/tamu_ctp7_v7/ip/registers_1.0/hdl/registers_v1_0_AXI.vhd:346]
WARNING: [Synth 8-1565] actual for formal port probe17 is neither a static name nor a globally static expression [/home/evka/code/tamu_ctp7_v7/ip/registers_1.0/hdl/registers_v1_0_AXI.vhd:351]
INFO: [Synth 8-638] synthesizing module 'registers_v1_0' [/home/evka/code/tamu_ctp7_v7/ip/registers_1.0/hdl/registers_v1_0.vhd:63]
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'registers_v1_0_AXI' declared at '/home/evka/code/tamu_ctp7_v7/ip/registers_1.0/hdl/registers_v1_0_AXI.vhd:8' bound to instance 'registers_v1_0_AXI_inst' of component 'registers_v1_0_AXI' [/home/evka/code/tamu_ctp7_v7/ip/registers_1.0/hdl/registers_v1_0.vhd:114]
INFO: [Synth 8-638] synthesizing module 'registers_v1_0_AXI' [/home/evka/code/tamu_ctp7_v7/ip/registers_1.0/hdl/registers_v1_0_AXI.vhd:98]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'ila_axi_regs' declared at '/home/evka/code/tamu_ctp7_v7/ip/edit_registers_v1_0.runs/synth_1/.Xil/Vivado-18114-evka-pc/realtime/ila_axi_regs_stub.v:7' bound to instance 'ila_axi_regs_inst' of component 'ila_axi_regs' [/home/evka/code/tamu_ctp7_v7/ip/registers_1.0/hdl/registers_v1_0_AXI.vhd:331]
INFO: [Synth 8-638] synthesizing module 'ila_axi_regs' [/home/evka/code/tamu_ctp7_v7/ip/edit_registers_v1_0.runs/synth_1/.Xil/Vivado-18114-evka-pc/realtime/ila_axi_regs_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'ila_axi_regs' (1#1) [/home/evka/code/tamu_ctp7_v7/ip/edit_registers_v1_0.runs/synth_1/.Xil/Vivado-18114-evka-pc/realtime/ila_axi_regs_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'registers_v1_0_AXI' (2#1) [/home/evka/code/tamu_ctp7_v7/ip/registers_1.0/hdl/registers_v1_0_AXI.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'registers_v1_0' (3#1) [/home/evka/code/tamu_ctp7_v7/ip/registers_1.0/hdl/registers_v1_0.vhd:63]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1053.359 ; gain = 205.148 ; free physical = 11721 ; free virtual = 14288
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1053.359 ; gain = 205.148 ; free physical = 11721 ; free virtual = 14288
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/ip/edit_registers_v1_0.runs/synth_1/.Xil/Vivado-18114-evka-pc/dcp/ila_axi_regs_in_context.xdc] for cell 'registers_v1_0_AXI_inst/ila_axi_regs_inst'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/ip/edit_registers_v1_0.runs/synth_1/.Xil/Vivado-18114-evka-pc/dcp/ila_axi_regs_in_context.xdc] for cell 'registers_v1_0_AXI_inst/ila_axi_regs_inst'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/ip/registers_1.0/src/constrs/registers.xdc]
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/ip/registers_1.0/src/constrs/registers.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1538.688 ; gain = 0.000 ; free physical = 11387 ; free virtual = 13954
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18142 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1538.688 ; gain = 690.477 ; free physical = 11296 ; free virtual = 13949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1927-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1538.688 ; gain = 690.477 ; free physical = 11296 ; free virtual = 13949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1538.688 ; gain = 690.477 ; free physical = 11296 ; free virtual = 13949
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ipb_state_reg' in module 'registers_v1_0_AXI'
INFO: [Synth 8-5544] ROM "axi_bresp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_bvalid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ipb_timer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ipb_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                    read |                              001 |                              010
       wait_for_read_ack |                              010 |                              100
      axi_read_handshake |                              011 |                              101
                   write |                              100 |                              001
      wait_for_write_ack |                              101 |                              011
     axi_write_handshake |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ipb_state_reg' using encoding 'sequential' in module 'registers_v1_0_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1538.688 ; gain = 690.477 ; free physical = 11283 ; free virtual = 13937
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 3     
	   2 Input     27 Bit        Muxes := 3     
	   7 Input     27 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   7 Input     24 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module registers_v1_0_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 3     
	   2 Input     27 Bit        Muxes := 3     
	   7 Input     27 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   7 Input     24 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1538.688 ; gain = 690.477 ; free physical = 11283 ; free virtual = 13937
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1538.688 ; gain = 690.477 ; free physical = 11285 ; free virtual = 13939
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1538.688 ; gain = 690.477 ; free physical = 11285 ; free virtual = 13939

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1538.688 ; gain = 690.477 ; free physical = 11274 ; free virtual = 13928
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1538.688 ; gain = 690.477 ; free physical = 11274 ; free virtual = 13928

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1538.688 ; gain = 690.477 ; free physical = 11234 ; free virtual = 13888
---------------------------------------------------------------------------------
