#
# Copyright (c) 2015 University of Cambridge
# All rights reserved.
#
#
#  File:
#        output_queues_regs_defines.tcl
#
#  Description:
#        This file is automatically generated with tcl defines for the software
#
# This software was developed by
# Stanford University and the University of Cambridge Computer Laboratory
# under National Science Foundation under Grant No. CNS-0855268,
# the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
# by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"), 
# as part of the DARPA MRC research programme.
#
# @NETFPGA_LICENSE_HEADER_START@
#
# Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
# license agreements.  See the NOTICE file distributed with this work for
# additional information regarding copyright ownership.  NetFPGA licenses this
# file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
# "License"); you may not use this file except in compliance with the
# License.  You may obtain a copy of the License at:
#
#   http://www.netfpga-cic.org
#
# Unless required by applicable law or agreed to in writing, Work distributed
# under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
# CONDITIONS OF ANY KIND, either express or implied.  See the License for the
# specific language governing permissions and limitations under the License.
#
# @NETFPGA_LICENSE_HEADER_END@
#

set OUTPUT_QUEUES_REGS_ID_0_OFFSET 0x0
set OUTPUT_QUEUES_REGS_ID_0_DEFAULT 0x0000DA03
set OUTPUT_QUEUES_REGS_ID_0_WIDTH 32
set OUTPUT_QUEUES_REGS_VERSION_0_OFFSET 0x4
set OUTPUT_QUEUES_REGS_VERSION_0_DEFAULT 0x1
set OUTPUT_QUEUES_REGS_VERSION_0_WIDTH 32
set OUTPUT_QUEUES_REGS_RESET_0_OFFSET 0x8
set OUTPUT_QUEUES_REGS_RESET_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_RESET_0_WIDTH 16
set OUTPUT_QUEUES_REGS_FLIP_0_OFFSET 0xC
set OUTPUT_QUEUES_REGS_FLIP_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_FLIP_0_WIDTH 32
set OUTPUT_QUEUES_REGS_DEBUG_0_OFFSET 0x10
set OUTPUT_QUEUES_REGS_DEBUG_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_DEBUG_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTIN_0_OFFSET 0x14
set OUTPUT_QUEUES_REGS_PKTIN_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTIN_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTOUT_0_OFFSET 0x18
set OUTPUT_QUEUES_REGS_PKTOUT_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTOUT_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTSTOREDPORT0_0_OFFSET 0x1C
set OUTPUT_QUEUES_REGS_PKTSTOREDPORT0_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTSTOREDPORT0_0_WIDTH 32
set OUTPUT_QUEUES_REGS_BYTESSTOREDPORT0_0_OFFSET 0x20
set OUTPUT_QUEUES_REGS_BYTESSTOREDPORT0_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_BYTESSTOREDPORT0_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTREMOVEDPORT0_0_OFFSET 0x24
set OUTPUT_QUEUES_REGS_PKTREMOVEDPORT0_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTREMOVEDPORT0_0_WIDTH 32
set OUTPUT_QUEUES_REGS_BYTESREMOVEDPORT0_0_OFFSET 0x28
set OUTPUT_QUEUES_REGS_BYTESREMOVEDPORT0_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_BYTESREMOVEDPORT0_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTDROPPEDPORT0_0_OFFSET 0x2C
set OUTPUT_QUEUES_REGS_PKTDROPPEDPORT0_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTDROPPEDPORT0_0_WIDTH 32
set OUTPUT_QUEUES_REGS_BYTESDROPPEDPORT0_0_OFFSET 0x30
set OUTPUT_QUEUES_REGS_BYTESDROPPEDPORT0_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_BYTESDROPPEDPORT0_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTINQUEUEPORT0_0_OFFSET 0x34
set OUTPUT_QUEUES_REGS_PKTINQUEUEPORT0_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTINQUEUEPORT0_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTSTOREDPORT1_0_OFFSET 0x38
set OUTPUT_QUEUES_REGS_PKTSTOREDPORT1_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTSTOREDPORT1_0_WIDTH 32
set OUTPUT_QUEUES_REGS_BYTESSTOREDPORT1_0_OFFSET 0x3C
set OUTPUT_QUEUES_REGS_BYTESSTOREDPORT1_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_BYTESSTOREDPORT1_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTREMOVEDPORT1_0_OFFSET 0x40
set OUTPUT_QUEUES_REGS_PKTREMOVEDPORT1_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTREMOVEDPORT1_0_WIDTH 32
set OUTPUT_QUEUES_REGS_BYTESREMOVEDPORT1_0_OFFSET 0x44
set OUTPUT_QUEUES_REGS_BYTESREMOVEDPORT1_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_BYTESREMOVEDPORT1_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTDROPPEDPORT1_0_OFFSET 0x48
set OUTPUT_QUEUES_REGS_PKTDROPPEDPORT1_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTDROPPEDPORT1_0_WIDTH 32
set OUTPUT_QUEUES_REGS_BYTESDROPPEDPORT1_0_OFFSET 0x4C
set OUTPUT_QUEUES_REGS_BYTESDROPPEDPORT1_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_BYTESDROPPEDPORT1_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTINQUEUEPORT1_0_OFFSET 0x50
set OUTPUT_QUEUES_REGS_PKTINQUEUEPORT1_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTINQUEUEPORT1_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTSTOREDPORT2_0_OFFSET 0x54
set OUTPUT_QUEUES_REGS_PKTSTOREDPORT2_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTSTOREDPORT2_0_WIDTH 32
set OUTPUT_QUEUES_REGS_BYTESSTOREDPORT2_0_OFFSET 0x58
set OUTPUT_QUEUES_REGS_BYTESSTOREDPORT2_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_BYTESSTOREDPORT2_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTREMOVEDPORT2_0_OFFSET 0x5C
set OUTPUT_QUEUES_REGS_PKTREMOVEDPORT2_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTREMOVEDPORT2_0_WIDTH 32
set OUTPUT_QUEUES_REGS_BYTESREMOVEDPORT2_0_OFFSET 0x60
set OUTPUT_QUEUES_REGS_BYTESREMOVEDPORT2_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_BYTESREMOVEDPORT2_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTDROPPEDPORT2_0_OFFSET 0x64
set OUTPUT_QUEUES_REGS_PKTDROPPEDPORT2_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTDROPPEDPORT2_0_WIDTH 32
set OUTPUT_QUEUES_REGS_BYTESDROPPEDPORT2_0_OFFSET 0x68
set OUTPUT_QUEUES_REGS_BYTESDROPPEDPORT2_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_BYTESDROPPEDPORT2_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTINQUEUEPORT2_0_OFFSET 0x6C
set OUTPUT_QUEUES_REGS_PKTINQUEUEPORT2_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTINQUEUEPORT2_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTSTOREDPORT3_0_OFFSET 0x70
set OUTPUT_QUEUES_REGS_PKTSTOREDPORT3_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTSTOREDPORT3_0_WIDTH 32
set OUTPUT_QUEUES_REGS_BYTESSTOREDPORT3_0_OFFSET 0x74
set OUTPUT_QUEUES_REGS_BYTESSTOREDPORT3_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_BYTESSTOREDPORT3_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTREMOVEDPORT3_0_OFFSET 0x78
set OUTPUT_QUEUES_REGS_PKTREMOVEDPORT3_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTREMOVEDPORT3_0_WIDTH 32
set OUTPUT_QUEUES_REGS_BYTESREMOVEDPORT3_0_OFFSET 0x7C
set OUTPUT_QUEUES_REGS_BYTESREMOVEDPORT3_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_BYTESREMOVEDPORT3_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTDROPPEDPORT3_0_OFFSET 0x80
set OUTPUT_QUEUES_REGS_PKTDROPPEDPORT3_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTDROPPEDPORT3_0_WIDTH 32
set OUTPUT_QUEUES_REGS_BYTESDROPPEDPORT3_0_OFFSET 0x84
set OUTPUT_QUEUES_REGS_BYTESDROPPEDPORT3_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_BYTESDROPPEDPORT3_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTINQUEUEPORT3_0_OFFSET 0x88
set OUTPUT_QUEUES_REGS_PKTINQUEUEPORT3_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTINQUEUEPORT3_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTSTOREDPORT4_0_OFFSET 0x8C
set OUTPUT_QUEUES_REGS_PKTSTOREDPORT4_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTSTOREDPORT4_0_WIDTH 32
set OUTPUT_QUEUES_REGS_BYTESSTOREDPORT4_0_OFFSET 0x90
set OUTPUT_QUEUES_REGS_BYTESSTOREDPORT4_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_BYTESSTOREDPORT4_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTREMOVEDPORT4_0_OFFSET 0x94
set OUTPUT_QUEUES_REGS_PKTREMOVEDPORT4_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTREMOVEDPORT4_0_WIDTH 32
set OUTPUT_QUEUES_REGS_BYTESREMOVEDPORT4_0_OFFSET 0x98
set OUTPUT_QUEUES_REGS_BYTESREMOVEDPORT4_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_BYTESREMOVEDPORT4_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTDROPPEDPORT4_0_OFFSET 0x9C
set OUTPUT_QUEUES_REGS_PKTDROPPEDPORT4_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTDROPPEDPORT4_0_WIDTH 32
set OUTPUT_QUEUES_REGS_BYTESDROPPEDPORT4_0_OFFSET 0xA0
set OUTPUT_QUEUES_REGS_BYTESDROPPEDPORT4_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_BYTESDROPPEDPORT4_0_WIDTH 32
set OUTPUT_QUEUES_REGS_PKTINQUEUEPORT4_0_OFFSET 0xA4
set OUTPUT_QUEUES_REGS_PKTINQUEUEPORT4_0_DEFAULT 0x0
set OUTPUT_QUEUES_REGS_PKTINQUEUEPORT4_0_WIDTH 32
