Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to Z:/Lab6/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.47 secs
 
--> Parameter xsthdpdir set to Z:/Lab6/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.47 secs
 
--> Reading design: Lab6.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab6.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab6"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Lab6
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : Lab6.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Lab6.v" in library work
Module <Lab6> compiled
No errors in compilation
Analysis of file <"Lab6.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Lab6> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Lab6>.
Module <Lab6> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Lab6>.
    Related source file is "Lab6.v".
WARNING:Xst:646 - Signal <allow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <flag>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | iCLK (rising_edge)                             |
    | Clock enable       | flag$cmp_eq0000 (positive)                     |
    | Reset              | iBTN (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <start>.
    Found 8-bit register for signal <oLED>.
    Found 32-bit register for signal <counter>.
    Found 32-bit adder for signal <counter$addsub0000> created at line 75.
    Found 32-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 75.
    Found 32-bit comparator less for signal <counter$cmp_lt0000> created at line 75.
    Found 32-bit up counter for signal <counter2>.
    Found 8-bit register for signal <signal1>.
    Found 1-bit xor2 for signal <signal1_7$xor0000> created at line 41.
    Found 8-bit register for signal <signal2>.
    Found 1-bit xor2 for signal <signal2_7$xor0000> created at line 43.
    Found 8-bit register for signal <signal3>.
    Found 1-bit xor2 for signal <signal3_7$xor0000> created at line 45.
    Found 8-bit register for signal <signal4>.
    Found 1-bit xor2 for signal <signal4_7$xor0000> created at line 47.
    Found 4-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  76 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <Lab6> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 42
 1-bit register                                        : 40
 32-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 2
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <flag/FSM> on signal <flag[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx\10.1\ISE.
WARNING:Xst:2677 - Node <start_0> of sequential type is unconnected in block <Lab6>.
WARNING:Xst:2677 - Node <start_3> of sequential type is unconnected in block <Lab6>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 76
 Flip-Flops                                            : 76
# Comparators                                          : 2
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Lab6> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab6, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 108
 Flip-Flops                                            : 108

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Lab6.ngr
Top Level Output File Name         : Lab6
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 367
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 62
#      LUT2                        : 12
#      LUT2_L                      : 2
#      LUT3                        : 42
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 65
#      LUT4_D                      : 8
#      LUT4_L                      : 24
#      MUXCY                       : 76
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 108
#      FDE                         : 32
#      FDR                         : 32
#      FDRE                        : 35
#      FDS                         : 8
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 5
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      121  out of   4656     2%  
 Number of Slice Flip Flops:            108  out of   9312     1%  
 Number of 4 input LUTs:                220  out of   9312     2%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
iCLK                               | BUFGP                  | 108   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.647ns (Maximum Frequency: 130.770MHz)
   Minimum input arrival time before clock: 9.070ns
   Maximum output required time after clock: 4.683ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'iCLK'
  Clock period: 7.647ns (frequency: 130.770MHz)
  Total number of paths / destination ports: 3702 / 140
-------------------------------------------------------------------------
Delay:               7.647ns (Levels of Logic = 12)
  Source:            counter2_8 (FF)
  Destination:       oLED_6 (FF)
  Source Clock:      iCLK rising
  Destination Clock: iCLK rising

  Data Path: counter2_8 to oLED_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  counter2_8 (counter2_8)
     LUT4:I0->O            1   0.704   0.000  flag_cmp_eq0002_wg_lut<0> (flag_cmp_eq0002_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  flag_cmp_eq0002_wg_cy<0> (flag_cmp_eq0002_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  flag_cmp_eq0002_wg_cy<1> (flag_cmp_eq0002_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  flag_cmp_eq0002_wg_cy<2> (flag_cmp_eq0002_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  flag_cmp_eq0002_wg_cy<3> (flag_cmp_eq0002_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  flag_cmp_eq0002_wg_cy<4> (flag_cmp_eq0002_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  flag_cmp_eq0002_wg_cy<5> (flag_cmp_eq0002_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  flag_cmp_eq0002_wg_cy<6> (flag_cmp_eq0002_wg_cy<6>)
     MUXCY:CI->O          13   0.459   0.987  flag_cmp_eq0002_wg_cy<7> (flag_cmp_eq0002)
     LUT4_D:I3->O          4   0.704   0.591  oLED_7_mux00001_SW0 (N36)
     LUT4:I3->O            1   0.704   0.455  oLED_6_mux0000100 (oLED_6_mux0000100)
     LUT4:I2->O            1   0.704   0.000  oLED_6_mux0000107 (oLED_6_mux0000)
     FDS:D                     0.308          oLED_6
    ----------------------------------------
    Total                      7.647ns (4.992ns logic, 2.655ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iCLK'
  Total number of paths / destination ports: 331 / 120
-------------------------------------------------------------------------
Offset:              9.070ns (Levels of Logic = 7)
  Source:            iSW<3> (PAD)
  Destination:       oLED_6 (FF)
  Destination Clock: iCLK rising

  Data Path: iSW<3> to oLED_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.218   1.331  iSW_3_IBUF (iSW_3_IBUF)
     LUT3:I1->O            4   0.704   0.762  oLED_6_mux00005 (oLED_1_mux00005)
     LUT4:I0->O            1   0.704   0.424  oLED_6_mux000012 (oLED_6_mux000012)
     LUT4_L:I3->LO         1   0.704   0.104  oLED_6_mux000028_SW0 (N86)
     LUT4:I3->O            1   0.704   0.595  oLED_6_mux000028 (oLED_6_mux000028)
     LUT4_L:I0->LO         1   0.704   0.104  oLED_6_mux000068 (oLED_6_mux000068)
     LUT4:I3->O            1   0.704   0.000  oLED_6_mux0000107 (oLED_6_mux0000)
     FDS:D                     0.308          oLED_6
    ----------------------------------------
    Total                      9.070ns (5.750ns logic, 3.320ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iCLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.683ns (Levels of Logic = 1)
  Source:            oLED_5 (FF)
  Destination:       oLED<5> (PAD)
  Source Clock:      iCLK rising

  Data Path: oLED_5 to oLED<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              9   0.591   0.820  oLED_5 (oLED_5)
     OBUF:I->O                 3.272          oLED_5_OBUF (oLED<5>)
    ----------------------------------------
    Total                      4.683ns (3.863ns logic, 0.820ns route)
                                       (82.5% logic, 17.5% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.88 secs
 
--> 

Total memory usage is 146492 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

