<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência à estrutura SCB_Type</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structSCB__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Atributos Públicos</a> &#124;
<a href="structSCB__Type-members.html">Mostrar lista completa dos membros</a>  </div>
  <div class="headertitle"><div class="title">Referência à estrutura SCB_Type<div class="ingroups"><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Structure type to access the System Control Block (SCB).  
 <a href="structSCB__Type.html#details">Mais...</a></p>

<p><code>#include &lt;<a class="el" href="core__cm0plus_8h_source.html">core_cm0plus.h</a>&gt;</code></p>
<div class="dynheader">
Diagrama de colaboração para SCB_Type:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="structSCB__Type__coll__graph.svg" width="116" height="276"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Atributos Públicos</h2></td></tr>
<tr class="memitem:gab65372404ce64b0f0b35e2709429404e" id="r_gab65372404ce64b0f0b35e2709429404e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gab65372404ce64b0f0b35e2709429404e">AFSR</a></td></tr>
<tr class="memdesc:gab65372404ce64b0f0b35e2709429404e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x03C (R/W) Auxiliary Fault Status Register.  <br /></td></tr>
<tr class="separator:gab65372404ce64b0f0b35e2709429404e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e5b8934c647eb1b7383c1894f01380" id="r_gad3e5b8934c647eb1b7383c1894f01380"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__SysTickFunctions.html#gad3e5b8934c647eb1b7383c1894f01380">AIRCR</a></td></tr>
<tr class="memdesc:gad3e5b8934c647eb1b7383c1894f01380"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00C (R/W) Application Interrupt and Reset Control Register.  <br /></td></tr>
<tr class="separator:gad3e5b8934c647eb1b7383c1894f01380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8e7e58be4e41c88dfa78f54589271c" id="r_ga3f8e7e58be4e41c88dfa78f54589271c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga3f8e7e58be4e41c88dfa78f54589271c">BFAR</a></td></tr>
<tr class="memdesc:ga3f8e7e58be4e41c88dfa78f54589271c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x038 (R/W) BusFault Address Register.  <br /></td></tr>
<tr class="separator:ga3f8e7e58be4e41c88dfa78f54589271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf783d9889cc340a4fca0624cdd4a0ec" id="r_gaaf783d9889cc340a4fca0624cdd4a0ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaaf783d9889cc340a4fca0624cdd4a0ec">BPIALL</a></td></tr>
<tr class="memdesc:gaaf783d9889cc340a4fca0624cdd4a0ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x278 ( /W) Branch Predictor Invalidate All.  <br /></td></tr>
<tr class="separator:gaaf783d9889cc340a4fca0624cdd4a0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6653b0b70faac936046a02809b577f" id="r_ga2d6653b0b70faac936046a02809b577f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga2d6653b0b70faac936046a02809b577f">CCR</a></td></tr>
<tr class="memdesc:ga2d6653b0b70faac936046a02809b577f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x014 (R/W) Configuration Control Register.  <br /></td></tr>
<tr class="separator:ga2d6653b0b70faac936046a02809b577f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd063c9297a1a3b67e6d1d5e179e6a0e" id="r_gafd063c9297a1a3b67e6d1d5e179e6a0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gafd063c9297a1a3b67e6d1d5e179e6a0e">CCSIDR</a></td></tr>
<tr class="memdesc:gafd063c9297a1a3b67e6d1d5e179e6a0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x080 (R/ ) Cache Size ID Register.  <br /></td></tr>
<tr class="separator:gafd063c9297a1a3b67e6d1d5e179e6a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cda9e061b42373383418663092ad19a" id="r_ga0cda9e061b42373383418663092ad19a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga0cda9e061b42373383418663092ad19a">CFSR</a></td></tr>
<tr class="memdesc:ga0cda9e061b42373383418663092ad19a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x028 (R/W) Configurable Fault Status Register.  <br /></td></tr>
<tr class="separator:ga0cda9e061b42373383418663092ad19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9899f5775251cf5ef0cb0845527afc2" id="r_gad9899f5775251cf5ef0cb0845527afc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gad9899f5775251cf5ef0cb0845527afc2">CLIDR</a></td></tr>
<tr class="memdesc:gad9899f5775251cf5ef0cb0845527afc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x078 (R/ ) Cache Level ID register.  <br /></td></tr>
<tr class="separator:gad9899f5775251cf5ef0cb0845527afc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a860c1b8d8154a1f00d99d23b67764" id="r_gac6a860c1b8d8154a1f00d99d23b67764"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gac6a860c1b8d8154a1f00d99d23b67764">CPACR</a></td></tr>
<tr class="memdesc:gac6a860c1b8d8154a1f00d99d23b67764"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x088 (R/W) Coprocessor Access Control Register.  <br /></td></tr>
<tr class="separator:gac6a860c1b8d8154a1f00d99d23b67764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e08d546d8b641bee298a459ea73e46" id="r_ga21e08d546d8b641bee298a459ea73e46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga21e08d546d8b641bee298a459ea73e46">CPUID</a></td></tr>
<tr class="memdesc:ga21e08d546d8b641bee298a459ea73e46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x000 (R/ ) CPUID Base Register.  <br /></td></tr>
<tr class="separator:ga21e08d546d8b641bee298a459ea73e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3884e8b6504ec63c1eaa8742e94df3d" id="r_gad3884e8b6504ec63c1eaa8742e94df3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gad3884e8b6504ec63c1eaa8742e94df3d">CSSELR</a></td></tr>
<tr class="memdesc:gad3884e8b6504ec63c1eaa8742e94df3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x084 (R/W) Cache Size Selection Register.  <br /></td></tr>
<tr class="separator:gad3884e8b6504ec63c1eaa8742e94df3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3fe705fef8762763b6d61dbdf0ccc3d" id="r_gaf3fe705fef8762763b6d61dbdf0ccc3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf3fe705fef8762763b6d61dbdf0ccc3d">CTR</a></td></tr>
<tr class="memdesc:gaf3fe705fef8762763b6d61dbdf0ccc3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x07C (R/ ) Cache Type register.  <br /></td></tr>
<tr class="separator:gaf3fe705fef8762763b6d61dbdf0ccc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f59813582b53feb5f1afbbad3db2022" id="r_ga4f59813582b53feb5f1afbbad3db2022"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga4f59813582b53feb5f1afbbad3db2022">DCCIMVAC</a></td></tr>
<tr class="memdesc:ga4f59813582b53feb5f1afbbad3db2022"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC.  <br /></td></tr>
<tr class="separator:ga4f59813582b53feb5f1afbbad3db2022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50f7a0a9574fe0e24a68bb4eca75140" id="r_gaf50f7a0a9574fe0e24a68bb4eca75140"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf50f7a0a9574fe0e24a68bb4eca75140">DCCISW</a></td></tr>
<tr class="memdesc:gaf50f7a0a9574fe0e24a68bb4eca75140"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way.  <br /></td></tr>
<tr class="separator:gaf50f7a0a9574fe0e24a68bb4eca75140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042e3622c98de4e908cfda4f70d1f097" id="r_ga042e3622c98de4e908cfda4f70d1f097"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga042e3622c98de4e908cfda4f70d1f097">DCCMVAC</a></td></tr>
<tr class="memdesc:ga042e3622c98de4e908cfda4f70d1f097"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC.  <br /></td></tr>
<tr class="separator:ga042e3622c98de4e908cfda4f70d1f097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3caeea159ab54859ea11397f942cfa" id="r_gaae3caeea159ab54859ea11397f942cfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaae3caeea159ab54859ea11397f942cfa">DCCMVAU</a></td></tr>
<tr class="memdesc:gaae3caeea159ab54859ea11397f942cfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU.  <br /></td></tr>
<tr class="separator:gaae3caeea159ab54859ea11397f942cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95cc818be9fa7d25ae516f3fe6b7788" id="r_gab95cc818be9fa7d25ae516f3fe6b7788"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gab95cc818be9fa7d25ae516f3fe6b7788">DCCSW</a></td></tr>
<tr class="memdesc:gab95cc818be9fa7d25ae516f3fe6b7788"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x26C ( /W) D-Cache Clean by Set-way.  <br /></td></tr>
<tr class="separator:gab95cc818be9fa7d25ae516f3fe6b7788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be79491ab1ed14f3b0237ba7e69063c" id="r_ga4be79491ab1ed14f3b0237ba7e69063c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga4be79491ab1ed14f3b0237ba7e69063c">DCIMVAC</a></td></tr>
<tr class="memdesc:ga4be79491ab1ed14f3b0237ba7e69063c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC.  <br /></td></tr>
<tr class="separator:ga4be79491ab1ed14f3b0237ba7e69063c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22bcfd7e1bffebdbe98cdbc8d77a2f42" id="r_ga22bcfd7e1bffebdbe98cdbc8d77a2f42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga22bcfd7e1bffebdbe98cdbc8d77a2f42">DCISW</a></td></tr>
<tr class="memdesc:ga22bcfd7e1bffebdbe98cdbc8d77a2f42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x260 ( /W) D-Cache Invalidate by Set-way.  <br /></td></tr>
<tr class="separator:ga22bcfd7e1bffebdbe98cdbc8d77a2f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191579bde0d21ff51d30a714fd887033" id="r_ga191579bde0d21ff51d30a714fd887033"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga191579bde0d21ff51d30a714fd887033">DFSR</a></td></tr>
<tr class="memdesc:ga191579bde0d21ff51d30a714fd887033"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x030 (R/W) Debug Fault Status Register.  <br /></td></tr>
<tr class="separator:ga191579bde0d21ff51d30a714fd887033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ad254659362b9752c69afe3fd80934" id="r_ga14ad254659362b9752c69afe3fd80934"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga14ad254659362b9752c69afe3fd80934">HFSR</a></td></tr>
<tr class="memdesc:ga14ad254659362b9752c69afe3fd80934"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x02C (R/W) HardFault Status Register.  <br /></td></tr>
<tr class="separator:ga14ad254659362b9752c69afe3fd80934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga573260e7836dbc43707df97dd475a0c8" id="r_ga573260e7836dbc43707df97dd475a0c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga573260e7836dbc43707df97dd475a0c8">ICIALLU</a></td></tr>
<tr class="memdesc:ga573260e7836dbc43707df97dd475a0c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x250 ( /W) I-Cache Invalidate All to PoU.  <br /></td></tr>
<tr class="separator:ga573260e7836dbc43707df97dd475a0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eca5a3e5aedd89a9655df8f5798e2b0" id="r_ga5eca5a3e5aedd89a9655df8f5798e2b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga5eca5a3e5aedd89a9655df8f5798e2b0">ICIMVAU</a></td></tr>
<tr class="memdesc:ga5eca5a3e5aedd89a9655df8f5798e2b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU.  <br /></td></tr>
<tr class="separator:ga5eca5a3e5aedd89a9655df8f5798e2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca18ef984d132c6bf4d9b61cd00f05a" id="r_ga0ca18ef984d132c6bf4d9b61cd00f05a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga0ca18ef984d132c6bf4d9b61cd00f05a">ICSR</a></td></tr>
<tr class="memdesc:ga0ca18ef984d132c6bf4d9b61cd00f05a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x004 (R/W) Interrupt Control and State Register.  <br /></td></tr>
<tr class="separator:ga0ca18ef984d132c6bf4d9b61cd00f05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9a1d805f8e99b9fd3ab4f455b6333a" id="r_ga9c9a1d805f8e99b9fd3ab4f455b6333a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga9c9a1d805f8e99b9fd3ab4f455b6333a">ID_AFR</a></td></tr>
<tr class="memdesc:ga9c9a1d805f8e99b9fd3ab4f455b6333a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04C (R/ ) Auxiliary Feature Register.  <br /></td></tr>
<tr class="separator:ga9c9a1d805f8e99b9fd3ab4f455b6333a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1d3119c020983fdc949c2ccd406caa" id="r_gada1d3119c020983fdc949c2ccd406caa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gada1d3119c020983fdc949c2ccd406caa">ID_DFR</a></td></tr>
<tr class="memdesc:gada1d3119c020983fdc949c2ccd406caa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x048 (R/ ) Debug Feature Register.  <br /></td></tr>
<tr class="separator:gada1d3119c020983fdc949c2ccd406caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e01a197fd5ade9a8c80628a365e80e" id="r_ga73e01a197fd5ade9a8c80628a365e80e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga73e01a197fd5ade9a8c80628a365e80e">ID_ISAR</a> [6<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="memdesc:ga73e01a197fd5ade9a8c80628a365e80e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x060 (R/ ) Instruction Set Attributes Register.  <br /></td></tr>
<tr class="separator:ga73e01a197fd5ade9a8c80628a365e80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae121ba55695c67210c155af3be26dd2b" id="r_gae121ba55695c67210c155af3be26dd2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gae121ba55695c67210c155af3be26dd2b">ID_MMFR</a> [4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="memdesc:gae121ba55695c67210c155af3be26dd2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x050 (R/ ) Memory Model Feature Register.  <br /></td></tr>
<tr class="separator:gae121ba55695c67210c155af3be26dd2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35c6b650d3bb2d11259c0a0285d0d00" id="r_gab35c6b650d3bb2d11259c0a0285d0d00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gab35c6b650d3bb2d11259c0a0285d0d00">ID_PFR</a> [2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="memdesc:gab35c6b650d3bb2d11259c0a0285d0d00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x040 (R/ ) Processor Feature Register.  <br /></td></tr>
<tr class="separator:gab35c6b650d3bb2d11259c0a0285d0d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d03d0b7cec2254f39eb1c46c7445e80" id="r_ga2d03d0b7cec2254f39eb1c46c7445e80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga2d03d0b7cec2254f39eb1c46c7445e80">MMFAR</a></td></tr>
<tr class="memdesc:ga2d03d0b7cec2254f39eb1c46c7445e80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x034 (R/W) MemManage Fault Address Register.  <br /></td></tr>
<tr class="separator:ga2d03d0b7cec2254f39eb1c46c7445e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1ba0f875c0e97c1673882b1106e66b" id="r_ga7a1ba0f875c0e97c1673882b1106e66b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga7a1ba0f875c0e97c1673882b1106e66b">MVFR0</a></td></tr>
<tr class="memdesc:ga7a1ba0f875c0e97c1673882b1106e66b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x240 (R/ ) Media and VFP Feature Register 0.  <br /></td></tr>
<tr class="separator:ga7a1ba0f875c0e97c1673882b1106e66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75d6299150fdcbbcb765e22ff27c432e" id="r_ga75d6299150fdcbbcb765e22ff27c432e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga75d6299150fdcbbcb765e22ff27c432e">MVFR1</a></td></tr>
<tr class="memdesc:ga75d6299150fdcbbcb765e22ff27c432e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x244 (R/ ) Media and VFP Feature Register 1.  <br /></td></tr>
<tr class="separator:ga75d6299150fdcbbcb765e22ff27c432e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280ef961518ecee3ed43a86404853c3d" id="r_ga280ef961518ecee3ed43a86404853c3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga280ef961518ecee3ed43a86404853c3d">MVFR2</a></td></tr>
<tr class="memdesc:ga280ef961518ecee3ed43a86404853c3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x248 (R/ ) Media and VFP Feature Register 2.  <br /></td></tr>
<tr class="separator:ga280ef961518ecee3ed43a86404853c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga525790dfb9d9e3dd8eb126cdfebcd472" id="r_ga525790dfb9d9e3dd8eb126cdfebcd472"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga525790dfb9d9e3dd8eb126cdfebcd472">NSACR</a></td></tr>
<tr class="memdesc:ga525790dfb9d9e3dd8eb126cdfebcd472"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08C (R/W) Non-Secure Access Control Register.  <br /></td></tr>
<tr class="separator:ga525790dfb9d9e3dd8eb126cdfebcd472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10960cdc703f661c83a237d9c69db23c" id="r_ga10960cdc703f661c83a237d9c69db23c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga10960cdc703f661c83a237d9c69db23c">RESERVED0</a></td></tr>
<tr class="separator:ga10960cdc703f661c83a237d9c69db23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadddd65958c1c4c0301f62ede0a9bf12e" id="r_gadddd65958c1c4c0301f62ede0a9bf12e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__SysTickFunctions.html#gadddd65958c1c4c0301f62ede0a9bf12e">RESERVED1</a></td></tr>
<tr class="separator:gadddd65958c1c4c0301f62ede0a9bf12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03cb95cc96cf075144e2e285e9726df" id="r_gaa03cb95cc96cf075144e2e285e9726df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaa03cb95cc96cf075144e2e285e9726df">RESERVED3</a> [69<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:gaa03cb95cc96cf075144e2e285e9726df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4819f7ad316c10a458cd3a7ac86cbbee" id="r_ga4819f7ad316c10a458cd3a7ac86cbbee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga4819f7ad316c10a458cd3a7ac86cbbee">RESERVED4</a> [15<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga4819f7ad316c10a458cd3a7ac86cbbee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b68e5bbea29a5b307c22bca9332a0f" id="r_ga82b68e5bbea29a5b307c22bca9332a0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga82b68e5bbea29a5b307c22bca9332a0f">RESERVED5</a> [1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga82b68e5bbea29a5b307c22bca9332a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf417a59ef8e9e182f5b9d53e0c8e3211" id="r_gaf417a59ef8e9e182f5b9d53e0c8e3211"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf417a59ef8e9e182f5b9d53e0c8e3211">RESERVED6</a> [1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:gaf417a59ef8e9e182f5b9d53e0c8e3211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aed65315141a5969ce258dc682a798b" id="r_ga3aed65315141a5969ce258dc682a798b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga3aed65315141a5969ce258dc682a798b">RESERVED7</a> [21<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga3aed65315141a5969ce258dc682a798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4840c6fa4d1ee75544f4032c88ec34" id="r_ga3a4840c6fa4d1ee75544f4032c88ec34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga3a4840c6fa4d1ee75544f4032c88ec34">SCR</a></td></tr>
<tr class="memdesc:ga3a4840c6fa4d1ee75544f4032c88ec34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x010 (R/W) System Control Register.  <br /></td></tr>
<tr class="separator:ga3a4840c6fa4d1ee75544f4032c88ec34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d10b4d12140f25409d3add3f0f21d3a" id="r_ga0d10b4d12140f25409d3add3f0f21d3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga0d10b4d12140f25409d3add3f0f21d3a">SFAR</a></td></tr>
<tr class="memdesc:ga0d10b4d12140f25409d3add3f0f21d3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0E8 (R/W) Secure Fault Address Register.  <br /></td></tr>
<tr class="separator:ga0d10b4d12140f25409d3add3f0f21d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b05689ebe06d5be6ae981d95d70750" id="r_gaa6b05689ebe06d5be6ae981d95d70750"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaa6b05689ebe06d5be6ae981d95d70750">SFSR</a></td></tr>
<tr class="memdesc:gaa6b05689ebe06d5be6ae981d95d70750"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0E4 (R/W) Secure Fault Status Register.  <br /></td></tr>
<tr class="separator:gaa6b05689ebe06d5be6ae981d95d70750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5ae9741a99808043394c4743b635c4" id="r_ga7b5ae9741a99808043394c4743b635c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga7b5ae9741a99808043394c4743b635c4">SHCSR</a></td></tr>
<tr class="memdesc:ga7b5ae9741a99808043394c4743b635c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x024 (R/W) System Handler Control and State Register.  <br /></td></tr>
<tr class="separator:ga7b5ae9741a99808043394c4743b635c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdab23abd301033bb318c7b188b377db" id="r_gafdab23abd301033bb318c7b188b377db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gafdab23abd301033bb318c7b188b377db">SHPR</a> [12<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="memdesc:gafdab23abd301033bb318c7b188b377db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15)  <br /></td></tr>
<tr class="separator:gafdab23abd301033bb318c7b188b377db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb22e89dbfb984022a6f8ecbaf0c3b2c" id="r_gafb22e89dbfb984022a6f8ecbaf0c3b2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__SysTickFunctions.html#gafb22e89dbfb984022a6f8ecbaf0c3b2c">SHPR</a> [2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="memdesc:gafb22e89dbfb984022a6f8ecbaf0c3b2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x01C (R/W) System Handlers Priority Registers.  <br /></td></tr>
<tr class="separator:gafb22e89dbfb984022a6f8ecbaf0c3b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad70825dd0869b7ccd07fb2b8680fcdb6" id="r_gad70825dd0869b7ccd07fb2b8680fcdb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gad70825dd0869b7ccd07fb2b8680fcdb6">STIR</a></td></tr>
<tr class="memdesc:gad70825dd0869b7ccd07fb2b8680fcdb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x200 ( /W) Software Triggered Interrupt Register.  <br /></td></tr>
<tr class="separator:gad70825dd0869b7ccd07fb2b8680fcdb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga187a4578e920544ed967f98020fb8170" id="r_ga187a4578e920544ed967f98020fb8170"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga187a4578e920544ed967f98020fb8170">VTOR</a></td></tr>
<tr class="memdesc:ga187a4578e920544ed967f98020fb8170"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x008 (R/W) Vector Table Offset Register.  <br /></td></tr>
<tr class="separator:ga187a4578e920544ed967f98020fb8170"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Descrição detalhada</h2>
<div class="textblock"><p>Structure type to access the System Control Block (SCB). </p>
</div><hr/>A documentação para esta estrutura foi gerada a partir dos seguintes ficheiros:<ul>
<li><a class="el" href="core__cm0plus_8h_source.html">core_cm0plus.h</a></li>
<li><a class="el" href="core__cm33_8h_source.html">core_cm33.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structSCB__Type.html">SCB_Type</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
