Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 27 16:00:19 2024
| Host         : LAPTOP-HQ21H1CR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopModule_control_sets_placed.rpt
| Design       : TopModule
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              22 |            7 |
| No           | Yes                   | No                     |              28 |            6 |
| Yes          | No                    | No                     |               3 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+-----------------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+---------------+-----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | rst_IBUF_BUFG |                                   |                1 |              3 |
| ~mod_IBUF_BUFG |               | scan_led_inst/counter2[2]_i_1_n_0 |                1 |              3 |
|  clk_IBUF_BUFG | rst_IBUF_BUFG | scan_led_inst/led_sel[5]_i_1_n_0  |                2 |              4 |
|  clk_IBUF_BUFG |               | scan_led_inst/counter2[2]_i_1_n_0 |                6 |             19 |
| ~rst_IBUF_BUFG |               | scan_led_inst/counter2[2]_i_1_n_0 |                6 |             28 |
+----------------+---------------+-----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     2 |
| 4      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


