// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out );
// assign out to in and out to out
module wire_assign_out_to_in_out_to_out( input in, output out );

// Design a module that assigns the output to the input
// using a single wire
module wire_assign_single( input in, output out );
// assign out to in
module wire_assign_single_out_to_in( input in, output out );
// assign out to in and out to out
module wire_assign_single_out_to_in_out_to_out( input in, output out );

// Design a module that assigns the output to the input
// using a single wire
module wire_assign_single_single( input in, output out );
// assign out to in
module wire_assign_endmodule
