
ping_pong_node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000a8  00800200  00001b5a  00001bee  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001b5a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000015  008002a8  008002a8  00001c96  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001c96  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000220  00000000  00000000  00001cf2  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001fa8  00000000  00000000  00001f12  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000ea1  00000000  00000000  00003eba  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000135a  00000000  00000000  00004d5b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000534  00000000  00000000  000060b8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000792  00000000  00000000  000065ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001419  00000000  00000000  00006d7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000190  00000000  00000000  00008197  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	34 c6       	rjmp	.+3176   	; 0xd06 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	9e 06       	cpc	r9, r30
      e6:	f0 06       	cpc	r15, r16
      e8:	f0 06       	cpc	r15, r16
      ea:	f0 06       	cpc	r15, r16
      ec:	f0 06       	cpc	r15, r16
      ee:	f0 06       	cpc	r15, r16
      f0:	f0 06       	cpc	r15, r16
      f2:	f0 06       	cpc	r15, r16
      f4:	9e 06       	cpc	r9, r30
      f6:	f0 06       	cpc	r15, r16
      f8:	f0 06       	cpc	r15, r16
      fa:	f0 06       	cpc	r15, r16
      fc:	f0 06       	cpc	r15, r16
      fe:	f0 06       	cpc	r15, r16
     100:	f0 06       	cpc	r15, r16
     102:	f0 06       	cpc	r15, r16
     104:	a0 06       	cpc	r10, r16
     106:	f0 06       	cpc	r15, r16
     108:	f0 06       	cpc	r15, r16
     10a:	f0 06       	cpc	r15, r16
     10c:	f0 06       	cpc	r15, r16
     10e:	f0 06       	cpc	r15, r16
     110:	f0 06       	cpc	r15, r16
     112:	f0 06       	cpc	r15, r16
     114:	f0 06       	cpc	r15, r16
     116:	f0 06       	cpc	r15, r16
     118:	f0 06       	cpc	r15, r16
     11a:	f0 06       	cpc	r15, r16
     11c:	f0 06       	cpc	r15, r16
     11e:	f0 06       	cpc	r15, r16
     120:	f0 06       	cpc	r15, r16
     122:	f0 06       	cpc	r15, r16
     124:	a0 06       	cpc	r10, r16
     126:	f0 06       	cpc	r15, r16
     128:	f0 06       	cpc	r15, r16
     12a:	f0 06       	cpc	r15, r16
     12c:	f0 06       	cpc	r15, r16
     12e:	f0 06       	cpc	r15, r16
     130:	f0 06       	cpc	r15, r16
     132:	f0 06       	cpc	r15, r16
     134:	f0 06       	cpc	r15, r16
     136:	f0 06       	cpc	r15, r16
     138:	f0 06       	cpc	r15, r16
     13a:	f0 06       	cpc	r15, r16
     13c:	f0 06       	cpc	r15, r16
     13e:	f0 06       	cpc	r15, r16
     140:	f0 06       	cpc	r15, r16
     142:	f0 06       	cpc	r15, r16
     144:	ec 06       	cpc	r14, r28
     146:	f0 06       	cpc	r15, r16
     148:	f0 06       	cpc	r15, r16
     14a:	f0 06       	cpc	r15, r16
     14c:	f0 06       	cpc	r15, r16
     14e:	f0 06       	cpc	r15, r16
     150:	f0 06       	cpc	r15, r16
     152:	f0 06       	cpc	r15, r16
     154:	c9 06       	cpc	r12, r25
     156:	f0 06       	cpc	r15, r16
     158:	f0 06       	cpc	r15, r16
     15a:	f0 06       	cpc	r15, r16
     15c:	f0 06       	cpc	r15, r16
     15e:	f0 06       	cpc	r15, r16
     160:	f0 06       	cpc	r15, r16
     162:	f0 06       	cpc	r15, r16
     164:	f0 06       	cpc	r15, r16
     166:	f0 06       	cpc	r15, r16
     168:	f0 06       	cpc	r15, r16
     16a:	f0 06       	cpc	r15, r16
     16c:	f0 06       	cpc	r15, r16
     16e:	f0 06       	cpc	r15, r16
     170:	f0 06       	cpc	r15, r16
     172:	f0 06       	cpc	r15, r16
     174:	bd 06       	cpc	r11, r29
     176:	f0 06       	cpc	r15, r16
     178:	f0 06       	cpc	r15, r16
     17a:	f0 06       	cpc	r15, r16
     17c:	f0 06       	cpc	r15, r16
     17e:	f0 06       	cpc	r15, r16
     180:	f0 06       	cpc	r15, r16
     182:	f0 06       	cpc	r15, r16
     184:	db 06       	cpc	r13, r27

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ea e5       	ldi	r30, 0x5A	; 90
     19e:	fb e1       	ldi	r31, 0x1B	; 27
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a8 3a       	cpi	r26, 0xA8	; 168
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a8 ea       	ldi	r26, 0xA8	; 168
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ad 3b       	cpi	r26, 0xBD	; 189
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	45 d1       	rcall	.+650    	; 0x44c <main>
     1c2:	0c 94 ab 0d 	jmp	0x1b56	; 0x1b56 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:
 */ 
#include "adc.h"
#include <avr/io.h>

void adc_init(){
	ADCSRA |= (1 << ADPS0 | 1 << ADPS1 | 1 << ADPS2);	
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	87 60       	ori	r24, 0x07	; 7
     1d0:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);
     1d2:	80 81       	ld	r24, Z
     1d4:	80 68       	ori	r24, 0x80	; 128
     1d6:	80 83       	st	Z, r24
     1d8:	08 95       	ret

000001da <adc_read>:
}

int adc_read(){
	ADMUX |= (1 << REFS1);
     1da:	ec e7       	ldi	r30, 0x7C	; 124
     1dc:	f0 e0       	ldi	r31, 0x00	; 0
     1de:	80 81       	ld	r24, Z
     1e0:	80 68       	ori	r24, 0x80	; 128
     1e2:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);
     1e4:	ea e7       	ldi	r30, 0x7A	; 122
     1e6:	f0 e0       	ldi	r31, 0x00	; 0
     1e8:	80 81       	ld	r24, Z
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24
	
	while (ADCSRA & (1 << ADSC));
     1ee:	80 81       	ld	r24, Z
     1f0:	86 fd       	sbrc	r24, 6
     1f2:	fd cf       	rjmp	.-6      	; 0x1ee <adc_read+0x14>
	
	if(ADC < THRESHOLD){
     1f4:	20 91 78 00 	lds	r18, 0x0078
     1f8:	30 91 79 00 	lds	r19, 0x0079
     1fc:	81 e0       	ldi	r24, 0x01	; 1
     1fe:	90 e0       	ldi	r25, 0x00	; 0
     200:	24 36       	cpi	r18, 0x64	; 100
     202:	31 05       	cpc	r19, r1
     204:	10 f4       	brcc	.+4      	; 0x20a <adc_read+0x30>
     206:	80 e0       	ldi	r24, 0x00	; 0
     208:	90 e0       	ldi	r25, 0x00	; 0
		return 0;
	}
	return 1;
}
     20a:	08 95       	ret

0000020c <can_init>:


// "Main" for using can:

void can_init()
{
     20c:	cf 93       	push	r28
     20e:	df 93       	push	r29
     210:	cd b7       	in	r28, 0x3d	; 61
     212:	de b7       	in	r29, 0x3e	; 62
     214:	2a 97       	sbiw	r28, 0x0a	; 10
     216:	0f b6       	in	r0, 0x3f	; 63
     218:	f8 94       	cli
     21a:	de bf       	out	0x3e, r29	; 62
     21c:	0f be       	out	0x3f, r0	; 63
     21e:	cd bf       	out	0x3d, r28	; 61
	mcp2515_init(); //Init
     220:	02 d2       	rcall	.+1028   	; 0x626 <mcp2515_init>
	mcp2515_bit_modify(MCP_RXF0SIDL, 0xE0 , 0x00);
	mcp2515_bit_modify(MCP_CANCTRL, 0xE0 , MODE_LOOPBACK);
	*/	
	
	//mcp2515_bit_modify(MCP_RXF0SIDH, 0xff, 0x00);
	mcp2515_write(MCP_RXB0CTRL, MCP_RXBnCTRL_NOFILTER_bm, 1); // Set to no filter
     222:	41 e0       	ldi	r20, 0x01	; 1
     224:	60 e6       	ldi	r22, 0x60	; 96
     226:	80 e6       	ldi	r24, 0x60	; 96
     228:	20 d2       	rcall	.+1088   	; 0x66a <mcp2515_write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     22a:	8f ef       	ldi	r24, 0xFF	; 255
     22c:	9f e8       	ldi	r25, 0x8F	; 143
     22e:	01 97       	sbiw	r24, 0x01	; 1
     230:	f1 f7       	brne	.-4      	; 0x22e <can_init+0x22>
     232:	00 c0       	rjmp	.+0      	; 0x234 <can_init+0x28>
     234:	00 00       	nop
	_delay_ms(30);
	
	
	
	mcp2515_bit_modify(MCP_CANINTE, 0b00000001, 1); // Enable Interrupt when message is received
     236:	41 e0       	ldi	r20, 0x01	; 1
     238:	61 e0       	ldi	r22, 0x01	; 1
     23a:	8b e2       	ldi	r24, 0x2B	; 43
     23c:	3c d2       	rcall	.+1144   	; 0x6b6 <mcp2515_bit_modify>
     23e:	8f ef       	ldi	r24, 0xFF	; 255
     240:	9f e8       	ldi	r25, 0x8F	; 143
     242:	01 97       	sbiw	r24, 0x01	; 1
     244:	f1 f7       	brne	.-4      	; 0x242 <can_init+0x36>
     246:	00 c0       	rjmp	.+0      	; 0x248 <can_init+0x3c>
     248:	00 00       	nop
	_delay_ms(30);

	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);//0b11100000 instead of MODE_MASK
     24a:	40 e0       	ldi	r20, 0x00	; 0
     24c:	60 ee       	ldi	r22, 0xE0	; 224
     24e:	8f e0       	ldi	r24, 0x0F	; 15
     250:	32 d2       	rcall	.+1124   	; 0x6b6 <mcp2515_bit_modify>
     252:	8f ef       	ldi	r24, 0xFF	; 255
     254:	9f e8       	ldi	r25, 0x8F	; 143
     256:	01 97       	sbiw	r24, 0x01	; 1
     258:	f1 f7       	brne	.-4      	; 0x256 <can_init+0x4a>
     25a:	00 c0       	rjmp	.+0      	; 0x25c <can_init+0x50>
     25c:	00 00       	nop
	_delay_ms(30);
	
	uint8_t mode_bits;
	uint8_t data[MAX_CAN_LENGTH];
	mcp2515_read(MCP_CANSTAT, data, MAX_CAN_LENGTH);
     25e:	4a e0       	ldi	r20, 0x0A	; 10
     260:	be 01       	movw	r22, r28
     262:	6f 5f       	subi	r22, 0xFF	; 255
     264:	7f 4f       	sbci	r23, 0xFF	; 255
     266:	8e e0       	ldi	r24, 0x0E	; 14
     268:	e1 d1       	rcall	.+962    	; 0x62c <mcp2515_read>
	uint8_t val = data[0];
	
	mode_bits = (val & MODE_MASK);
     26a:	89 81       	ldd	r24, Y+1	; 0x01
     26c:	80 7e       	andi	r24, 0xE0	; 224
	if(mode_bits != MODE_NORMAL){
     26e:	a9 f0       	breq	.+42     	; 0x29a <can_init+0x8e>
		
		printf("MCP2515 is NOT in correct mode after reset! Its config bits are %x\n", mode_bits);
     270:	1f 92       	push	r1
     272:	8f 93       	push	r24
     274:	87 e1       	ldi	r24, 0x17	; 23
     276:	92 e0       	ldi	r25, 0x02	; 2
     278:	9f 93       	push	r25
     27a:	8f 93       	push	r24
     27c:	0e 94 91 09 	call	0x1322	; 0x1322 <printf>
		printf("\n\r");
     280:	84 ea       	ldi	r24, 0xA4	; 164
     282:	92 e0       	ldi	r25, 0x02	; 2
     284:	9f 93       	push	r25
     286:	8f 93       	push	r24
     288:	0e 94 91 09 	call	0x1322	; 0x1322 <printf>
     28c:	0f 90       	pop	r0
     28e:	0f 90       	pop	r0
     290:	0f 90       	pop	r0
     292:	0f 90       	pop	r0
     294:	0f 90       	pop	r0
     296:	0f 90       	pop	r0
     298:	08 c0       	rjmp	.+16     	; 0x2aa <can_init+0x9e>
	}
	else
		printf("in mode normal \n\r");
     29a:	8b e5       	ldi	r24, 0x5B	; 91
     29c:	92 e0       	ldi	r25, 0x02	; 2
     29e:	9f 93       	push	r25
     2a0:	8f 93       	push	r24
     2a2:	0e 94 91 09 	call	0x1322	; 0x1322 <printf>
     2a6:	0f 90       	pop	r0
     2a8:	0f 90       	pop	r0
	
}
     2aa:	2a 96       	adiw	r28, 0x0a	; 10
     2ac:	0f b6       	in	r0, 0x3f	; 63
     2ae:	f8 94       	cli
     2b0:	de bf       	out	0x3e, r29	; 62
     2b2:	0f be       	out	0x3f, r0	; 63
     2b4:	cd bf       	out	0x3d, r28	; 61
     2b6:	df 91       	pop	r29
     2b8:	cf 91       	pop	r28
     2ba:	08 95       	ret

000002bc <can_message_send>:

void can_message_send(struct can_message* msg)
{
     2bc:	1f 93       	push	r17
     2be:	cf 93       	push	r28
     2c0:	df 93       	push	r29
     2c2:	ec 01       	movw	r28, r24
	
	//prinf("Sending message of length %d with id %d with data[0] %d", msg->length, msg->id)
	
	mcp2515_write(MCP_TXB0DLC, msg->length, 1);
     2c4:	41 e0       	ldi	r20, 0x01	; 1
     2c6:	6a 81       	ldd	r22, Y+2	; 0x02
     2c8:	85 e3       	ldi	r24, 0x35	; 53
     2ca:	cf d1       	rcall	.+926    	; 0x66a <mcp2515_write>
	mcp2515_write(MCP_TXB0SIDH, msg->id, 1);
     2cc:	41 e0       	ldi	r20, 0x01	; 1
     2ce:	68 81       	ld	r22, Y
     2d0:	81 e3       	ldi	r24, 0x31	; 49
     2d2:	cb d1       	rcall	.+918    	; 0x66a <mcp2515_write>
	mcp2515_write(MCP_TXB0SIDL, msg->id, 1);
     2d4:	41 e0       	ldi	r20, 0x01	; 1
     2d6:	68 81       	ld	r22, Y
     2d8:	82 e3       	ldi	r24, 0x32	; 50
     2da:	c7 d1       	rcall	.+910    	; 0x66a <mcp2515_write>
	
	uint8_t i;
	for (i = 0; i < msg->length; i++)
     2dc:	8a 81       	ldd	r24, Y+2	; 0x02
     2de:	88 23       	and	r24, r24
     2e0:	61 f0       	breq	.+24     	; 0x2fa <can_message_send+0x3e>
     2e2:	10 e0       	ldi	r17, 0x00	; 0
	{
		mcp2515_write(MCP_TXB0D(0), msg->data[i], 1);
     2e4:	fe 01       	movw	r30, r28
     2e6:	e1 0f       	add	r30, r17
     2e8:	f1 1d       	adc	r31, r1
     2ea:	41 e0       	ldi	r20, 0x01	; 1
     2ec:	63 81       	ldd	r22, Z+3	; 0x03
     2ee:	86 e3       	ldi	r24, 0x36	; 54
     2f0:	bc d1       	rcall	.+888    	; 0x66a <mcp2515_write>
	mcp2515_write(MCP_TXB0DLC, msg->length, 1);
	mcp2515_write(MCP_TXB0SIDH, msg->id, 1);
	mcp2515_write(MCP_TXB0SIDL, msg->id, 1);
	
	uint8_t i;
	for (i = 0; i < msg->length; i++)
     2f2:	1f 5f       	subi	r17, 0xFF	; 255
     2f4:	8a 81       	ldd	r24, Y+2	; 0x02
     2f6:	18 17       	cp	r17, r24
     2f8:	a8 f3       	brcs	.-22     	; 0x2e4 <can_message_send+0x28>
	{
		mcp2515_write(MCP_TXB0D(0), msg->data[i], 1);
	}
	printf("\n\r");
     2fa:	84 ea       	ldi	r24, 0xA4	; 164
     2fc:	92 e0       	ldi	r25, 0x02	; 2
     2fe:	9f 93       	push	r25
     300:	8f 93       	push	r24
     302:	0e 94 91 09 	call	0x1322	; 0x1322 <printf>
	mcp2515_request(MCP_RTS_TX0);
     306:	81 e8       	ldi	r24, 0x81	; 129
     308:	c6 d1       	rcall	.+908    	; 0x696 <mcp2515_request>
     30a:	0f 90       	pop	r0
     30c:	0f 90       	pop	r0
	//Do something...
}
     30e:	df 91       	pop	r29
     310:	cf 91       	pop	r28
     312:	1f 91       	pop	r17
     314:	08 95       	ret

00000316 <can_data_receive>:
{
	
}
*/
void can_data_receive(struct can_message* msg, int buffer)
{
     316:	ff 92       	push	r15
     318:	0f 93       	push	r16
     31a:	1f 93       	push	r17
     31c:	cf 93       	push	r28
     31e:	df 93       	push	r29
     320:	cd b7       	in	r28, 0x3d	; 61
     322:	de b7       	in	r29, 0x3e	; 62
     324:	2a 97       	sbiw	r28, 0x0a	; 10
     326:	0f b6       	in	r0, 0x3f	; 63
     328:	f8 94       	cli
     32a:	de bf       	out	0x3e, r29	; 62
     32c:	0f be       	out	0x3f, r0	; 63
     32e:	cd bf       	out	0x3d, r28	; 61
     330:	8c 01       	movw	r16, r24
     332:	f6 2e       	mov	r15, r22
	uint8_t result[MAX_CAN_LENGTH];
	
		
	mcp2515_read(MCP_CANINTF, result, 1);
     334:	41 e0       	ldi	r20, 0x01	; 1
     336:	be 01       	movw	r22, r28
     338:	6f 5f       	subi	r22, 0xFF	; 255
     33a:	7f 4f       	sbci	r23, 0xFF	; 255
     33c:	8c e2       	ldi	r24, 0x2C	; 44
     33e:	76 d1       	rcall	.+748    	; 0x62c <mcp2515_read>

	if (!result[0]){
     340:	89 81       	ldd	r24, Y+1	; 0x01
     342:	81 11       	cpse	r24, r1
     344:	0b c0       	rjmp	.+22     	; 0x35c <can_data_receive+0x46>
		printf("CANINTF out %d \n\r", result[0] & 0b1);
     346:	1f 92       	push	r1
     348:	1f 92       	push	r1
     34a:	2d e6       	ldi	r18, 0x6D	; 109
     34c:	32 e0       	ldi	r19, 0x02	; 2
     34e:	3f 93       	push	r19
     350:	2f 93       	push	r18
     352:	e7 d7       	rcall	.+4046   	; 0x1322 <printf>
     354:	0f 90       	pop	r0
     356:	0f 90       	pop	r0
     358:	0f 90       	pop	r0
     35a:	0f 90       	pop	r0
	}
	
	uint8_t i;
	
	mcp2515_read(MCP_RXB0DLC + buffer, result, 1);
     35c:	41 e0       	ldi	r20, 0x01	; 1
     35e:	be 01       	movw	r22, r28
     360:	6f 5f       	subi	r22, 0xFF	; 255
     362:	7f 4f       	sbci	r23, 0xFF	; 255
     364:	85 e6       	ldi	r24, 0x65	; 101
     366:	8f 0d       	add	r24, r15
     368:	61 d1       	rcall	.+706    	; 0x62c <mcp2515_read>
	msg->length = result[0];
     36a:	89 81       	ldd	r24, Y+1	; 0x01
     36c:	f8 01       	movw	r30, r16
     36e:	82 83       	std	Z+2, r24	; 0x02
	
	mcp2515_read(MCP_RXB0SIDH + buffer, result, 1);
     370:	41 e0       	ldi	r20, 0x01	; 1
     372:	be 01       	movw	r22, r28
     374:	6f 5f       	subi	r22, 0xFF	; 255
     376:	7f 4f       	sbci	r23, 0xFF	; 255
     378:	81 e6       	ldi	r24, 0x61	; 97
     37a:	8f 0d       	add	r24, r15
     37c:	57 d1       	rcall	.+686    	; 0x62c <mcp2515_read>
	msg->id = result[0];
     37e:	29 81       	ldd	r18, Y+1	; 0x01
     380:	30 e0       	ldi	r19, 0x00	; 0
     382:	f8 01       	movw	r30, r16
     384:	31 83       	std	Z+1, r19	; 0x01
     386:	20 83       	st	Z, r18
	
	mcp2515_read(MCP_RXB0D(0) + buffer, result, msg->length);
     388:	42 81       	ldd	r20, Z+2	; 0x02
     38a:	be 01       	movw	r22, r28
     38c:	6f 5f       	subi	r22, 0xFF	; 255
     38e:	7f 4f       	sbci	r23, 0xFF	; 255
     390:	86 e6       	ldi	r24, 0x66	; 102
     392:	8f 0d       	add	r24, r15
     394:	4b d1       	rcall	.+662    	; 0x62c <mcp2515_read>
	
	for (i = 0; i < msg->length; i++)
     396:	f8 01       	movw	r30, r16
     398:	92 81       	ldd	r25, Z+2	; 0x02
     39a:	99 23       	and	r25, r25
     39c:	61 f0       	breq	.+24     	; 0x3b6 <can_data_receive+0xa0>
     39e:	9e 01       	movw	r18, r28
     3a0:	2f 5f       	subi	r18, 0xFF	; 255
     3a2:	3f 4f       	sbci	r19, 0xFF	; 255
     3a4:	d8 01       	movw	r26, r16
     3a6:	13 96       	adiw	r26, 0x03	; 3
     3a8:	f9 01       	movw	r30, r18
	{
		msg->data[i] = result[i];
     3aa:	81 91       	ld	r24, Z+
     3ac:	8d 93       	st	X+, r24
     3ae:	8e 2f       	mov	r24, r30
     3b0:	82 1b       	sub	r24, r18
	mcp2515_read(MCP_RXB0SIDH + buffer, result, 1);
	msg->id = result[0];
	
	mcp2515_read(MCP_RXB0D(0) + buffer, result, msg->length);
	
	for (i = 0; i < msg->length; i++)
     3b2:	89 17       	cp	r24, r25
     3b4:	d0 f3       	brcs	.-12     	; 0x3aa <can_data_receive+0x94>
		msg->data[i] = result[i];
		//printf("can messsage received %c", msg->data[i]);
	}
	//printf("\n\r");
	
	mcp2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     3b6:	40 e0       	ldi	r20, 0x00	; 0
     3b8:	61 e0       	ldi	r22, 0x01	; 1
     3ba:	8c e2       	ldi	r24, 0x2C	; 44
     3bc:	7c d1       	rcall	.+760    	; 0x6b6 <mcp2515_bit_modify>
}
     3be:	2a 96       	adiw	r28, 0x0a	; 10
     3c0:	0f b6       	in	r0, 0x3f	; 63
     3c2:	f8 94       	cli
     3c4:	de bf       	out	0x3e, r29	; 62
     3c6:	0f be       	out	0x3f, r0	; 63
     3c8:	cd bf       	out	0x3d, r28	; 61
     3ca:	df 91       	pop	r29
     3cc:	cf 91       	pop	r28
     3ce:	1f 91       	pop	r17
     3d0:	0f 91       	pop	r16
     3d2:	ff 90       	pop	r15
     3d4:	08 95       	ret

000003d6 <can_get_message>:

int can_get_message(struct can_message* message)
{
     3d6:	0f 93       	push	r16
     3d8:	1f 93       	push	r17
     3da:	cf 93       	push	r28
     3dc:	df 93       	push	r29
     3de:	cd b7       	in	r28, 0x3d	; 61
     3e0:	de b7       	in	r29, 0x3e	; 62
     3e2:	2a 97       	sbiw	r28, 0x0a	; 10
     3e4:	0f b6       	in	r0, 0x3f	; 63
     3e6:	f8 94       	cli
     3e8:	de bf       	out	0x3e, r29	; 62
     3ea:	0f be       	out	0x3f, r0	; 63
     3ec:	cd bf       	out	0x3d, r28	; 61
     3ee:	8c 01       	movw	r16, r24
	uint8_t result[MAX_CAN_LENGTH];
	mcp2515_read(MCP_CANINTF, result, 1);
     3f0:	41 e0       	ldi	r20, 0x01	; 1
     3f2:	be 01       	movw	r22, r28
     3f4:	6f 5f       	subi	r22, 0xFF	; 255
     3f6:	7f 4f       	sbci	r23, 0xFF	; 255
     3f8:	8c e2       	ldi	r24, 0x2C	; 44
     3fa:	18 d1       	rcall	.+560    	; 0x62c <mcp2515_read>

	
	if ((result[0] & 0x01) == 0x01)
     3fc:	89 81       	ldd	r24, Y+1	; 0x01
     3fe:	80 ff       	sbrs	r24, 0
     400:	0b c0       	rjmp	.+22     	; 0x418 <can_get_message+0x42>
	{
		can_data_receive(message,0);
     402:	60 e0       	ldi	r22, 0x00	; 0
     404:	70 e0       	ldi	r23, 0x00	; 0
     406:	c8 01       	movw	r24, r16
     408:	86 df       	rcall	.-244    	; 0x316 <can_data_receive>
		mcp2515_bit_modify(MCP_CANINTF,0x01,0x00);
     40a:	40 e0       	ldi	r20, 0x00	; 0
     40c:	61 e0       	ldi	r22, 0x01	; 1
     40e:	8c e2       	ldi	r24, 0x2C	; 44
     410:	52 d1       	rcall	.+676    	; 0x6b6 <mcp2515_bit_modify>
		return 1;
     412:	81 e0       	ldi	r24, 0x01	; 1
     414:	90 e0       	ldi	r25, 0x00	; 0
     416:	0f c0       	rjmp	.+30     	; 0x436 <can_get_message+0x60>
	}
	else if ((result[0] & 0x02) == 0x02)
     418:	81 ff       	sbrs	r24, 1
     41a:	0b c0       	rjmp	.+22     	; 0x432 <can_get_message+0x5c>
	{
		can_data_receive(message,1);
     41c:	61 e0       	ldi	r22, 0x01	; 1
     41e:	70 e0       	ldi	r23, 0x00	; 0
     420:	c8 01       	movw	r24, r16
     422:	79 df       	rcall	.-270    	; 0x316 <can_data_receive>
		mcp2515_bit_modify(MCP_CANINTF,0x02,0x00);
     424:	40 e0       	ldi	r20, 0x00	; 0
     426:	62 e0       	ldi	r22, 0x02	; 2
     428:	8c e2       	ldi	r24, 0x2C	; 44
     42a:	45 d1       	rcall	.+650    	; 0x6b6 <mcp2515_bit_modify>
		return 1;
     42c:	81 e0       	ldi	r24, 0x01	; 1
     42e:	90 e0       	ldi	r25, 0x00	; 0
     430:	02 c0       	rjmp	.+4      	; 0x436 <can_get_message+0x60>
	}
	else
	{
		return 0;
     432:	80 e0       	ldi	r24, 0x00	; 0
     434:	90 e0       	ldi	r25, 0x00	; 0
	}
	
}
     436:	2a 96       	adiw	r28, 0x0a	; 10
     438:	0f b6       	in	r0, 0x3f	; 63
     43a:	f8 94       	cli
     43c:	de bf       	out	0x3e, r29	; 62
     43e:	0f be       	out	0x3f, r0	; 63
     440:	cd bf       	out	0x3d, r28	; 61
     442:	df 91       	pop	r29
     444:	cf 91       	pop	r28
     446:	1f 91       	pop	r17
     448:	0f 91       	pop	r16
     44a:	08 95       	ret

0000044c <main>:
#include "pwm.h"
#include "adc.h"
#include "motor.h"


int main(void){
     44c:	cf 93       	push	r28
     44e:	df 93       	push	r29
     450:	cd b7       	in	r28, 0x3d	; 61
     452:	de b7       	in	r29, 0x3e	; 62
     454:	a7 97       	sbiw	r28, 0x27	; 39
     456:	0f b6       	in	r0, 0x3f	; 63
     458:	f8 94       	cli
     45a:	de bf       	out	0x3e, r29	; 62
     45c:	0f be       	out	0x3f, r0	; 63
     45e:	cd bf       	out	0x3d, r28	; 61
	
	DDRD |= (1 << PD3);//init solenoid
     460:	53 9a       	sbi	0x0a, 3	; 10
	PORTD &= (1 << PD3);//init solenoid
     462:	8b b1       	in	r24, 0x0b	; 11
     464:	88 70       	andi	r24, 0x08	; 8
     466:	8b b9       	out	0x0b, r24	; 11
	
	USART_Init(MYUBRR);
     468:	87 e6       	ldi	r24, 0x67	; 103
     46a:	90 e0       	ldi	r25, 0x00	; 0
     46c:	df d4       	rcall	.+2494   	; 0xe2c <USART_Init>
	printf("start \n\r \n");
     46e:	8f e7       	ldi	r24, 0x7F	; 127
     470:	92 e0       	ldi	r25, 0x02	; 2
     472:	68 d7       	rcall	.+3792   	; 0x1344 <puts>
	
	can_init();
     474:	cb de       	rcall	.-618    	; 0x20c <can_init>
	
	struct can_message message_input;
	message_input.id = 1;
     476:	81 e0       	ldi	r24, 0x01	; 1
     478:	90 e0       	ldi	r25, 0x00	; 0
     47a:	9a 83       	std	Y+2, r25	; 0x02
     47c:	89 83       	std	Y+1, r24	; 0x01
	message_input.length = 1;
     47e:	21 e0       	ldi	r18, 0x01	; 1
     480:	2b 83       	std	Y+3, r18	; 0x03
	message_input.data[0] = (uint8_t) 0;
     482:	1c 82       	std	Y+4, r1	; 0x04
	
	struct can_message message_score;
	message_score.id = 1;
     484:	9f 87       	std	Y+15, r25	; 0x0f
     486:	8e 87       	std	Y+14, r24	; 0x0e
	message_score.length = 1;
     488:	28 8b       	std	Y+16, r18	; 0x10
	message_score.data[0] = (uint8_t) 0;
     48a:	19 8a       	std	Y+17, r1	; 0x11
	
	struct can_message message_game_over;
	message_game_over.id = 2;
     48c:	82 e0       	ldi	r24, 0x02	; 2
     48e:	90 e0       	ldi	r25, 0x00	; 0
     490:	9c 8f       	std	Y+28, r25	; 0x1c
     492:	8b 8f       	std	Y+27, r24	; 0x1b
	message_game_over.length = 1;
     494:	2d 8f       	std	Y+29, r18	; 0x1d
	message_game_over.data[0] = (uint8_t) 1;
     496:	2e 8f       	std	Y+30, r18	; 0x1e
	

	pwm_init();	
     498:	54 d3       	rcall	.+1704   	; 0xb42 <pwm_init>
	adc_init();
     49a:	96 de       	rcall	.-724    	; 0x1c8 <adc_init>
	
	float pw = 1500;
	float x_val = 130;
	
	int old_val = adc_read();
     49c:	9e de       	rcall	.-708    	; 0x1da <adc_read>
     49e:	8c 01       	movw	r16, r24
	int new_val = adc_read();
     4a0:	9c de       	rcall	.-712    	; 0x1da <adc_read>
	
	int succesfull_bounce = 0;
	sei();
     4a2:	78 94       	sei
	motor_init();
     4a4:	41 d1       	rcall	.+642    	; 0x728 <motor_init>
	printf("init\n\r");
     4a6:	89 e8       	ldi	r24, 0x89	; 137
     4a8:	92 e0       	ldi	r25, 0x02	; 2
     4aa:	9f 93       	push	r25
     4ac:	8f 93       	push	r24
     4ae:	39 d7       	rcall	.+3698   	; 0x1322 <printf>
     4b0:	2f ef       	ldi	r18, 0xFF	; 255
     4b2:	87 ea       	ldi	r24, 0xA7	; 167
     4b4:	91 e6       	ldi	r25, 0x61	; 97
     4b6:	21 50       	subi	r18, 0x01	; 1
     4b8:	80 40       	sbci	r24, 0x00	; 0
     4ba:	90 40       	sbci	r25, 0x00	; 0
     4bc:	e1 f7       	brne	.-8      	; 0x4b6 <main+0x6a>
     4be:	00 c0       	rjmp	.+0      	; 0x4c0 <main+0x74>
     4c0:	00 00       	nop
	_delay_ms(2000);
	printf("init finish\n\r");
     4c2:	80 e9       	ldi	r24, 0x90	; 144
     4c4:	92 e0       	ldi	r25, 0x02	; 2
     4c6:	9f 93       	push	r25
     4c8:	8f 93       	push	r24
     4ca:	2b d7       	rcall	.+3670   	; 0x1322 <printf>
	motor_reset_encoder();
     4cc:	77 d1       	rcall	.+750    	; 0x7bc <motor_reset_encoder>
	motor_dac_write(0);
     4ce:	80 e0       	ldi	r24, 0x00	; 0
     4d0:	0a d1       	rcall	.+532    	; 0x6e6 <motor_dac_write>
     4d2:	0f 90       	pop	r0
     4d4:	0f 90       	pop	r0
     4d6:	0f 90       	pop	r0
     4d8:	0f 90       	pop	r0
	int enable_game_fail = 0;
	
	uint8_t gain_choise = 0;
	uint8_t gain_val = 0;
	
	int live_counter = 3;
     4da:	0f 2e       	mov	r0, r31
     4dc:	f3 e0       	ldi	r31, 0x03	; 3
     4de:	af 2e       	mov	r10, r31
     4e0:	b1 2c       	mov	r11, r1
     4e2:	f0 2d       	mov	r31, r0
	motor_dac_write(0);
	int16_t encoder = 0;
	
	int enable_game_fail = 0;
	
	uint8_t gain_choise = 0;
     4e4:	91 2c       	mov	r9, r1
	printf("init finish\n\r");
	motor_reset_encoder();
	motor_dac_write(0);
	int16_t encoder = 0;
	
	int enable_game_fail = 0;
     4e6:	e1 2c       	mov	r14, r1
     4e8:	f1 2c       	mov	r15, r1
	float x_val = 130;
	
	int old_val = adc_read();
	int new_val = adc_read();
	
	int succesfull_bounce = 0;
     4ea:	c1 2c       	mov	r12, r1
     4ec:	d1 2c       	mov	r13, r1
				_delay_ms(100);
				PORTD &= ~(1 << PD3);
				succesfull_bounce++;
				message_score.data[0] = succesfull_bounce;
				can_message_send(&message_score);
				enable_game_fail = 1;				
     4ee:	77 24       	eor	r7, r7
     4f0:	73 94       	inc	r7
     4f2:	81 2c       	mov	r8, r1
		}
		else if( (old_val == 1) && (new_val == 0) && enable_game_fail)
		{
			old_val = 0;
			_delay_ms(50);
			enable_game_fail = 0;
     4f4:	51 2c       	mov	r5, r1
     4f6:	61 2c       	mov	r6, r1
     4f8:	06 c0       	rjmp	.+12     	; 0x506 <main+0xba>
     4fa:	e5 2c       	mov	r14, r5
     4fc:	f6 2c       	mov	r15, r6
			message_score.data[0] = succesfull_bounce;
			can_message_send(&message_game_over);
			can_message_send(&message_score);
			live_counter--;
			if(!live_counter){succesfull_bounce = 0;};
     4fe:	c5 2c       	mov	r12, r5
     500:	d6 2c       	mov	r13, r6
			old_val = 1;
			_delay_ms(50);
		}
		else if( (old_val == 1) && (new_val == 0) && enable_game_fail)
		{
			old_val = 0;
     502:	05 2d       	mov	r16, r5
     504:	16 2d       	mov	r17, r6
	uint8_t gain_val = 0;
	
	int live_counter = 3;

    while(1){
		if(can_get_message(&message_input)){
     506:	ce 01       	movw	r24, r28
     508:	01 96       	adiw	r24, 0x01	; 1
     50a:	65 df       	rcall	.-310    	; 0x3d6 <can_get_message>
     50c:	89 2b       	or	r24, r25
     50e:	09 f4       	brne	.+2      	; 0x512 <main+0xc6>
     510:	3f c0       	rjmp	.+126    	; 0x590 <main+0x144>
			if(message_input.id == 1){
     512:	89 81       	ldd	r24, Y+1	; 0x01
     514:	9a 81       	ldd	r25, Y+2	; 0x02
     516:	81 30       	cpi	r24, 0x01	; 1
     518:	91 05       	cpc	r25, r1
     51a:	79 f4       	brne	.+30     	; 0x53a <main+0xee>
				x_val = 255-(float) message_input.data[0];
     51c:	6c 81       	ldd	r22, Y+4	; 0x04
     51e:	70 e0       	ldi	r23, 0x00	; 0
     520:	80 e0       	ldi	r24, 0x00	; 0
     522:	90 e0       	ldi	r25, 0x00	; 0
     524:	95 d5       	rcall	.+2858   	; 0x1050 <__floatunsisf>
     526:	9b 01       	movw	r18, r22
     528:	ac 01       	movw	r20, r24
     52a:	60 e0       	ldi	r22, 0x00	; 0
     52c:	70 e0       	ldi	r23, 0x00	; 0
     52e:	8f e7       	ldi	r24, 0x7F	; 127
     530:	93 e4       	ldi	r25, 0x43	; 67
     532:	8c d4       	rcall	.+2328   	; 0xe4c <__subsf3>
				pw = pwm_scale_joystick_val(x_val);
     534:	6e d3       	rcall	.+1756   	; 0xc12 <pwm_scale_joystick_val>
				pwm_set_pulse_width(pw);
     536:	24 d3       	rcall	.+1608   	; 0xb80 <pwm_set_pulse_width>
     538:	2b c0       	rjmp	.+86     	; 0x590 <main+0x144>
				
			}
			else if(message_input.id == 2){
     53a:	82 30       	cpi	r24, 0x02	; 2
     53c:	91 05       	cpc	r25, r1
     53e:	19 f4       	brne	.+6      	; 0x546 <main+0xfa>
				motor_pid_controller(message_input.data[0]);
     540:	8c 81       	ldd	r24, Y+4	; 0x04
     542:	49 d1       	rcall	.+658    	; 0x7d6 <motor_pid_controller>
     544:	25 c0       	rjmp	.+74     	; 0x590 <main+0x144>
			}
			else if(message_input.id == 3){				
     546:	83 30       	cpi	r24, 0x03	; 3
     548:	91 05       	cpc	r25, r1
     54a:	a9 f4       	brne	.+42     	; 0x576 <main+0x12a>
				PORTD |= (1 << PD3);
     54c:	5b 9a       	sbi	0x0b, 3	; 11
     54e:	2f ef       	ldi	r18, 0xFF	; 255
     550:	81 ee       	ldi	r24, 0xE1	; 225
     552:	94 e0       	ldi	r25, 0x04	; 4
     554:	21 50       	subi	r18, 0x01	; 1
     556:	80 40       	sbci	r24, 0x00	; 0
     558:	90 40       	sbci	r25, 0x00	; 0
     55a:	e1 f7       	brne	.-8      	; 0x554 <main+0x108>
     55c:	00 c0       	rjmp	.+0      	; 0x55e <main+0x112>
     55e:	00 00       	nop
				_delay_ms(100);
				PORTD &= ~(1 << PD3);
     560:	5b 98       	cbi	0x0b, 3	; 11
				succesfull_bounce++;
     562:	2f ef       	ldi	r18, 0xFF	; 255
     564:	c2 1a       	sub	r12, r18
     566:	d2 0a       	sbc	r13, r18
				message_score.data[0] = succesfull_bounce;
     568:	c9 8a       	std	Y+17, r12	; 0x11
				can_message_send(&message_score);
     56a:	ce 01       	movw	r24, r28
     56c:	0e 96       	adiw	r24, 0x0e	; 14
     56e:	a6 de       	rcall	.-692    	; 0x2bc <can_message_send>
				enable_game_fail = 1;				
     570:	e7 2c       	mov	r14, r7
     572:	f8 2c       	mov	r15, r8
     574:	0d c0       	rjmp	.+26     	; 0x590 <main+0x144>
			}
			else if (message_input.id == 4){
     576:	84 30       	cpi	r24, 0x04	; 4
     578:	91 05       	cpc	r25, r1
     57a:	29 f4       	brne	.+10     	; 0x586 <main+0x13a>
				gain_choise = message_input.data[0];
     57c:	9c 80       	ldd	r9, Y+4	; 0x04
				motor_set_gain(gain_choise);
     57e:	89 2d       	mov	r24, r9
     580:	90 e0       	ldi	r25, 0x00	; 0
     582:	20 d2       	rcall	.+1088   	; 0x9c4 <motor_set_gain>
     584:	05 c0       	rjmp	.+10     	; 0x590 <main+0x144>
			}else if (message_input.id == 5){
     586:	05 97       	sbiw	r24, 0x05	; 5
     588:	19 f4       	brne	.+6      	; 0x590 <main+0x144>
				gain_val = message_input.data[0];
				motor_tune_gain(gain_choise, gain_val);
     58a:	6c 81       	ldd	r22, Y+4	; 0x04
     58c:	89 2d       	mov	r24, r9
     58e:	8b d2       	rcall	.+1302   	; 0xaa6 <motor_tune_gain>
			}			
		}

		
		
		new_val = adc_read();
     590:	24 de       	rcall	.-952    	; 0x1da <adc_read>

		
		if( (old_val == 0) && (new_val == 1) )
     592:	01 15       	cp	r16, r1
     594:	11 05       	cpc	r17, r1
     596:	79 f4       	brne	.+30     	; 0x5b6 <main+0x16a>
     598:	01 97       	sbiw	r24, 0x01	; 1
     59a:	09 f0       	breq	.+2      	; 0x59e <main+0x152>
     59c:	b4 cf       	rjmp	.-152    	; 0x506 <main+0xba>
     59e:	8f ef       	ldi	r24, 0xFF	; 255
     5a0:	90 e7       	ldi	r25, 0x70	; 112
     5a2:	22 e0       	ldi	r18, 0x02	; 2
     5a4:	81 50       	subi	r24, 0x01	; 1
     5a6:	90 40       	sbci	r25, 0x00	; 0
     5a8:	20 40       	sbci	r18, 0x00	; 0
     5aa:	e1 f7       	brne	.-8      	; 0x5a4 <main+0x158>
     5ac:	00 c0       	rjmp	.+0      	; 0x5ae <main+0x162>
     5ae:	00 00       	nop
		{
			old_val = 1;
     5b0:	07 2d       	mov	r16, r7
     5b2:	18 2d       	mov	r17, r8
     5b4:	a8 cf       	rjmp	.-176    	; 0x506 <main+0xba>
			_delay_ms(50);
		}
		else if( (old_val == 1) && (new_val == 0) && enable_game_fail)
     5b6:	01 30       	cpi	r16, 0x01	; 1
     5b8:	11 05       	cpc	r17, r1
     5ba:	09 f0       	breq	.+2      	; 0x5be <main+0x172>
     5bc:	a4 cf       	rjmp	.-184    	; 0x506 <main+0xba>
     5be:	89 2b       	or	r24, r25
     5c0:	09 f0       	breq	.+2      	; 0x5c4 <main+0x178>
     5c2:	a1 cf       	rjmp	.-190    	; 0x506 <main+0xba>
     5c4:	e1 14       	cp	r14, r1
     5c6:	f1 04       	cpc	r15, r1
     5c8:	09 f4       	brne	.+2      	; 0x5cc <main+0x180>
     5ca:	9d cf       	rjmp	.-198    	; 0x506 <main+0xba>
     5cc:	8f ef       	ldi	r24, 0xFF	; 255
     5ce:	90 e7       	ldi	r25, 0x70	; 112
     5d0:	22 e0       	ldi	r18, 0x02	; 2
     5d2:	81 50       	subi	r24, 0x01	; 1
     5d4:	90 40       	sbci	r25, 0x00	; 0
     5d6:	20 40       	sbci	r18, 0x00	; 0
     5d8:	e1 f7       	brne	.-8      	; 0x5d2 <main+0x186>
     5da:	00 c0       	rjmp	.+0      	; 0x5dc <main+0x190>
     5dc:	00 00       	nop
		{
			old_val = 0;
			_delay_ms(50);
			enable_game_fail = 0;
			message_score.data[0] = succesfull_bounce;
     5de:	c9 8a       	std	Y+17, r12	; 0x11
			can_message_send(&message_game_over);
     5e0:	ce 01       	movw	r24, r28
     5e2:	4b 96       	adiw	r24, 0x1b	; 27
     5e4:	6b de       	rcall	.-810    	; 0x2bc <can_message_send>
			can_message_send(&message_score);
     5e6:	ce 01       	movw	r24, r28
     5e8:	0e 96       	adiw	r24, 0x0e	; 14
     5ea:	68 de       	rcall	.-816    	; 0x2bc <can_message_send>
			live_counter--;
     5ec:	81 e0       	ldi	r24, 0x01	; 1
     5ee:	a8 1a       	sub	r10, r24
     5f0:	b1 08       	sbc	r11, r1
			if(!live_counter){succesfull_bounce = 0;};
     5f2:	a1 14       	cp	r10, r1
     5f4:	b1 04       	cpc	r11, r1
     5f6:	09 f4       	brne	.+2      	; 0x5fa <main+0x1ae>
     5f8:	80 cf       	rjmp	.-256    	; 0x4fa <main+0xae>
		}
		else if( (old_val == 1) && (new_val == 0) && enable_game_fail)
		{
			old_val = 0;
			_delay_ms(50);
			enable_game_fail = 0;
     5fa:	e5 2c       	mov	r14, r5
     5fc:	f6 2c       	mov	r15, r6
			old_val = 1;
			_delay_ms(50);
		}
		else if( (old_val == 1) && (new_val == 0) && enable_game_fail)
		{
			old_val = 0;
     5fe:	05 2d       	mov	r16, r5
     600:	16 2d       	mov	r17, r6
     602:	81 cf       	rjmp	.-254    	; 0x506 <main+0xba>

00000604 <mcp2515_reset>:
	 spi_init();
	 mcp2515_reset();
}

void mcp2515_reset()
{
     604:	cf 93       	push	r28
     606:	df 93       	push	r29
     608:	1f 92       	push	r1
     60a:	cd b7       	in	r28, 0x3d	; 61
     60c:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~(1<<PB7); // Select CAN-controller
     60e:	2f 98       	cbi	0x05, 7	; 5
	//SPSR &= ~(1 << SPIF);	
	
	uint8_t reset[] = {MCP_RESET};
     610:	80 ec       	ldi	r24, 0xC0	; 192
     612:	89 83       	std	Y+1, r24	; 0x01
	spi_write(reset, 1);
     614:	61 e0       	ldi	r22, 0x01	; 1
     616:	ce 01       	movw	r24, r28
     618:	01 96       	adiw	r24, 0x01	; 1
     61a:	35 d3       	rcall	.+1642   	; 0xc86 <spi_write>
	
	PORTB |= (1<<PB7); // DeselectCAN-controller
     61c:	2f 9a       	sbi	0x05, 7	; 5
}
     61e:	0f 90       	pop	r0
     620:	df 91       	pop	r29
     622:	cf 91       	pop	r28
     624:	08 95       	ret

00000626 <mcp2515_init>:
#include "MCP2515_driver.h"


void mcp2515_init() 
{
	 spi_init();
     626:	00 d3       	rcall	.+1536   	; 0xc28 <spi_init>
	 mcp2515_reset();
     628:	ed cf       	rjmp	.-38     	; 0x604 <mcp2515_reset>
     62a:	08 95       	ret

0000062c <mcp2515_read>:
	PORTB |= (1<<PB7); // DeselectCAN-controller
}


void mcp2515_read(uint8_t address, uint8_t result[MAX_CAN_LENGTH], uint8_t data_size)
{	
     62c:	ff 92       	push	r15
     62e:	0f 93       	push	r16
     630:	1f 93       	push	r17
     632:	cf 93       	push	r28
     634:	df 93       	push	r29
     636:	1f 92       	push	r1
     638:	1f 92       	push	r1
     63a:	cd b7       	in	r28, 0x3d	; 61
     63c:	de b7       	in	r29, 0x3e	; 62
     63e:	8b 01       	movw	r16, r22
     640:	f4 2e       	mov	r15, r20
	PORTB &= ~(1<<PB7); // Select CAN-controller pb7  PINB0
     642:	2f 98       	cbi	0x05, 7	; 5
	//SPSR &= ~(1 << SPIF); 
	
	uint8_t write[] = {MCP_READ, address};
     644:	93 e0       	ldi	r25, 0x03	; 3
     646:	99 83       	std	Y+1, r25	; 0x01
     648:	8a 83       	std	Y+2, r24	; 0x02
	spi_write(write, 2); // Send read instruction
     64a:	62 e0       	ldi	r22, 0x02	; 2
     64c:	ce 01       	movw	r24, r28
     64e:	01 96       	adiw	r24, 0x01	; 1
     650:	1a d3       	rcall	.+1588   	; 0xc86 <spi_write>
	
	spi_read(result, data_size); // Readresult
     652:	6f 2d       	mov	r22, r15
     654:	c8 01       	movw	r24, r16
     656:	f1 d2       	rcall	.+1506   	; 0xc3a <spi_read>
	
	PORTB |= (1<<PB7); // DeselectCAN-controller
     658:	2f 9a       	sbi	0x05, 7	; 5
	
	
}
     65a:	0f 90       	pop	r0
     65c:	0f 90       	pop	r0
     65e:	df 91       	pop	r29
     660:	cf 91       	pop	r28
     662:	1f 91       	pop	r17
     664:	0f 91       	pop	r16
     666:	ff 90       	pop	r15
     668:	08 95       	ret

0000066a <mcp2515_write>:

void mcp2515_write(uint8_t address, uint8_t data, uint8_t data_size)
{
     66a:	cf 93       	push	r28
     66c:	df 93       	push	r29
     66e:	00 d0       	rcall	.+0      	; 0x670 <mcp2515_write+0x6>
     670:	cd b7       	in	r28, 0x3d	; 61
     672:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~(1<<PB7); // Select CAN-controller
     674:	2f 98       	cbi	0x05, 7	; 5
	//SPSR &= ~(1 << SPIF);
	
	uint8_t write[] = {MCP_WRITE, address, data};
     676:	92 e0       	ldi	r25, 0x02	; 2
     678:	99 83       	std	Y+1, r25	; 0x01
     67a:	8a 83       	std	Y+2, r24	; 0x02
     67c:	6b 83       	std	Y+3, r22	; 0x03
	spi_write(write, data_size + 2); // Send read instruction
     67e:	62 e0       	ldi	r22, 0x02	; 2
     680:	64 0f       	add	r22, r20
     682:	ce 01       	movw	r24, r28
     684:	01 96       	adiw	r24, 0x01	; 1
     686:	ff d2       	rcall	.+1534   	; 0xc86 <spi_write>
	
	PORTB |= (1<<PB7); // DeselectCAN-controller
     688:	2f 9a       	sbi	0x05, 7	; 5
		
}
     68a:	0f 90       	pop	r0
     68c:	0f 90       	pop	r0
     68e:	0f 90       	pop	r0
     690:	df 91       	pop	r29
     692:	cf 91       	pop	r28
     694:	08 95       	ret

00000696 <mcp2515_request>:

void mcp2515_request(uint8_t rqs)
{
     696:	cf 93       	push	r28
     698:	df 93       	push	r29
     69a:	1f 92       	push	r1
     69c:	cd b7       	in	r28, 0x3d	; 61
     69e:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~(1<<PB7); // Select CAN-controller
     6a0:	2f 98       	cbi	0x05, 7	; 5
	//SPSR &= ~(1 << SPIF);		
		
	uint8_t cmd[] = {rqs};
     6a2:	89 83       	std	Y+1, r24	; 0x01
	spi_write(cmd, 1);		
     6a4:	61 e0       	ldi	r22, 0x01	; 1
     6a6:	ce 01       	movw	r24, r28
     6a8:	01 96       	adiw	r24, 0x01	; 1
     6aa:	ed d2       	rcall	.+1498   	; 0xc86 <spi_write>
	
	PORTB |= (1<<PB7); // Deselect CAN-controller
     6ac:	2f 9a       	sbi	0x05, 7	; 5
}
     6ae:	0f 90       	pop	r0
     6b0:	df 91       	pop	r29
     6b2:	cf 91       	pop	r28
     6b4:	08 95       	ret

000006b6 <mcp2515_bit_modify>:

// Modify bits in the register / See datasheet 12.10
void mcp2515_bit_modify(uint8_t address, uint8_t mask, uint8_t data) 
{
     6b6:	cf 93       	push	r28
     6b8:	df 93       	push	r29
     6ba:	00 d0       	rcall	.+0      	; 0x6bc <mcp2515_bit_modify+0x6>
     6bc:	1f 92       	push	r1
     6be:	cd b7       	in	r28, 0x3d	; 61
     6c0:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~(1<<PB7); // Select CAN-controller
     6c2:	2f 98       	cbi	0x05, 7	; 5
	//SPSR &= ~(1 << SPIF);	

	uint8_t bit_list[] = {MCP_BITMOD, address, mask, data};
     6c4:	95 e0       	ldi	r25, 0x05	; 5
     6c6:	99 83       	std	Y+1, r25	; 0x01
     6c8:	8a 83       	std	Y+2, r24	; 0x02
     6ca:	6b 83       	std	Y+3, r22	; 0x03
     6cc:	4c 83       	std	Y+4, r20	; 0x04
	spi_write(bit_list, 4);	
     6ce:	64 e0       	ldi	r22, 0x04	; 4
     6d0:	ce 01       	movw	r24, r28
     6d2:	01 96       	adiw	r24, 0x01	; 1
     6d4:	d8 d2       	rcall	.+1456   	; 0xc86 <spi_write>
	
	PORTB |= (1<<PB7); //Deselect CAN-controller
     6d6:	2f 9a       	sbi	0x05, 7	; 5

}
     6d8:	0f 90       	pop	r0
     6da:	0f 90       	pop	r0
     6dc:	0f 90       	pop	r0
     6de:	0f 90       	pop	r0
     6e0:	df 91       	pop	r29
     6e2:	cf 91       	pop	r28
     6e4:	08 95       	ret

000006e6 <motor_dac_write>:
     6e6:	cf 93       	push	r28
     6e8:	df 93       	push	r29
     6ea:	00 d0       	rcall	.+0      	; 0x6ec <motor_dac_write+0x6>
     6ec:	cd b7       	in	r28, 0x3d	; 61
     6ee:	de b7       	in	r29, 0x3e	; 62
     6f0:	90 e5       	ldi	r25, 0x50	; 80
     6f2:	99 83       	std	Y+1, r25	; 0x01
     6f4:	1a 82       	std	Y+2, r1	; 0x02
     6f6:	8b 83       	std	Y+3, r24	; 0x03
     6f8:	64 e0       	ldi	r22, 0x04	; 4
     6fa:	ce 01       	movw	r24, r28
     6fc:	01 96       	adiw	r24, 0x01	; 1
     6fe:	e1 d2       	rcall	.+1474   	; 0xcc2 <TWI_Start_Transceiver_With_Data>
     700:	0f 90       	pop	r0
     702:	0f 90       	pop	r0
     704:	0f 90       	pop	r0
     706:	df 91       	pop	r29
     708:	cf 91       	pop	r28
     70a:	08 95       	ret

0000070c <motor_set_dir>:
     70c:	88 23       	and	r24, r24
     70e:	31 f0       	breq	.+12     	; 0x71c <motor_set_dir+0x10>
     710:	e2 e0       	ldi	r30, 0x02	; 2
     712:	f1 e0       	ldi	r31, 0x01	; 1
     714:	80 81       	ld	r24, Z
     716:	82 60       	ori	r24, 0x02	; 2
     718:	80 83       	st	Z, r24
     71a:	08 95       	ret
     71c:	e2 e0       	ldi	r30, 0x02	; 2
     71e:	f1 e0       	ldi	r31, 0x01	; 1
     720:	80 81       	ld	r24, Z
     722:	8d 7f       	andi	r24, 0xFD	; 253
     724:	80 83       	st	Z, r24
     726:	08 95       	ret

00000728 <motor_init>:
     728:	c2 d2       	rcall	.+1412   	; 0xcae <TWI_Master_Initialise>
     72a:	e1 e0       	ldi	r30, 0x01	; 1
     72c:	f1 e0       	ldi	r31, 0x01	; 1
     72e:	80 81       	ld	r24, Z
     730:	8a 67       	ori	r24, 0x7A	; 122
     732:	80 83       	st	Z, r24
     734:	e2 e0       	ldi	r30, 0x02	; 2
     736:	f1 e0       	ldi	r31, 0x01	; 1
     738:	80 81       	ld	r24, Z
     73a:	82 60       	ori	r24, 0x02	; 2
     73c:	80 83       	st	Z, r24
     73e:	80 81       	ld	r24, Z
     740:	80 61       	ori	r24, 0x10	; 16
     742:	80 83       	st	Z, r24
     744:	10 92 07 01 	sts	0x0107, r1
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	e0 df       	rcall	.-64     	; 0x70c <motor_set_dir>
     74c:	80 e5       	ldi	r24, 0x50	; 80
     74e:	cb cf       	rjmp	.-106    	; 0x6e6 <motor_dac_write>
     750:	08 95       	ret

00000752 <motor_read_encoder>:
     752:	cf 93       	push	r28
     754:	df 93       	push	r29
     756:	00 d0       	rcall	.+0      	; 0x758 <motor_read_encoder+0x6>
     758:	1f 92       	push	r1
     75a:	cd b7       	in	r28, 0x3d	; 61
     75c:	de b7       	in	r29, 0x3e	; 62
     75e:	e2 e0       	ldi	r30, 0x02	; 2
     760:	f1 e0       	ldi	r31, 0x01	; 1
     762:	80 81       	ld	r24, Z
     764:	8f 7d       	andi	r24, 0xDF	; 223
     766:	80 83       	st	Z, r24
     768:	80 81       	ld	r24, Z
     76a:	87 7f       	andi	r24, 0xF7	; 247
     76c:	80 83       	st	Z, r24
     76e:	87 e8       	ldi	r24, 0x87	; 135
     770:	93 e1       	ldi	r25, 0x13	; 19
     772:	01 97       	sbiw	r24, 0x01	; 1
     774:	f1 f7       	brne	.-4      	; 0x772 <motor_read_encoder+0x20>
     776:	00 c0       	rjmp	.+0      	; 0x778 <motor_read_encoder+0x26>
     778:	00 00       	nop
     77a:	80 91 06 01 	lds	r24, 0x0106
     77e:	8c 83       	std	Y+4, r24	; 0x04
     780:	80 81       	ld	r24, Z
     782:	88 60       	ori	r24, 0x08	; 8
     784:	80 83       	st	Z, r24
     786:	87 e8       	ldi	r24, 0x87	; 135
     788:	93 e1       	ldi	r25, 0x13	; 19
     78a:	01 97       	sbiw	r24, 0x01	; 1
     78c:	f1 f7       	brne	.-4      	; 0x78a <motor_read_encoder+0x38>
     78e:	00 c0       	rjmp	.+0      	; 0x790 <motor_read_encoder+0x3e>
     790:	00 00       	nop
     792:	80 91 06 01 	lds	r24, 0x0106
     796:	8b 83       	std	Y+3, r24	; 0x03
     798:	80 81       	ld	r24, Z
     79a:	80 62       	ori	r24, 0x20	; 32
     79c:	80 83       	st	Z, r24
     79e:	2c 81       	ldd	r18, Y+4	; 0x04
     7a0:	8b 81       	ldd	r24, Y+3	; 0x03
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	92 2b       	or	r25, r18
     7a6:	9a 83       	std	Y+2, r25	; 0x02
     7a8:	89 83       	std	Y+1, r24	; 0x01
     7aa:	89 81       	ldd	r24, Y+1	; 0x01
     7ac:	9a 81       	ldd	r25, Y+2	; 0x02
     7ae:	0f 90       	pop	r0
     7b0:	0f 90       	pop	r0
     7b2:	0f 90       	pop	r0
     7b4:	0f 90       	pop	r0
     7b6:	df 91       	pop	r29
     7b8:	cf 91       	pop	r28
     7ba:	08 95       	ret

000007bc <motor_reset_encoder>:
     7bc:	e2 e0       	ldi	r30, 0x02	; 2
     7be:	f1 e0       	ldi	r31, 0x01	; 1
     7c0:	80 81       	ld	r24, Z
     7c2:	8f 7b       	andi	r24, 0xBF	; 191
     7c4:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7c6:	82 e4       	ldi	r24, 0x42	; 66
     7c8:	8a 95       	dec	r24
     7ca:	f1 f7       	brne	.-4      	; 0x7c8 <motor_reset_encoder+0xc>
     7cc:	00 c0       	rjmp	.+0      	; 0x7ce <motor_reset_encoder+0x12>
     7ce:	80 81       	ld	r24, Z
     7d0:	80 64       	ori	r24, 0x40	; 64
     7d2:	80 83       	st	Z, r24
     7d4:	08 95       	ret

000007d6 <motor_pid_controller>:
     7d6:	af 92       	push	r10
     7d8:	bf 92       	push	r11
     7da:	cf 92       	push	r12
     7dc:	df 92       	push	r13
     7de:	ef 92       	push	r14
     7e0:	ff 92       	push	r15
     7e2:	0f 93       	push	r16
     7e4:	1f 93       	push	r17
     7e6:	cf 93       	push	r28
     7e8:	df 93       	push	r29
     7ea:	c8 2f       	mov	r28, r24
     7ec:	b2 df       	rcall	.-156    	; 0x752 <motor_read_encoder>
     7ee:	c1 95       	neg	r28
     7f0:	d0 e0       	ldi	r29, 0x00	; 0
     7f2:	bc 01       	movw	r22, r24
     7f4:	80 e0       	ldi	r24, 0x00	; 0
     7f6:	90 e0       	ldi	r25, 0x00	; 0
     7f8:	2b d4       	rcall	.+2134   	; 0x1050 <__floatunsisf>
     7fa:	6b 01       	movw	r12, r22
     7fc:	7c 01       	movw	r14, r24
     7fe:	60 91 06 02 	lds	r22, 0x0206
     802:	70 91 07 02 	lds	r23, 0x0207
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	22 d4       	rcall	.+2116   	; 0x1050 <__floatunsisf>
     80c:	9b 01       	movw	r18, r22
     80e:	ac 01       	movw	r20, r24
     810:	c7 01       	movw	r24, r14
     812:	b6 01       	movw	r22, r12
     814:	1b d3       	rcall	.+1590   	; 0xe4c <__subsf3>
     816:	24 e8       	ldi	r18, 0x84	; 132
     818:	3b e4       	ldi	r19, 0x4B	; 75
     81a:	47 e0       	ldi	r20, 0x07	; 7
     81c:	5d e3       	ldi	r21, 0x3D	; 61
     81e:	ce d4       	rcall	.+2460   	; 0x11bc <__mulsf3>
     820:	e6 d3       	rcall	.+1996   	; 0xfee <__fixsfsi>
     822:	c6 1b       	sub	r28, r22
     824:	d7 0b       	sbc	r29, r23
     826:	df 93       	push	r29
     828:	cf 93       	push	r28
     82a:	8e e9       	ldi	r24, 0x9E	; 158
     82c:	92 e0       	ldi	r25, 0x02	; 2
     82e:	9f 93       	push	r25
     830:	8f 93       	push	r24
     832:	77 d5       	rcall	.+2798   	; 0x1322 <printf>
     834:	80 91 a8 02 	lds	r24, 0x02A8
     838:	90 91 a9 02 	lds	r25, 0x02A9
     83c:	8c 0f       	add	r24, r28
     83e:	9d 1f       	adc	r25, r29
     840:	0f 90       	pop	r0
     842:	0f 90       	pop	r0
     844:	0f 90       	pop	r0
     846:	0f 90       	pop	r0
     848:	8c 30       	cpi	r24, 0x0C	; 12
     84a:	2e ef       	ldi	r18, 0xFE	; 254
     84c:	92 07       	cpc	r25, r18
     84e:	3c f4       	brge	.+14     	; 0x85e <motor_pid_controller+0x88>
     850:	8c e0       	ldi	r24, 0x0C	; 12
     852:	9e ef       	ldi	r25, 0xFE	; 254
     854:	90 93 a9 02 	sts	0x02A9, r25
     858:	80 93 a8 02 	sts	0x02A8, r24
     85c:	0f c0       	rjmp	.+30     	; 0x87c <motor_pid_controller+0xa6>
     85e:	85 3f       	cpi	r24, 0xF5	; 245
     860:	21 e0       	ldi	r18, 0x01	; 1
     862:	92 07       	cpc	r25, r18
     864:	2c f4       	brge	.+10     	; 0x870 <motor_pid_controller+0x9a>
     866:	90 93 a9 02 	sts	0x02A9, r25
     86a:	80 93 a8 02 	sts	0x02A8, r24
     86e:	06 c0       	rjmp	.+12     	; 0x87c <motor_pid_controller+0xa6>
     870:	84 ef       	ldi	r24, 0xF4	; 244
     872:	91 e0       	ldi	r25, 0x01	; 1
     874:	90 93 a9 02 	sts	0x02A9, r25
     878:	80 93 a8 02 	sts	0x02A8, r24
     87c:	60 91 08 02 	lds	r22, 0x0208
     880:	70 91 09 02 	lds	r23, 0x0209
     884:	80 e0       	ldi	r24, 0x00	; 0
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	e3 d3       	rcall	.+1990   	; 0x1050 <__floatunsisf>
     88a:	6b 01       	movw	r12, r22
     88c:	7c 01       	movw	r14, r24
     88e:	60 91 a8 02 	lds	r22, 0x02A8
     892:	70 91 a9 02 	lds	r23, 0x02A9
     896:	88 27       	eor	r24, r24
     898:	77 fd       	sbrc	r23, 7
     89a:	80 95       	com	r24
     89c:	98 2f       	mov	r25, r24
     89e:	da d3       	rcall	.+1972   	; 0x1054 <__floatsisf>
     8a0:	20 91 0a 02 	lds	r18, 0x020A
     8a4:	30 91 0b 02 	lds	r19, 0x020B
     8a8:	40 91 0c 02 	lds	r20, 0x020C
     8ac:	50 91 0d 02 	lds	r21, 0x020D
     8b0:	85 d4       	rcall	.+2314   	; 0x11bc <__mulsf3>
     8b2:	a7 01       	movw	r20, r14
     8b4:	96 01       	movw	r18, r12
     8b6:	33 d3       	rcall	.+1638   	; 0xf1e <__divsf3>
     8b8:	9a d3       	rcall	.+1844   	; 0xfee <__fixsfsi>
     8ba:	5b 01       	movw	r10, r22
     8bc:	89 e2       	ldi	r24, 0x29	; 41
     8be:	a8 16       	cp	r10, r24
     8c0:	b1 04       	cpc	r11, r1
     8c2:	2c f0       	brlt	.+10     	; 0x8ce <motor_pid_controller+0xf8>
     8c4:	0f 2e       	mov	r0, r31
     8c6:	f8 e2       	ldi	r31, 0x28	; 40
     8c8:	af 2e       	mov	r10, r31
     8ca:	b1 2c       	mov	r11, r1
     8cc:	f0 2d       	mov	r31, r0
     8ce:	80 91 aa 02 	lds	r24, 0x02AA
     8d2:	90 91 ab 02 	lds	r25, 0x02AB
     8d6:	be 01       	movw	r22, r28
     8d8:	68 1b       	sub	r22, r24
     8da:	79 0b       	sbc	r23, r25
     8dc:	80 e0       	ldi	r24, 0x00	; 0
     8de:	90 e0       	ldi	r25, 0x00	; 0
     8e0:	b7 d3       	rcall	.+1902   	; 0x1050 <__floatunsisf>
     8e2:	20 91 0e 02 	lds	r18, 0x020E
     8e6:	30 91 0f 02 	lds	r19, 0x020F
     8ea:	40 91 10 02 	lds	r20, 0x0210
     8ee:	50 91 11 02 	lds	r21, 0x0211
     8f2:	64 d4       	rcall	.+2248   	; 0x11bc <__mulsf3>
     8f4:	9b 01       	movw	r18, r22
     8f6:	ac 01       	movw	r20, r24
     8f8:	c7 01       	movw	r24, r14
     8fa:	b6 01       	movw	r22, r12
     8fc:	5f d4       	rcall	.+2238   	; 0x11bc <__mulsf3>
     8fe:	77 d3       	rcall	.+1774   	; 0xfee <__fixsfsi>
     900:	8b 01       	movw	r16, r22
     902:	69 32       	cpi	r22, 0x29	; 41
     904:	71 05       	cpc	r23, r1
     906:	14 f0       	brlt	.+4      	; 0x90c <motor_pid_controller+0x136>
     908:	08 e2       	ldi	r16, 0x28	; 40
     90a:	10 e0       	ldi	r17, 0x00	; 0
     90c:	be 01       	movw	r22, r28
     90e:	88 27       	eor	r24, r24
     910:	77 fd       	sbrc	r23, 7
     912:	80 95       	com	r24
     914:	98 2f       	mov	r25, r24
     916:	9e d3       	rcall	.+1852   	; 0x1054 <__floatsisf>
     918:	20 91 12 02 	lds	r18, 0x0212
     91c:	30 91 13 02 	lds	r19, 0x0213
     920:	40 91 14 02 	lds	r20, 0x0214
     924:	50 91 15 02 	lds	r21, 0x0215
     928:	49 d4       	rcall	.+2194   	; 0x11bc <__mulsf3>
     92a:	6b 01       	movw	r12, r22
     92c:	7c 01       	movw	r14, r24
     92e:	b5 01       	movw	r22, r10
     930:	28 ed       	ldi	r18, 0xD8	; 216
     932:	a2 16       	cp	r10, r18
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	b2 06       	cpc	r11, r18
     938:	14 f4       	brge	.+4      	; 0x93e <motor_pid_controller+0x168>
     93a:	68 ed       	ldi	r22, 0xD8	; 216
     93c:	7f ef       	ldi	r23, 0xFF	; 255
     93e:	88 27       	eor	r24, r24
     940:	77 fd       	sbrc	r23, 7
     942:	80 95       	com	r24
     944:	98 2f       	mov	r25, r24
     946:	86 d3       	rcall	.+1804   	; 0x1054 <__floatsisf>
     948:	9b 01       	movw	r18, r22
     94a:	ac 01       	movw	r20, r24
     94c:	c7 01       	movw	r24, r14
     94e:	b6 01       	movw	r22, r12
     950:	7e d2       	rcall	.+1276   	; 0xe4e <__addsf3>
     952:	6b 01       	movw	r12, r22
     954:	7c 01       	movw	r14, r24
     956:	b8 01       	movw	r22, r16
     958:	08 3d       	cpi	r16, 0xD8	; 216
     95a:	8f ef       	ldi	r24, 0xFF	; 255
     95c:	18 07       	cpc	r17, r24
     95e:	14 f4       	brge	.+4      	; 0x964 <motor_pid_controller+0x18e>
     960:	68 ed       	ldi	r22, 0xD8	; 216
     962:	7f ef       	ldi	r23, 0xFF	; 255
     964:	88 27       	eor	r24, r24
     966:	77 fd       	sbrc	r23, 7
     968:	80 95       	com	r24
     96a:	98 2f       	mov	r25, r24
     96c:	73 d3       	rcall	.+1766   	; 0x1054 <__floatsisf>
     96e:	9b 01       	movw	r18, r22
     970:	ac 01       	movw	r20, r24
     972:	c7 01       	movw	r24, r14
     974:	b6 01       	movw	r22, r12
     976:	6b d2       	rcall	.+1238   	; 0xe4e <__addsf3>
     978:	3a d3       	rcall	.+1652   	; 0xfee <__fixsfsi>
     97a:	6b 01       	movw	r12, r22
     97c:	7c 01       	movw	r14, r24
     97e:	8b 01       	movw	r16, r22
     980:	d0 93 ab 02 	sts	0x02AB, r29
     984:	c0 93 aa 02 	sts	0x02AA, r28
     988:	16 16       	cp	r1, r22
     98a:	17 06       	cpc	r1, r23
     98c:	1c f4       	brge	.+6      	; 0x994 <motor_pid_controller+0x1be>
     98e:	80 e0       	ldi	r24, 0x00	; 0
     990:	bd de       	rcall	.-646    	; 0x70c <motor_set_dir>
     992:	06 c0       	rjmp	.+12     	; 0x9a0 <motor_pid_controller+0x1ca>
     994:	81 e0       	ldi	r24, 0x01	; 1
     996:	ba de       	rcall	.-652    	; 0x70c <motor_set_dir>
     998:	00 27       	eor	r16, r16
     99a:	11 27       	eor	r17, r17
     99c:	0c 19       	sub	r16, r12
     99e:	1d 09       	sbc	r17, r13
     9a0:	c8 01       	movw	r24, r16
     9a2:	05 36       	cpi	r16, 0x65	; 101
     9a4:	11 05       	cpc	r17, r1
     9a6:	14 f0       	brlt	.+4      	; 0x9ac <motor_pid_controller+0x1d6>
     9a8:	84 e6       	ldi	r24, 0x64	; 100
     9aa:	90 e0       	ldi	r25, 0x00	; 0
     9ac:	9c de       	rcall	.-712    	; 0x6e6 <motor_dac_write>
     9ae:	df 91       	pop	r29
     9b0:	cf 91       	pop	r28
     9b2:	1f 91       	pop	r17
     9b4:	0f 91       	pop	r16
     9b6:	ff 90       	pop	r15
     9b8:	ef 90       	pop	r14
     9ba:	df 90       	pop	r13
     9bc:	cf 90       	pop	r12
     9be:	bf 90       	pop	r11
     9c0:	af 90       	pop	r10
     9c2:	08 95       	ret

000009c4 <motor_set_gain>:
     9c4:	81 30       	cpi	r24, 0x01	; 1
     9c6:	91 05       	cpc	r25, r1
     9c8:	61 f1       	breq	.+88     	; 0xa22 <motor_set_gain+0x5e>
     9ca:	82 30       	cpi	r24, 0x02	; 2
     9cc:	91 05       	cpc	r25, r1
     9ce:	09 f4       	brne	.+2      	; 0x9d2 <motor_set_gain+0xe>
     9d0:	4d c0       	rjmp	.+154    	; 0xa6c <motor_set_gain+0xa8>
     9d2:	89 2b       	or	r24, r25
     9d4:	09 f0       	breq	.+2      	; 0x9d8 <motor_set_gain+0x14>
     9d6:	66 c0       	rjmp	.+204    	; 0xaa4 <motor_set_gain+0xe0>
     9d8:	8a e9       	ldi	r24, 0x9A	; 154
     9da:	99 e9       	ldi	r25, 0x99	; 153
     9dc:	a9 e9       	ldi	r26, 0x99	; 153
     9de:	bf e3       	ldi	r27, 0x3F	; 63
     9e0:	80 93 12 02 	sts	0x0212, r24
     9e4:	90 93 13 02 	sts	0x0213, r25
     9e8:	a0 93 14 02 	sts	0x0214, r26
     9ec:	b0 93 15 02 	sts	0x0215, r27
     9f0:	8d ec       	ldi	r24, 0xCD	; 205
     9f2:	9c ec       	ldi	r25, 0xCC	; 204
     9f4:	ac e4       	ldi	r26, 0x4C	; 76
     9f6:	bf e3       	ldi	r27, 0x3F	; 63
     9f8:	80 93 0a 02 	sts	0x020A, r24
     9fc:	90 93 0b 02 	sts	0x020B, r25
     a00:	a0 93 0c 02 	sts	0x020C, r26
     a04:	b0 93 0d 02 	sts	0x020D, r27
     a08:	8d ec       	ldi	r24, 0xCD	; 205
     a0a:	9c ec       	ldi	r25, 0xCC	; 204
     a0c:	ac e4       	ldi	r26, 0x4C	; 76
     a0e:	be e3       	ldi	r27, 0x3E	; 62
     a10:	80 93 0e 02 	sts	0x020E, r24
     a14:	90 93 0f 02 	sts	0x020F, r25
     a18:	a0 93 10 02 	sts	0x0210, r26
     a1c:	b0 93 11 02 	sts	0x0211, r27
     a20:	08 95       	ret
     a22:	8a e9       	ldi	r24, 0x9A	; 154
     a24:	99 e9       	ldi	r25, 0x99	; 153
     a26:	a9 e1       	ldi	r26, 0x19	; 25
     a28:	bf e3       	ldi	r27, 0x3F	; 63
     a2a:	80 93 12 02 	sts	0x0212, r24
     a2e:	90 93 13 02 	sts	0x0213, r25
     a32:	a0 93 14 02 	sts	0x0214, r26
     a36:	b0 93 15 02 	sts	0x0215, r27
     a3a:	8d ec       	ldi	r24, 0xCD	; 205
     a3c:	9c ec       	ldi	r25, 0xCC	; 204
     a3e:	ac e4       	ldi	r26, 0x4C	; 76
     a40:	bf e3       	ldi	r27, 0x3F	; 63
     a42:	80 93 0a 02 	sts	0x020A, r24
     a46:	90 93 0b 02 	sts	0x020B, r25
     a4a:	a0 93 0c 02 	sts	0x020C, r26
     a4e:	b0 93 0d 02 	sts	0x020D, r27
     a52:	8d ec       	ldi	r24, 0xCD	; 205
     a54:	9c ec       	ldi	r25, 0xCC	; 204
     a56:	ac e4       	ldi	r26, 0x4C	; 76
     a58:	be e3       	ldi	r27, 0x3E	; 62
     a5a:	80 93 0e 02 	sts	0x020E, r24
     a5e:	90 93 0f 02 	sts	0x020F, r25
     a62:	a0 93 10 02 	sts	0x0210, r26
     a66:	b0 93 11 02 	sts	0x0211, r27
     a6a:	08 95       	ret
     a6c:	80 e0       	ldi	r24, 0x00	; 0
     a6e:	90 e0       	ldi	r25, 0x00	; 0
     a70:	a0 e0       	ldi	r26, 0x00	; 0
     a72:	b0 e4       	ldi	r27, 0x40	; 64
     a74:	80 93 12 02 	sts	0x0212, r24
     a78:	90 93 13 02 	sts	0x0213, r25
     a7c:	a0 93 14 02 	sts	0x0214, r26
     a80:	b0 93 15 02 	sts	0x0215, r27
     a84:	10 92 0a 02 	sts	0x020A, r1
     a88:	10 92 0b 02 	sts	0x020B, r1
     a8c:	10 92 0c 02 	sts	0x020C, r1
     a90:	10 92 0d 02 	sts	0x020D, r1
     a94:	10 92 0e 02 	sts	0x020E, r1
     a98:	10 92 0f 02 	sts	0x020F, r1
     a9c:	10 92 10 02 	sts	0x0210, r1
     aa0:	10 92 11 02 	sts	0x0211, r1
     aa4:	08 95       	ret

00000aa6 <motor_tune_gain>:
     aa6:	84 30       	cpi	r24, 0x04	; 4
     aa8:	b1 f0       	breq	.+44     	; 0xad6 <motor_tune_gain+0x30>
     aaa:	85 30       	cpi	r24, 0x05	; 5
     aac:	31 f1       	breq	.+76     	; 0xafa <motor_tune_gain+0x54>
     aae:	83 30       	cpi	r24, 0x03	; 3
     ab0:	a9 f5       	brne	.+106    	; 0xb1c <motor_tune_gain+0x76>
     ab2:	70 e0       	ldi	r23, 0x00	; 0
     ab4:	80 e0       	ldi	r24, 0x00	; 0
     ab6:	90 e0       	ldi	r25, 0x00	; 0
     ab8:	cd d2       	rcall	.+1434   	; 0x1054 <__floatsisf>
     aba:	20 e0       	ldi	r18, 0x00	; 0
     abc:	30 e0       	ldi	r19, 0x00	; 0
     abe:	48 ec       	ldi	r20, 0xC8	; 200
     ac0:	52 e4       	ldi	r21, 0x42	; 66
     ac2:	2d d2       	rcall	.+1114   	; 0xf1e <__divsf3>
     ac4:	60 93 12 02 	sts	0x0212, r22
     ac8:	70 93 13 02 	sts	0x0213, r23
     acc:	80 93 14 02 	sts	0x0214, r24
     ad0:	90 93 15 02 	sts	0x0215, r25
     ad4:	08 95       	ret
     ad6:	70 e0       	ldi	r23, 0x00	; 0
     ad8:	80 e0       	ldi	r24, 0x00	; 0
     ada:	90 e0       	ldi	r25, 0x00	; 0
     adc:	bb d2       	rcall	.+1398   	; 0x1054 <__floatsisf>
     ade:	20 e0       	ldi	r18, 0x00	; 0
     ae0:	30 e0       	ldi	r19, 0x00	; 0
     ae2:	48 ec       	ldi	r20, 0xC8	; 200
     ae4:	52 e4       	ldi	r21, 0x42	; 66
     ae6:	1b d2       	rcall	.+1078   	; 0xf1e <__divsf3>
     ae8:	60 93 0a 02 	sts	0x020A, r22
     aec:	70 93 0b 02 	sts	0x020B, r23
     af0:	80 93 0c 02 	sts	0x020C, r24
     af4:	90 93 0d 02 	sts	0x020D, r25
     af8:	08 95       	ret
     afa:	70 e0       	ldi	r23, 0x00	; 0
     afc:	80 e0       	ldi	r24, 0x00	; 0
     afe:	90 e0       	ldi	r25, 0x00	; 0
     b00:	a9 d2       	rcall	.+1362   	; 0x1054 <__floatsisf>
     b02:	20 e0       	ldi	r18, 0x00	; 0
     b04:	30 e0       	ldi	r19, 0x00	; 0
     b06:	48 ec       	ldi	r20, 0xC8	; 200
     b08:	52 e4       	ldi	r21, 0x42	; 66
     b0a:	09 d2       	rcall	.+1042   	; 0xf1e <__divsf3>
     b0c:	60 93 0e 02 	sts	0x020E, r22
     b10:	70 93 0f 02 	sts	0x020F, r23
     b14:	80 93 10 02 	sts	0x0210, r24
     b18:	90 93 11 02 	sts	0x0211, r25
     b1c:	08 95       	ret

00000b1e <pwm_set_signal_period>:
	
}

void pwm_set_signal_period(){
	//prescale
	set_bit(TCCR1B, CS11);
     b1e:	e1 e8       	ldi	r30, 0x81	; 129
     b20:	f0 e0       	ldi	r31, 0x00	; 0
     b22:	80 81       	ld	r24, Z
     b24:	82 60       	ori	r24, 0x02	; 2
     b26:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS12);
     b28:	80 81       	ld	r24, Z
     b2a:	8b 7f       	andi	r24, 0xFB	; 251
     b2c:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     b2e:	80 81       	ld	r24, Z
     b30:	8e 7f       	andi	r24, 0xFE	; 254
     b32:	80 83       	st	Z, r24
	
	ICR1 = TOP_VALUE;	//set period to 20ms
     b34:	80 e4       	ldi	r24, 0x40	; 64
     b36:	9c e9       	ldi	r25, 0x9C	; 156
     b38:	90 93 87 00 	sts	0x0087, r25
     b3c:	80 93 86 00 	sts	0x0086, r24
     b40:	08 95       	ret

00000b42 <pwm_init>:
#define  TOP_VALUE FOSC/8/50


void pwm_init(){
	// set mode to fast pwm
	set_bit(TCCR1B, WGM13);
     b42:	e1 e8       	ldi	r30, 0x81	; 129
     b44:	f0 e0       	ldi	r31, 0x00	; 0
     b46:	80 81       	ld	r24, Z
     b48:	80 61       	ori	r24, 0x10	; 16
     b4a:	80 83       	st	Z, r24
	set_bit(TCCR1B, WGM12);
     b4c:	80 81       	ld	r24, Z
     b4e:	88 60       	ori	r24, 0x08	; 8
     b50:	80 83       	st	Z, r24
	set_bit(TCCR1A, WGM11);
     b52:	e0 e8       	ldi	r30, 0x80	; 128
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	80 81       	ld	r24, Z
     b58:	82 60       	ori	r24, 0x02	; 2
     b5a:	80 83       	st	Z, r24
	clear_bit(TCCR1A, WGM10);
     b5c:	80 81       	ld	r24, Z
     b5e:	8e 7f       	andi	r24, 0xFE	; 254
     b60:	80 83       	st	Z, r24
	
	//set output on PB5 to compare
	set_bit(TCCR1A, COM1A1);
     b62:	80 81       	ld	r24, Z
     b64:	80 68       	ori	r24, 0x80	; 128
     b66:	80 83       	st	Z, r24
	clear_bit(TCCR1A, COM1A0);
     b68:	80 81       	ld	r24, Z
     b6a:	8f 7b       	andi	r24, 0xBF	; 191
     b6c:	80 83       	st	Z, r24
	pwm_set_signal_period();
     b6e:	d7 df       	rcall	.-82     	; 0xb1e <pwm_set_signal_period>
	
	//set PB5 to output mode
	set_bit(DDRB, PB5);
     b70:	25 9a       	sbi	0x04, 5	; 4
void pwm_set_pulse_width(float pulse_width){
	//makes sure pulse with is within bounderies
	if (pulse_width<900.0){pulse_width=900.0;}
	if (pulse_width>2100.0){pulse_width=2100.0;}	
	int pulse = (int) (pulse_width/20000*TOP_VALUE);	//pw*2
	OCR1A = pulse;
     b72:	88 eb       	ldi	r24, 0xB8	; 184
     b74:	9b e0       	ldi	r25, 0x0B	; 11
     b76:	90 93 89 00 	sts	0x0089, r25
     b7a:	80 93 88 00 	sts	0x0088, r24
     b7e:	08 95       	ret

00000b80 <pwm_set_pulse_width>:
	
	ICR1 = TOP_VALUE;	//set period to 20ms
	//ICR1 = 1250;
}

void pwm_set_pulse_width(float pulse_width){
     b80:	cf 92       	push	r12
     b82:	df 92       	push	r13
     b84:	ef 92       	push	r14
     b86:	ff 92       	push	r15
     b88:	6b 01       	movw	r12, r22
     b8a:	7c 01       	movw	r14, r24
	//makes sure pulse with is within bounderies
	if (pulse_width<900.0){pulse_width=900.0;}
     b8c:	20 e0       	ldi	r18, 0x00	; 0
     b8e:	30 e0       	ldi	r19, 0x00	; 0
     b90:	41 e6       	ldi	r20, 0x61	; 97
     b92:	54 e4       	ldi	r21, 0x44	; 68
     b94:	c0 d1       	rcall	.+896    	; 0xf16 <__cmpsf2>
     b96:	88 23       	and	r24, r24
     b98:	54 f0       	brlt	.+20     	; 0xbae <pwm_set_pulse_width+0x2e>
	if (pulse_width>2100.0){pulse_width=2100.0;}	
     b9a:	20 e0       	ldi	r18, 0x00	; 0
     b9c:	30 e4       	ldi	r19, 0x40	; 64
     b9e:	43 e0       	ldi	r20, 0x03	; 3
     ba0:	55 e4       	ldi	r21, 0x45	; 69
     ba2:	c7 01       	movw	r24, r14
     ba4:	b6 01       	movw	r22, r12
     ba6:	06 d3       	rcall	.+1548   	; 0x11b4 <__gesf2>
     ba8:	18 16       	cp	r1, r24
     baa:	54 f0       	brlt	.+20     	; 0xbc0 <pwm_set_pulse_width+0x40>
     bac:	12 c0       	rjmp	.+36     	; 0xbd2 <pwm_set_pulse_width+0x52>
	//ICR1 = 1250;
}

void pwm_set_pulse_width(float pulse_width){
	//makes sure pulse with is within bounderies
	if (pulse_width<900.0){pulse_width=900.0;}
     bae:	0f 2e       	mov	r0, r31
     bb0:	c1 2c       	mov	r12, r1
     bb2:	d1 2c       	mov	r13, r1
     bb4:	f1 e6       	ldi	r31, 0x61	; 97
     bb6:	ef 2e       	mov	r14, r31
     bb8:	f4 e4       	ldi	r31, 0x44	; 68
     bba:	ff 2e       	mov	r15, r31
     bbc:	f0 2d       	mov	r31, r0
     bbe:	09 c0       	rjmp	.+18     	; 0xbd2 <pwm_set_pulse_width+0x52>
	if (pulse_width>2100.0){pulse_width=2100.0;}	
     bc0:	0f 2e       	mov	r0, r31
     bc2:	c1 2c       	mov	r12, r1
     bc4:	f0 e4       	ldi	r31, 0x40	; 64
     bc6:	df 2e       	mov	r13, r31
     bc8:	f3 e0       	ldi	r31, 0x03	; 3
     bca:	ef 2e       	mov	r14, r31
     bcc:	f5 e4       	ldi	r31, 0x45	; 69
     bce:	ff 2e       	mov	r15, r31
     bd0:	f0 2d       	mov	r31, r0
	int pulse = (int) (pulse_width/20000*TOP_VALUE);	//pw*2
     bd2:	20 e0       	ldi	r18, 0x00	; 0
     bd4:	30 e4       	ldi	r19, 0x40	; 64
     bd6:	4c e9       	ldi	r20, 0x9C	; 156
     bd8:	56 e4       	ldi	r21, 0x46	; 70
     bda:	c7 01       	movw	r24, r14
     bdc:	b6 01       	movw	r22, r12
     bde:	9f d1       	rcall	.+830    	; 0xf1e <__divsf3>
     be0:	20 e0       	ldi	r18, 0x00	; 0
     be2:	34 e2       	ldi	r19, 0x24	; 36
     be4:	44 e7       	ldi	r20, 0x74	; 116
     be6:	5b e4       	ldi	r21, 0x4B	; 75
     be8:	e9 d2       	rcall	.+1490   	; 0x11bc <__mulsf3>
     bea:	20 e0       	ldi	r18, 0x00	; 0
     bec:	30 e0       	ldi	r19, 0x00	; 0
     bee:	40 e0       	ldi	r20, 0x00	; 0
     bf0:	5e e3       	ldi	r21, 0x3E	; 62
     bf2:	e4 d2       	rcall	.+1480   	; 0x11bc <__mulsf3>
     bf4:	20 e0       	ldi	r18, 0x00	; 0
     bf6:	30 e0       	ldi	r19, 0x00	; 0
     bf8:	48 e4       	ldi	r20, 0x48	; 72
     bfa:	52 e4       	ldi	r21, 0x42	; 66
     bfc:	90 d1       	rcall	.+800    	; 0xf1e <__divsf3>
     bfe:	f7 d1       	rcall	.+1006   	; 0xfee <__fixsfsi>
	OCR1A = pulse;
     c00:	70 93 89 00 	sts	0x0089, r23
     c04:	60 93 88 00 	sts	0x0088, r22
	
	//printf("OCR1A: %d\n\r",  OCR1A);
	
	//OCR1A = 1150;
}
     c08:	ff 90       	pop	r15
     c0a:	ef 90       	pop	r14
     c0c:	df 90       	pop	r13
     c0e:	cf 90       	pop	r12
     c10:	08 95       	ret

00000c12 <pwm_scale_joystick_val>:

float pwm_scale_joystick_val(float x_val){
		return (x_val*4.7059+900);	
     c12:	2c eb       	ldi	r18, 0xBC	; 188
     c14:	36 e9       	ldi	r19, 0x96	; 150
     c16:	46 e9       	ldi	r20, 0x96	; 150
     c18:	50 e4       	ldi	r21, 0x40	; 64
     c1a:	d0 d2       	rcall	.+1440   	; 0x11bc <__mulsf3>
     c1c:	20 e0       	ldi	r18, 0x00	; 0
     c1e:	30 e0       	ldi	r19, 0x00	; 0
     c20:	41 e6       	ldi	r20, 0x61	; 97
     c22:	54 e4       	ldi	r21, 0x44	; 68
     c24:	14 c1       	rjmp	.+552    	; 0xe4e <__addsf3>
}
     c26:	08 95       	ret

00000c28 <spi_init>:
#define MISO_PIN PB3

void spi_init() {

  /* Set MOSI and SCK and CS output, all others input */
  DDRB |= (1 << MOSI_PIN) | (1 << SCK_PIN) | (1 << SS_PIN) | (1 << PB0);
     c28:	84 b1       	in	r24, 0x04	; 4
     c2a:	87 68       	ori	r24, 0x87	; 135
     c2c:	84 b9       	out	0x04, r24	; 4
  PORTB |= (1 << SS_PIN) | (1 << PB0); // Set Master mode
     c2e:	85 b1       	in	r24, 0x05	; 5
     c30:	81 68       	ori	r24, 0x81	; 129
     c32:	85 b9       	out	0x05, r24	; 5
  /* Enable interrupt */
  // SPSR = (1<<SPIF);

  /* Enable SPI interrupt, SPI, Master, set clock rate fck/16 , SPI mode 0 by
   * default*/
  SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR0);
     c34:	81 e5       	ldi	r24, 0x51	; 81
     c36:	8c bd       	out	0x2c, r24	; 44
     c38:	08 95       	ret

00000c3a <spi_read>:
}

void spi_read(uint8_t *receive_data, uint8_t data_length) 
{
     c3a:	cf 93       	push	r28
     c3c:	df 93       	push	r29
     c3e:	cd b7       	in	r28, 0x3d	; 61
     c40:	de b7       	in	r29, 0x3e	; 62
     c42:	2a 97       	sbiw	r28, 0x0a	; 10
     c44:	0f b6       	in	r0, 0x3f	; 63
     c46:	f8 94       	cli
     c48:	de bf       	out	0x3e, r29	; 62
     c4a:	0f be       	out	0x3f, r0	; 63
     c4c:	cd bf       	out	0x3d, r28	; 61
	uint8_t dummy_data[MAX_CAN_LENGTH];
	
	for (int i = 0; i < data_length; i++)
     c4e:	66 23       	and	r22, r22
     c50:	89 f0       	breq	.+34     	; 0xc74 <spi_read+0x3a>
     c52:	fe 01       	movw	r30, r28
     c54:	31 96       	adiw	r30, 0x01	; 1
     c56:	a8 2f       	mov	r26, r24
     c58:	b9 2f       	mov	r27, r25
     c5a:	cf 01       	movw	r24, r30
     c5c:	86 0f       	add	r24, r22
     c5e:	91 1d       	adc	r25, r1
	{
		SPDR = dummy_data[i];
     c60:	21 91       	ld	r18, Z+
     c62:	2e bd       	out	0x2e, r18	; 46
		int j = 0;
		while (!(SPSR & (1 << SPIF))){
     c64:	0d b4       	in	r0, 0x2d	; 45
     c66:	07 fe       	sbrs	r0, 7
     c68:	fd cf       	rjmp	.-6      	; 0xc64 <spi_read+0x2a>
			//printf("I am stuck here %d\n\r ",j++);			
		}
		receive_data[i] = SPDR;
     c6a:	2e b5       	in	r18, 0x2e	; 46
     c6c:	2d 93       	st	X+, r18

void spi_read(uint8_t *receive_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	
	for (int i = 0; i < data_length; i++)
     c6e:	e8 17       	cp	r30, r24
     c70:	f9 07       	cpc	r31, r25
     c72:	b1 f7       	brne	.-20     	; 0xc60 <spi_read+0x26>
			//printf("I am stuck here %d\n\r ",j++);			
		}
		receive_data[i] = SPDR;
	}
	
}
     c74:	2a 96       	adiw	r28, 0x0a	; 10
     c76:	0f b6       	in	r0, 0x3f	; 63
     c78:	f8 94       	cli
     c7a:	de bf       	out	0x3e, r29	; 62
     c7c:	0f be       	out	0x3f, r0	; 63
     c7e:	cd bf       	out	0x3d, r28	; 61
     c80:	df 91       	pop	r29
     c82:	cf 91       	pop	r28
     c84:	08 95       	ret

00000c86 <spi_write>:

void spi_write(uint8_t *send_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	for (int i = 0; i < data_length; i++)
     c86:	26 2f       	mov	r18, r22
     c88:	30 e0       	ldi	r19, 0x00	; 0
     c8a:	12 16       	cp	r1, r18
     c8c:	13 06       	cpc	r1, r19
     c8e:	74 f4       	brge	.+28     	; 0xcac <spi_write+0x26>
     c90:	e8 2f       	mov	r30, r24
     c92:	f9 2f       	mov	r31, r25
     c94:	80 e0       	ldi	r24, 0x00	; 0
     c96:	90 e0       	ldi	r25, 0x00	; 0
	{
		SPDR = send_data[i];
     c98:	41 91       	ld	r20, Z+
     c9a:	4e bd       	out	0x2e, r20	; 46
		while (!(SPSR & (1 << SPIF)));
     c9c:	0d b4       	in	r0, 0x2d	; 45
     c9e:	07 fe       	sbrs	r0, 7
     ca0:	fd cf       	rjmp	.-6      	; 0xc9c <spi_write+0x16>
		dummy_data[i] = SPDR;
     ca2:	4e b5       	in	r20, 0x2e	; 46
}

void spi_write(uint8_t *send_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	for (int i = 0; i < data_length; i++)
     ca4:	01 96       	adiw	r24, 0x01	; 1
     ca6:	82 17       	cp	r24, r18
     ca8:	93 07       	cpc	r25, r19
     caa:	b4 f3       	brlt	.-20     	; 0xc98 <spi_write+0x12>
     cac:	08 95       	ret

00000cae <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     cae:	8c e0       	ldi	r24, 0x0C	; 12
     cb0:	80 93 b8 00 	sts	0x00B8, r24
     cb4:	8f ef       	ldi	r24, 0xFF	; 255
     cb6:	80 93 bb 00 	sts	0x00BB, r24
     cba:	84 e0       	ldi	r24, 0x04	; 4
     cbc:	80 93 bc 00 	sts	0x00BC, r24
     cc0:	08 95       	ret

00000cc2 <TWI_Start_Transceiver_With_Data>:
     cc2:	ec eb       	ldi	r30, 0xBC	; 188
     cc4:	f0 e0       	ldi	r31, 0x00	; 0
     cc6:	20 81       	ld	r18, Z
     cc8:	20 fd       	sbrc	r18, 0
     cca:	fd cf       	rjmp	.-6      	; 0xcc6 <TWI_Start_Transceiver_With_Data+0x4>
     ccc:	60 93 ae 02 	sts	0x02AE, r22
     cd0:	fc 01       	movw	r30, r24
     cd2:	20 81       	ld	r18, Z
     cd4:	20 93 af 02 	sts	0x02AF, r18
     cd8:	20 fd       	sbrc	r18, 0
     cda:	0c c0       	rjmp	.+24     	; 0xcf4 <TWI_Start_Transceiver_With_Data+0x32>
     cdc:	62 30       	cpi	r22, 0x02	; 2
     cde:	50 f0       	brcs	.+20     	; 0xcf4 <TWI_Start_Transceiver_With_Data+0x32>
     ce0:	dc 01       	movw	r26, r24
     ce2:	11 96       	adiw	r26, 0x01	; 1
     ce4:	e0 eb       	ldi	r30, 0xB0	; 176
     ce6:	f2 e0       	ldi	r31, 0x02	; 2
     ce8:	81 e0       	ldi	r24, 0x01	; 1
     cea:	9d 91       	ld	r25, X+
     cec:	91 93       	st	Z+, r25
     cee:	8f 5f       	subi	r24, 0xFF	; 255
     cf0:	86 13       	cpse	r24, r22
     cf2:	fb cf       	rjmp	.-10     	; 0xcea <TWI_Start_Transceiver_With_Data+0x28>
     cf4:	10 92 ad 02 	sts	0x02AD, r1
     cf8:	88 ef       	ldi	r24, 0xF8	; 248
     cfa:	80 93 16 02 	sts	0x0216, r24
     cfe:	85 ea       	ldi	r24, 0xA5	; 165
     d00:	80 93 bc 00 	sts	0x00BC, r24
     d04:	08 95       	ret

00000d06 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     d06:	1f 92       	push	r1
     d08:	0f 92       	push	r0
     d0a:	0f b6       	in	r0, 0x3f	; 63
     d0c:	0f 92       	push	r0
     d0e:	11 24       	eor	r1, r1
     d10:	0b b6       	in	r0, 0x3b	; 59
     d12:	0f 92       	push	r0
     d14:	2f 93       	push	r18
     d16:	3f 93       	push	r19
     d18:	8f 93       	push	r24
     d1a:	9f 93       	push	r25
     d1c:	af 93       	push	r26
     d1e:	bf 93       	push	r27
     d20:	ef 93       	push	r30
     d22:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     d24:	80 91 b9 00 	lds	r24, 0x00B9
     d28:	90 e0       	ldi	r25, 0x00	; 0
     d2a:	fc 01       	movw	r30, r24
     d2c:	38 97       	sbiw	r30, 0x08	; 8
     d2e:	e1 35       	cpi	r30, 0x51	; 81
     d30:	f1 05       	cpc	r31, r1
     d32:	08 f0       	brcs	.+2      	; 0xd36 <__vector_39+0x30>
     d34:	55 c0       	rjmp	.+170    	; 0xde0 <__vector_39+0xda>
     d36:	ee 58       	subi	r30, 0x8E	; 142
     d38:	ff 4f       	sbci	r31, 0xFF	; 255
     d3a:	a3 c2       	rjmp	.+1350   	; 0x1282 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     d3c:	10 92 ac 02 	sts	0x02AC, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     d40:	e0 91 ac 02 	lds	r30, 0x02AC
     d44:	80 91 ae 02 	lds	r24, 0x02AE
     d48:	e8 17       	cp	r30, r24
     d4a:	70 f4       	brcc	.+28     	; 0xd68 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     d4c:	81 e0       	ldi	r24, 0x01	; 1
     d4e:	8e 0f       	add	r24, r30
     d50:	80 93 ac 02 	sts	0x02AC, r24
     d54:	f0 e0       	ldi	r31, 0x00	; 0
     d56:	e1 55       	subi	r30, 0x51	; 81
     d58:	fd 4f       	sbci	r31, 0xFD	; 253
     d5a:	80 81       	ld	r24, Z
     d5c:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d60:	85 e8       	ldi	r24, 0x85	; 133
     d62:	80 93 bc 00 	sts	0x00BC, r24
     d66:	43 c0       	rjmp	.+134    	; 0xdee <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     d68:	80 91 ad 02 	lds	r24, 0x02AD
     d6c:	81 60       	ori	r24, 0x01	; 1
     d6e:	80 93 ad 02 	sts	0x02AD, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d72:	84 e9       	ldi	r24, 0x94	; 148
     d74:	80 93 bc 00 	sts	0x00BC, r24
     d78:	3a c0       	rjmp	.+116    	; 0xdee <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     d7a:	e0 91 ac 02 	lds	r30, 0x02AC
     d7e:	81 e0       	ldi	r24, 0x01	; 1
     d80:	8e 0f       	add	r24, r30
     d82:	80 93 ac 02 	sts	0x02AC, r24
     d86:	80 91 bb 00 	lds	r24, 0x00BB
     d8a:	f0 e0       	ldi	r31, 0x00	; 0
     d8c:	e1 55       	subi	r30, 0x51	; 81
     d8e:	fd 4f       	sbci	r31, 0xFD	; 253
     d90:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     d92:	20 91 ac 02 	lds	r18, 0x02AC
     d96:	30 e0       	ldi	r19, 0x00	; 0
     d98:	80 91 ae 02 	lds	r24, 0x02AE
     d9c:	90 e0       	ldi	r25, 0x00	; 0
     d9e:	01 97       	sbiw	r24, 0x01	; 1
     da0:	28 17       	cp	r18, r24
     da2:	39 07       	cpc	r19, r25
     da4:	24 f4       	brge	.+8      	; 0xdae <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     da6:	85 ec       	ldi	r24, 0xC5	; 197
     da8:	80 93 bc 00 	sts	0x00BC, r24
     dac:	20 c0       	rjmp	.+64     	; 0xdee <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     dae:	85 e8       	ldi	r24, 0x85	; 133
     db0:	80 93 bc 00 	sts	0x00BC, r24
     db4:	1c c0       	rjmp	.+56     	; 0xdee <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     db6:	80 91 bb 00 	lds	r24, 0x00BB
     dba:	e0 91 ac 02 	lds	r30, 0x02AC
     dbe:	f0 e0       	ldi	r31, 0x00	; 0
     dc0:	e1 55       	subi	r30, 0x51	; 81
     dc2:	fd 4f       	sbci	r31, 0xFD	; 253
     dc4:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     dc6:	80 91 ad 02 	lds	r24, 0x02AD
     dca:	81 60       	ori	r24, 0x01	; 1
     dcc:	80 93 ad 02 	sts	0x02AD, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     dd0:	84 e9       	ldi	r24, 0x94	; 148
     dd2:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     dd6:	0b c0       	rjmp	.+22     	; 0xdee <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     dd8:	85 ea       	ldi	r24, 0xA5	; 165
     dda:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     dde:	07 c0       	rjmp	.+14     	; 0xdee <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     de0:	80 91 b9 00 	lds	r24, 0x00B9
     de4:	80 93 16 02 	sts	0x0216, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     de8:	84 e0       	ldi	r24, 0x04	; 4
     dea:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     dee:	ff 91       	pop	r31
     df0:	ef 91       	pop	r30
     df2:	bf 91       	pop	r27
     df4:	af 91       	pop	r26
     df6:	9f 91       	pop	r25
     df8:	8f 91       	pop	r24
     dfa:	3f 91       	pop	r19
     dfc:	2f 91       	pop	r18
     dfe:	0f 90       	pop	r0
     e00:	0b be       	out	0x3b, r0	; 59
     e02:	0f 90       	pop	r0
     e04:	0f be       	out	0x3f, r0	; 63
     e06:	0f 90       	pop	r0
     e08:	1f 90       	pop	r1
     e0a:	18 95       	reti

00000e0c <USART_Transmit>:
     e0c:	e0 ec       	ldi	r30, 0xC0	; 192
     e0e:	f0 e0       	ldi	r31, 0x00	; 0
     e10:	90 81       	ld	r25, Z
     e12:	95 ff       	sbrs	r25, 5
     e14:	fd cf       	rjmp	.-6      	; 0xe10 <USART_Transmit+0x4>
     e16:	80 93 c6 00 	sts	0x00C6, r24
     e1a:	08 95       	ret

00000e1c <USART_Receive>:
     e1c:	e0 ec       	ldi	r30, 0xC0	; 192
     e1e:	f0 e0       	ldi	r31, 0x00	; 0
     e20:	80 81       	ld	r24, Z
     e22:	88 23       	and	r24, r24
     e24:	ec f3       	brlt	.-6      	; 0xe20 <USART_Receive+0x4>
     e26:	80 91 c6 00 	lds	r24, 0x00C6
     e2a:	08 95       	ret

00000e2c <USART_Init>:
     e2c:	90 93 c5 00 	sts	0x00C5, r25
     e30:	80 93 c4 00 	sts	0x00C4, r24
     e34:	88 e1       	ldi	r24, 0x18	; 24
     e36:	80 93 c1 00 	sts	0x00C1, r24
     e3a:	8e e0       	ldi	r24, 0x0E	; 14
     e3c:	80 93 c2 00 	sts	0x00C2, r24
     e40:	6e e0       	ldi	r22, 0x0E	; 14
     e42:	77 e0       	ldi	r23, 0x07	; 7
     e44:	86 e0       	ldi	r24, 0x06	; 6
     e46:	97 e0       	ldi	r25, 0x07	; 7
     e48:	22 c2       	rjmp	.+1092   	; 0x128e <fdevopen>
     e4a:	08 95       	ret

00000e4c <__subsf3>:
     e4c:	50 58       	subi	r21, 0x80	; 128

00000e4e <__addsf3>:
     e4e:	bb 27       	eor	r27, r27
     e50:	aa 27       	eor	r26, r26
     e52:	0e d0       	rcall	.+28     	; 0xe70 <__addsf3x>
     e54:	75 c1       	rjmp	.+746    	; 0x1140 <__fp_round>
     e56:	66 d1       	rcall	.+716    	; 0x1124 <__fp_pscA>
     e58:	30 f0       	brcs	.+12     	; 0xe66 <__addsf3+0x18>
     e5a:	6b d1       	rcall	.+726    	; 0x1132 <__fp_pscB>
     e5c:	20 f0       	brcs	.+8      	; 0xe66 <__addsf3+0x18>
     e5e:	31 f4       	brne	.+12     	; 0xe6c <__addsf3+0x1e>
     e60:	9f 3f       	cpi	r25, 0xFF	; 255
     e62:	11 f4       	brne	.+4      	; 0xe68 <__addsf3+0x1a>
     e64:	1e f4       	brtc	.+6      	; 0xe6c <__addsf3+0x1e>
     e66:	5b c1       	rjmp	.+694    	; 0x111e <__fp_nan>
     e68:	0e f4       	brtc	.+2      	; 0xe6c <__addsf3+0x1e>
     e6a:	e0 95       	com	r30
     e6c:	e7 fb       	bst	r30, 7
     e6e:	51 c1       	rjmp	.+674    	; 0x1112 <__fp_inf>

00000e70 <__addsf3x>:
     e70:	e9 2f       	mov	r30, r25
     e72:	77 d1       	rcall	.+750    	; 0x1162 <__fp_split3>
     e74:	80 f3       	brcs	.-32     	; 0xe56 <__addsf3+0x8>
     e76:	ba 17       	cp	r27, r26
     e78:	62 07       	cpc	r22, r18
     e7a:	73 07       	cpc	r23, r19
     e7c:	84 07       	cpc	r24, r20
     e7e:	95 07       	cpc	r25, r21
     e80:	18 f0       	brcs	.+6      	; 0xe88 <__addsf3x+0x18>
     e82:	71 f4       	brne	.+28     	; 0xea0 <__addsf3x+0x30>
     e84:	9e f5       	brtc	.+102    	; 0xeec <__addsf3x+0x7c>
     e86:	8f c1       	rjmp	.+798    	; 0x11a6 <__fp_zero>
     e88:	0e f4       	brtc	.+2      	; 0xe8c <__addsf3x+0x1c>
     e8a:	e0 95       	com	r30
     e8c:	0b 2e       	mov	r0, r27
     e8e:	ba 2f       	mov	r27, r26
     e90:	a0 2d       	mov	r26, r0
     e92:	0b 01       	movw	r0, r22
     e94:	b9 01       	movw	r22, r18
     e96:	90 01       	movw	r18, r0
     e98:	0c 01       	movw	r0, r24
     e9a:	ca 01       	movw	r24, r20
     e9c:	a0 01       	movw	r20, r0
     e9e:	11 24       	eor	r1, r1
     ea0:	ff 27       	eor	r31, r31
     ea2:	59 1b       	sub	r21, r25
     ea4:	99 f0       	breq	.+38     	; 0xecc <__addsf3x+0x5c>
     ea6:	59 3f       	cpi	r21, 0xF9	; 249
     ea8:	50 f4       	brcc	.+20     	; 0xebe <__addsf3x+0x4e>
     eaa:	50 3e       	cpi	r21, 0xE0	; 224
     eac:	68 f1       	brcs	.+90     	; 0xf08 <__addsf3x+0x98>
     eae:	1a 16       	cp	r1, r26
     eb0:	f0 40       	sbci	r31, 0x00	; 0
     eb2:	a2 2f       	mov	r26, r18
     eb4:	23 2f       	mov	r18, r19
     eb6:	34 2f       	mov	r19, r20
     eb8:	44 27       	eor	r20, r20
     eba:	58 5f       	subi	r21, 0xF8	; 248
     ebc:	f3 cf       	rjmp	.-26     	; 0xea4 <__addsf3x+0x34>
     ebe:	46 95       	lsr	r20
     ec0:	37 95       	ror	r19
     ec2:	27 95       	ror	r18
     ec4:	a7 95       	ror	r26
     ec6:	f0 40       	sbci	r31, 0x00	; 0
     ec8:	53 95       	inc	r21
     eca:	c9 f7       	brne	.-14     	; 0xebe <__addsf3x+0x4e>
     ecc:	7e f4       	brtc	.+30     	; 0xeec <__addsf3x+0x7c>
     ece:	1f 16       	cp	r1, r31
     ed0:	ba 0b       	sbc	r27, r26
     ed2:	62 0b       	sbc	r22, r18
     ed4:	73 0b       	sbc	r23, r19
     ed6:	84 0b       	sbc	r24, r20
     ed8:	ba f0       	brmi	.+46     	; 0xf08 <__addsf3x+0x98>
     eda:	91 50       	subi	r25, 0x01	; 1
     edc:	a1 f0       	breq	.+40     	; 0xf06 <__addsf3x+0x96>
     ede:	ff 0f       	add	r31, r31
     ee0:	bb 1f       	adc	r27, r27
     ee2:	66 1f       	adc	r22, r22
     ee4:	77 1f       	adc	r23, r23
     ee6:	88 1f       	adc	r24, r24
     ee8:	c2 f7       	brpl	.-16     	; 0xeda <__addsf3x+0x6a>
     eea:	0e c0       	rjmp	.+28     	; 0xf08 <__addsf3x+0x98>
     eec:	ba 0f       	add	r27, r26
     eee:	62 1f       	adc	r22, r18
     ef0:	73 1f       	adc	r23, r19
     ef2:	84 1f       	adc	r24, r20
     ef4:	48 f4       	brcc	.+18     	; 0xf08 <__addsf3x+0x98>
     ef6:	87 95       	ror	r24
     ef8:	77 95       	ror	r23
     efa:	67 95       	ror	r22
     efc:	b7 95       	ror	r27
     efe:	f7 95       	ror	r31
     f00:	9e 3f       	cpi	r25, 0xFE	; 254
     f02:	08 f0       	brcs	.+2      	; 0xf06 <__addsf3x+0x96>
     f04:	b3 cf       	rjmp	.-154    	; 0xe6c <__addsf3+0x1e>
     f06:	93 95       	inc	r25
     f08:	88 0f       	add	r24, r24
     f0a:	08 f0       	brcs	.+2      	; 0xf0e <__addsf3x+0x9e>
     f0c:	99 27       	eor	r25, r25
     f0e:	ee 0f       	add	r30, r30
     f10:	97 95       	ror	r25
     f12:	87 95       	ror	r24
     f14:	08 95       	ret

00000f16 <__cmpsf2>:
     f16:	d9 d0       	rcall	.+434    	; 0x10ca <__fp_cmp>
     f18:	08 f4       	brcc	.+2      	; 0xf1c <__cmpsf2+0x6>
     f1a:	81 e0       	ldi	r24, 0x01	; 1
     f1c:	08 95       	ret

00000f1e <__divsf3>:
     f1e:	0c d0       	rcall	.+24     	; 0xf38 <__divsf3x>
     f20:	0f c1       	rjmp	.+542    	; 0x1140 <__fp_round>
     f22:	07 d1       	rcall	.+526    	; 0x1132 <__fp_pscB>
     f24:	40 f0       	brcs	.+16     	; 0xf36 <__divsf3+0x18>
     f26:	fe d0       	rcall	.+508    	; 0x1124 <__fp_pscA>
     f28:	30 f0       	brcs	.+12     	; 0xf36 <__divsf3+0x18>
     f2a:	21 f4       	brne	.+8      	; 0xf34 <__divsf3+0x16>
     f2c:	5f 3f       	cpi	r21, 0xFF	; 255
     f2e:	19 f0       	breq	.+6      	; 0xf36 <__divsf3+0x18>
     f30:	f0 c0       	rjmp	.+480    	; 0x1112 <__fp_inf>
     f32:	51 11       	cpse	r21, r1
     f34:	39 c1       	rjmp	.+626    	; 0x11a8 <__fp_szero>
     f36:	f3 c0       	rjmp	.+486    	; 0x111e <__fp_nan>

00000f38 <__divsf3x>:
     f38:	14 d1       	rcall	.+552    	; 0x1162 <__fp_split3>
     f3a:	98 f3       	brcs	.-26     	; 0xf22 <__divsf3+0x4>

00000f3c <__divsf3_pse>:
     f3c:	99 23       	and	r25, r25
     f3e:	c9 f3       	breq	.-14     	; 0xf32 <__divsf3+0x14>
     f40:	55 23       	and	r21, r21
     f42:	b1 f3       	breq	.-20     	; 0xf30 <__divsf3+0x12>
     f44:	95 1b       	sub	r25, r21
     f46:	55 0b       	sbc	r21, r21
     f48:	bb 27       	eor	r27, r27
     f4a:	aa 27       	eor	r26, r26
     f4c:	62 17       	cp	r22, r18
     f4e:	73 07       	cpc	r23, r19
     f50:	84 07       	cpc	r24, r20
     f52:	38 f0       	brcs	.+14     	; 0xf62 <__divsf3_pse+0x26>
     f54:	9f 5f       	subi	r25, 0xFF	; 255
     f56:	5f 4f       	sbci	r21, 0xFF	; 255
     f58:	22 0f       	add	r18, r18
     f5a:	33 1f       	adc	r19, r19
     f5c:	44 1f       	adc	r20, r20
     f5e:	aa 1f       	adc	r26, r26
     f60:	a9 f3       	breq	.-22     	; 0xf4c <__divsf3_pse+0x10>
     f62:	33 d0       	rcall	.+102    	; 0xfca <__divsf3_pse+0x8e>
     f64:	0e 2e       	mov	r0, r30
     f66:	3a f0       	brmi	.+14     	; 0xf76 <__divsf3_pse+0x3a>
     f68:	e0 e8       	ldi	r30, 0x80	; 128
     f6a:	30 d0       	rcall	.+96     	; 0xfcc <__divsf3_pse+0x90>
     f6c:	91 50       	subi	r25, 0x01	; 1
     f6e:	50 40       	sbci	r21, 0x00	; 0
     f70:	e6 95       	lsr	r30
     f72:	00 1c       	adc	r0, r0
     f74:	ca f7       	brpl	.-14     	; 0xf68 <__divsf3_pse+0x2c>
     f76:	29 d0       	rcall	.+82     	; 0xfca <__divsf3_pse+0x8e>
     f78:	fe 2f       	mov	r31, r30
     f7a:	27 d0       	rcall	.+78     	; 0xfca <__divsf3_pse+0x8e>
     f7c:	66 0f       	add	r22, r22
     f7e:	77 1f       	adc	r23, r23
     f80:	88 1f       	adc	r24, r24
     f82:	bb 1f       	adc	r27, r27
     f84:	26 17       	cp	r18, r22
     f86:	37 07       	cpc	r19, r23
     f88:	48 07       	cpc	r20, r24
     f8a:	ab 07       	cpc	r26, r27
     f8c:	b0 e8       	ldi	r27, 0x80	; 128
     f8e:	09 f0       	breq	.+2      	; 0xf92 <__divsf3_pse+0x56>
     f90:	bb 0b       	sbc	r27, r27
     f92:	80 2d       	mov	r24, r0
     f94:	bf 01       	movw	r22, r30
     f96:	ff 27       	eor	r31, r31
     f98:	93 58       	subi	r25, 0x83	; 131
     f9a:	5f 4f       	sbci	r21, 0xFF	; 255
     f9c:	2a f0       	brmi	.+10     	; 0xfa8 <__divsf3_pse+0x6c>
     f9e:	9e 3f       	cpi	r25, 0xFE	; 254
     fa0:	51 05       	cpc	r21, r1
     fa2:	68 f0       	brcs	.+26     	; 0xfbe <__divsf3_pse+0x82>
     fa4:	b6 c0       	rjmp	.+364    	; 0x1112 <__fp_inf>
     fa6:	00 c1       	rjmp	.+512    	; 0x11a8 <__fp_szero>
     fa8:	5f 3f       	cpi	r21, 0xFF	; 255
     faa:	ec f3       	brlt	.-6      	; 0xfa6 <__divsf3_pse+0x6a>
     fac:	98 3e       	cpi	r25, 0xE8	; 232
     fae:	dc f3       	brlt	.-10     	; 0xfa6 <__divsf3_pse+0x6a>
     fb0:	86 95       	lsr	r24
     fb2:	77 95       	ror	r23
     fb4:	67 95       	ror	r22
     fb6:	b7 95       	ror	r27
     fb8:	f7 95       	ror	r31
     fba:	9f 5f       	subi	r25, 0xFF	; 255
     fbc:	c9 f7       	brne	.-14     	; 0xfb0 <__divsf3_pse+0x74>
     fbe:	88 0f       	add	r24, r24
     fc0:	91 1d       	adc	r25, r1
     fc2:	96 95       	lsr	r25
     fc4:	87 95       	ror	r24
     fc6:	97 f9       	bld	r25, 7
     fc8:	08 95       	ret
     fca:	e1 e0       	ldi	r30, 0x01	; 1
     fcc:	66 0f       	add	r22, r22
     fce:	77 1f       	adc	r23, r23
     fd0:	88 1f       	adc	r24, r24
     fd2:	bb 1f       	adc	r27, r27
     fd4:	62 17       	cp	r22, r18
     fd6:	73 07       	cpc	r23, r19
     fd8:	84 07       	cpc	r24, r20
     fda:	ba 07       	cpc	r27, r26
     fdc:	20 f0       	brcs	.+8      	; 0xfe6 <__divsf3_pse+0xaa>
     fde:	62 1b       	sub	r22, r18
     fe0:	73 0b       	sbc	r23, r19
     fe2:	84 0b       	sbc	r24, r20
     fe4:	ba 0b       	sbc	r27, r26
     fe6:	ee 1f       	adc	r30, r30
     fe8:	88 f7       	brcc	.-30     	; 0xfcc <__divsf3_pse+0x90>
     fea:	e0 95       	com	r30
     fec:	08 95       	ret

00000fee <__fixsfsi>:
     fee:	04 d0       	rcall	.+8      	; 0xff8 <__fixunssfsi>
     ff0:	68 94       	set
     ff2:	b1 11       	cpse	r27, r1
     ff4:	d9 c0       	rjmp	.+434    	; 0x11a8 <__fp_szero>
     ff6:	08 95       	ret

00000ff8 <__fixunssfsi>:
     ff8:	bc d0       	rcall	.+376    	; 0x1172 <__fp_splitA>
     ffa:	88 f0       	brcs	.+34     	; 0x101e <__fixunssfsi+0x26>
     ffc:	9f 57       	subi	r25, 0x7F	; 127
     ffe:	90 f0       	brcs	.+36     	; 0x1024 <__fixunssfsi+0x2c>
    1000:	b9 2f       	mov	r27, r25
    1002:	99 27       	eor	r25, r25
    1004:	b7 51       	subi	r27, 0x17	; 23
    1006:	a0 f0       	brcs	.+40     	; 0x1030 <__fixunssfsi+0x38>
    1008:	d1 f0       	breq	.+52     	; 0x103e <__fixunssfsi+0x46>
    100a:	66 0f       	add	r22, r22
    100c:	77 1f       	adc	r23, r23
    100e:	88 1f       	adc	r24, r24
    1010:	99 1f       	adc	r25, r25
    1012:	1a f0       	brmi	.+6      	; 0x101a <__fixunssfsi+0x22>
    1014:	ba 95       	dec	r27
    1016:	c9 f7       	brne	.-14     	; 0x100a <__fixunssfsi+0x12>
    1018:	12 c0       	rjmp	.+36     	; 0x103e <__fixunssfsi+0x46>
    101a:	b1 30       	cpi	r27, 0x01	; 1
    101c:	81 f0       	breq	.+32     	; 0x103e <__fixunssfsi+0x46>
    101e:	c3 d0       	rcall	.+390    	; 0x11a6 <__fp_zero>
    1020:	b1 e0       	ldi	r27, 0x01	; 1
    1022:	08 95       	ret
    1024:	c0 c0       	rjmp	.+384    	; 0x11a6 <__fp_zero>
    1026:	67 2f       	mov	r22, r23
    1028:	78 2f       	mov	r23, r24
    102a:	88 27       	eor	r24, r24
    102c:	b8 5f       	subi	r27, 0xF8	; 248
    102e:	39 f0       	breq	.+14     	; 0x103e <__fixunssfsi+0x46>
    1030:	b9 3f       	cpi	r27, 0xF9	; 249
    1032:	cc f3       	brlt	.-14     	; 0x1026 <__fixunssfsi+0x2e>
    1034:	86 95       	lsr	r24
    1036:	77 95       	ror	r23
    1038:	67 95       	ror	r22
    103a:	b3 95       	inc	r27
    103c:	d9 f7       	brne	.-10     	; 0x1034 <__fixunssfsi+0x3c>
    103e:	3e f4       	brtc	.+14     	; 0x104e <__fixunssfsi+0x56>
    1040:	90 95       	com	r25
    1042:	80 95       	com	r24
    1044:	70 95       	com	r23
    1046:	61 95       	neg	r22
    1048:	7f 4f       	sbci	r23, 0xFF	; 255
    104a:	8f 4f       	sbci	r24, 0xFF	; 255
    104c:	9f 4f       	sbci	r25, 0xFF	; 255
    104e:	08 95       	ret

00001050 <__floatunsisf>:
    1050:	e8 94       	clt
    1052:	09 c0       	rjmp	.+18     	; 0x1066 <__floatsisf+0x12>

00001054 <__floatsisf>:
    1054:	97 fb       	bst	r25, 7
    1056:	3e f4       	brtc	.+14     	; 0x1066 <__floatsisf+0x12>
    1058:	90 95       	com	r25
    105a:	80 95       	com	r24
    105c:	70 95       	com	r23
    105e:	61 95       	neg	r22
    1060:	7f 4f       	sbci	r23, 0xFF	; 255
    1062:	8f 4f       	sbci	r24, 0xFF	; 255
    1064:	9f 4f       	sbci	r25, 0xFF	; 255
    1066:	99 23       	and	r25, r25
    1068:	a9 f0       	breq	.+42     	; 0x1094 <__floatsisf+0x40>
    106a:	f9 2f       	mov	r31, r25
    106c:	96 e9       	ldi	r25, 0x96	; 150
    106e:	bb 27       	eor	r27, r27
    1070:	93 95       	inc	r25
    1072:	f6 95       	lsr	r31
    1074:	87 95       	ror	r24
    1076:	77 95       	ror	r23
    1078:	67 95       	ror	r22
    107a:	b7 95       	ror	r27
    107c:	f1 11       	cpse	r31, r1
    107e:	f8 cf       	rjmp	.-16     	; 0x1070 <__floatsisf+0x1c>
    1080:	fa f4       	brpl	.+62     	; 0x10c0 <__floatsisf+0x6c>
    1082:	bb 0f       	add	r27, r27
    1084:	11 f4       	brne	.+4      	; 0x108a <__floatsisf+0x36>
    1086:	60 ff       	sbrs	r22, 0
    1088:	1b c0       	rjmp	.+54     	; 0x10c0 <__floatsisf+0x6c>
    108a:	6f 5f       	subi	r22, 0xFF	; 255
    108c:	7f 4f       	sbci	r23, 0xFF	; 255
    108e:	8f 4f       	sbci	r24, 0xFF	; 255
    1090:	9f 4f       	sbci	r25, 0xFF	; 255
    1092:	16 c0       	rjmp	.+44     	; 0x10c0 <__floatsisf+0x6c>
    1094:	88 23       	and	r24, r24
    1096:	11 f0       	breq	.+4      	; 0x109c <__floatsisf+0x48>
    1098:	96 e9       	ldi	r25, 0x96	; 150
    109a:	11 c0       	rjmp	.+34     	; 0x10be <__floatsisf+0x6a>
    109c:	77 23       	and	r23, r23
    109e:	21 f0       	breq	.+8      	; 0x10a8 <__floatsisf+0x54>
    10a0:	9e e8       	ldi	r25, 0x8E	; 142
    10a2:	87 2f       	mov	r24, r23
    10a4:	76 2f       	mov	r23, r22
    10a6:	05 c0       	rjmp	.+10     	; 0x10b2 <__floatsisf+0x5e>
    10a8:	66 23       	and	r22, r22
    10aa:	71 f0       	breq	.+28     	; 0x10c8 <__floatsisf+0x74>
    10ac:	96 e8       	ldi	r25, 0x86	; 134
    10ae:	86 2f       	mov	r24, r22
    10b0:	70 e0       	ldi	r23, 0x00	; 0
    10b2:	60 e0       	ldi	r22, 0x00	; 0
    10b4:	2a f0       	brmi	.+10     	; 0x10c0 <__floatsisf+0x6c>
    10b6:	9a 95       	dec	r25
    10b8:	66 0f       	add	r22, r22
    10ba:	77 1f       	adc	r23, r23
    10bc:	88 1f       	adc	r24, r24
    10be:	da f7       	brpl	.-10     	; 0x10b6 <__floatsisf+0x62>
    10c0:	88 0f       	add	r24, r24
    10c2:	96 95       	lsr	r25
    10c4:	87 95       	ror	r24
    10c6:	97 f9       	bld	r25, 7
    10c8:	08 95       	ret

000010ca <__fp_cmp>:
    10ca:	99 0f       	add	r25, r25
    10cc:	00 08       	sbc	r0, r0
    10ce:	55 0f       	add	r21, r21
    10d0:	aa 0b       	sbc	r26, r26
    10d2:	e0 e8       	ldi	r30, 0x80	; 128
    10d4:	fe ef       	ldi	r31, 0xFE	; 254
    10d6:	16 16       	cp	r1, r22
    10d8:	17 06       	cpc	r1, r23
    10da:	e8 07       	cpc	r30, r24
    10dc:	f9 07       	cpc	r31, r25
    10de:	c0 f0       	brcs	.+48     	; 0x1110 <__fp_cmp+0x46>
    10e0:	12 16       	cp	r1, r18
    10e2:	13 06       	cpc	r1, r19
    10e4:	e4 07       	cpc	r30, r20
    10e6:	f5 07       	cpc	r31, r21
    10e8:	98 f0       	brcs	.+38     	; 0x1110 <__fp_cmp+0x46>
    10ea:	62 1b       	sub	r22, r18
    10ec:	73 0b       	sbc	r23, r19
    10ee:	84 0b       	sbc	r24, r20
    10f0:	95 0b       	sbc	r25, r21
    10f2:	39 f4       	brne	.+14     	; 0x1102 <__fp_cmp+0x38>
    10f4:	0a 26       	eor	r0, r26
    10f6:	61 f0       	breq	.+24     	; 0x1110 <__fp_cmp+0x46>
    10f8:	23 2b       	or	r18, r19
    10fa:	24 2b       	or	r18, r20
    10fc:	25 2b       	or	r18, r21
    10fe:	21 f4       	brne	.+8      	; 0x1108 <__fp_cmp+0x3e>
    1100:	08 95       	ret
    1102:	0a 26       	eor	r0, r26
    1104:	09 f4       	brne	.+2      	; 0x1108 <__fp_cmp+0x3e>
    1106:	a1 40       	sbci	r26, 0x01	; 1
    1108:	a6 95       	lsr	r26
    110a:	8f ef       	ldi	r24, 0xFF	; 255
    110c:	81 1d       	adc	r24, r1
    110e:	81 1d       	adc	r24, r1
    1110:	08 95       	ret

00001112 <__fp_inf>:
    1112:	97 f9       	bld	r25, 7
    1114:	9f 67       	ori	r25, 0x7F	; 127
    1116:	80 e8       	ldi	r24, 0x80	; 128
    1118:	70 e0       	ldi	r23, 0x00	; 0
    111a:	60 e0       	ldi	r22, 0x00	; 0
    111c:	08 95       	ret

0000111e <__fp_nan>:
    111e:	9f ef       	ldi	r25, 0xFF	; 255
    1120:	80 ec       	ldi	r24, 0xC0	; 192
    1122:	08 95       	ret

00001124 <__fp_pscA>:
    1124:	00 24       	eor	r0, r0
    1126:	0a 94       	dec	r0
    1128:	16 16       	cp	r1, r22
    112a:	17 06       	cpc	r1, r23
    112c:	18 06       	cpc	r1, r24
    112e:	09 06       	cpc	r0, r25
    1130:	08 95       	ret

00001132 <__fp_pscB>:
    1132:	00 24       	eor	r0, r0
    1134:	0a 94       	dec	r0
    1136:	12 16       	cp	r1, r18
    1138:	13 06       	cpc	r1, r19
    113a:	14 06       	cpc	r1, r20
    113c:	05 06       	cpc	r0, r21
    113e:	08 95       	ret

00001140 <__fp_round>:
    1140:	09 2e       	mov	r0, r25
    1142:	03 94       	inc	r0
    1144:	00 0c       	add	r0, r0
    1146:	11 f4       	brne	.+4      	; 0x114c <__fp_round+0xc>
    1148:	88 23       	and	r24, r24
    114a:	52 f0       	brmi	.+20     	; 0x1160 <__fp_round+0x20>
    114c:	bb 0f       	add	r27, r27
    114e:	40 f4       	brcc	.+16     	; 0x1160 <__fp_round+0x20>
    1150:	bf 2b       	or	r27, r31
    1152:	11 f4       	brne	.+4      	; 0x1158 <__fp_round+0x18>
    1154:	60 ff       	sbrs	r22, 0
    1156:	04 c0       	rjmp	.+8      	; 0x1160 <__fp_round+0x20>
    1158:	6f 5f       	subi	r22, 0xFF	; 255
    115a:	7f 4f       	sbci	r23, 0xFF	; 255
    115c:	8f 4f       	sbci	r24, 0xFF	; 255
    115e:	9f 4f       	sbci	r25, 0xFF	; 255
    1160:	08 95       	ret

00001162 <__fp_split3>:
    1162:	57 fd       	sbrc	r21, 7
    1164:	90 58       	subi	r25, 0x80	; 128
    1166:	44 0f       	add	r20, r20
    1168:	55 1f       	adc	r21, r21
    116a:	59 f0       	breq	.+22     	; 0x1182 <__fp_splitA+0x10>
    116c:	5f 3f       	cpi	r21, 0xFF	; 255
    116e:	71 f0       	breq	.+28     	; 0x118c <__fp_splitA+0x1a>
    1170:	47 95       	ror	r20

00001172 <__fp_splitA>:
    1172:	88 0f       	add	r24, r24
    1174:	97 fb       	bst	r25, 7
    1176:	99 1f       	adc	r25, r25
    1178:	61 f0       	breq	.+24     	; 0x1192 <__fp_splitA+0x20>
    117a:	9f 3f       	cpi	r25, 0xFF	; 255
    117c:	79 f0       	breq	.+30     	; 0x119c <__fp_splitA+0x2a>
    117e:	87 95       	ror	r24
    1180:	08 95       	ret
    1182:	12 16       	cp	r1, r18
    1184:	13 06       	cpc	r1, r19
    1186:	14 06       	cpc	r1, r20
    1188:	55 1f       	adc	r21, r21
    118a:	f2 cf       	rjmp	.-28     	; 0x1170 <__fp_split3+0xe>
    118c:	46 95       	lsr	r20
    118e:	f1 df       	rcall	.-30     	; 0x1172 <__fp_splitA>
    1190:	08 c0       	rjmp	.+16     	; 0x11a2 <__fp_splitA+0x30>
    1192:	16 16       	cp	r1, r22
    1194:	17 06       	cpc	r1, r23
    1196:	18 06       	cpc	r1, r24
    1198:	99 1f       	adc	r25, r25
    119a:	f1 cf       	rjmp	.-30     	; 0x117e <__fp_splitA+0xc>
    119c:	86 95       	lsr	r24
    119e:	71 05       	cpc	r23, r1
    11a0:	61 05       	cpc	r22, r1
    11a2:	08 94       	sec
    11a4:	08 95       	ret

000011a6 <__fp_zero>:
    11a6:	e8 94       	clt

000011a8 <__fp_szero>:
    11a8:	bb 27       	eor	r27, r27
    11aa:	66 27       	eor	r22, r22
    11ac:	77 27       	eor	r23, r23
    11ae:	cb 01       	movw	r24, r22
    11b0:	97 f9       	bld	r25, 7
    11b2:	08 95       	ret

000011b4 <__gesf2>:
    11b4:	8a df       	rcall	.-236    	; 0x10ca <__fp_cmp>
    11b6:	08 f4       	brcc	.+2      	; 0x11ba <__gesf2+0x6>
    11b8:	8f ef       	ldi	r24, 0xFF	; 255
    11ba:	08 95       	ret

000011bc <__mulsf3>:
    11bc:	0b d0       	rcall	.+22     	; 0x11d4 <__mulsf3x>
    11be:	c0 cf       	rjmp	.-128    	; 0x1140 <__fp_round>
    11c0:	b1 df       	rcall	.-158    	; 0x1124 <__fp_pscA>
    11c2:	28 f0       	brcs	.+10     	; 0x11ce <__mulsf3+0x12>
    11c4:	b6 df       	rcall	.-148    	; 0x1132 <__fp_pscB>
    11c6:	18 f0       	brcs	.+6      	; 0x11ce <__mulsf3+0x12>
    11c8:	95 23       	and	r25, r21
    11ca:	09 f0       	breq	.+2      	; 0x11ce <__mulsf3+0x12>
    11cc:	a2 cf       	rjmp	.-188    	; 0x1112 <__fp_inf>
    11ce:	a7 cf       	rjmp	.-178    	; 0x111e <__fp_nan>
    11d0:	11 24       	eor	r1, r1
    11d2:	ea cf       	rjmp	.-44     	; 0x11a8 <__fp_szero>

000011d4 <__mulsf3x>:
    11d4:	c6 df       	rcall	.-116    	; 0x1162 <__fp_split3>
    11d6:	a0 f3       	brcs	.-24     	; 0x11c0 <__mulsf3+0x4>

000011d8 <__mulsf3_pse>:
    11d8:	95 9f       	mul	r25, r21
    11da:	d1 f3       	breq	.-12     	; 0x11d0 <__mulsf3+0x14>
    11dc:	95 0f       	add	r25, r21
    11de:	50 e0       	ldi	r21, 0x00	; 0
    11e0:	55 1f       	adc	r21, r21
    11e2:	62 9f       	mul	r22, r18
    11e4:	f0 01       	movw	r30, r0
    11e6:	72 9f       	mul	r23, r18
    11e8:	bb 27       	eor	r27, r27
    11ea:	f0 0d       	add	r31, r0
    11ec:	b1 1d       	adc	r27, r1
    11ee:	63 9f       	mul	r22, r19
    11f0:	aa 27       	eor	r26, r26
    11f2:	f0 0d       	add	r31, r0
    11f4:	b1 1d       	adc	r27, r1
    11f6:	aa 1f       	adc	r26, r26
    11f8:	64 9f       	mul	r22, r20
    11fa:	66 27       	eor	r22, r22
    11fc:	b0 0d       	add	r27, r0
    11fe:	a1 1d       	adc	r26, r1
    1200:	66 1f       	adc	r22, r22
    1202:	82 9f       	mul	r24, r18
    1204:	22 27       	eor	r18, r18
    1206:	b0 0d       	add	r27, r0
    1208:	a1 1d       	adc	r26, r1
    120a:	62 1f       	adc	r22, r18
    120c:	73 9f       	mul	r23, r19
    120e:	b0 0d       	add	r27, r0
    1210:	a1 1d       	adc	r26, r1
    1212:	62 1f       	adc	r22, r18
    1214:	83 9f       	mul	r24, r19
    1216:	a0 0d       	add	r26, r0
    1218:	61 1d       	adc	r22, r1
    121a:	22 1f       	adc	r18, r18
    121c:	74 9f       	mul	r23, r20
    121e:	33 27       	eor	r19, r19
    1220:	a0 0d       	add	r26, r0
    1222:	61 1d       	adc	r22, r1
    1224:	23 1f       	adc	r18, r19
    1226:	84 9f       	mul	r24, r20
    1228:	60 0d       	add	r22, r0
    122a:	21 1d       	adc	r18, r1
    122c:	82 2f       	mov	r24, r18
    122e:	76 2f       	mov	r23, r22
    1230:	6a 2f       	mov	r22, r26
    1232:	11 24       	eor	r1, r1
    1234:	9f 57       	subi	r25, 0x7F	; 127
    1236:	50 40       	sbci	r21, 0x00	; 0
    1238:	8a f0       	brmi	.+34     	; 0x125c <__mulsf3_pse+0x84>
    123a:	e1 f0       	breq	.+56     	; 0x1274 <__mulsf3_pse+0x9c>
    123c:	88 23       	and	r24, r24
    123e:	4a f0       	brmi	.+18     	; 0x1252 <__mulsf3_pse+0x7a>
    1240:	ee 0f       	add	r30, r30
    1242:	ff 1f       	adc	r31, r31
    1244:	bb 1f       	adc	r27, r27
    1246:	66 1f       	adc	r22, r22
    1248:	77 1f       	adc	r23, r23
    124a:	88 1f       	adc	r24, r24
    124c:	91 50       	subi	r25, 0x01	; 1
    124e:	50 40       	sbci	r21, 0x00	; 0
    1250:	a9 f7       	brne	.-22     	; 0x123c <__mulsf3_pse+0x64>
    1252:	9e 3f       	cpi	r25, 0xFE	; 254
    1254:	51 05       	cpc	r21, r1
    1256:	70 f0       	brcs	.+28     	; 0x1274 <__mulsf3_pse+0x9c>
    1258:	5c cf       	rjmp	.-328    	; 0x1112 <__fp_inf>
    125a:	a6 cf       	rjmp	.-180    	; 0x11a8 <__fp_szero>
    125c:	5f 3f       	cpi	r21, 0xFF	; 255
    125e:	ec f3       	brlt	.-6      	; 0x125a <__mulsf3_pse+0x82>
    1260:	98 3e       	cpi	r25, 0xE8	; 232
    1262:	dc f3       	brlt	.-10     	; 0x125a <__mulsf3_pse+0x82>
    1264:	86 95       	lsr	r24
    1266:	77 95       	ror	r23
    1268:	67 95       	ror	r22
    126a:	b7 95       	ror	r27
    126c:	f7 95       	ror	r31
    126e:	e7 95       	ror	r30
    1270:	9f 5f       	subi	r25, 0xFF	; 255
    1272:	c1 f7       	brne	.-16     	; 0x1264 <__mulsf3_pse+0x8c>
    1274:	fe 2b       	or	r31, r30
    1276:	88 0f       	add	r24, r24
    1278:	91 1d       	adc	r25, r1
    127a:	96 95       	lsr	r25
    127c:	87 95       	ror	r24
    127e:	97 f9       	bld	r25, 7
    1280:	08 95       	ret

00001282 <__tablejump2__>:
    1282:	ee 0f       	add	r30, r30
    1284:	ff 1f       	adc	r31, r31

00001286 <__tablejump__>:
    1286:	05 90       	lpm	r0, Z+
    1288:	f4 91       	lpm	r31, Z
    128a:	e0 2d       	mov	r30, r0
    128c:	19 94       	eijmp

0000128e <fdevopen>:
    128e:	0f 93       	push	r16
    1290:	1f 93       	push	r17
    1292:	cf 93       	push	r28
    1294:	df 93       	push	r29
    1296:	ec 01       	movw	r28, r24
    1298:	8b 01       	movw	r16, r22
    129a:	00 97       	sbiw	r24, 0x00	; 0
    129c:	31 f4       	brne	.+12     	; 0x12aa <fdevopen+0x1c>
    129e:	61 15       	cp	r22, r1
    12a0:	71 05       	cpc	r23, r1
    12a2:	19 f4       	brne	.+6      	; 0x12aa <fdevopen+0x1c>
    12a4:	80 e0       	ldi	r24, 0x00	; 0
    12a6:	90 e0       	ldi	r25, 0x00	; 0
    12a8:	37 c0       	rjmp	.+110    	; 0x1318 <fdevopen+0x8a>
    12aa:	6e e0       	ldi	r22, 0x0E	; 14
    12ac:	70 e0       	ldi	r23, 0x00	; 0
    12ae:	81 e0       	ldi	r24, 0x01	; 1
    12b0:	90 e0       	ldi	r25, 0x00	; 0
    12b2:	63 d2       	rcall	.+1222   	; 0x177a <calloc>
    12b4:	fc 01       	movw	r30, r24
    12b6:	00 97       	sbiw	r24, 0x00	; 0
    12b8:	a9 f3       	breq	.-22     	; 0x12a4 <fdevopen+0x16>
    12ba:	80 e8       	ldi	r24, 0x80	; 128
    12bc:	83 83       	std	Z+3, r24	; 0x03
    12be:	01 15       	cp	r16, r1
    12c0:	11 05       	cpc	r17, r1
    12c2:	71 f0       	breq	.+28     	; 0x12e0 <fdevopen+0x52>
    12c4:	13 87       	std	Z+11, r17	; 0x0b
    12c6:	02 87       	std	Z+10, r16	; 0x0a
    12c8:	81 e8       	ldi	r24, 0x81	; 129
    12ca:	83 83       	std	Z+3, r24	; 0x03
    12cc:	80 91 b3 02 	lds	r24, 0x02B3
    12d0:	90 91 b4 02 	lds	r25, 0x02B4
    12d4:	89 2b       	or	r24, r25
    12d6:	21 f4       	brne	.+8      	; 0x12e0 <fdevopen+0x52>
    12d8:	f0 93 b4 02 	sts	0x02B4, r31
    12dc:	e0 93 b3 02 	sts	0x02B3, r30
    12e0:	20 97       	sbiw	r28, 0x00	; 0
    12e2:	c9 f0       	breq	.+50     	; 0x1316 <fdevopen+0x88>
    12e4:	d1 87       	std	Z+9, r29	; 0x09
    12e6:	c0 87       	std	Z+8, r28	; 0x08
    12e8:	83 81       	ldd	r24, Z+3	; 0x03
    12ea:	82 60       	ori	r24, 0x02	; 2
    12ec:	83 83       	std	Z+3, r24	; 0x03
    12ee:	80 91 b5 02 	lds	r24, 0x02B5
    12f2:	90 91 b6 02 	lds	r25, 0x02B6
    12f6:	89 2b       	or	r24, r25
    12f8:	71 f4       	brne	.+28     	; 0x1316 <fdevopen+0x88>
    12fa:	f0 93 b6 02 	sts	0x02B6, r31
    12fe:	e0 93 b5 02 	sts	0x02B5, r30
    1302:	80 91 b7 02 	lds	r24, 0x02B7
    1306:	90 91 b8 02 	lds	r25, 0x02B8
    130a:	89 2b       	or	r24, r25
    130c:	21 f4       	brne	.+8      	; 0x1316 <fdevopen+0x88>
    130e:	f0 93 b8 02 	sts	0x02B8, r31
    1312:	e0 93 b7 02 	sts	0x02B7, r30
    1316:	cf 01       	movw	r24, r30
    1318:	df 91       	pop	r29
    131a:	cf 91       	pop	r28
    131c:	1f 91       	pop	r17
    131e:	0f 91       	pop	r16
    1320:	08 95       	ret

00001322 <printf>:
    1322:	cf 93       	push	r28
    1324:	df 93       	push	r29
    1326:	cd b7       	in	r28, 0x3d	; 61
    1328:	de b7       	in	r29, 0x3e	; 62
    132a:	fe 01       	movw	r30, r28
    132c:	36 96       	adiw	r30, 0x06	; 6
    132e:	61 91       	ld	r22, Z+
    1330:	71 91       	ld	r23, Z+
    1332:	af 01       	movw	r20, r30
    1334:	80 91 b5 02 	lds	r24, 0x02B5
    1338:	90 91 b6 02 	lds	r25, 0x02B6
    133c:	30 d0       	rcall	.+96     	; 0x139e <vfprintf>
    133e:	df 91       	pop	r29
    1340:	cf 91       	pop	r28
    1342:	08 95       	ret

00001344 <puts>:
    1344:	0f 93       	push	r16
    1346:	1f 93       	push	r17
    1348:	cf 93       	push	r28
    134a:	df 93       	push	r29
    134c:	e0 91 b5 02 	lds	r30, 0x02B5
    1350:	f0 91 b6 02 	lds	r31, 0x02B6
    1354:	23 81       	ldd	r18, Z+3	; 0x03
    1356:	21 ff       	sbrs	r18, 1
    1358:	1b c0       	rjmp	.+54     	; 0x1390 <puts+0x4c>
    135a:	ec 01       	movw	r28, r24
    135c:	00 e0       	ldi	r16, 0x00	; 0
    135e:	10 e0       	ldi	r17, 0x00	; 0
    1360:	89 91       	ld	r24, Y+
    1362:	60 91 b5 02 	lds	r22, 0x02B5
    1366:	70 91 b6 02 	lds	r23, 0x02B6
    136a:	db 01       	movw	r26, r22
    136c:	18 96       	adiw	r26, 0x08	; 8
    136e:	ed 91       	ld	r30, X+
    1370:	fc 91       	ld	r31, X
    1372:	19 97       	sbiw	r26, 0x09	; 9
    1374:	88 23       	and	r24, r24
    1376:	31 f0       	breq	.+12     	; 0x1384 <puts+0x40>
    1378:	19 95       	eicall
    137a:	89 2b       	or	r24, r25
    137c:	89 f3       	breq	.-30     	; 0x1360 <puts+0x1c>
    137e:	0f ef       	ldi	r16, 0xFF	; 255
    1380:	1f ef       	ldi	r17, 0xFF	; 255
    1382:	ee cf       	rjmp	.-36     	; 0x1360 <puts+0x1c>
    1384:	8a e0       	ldi	r24, 0x0A	; 10
    1386:	19 95       	eicall
    1388:	89 2b       	or	r24, r25
    138a:	11 f4       	brne	.+4      	; 0x1390 <puts+0x4c>
    138c:	c8 01       	movw	r24, r16
    138e:	02 c0       	rjmp	.+4      	; 0x1394 <puts+0x50>
    1390:	8f ef       	ldi	r24, 0xFF	; 255
    1392:	9f ef       	ldi	r25, 0xFF	; 255
    1394:	df 91       	pop	r29
    1396:	cf 91       	pop	r28
    1398:	1f 91       	pop	r17
    139a:	0f 91       	pop	r16
    139c:	08 95       	ret

0000139e <vfprintf>:
    139e:	2f 92       	push	r2
    13a0:	3f 92       	push	r3
    13a2:	4f 92       	push	r4
    13a4:	5f 92       	push	r5
    13a6:	6f 92       	push	r6
    13a8:	7f 92       	push	r7
    13aa:	8f 92       	push	r8
    13ac:	9f 92       	push	r9
    13ae:	af 92       	push	r10
    13b0:	bf 92       	push	r11
    13b2:	cf 92       	push	r12
    13b4:	df 92       	push	r13
    13b6:	ef 92       	push	r14
    13b8:	ff 92       	push	r15
    13ba:	0f 93       	push	r16
    13bc:	1f 93       	push	r17
    13be:	cf 93       	push	r28
    13c0:	df 93       	push	r29
    13c2:	cd b7       	in	r28, 0x3d	; 61
    13c4:	de b7       	in	r29, 0x3e	; 62
    13c6:	2c 97       	sbiw	r28, 0x0c	; 12
    13c8:	0f b6       	in	r0, 0x3f	; 63
    13ca:	f8 94       	cli
    13cc:	de bf       	out	0x3e, r29	; 62
    13ce:	0f be       	out	0x3f, r0	; 63
    13d0:	cd bf       	out	0x3d, r28	; 61
    13d2:	7c 01       	movw	r14, r24
    13d4:	6b 01       	movw	r12, r22
    13d6:	8a 01       	movw	r16, r20
    13d8:	fc 01       	movw	r30, r24
    13da:	17 82       	std	Z+7, r1	; 0x07
    13dc:	16 82       	std	Z+6, r1	; 0x06
    13de:	83 81       	ldd	r24, Z+3	; 0x03
    13e0:	81 ff       	sbrs	r24, 1
    13e2:	b0 c1       	rjmp	.+864    	; 0x1744 <vfprintf+0x3a6>
    13e4:	ce 01       	movw	r24, r28
    13e6:	01 96       	adiw	r24, 0x01	; 1
    13e8:	4c 01       	movw	r8, r24
    13ea:	f7 01       	movw	r30, r14
    13ec:	93 81       	ldd	r25, Z+3	; 0x03
    13ee:	f6 01       	movw	r30, r12
    13f0:	93 fd       	sbrc	r25, 3
    13f2:	85 91       	lpm	r24, Z+
    13f4:	93 ff       	sbrs	r25, 3
    13f6:	81 91       	ld	r24, Z+
    13f8:	6f 01       	movw	r12, r30
    13fa:	88 23       	and	r24, r24
    13fc:	09 f4       	brne	.+2      	; 0x1400 <vfprintf+0x62>
    13fe:	9e c1       	rjmp	.+828    	; 0x173c <vfprintf+0x39e>
    1400:	85 32       	cpi	r24, 0x25	; 37
    1402:	39 f4       	brne	.+14     	; 0x1412 <vfprintf+0x74>
    1404:	93 fd       	sbrc	r25, 3
    1406:	85 91       	lpm	r24, Z+
    1408:	93 ff       	sbrs	r25, 3
    140a:	81 91       	ld	r24, Z+
    140c:	6f 01       	movw	r12, r30
    140e:	85 32       	cpi	r24, 0x25	; 37
    1410:	21 f4       	brne	.+8      	; 0x141a <vfprintf+0x7c>
    1412:	b7 01       	movw	r22, r14
    1414:	90 e0       	ldi	r25, 0x00	; 0
    1416:	0f d3       	rcall	.+1566   	; 0x1a36 <fputc>
    1418:	e8 cf       	rjmp	.-48     	; 0x13ea <vfprintf+0x4c>
    141a:	51 2c       	mov	r5, r1
    141c:	31 2c       	mov	r3, r1
    141e:	20 e0       	ldi	r18, 0x00	; 0
    1420:	20 32       	cpi	r18, 0x20	; 32
    1422:	a0 f4       	brcc	.+40     	; 0x144c <vfprintf+0xae>
    1424:	8b 32       	cpi	r24, 0x2B	; 43
    1426:	69 f0       	breq	.+26     	; 0x1442 <vfprintf+0xa4>
    1428:	30 f4       	brcc	.+12     	; 0x1436 <vfprintf+0x98>
    142a:	80 32       	cpi	r24, 0x20	; 32
    142c:	59 f0       	breq	.+22     	; 0x1444 <vfprintf+0xa6>
    142e:	83 32       	cpi	r24, 0x23	; 35
    1430:	69 f4       	brne	.+26     	; 0x144c <vfprintf+0xae>
    1432:	20 61       	ori	r18, 0x10	; 16
    1434:	2c c0       	rjmp	.+88     	; 0x148e <vfprintf+0xf0>
    1436:	8d 32       	cpi	r24, 0x2D	; 45
    1438:	39 f0       	breq	.+14     	; 0x1448 <vfprintf+0xaa>
    143a:	80 33       	cpi	r24, 0x30	; 48
    143c:	39 f4       	brne	.+14     	; 0x144c <vfprintf+0xae>
    143e:	21 60       	ori	r18, 0x01	; 1
    1440:	26 c0       	rjmp	.+76     	; 0x148e <vfprintf+0xf0>
    1442:	22 60       	ori	r18, 0x02	; 2
    1444:	24 60       	ori	r18, 0x04	; 4
    1446:	23 c0       	rjmp	.+70     	; 0x148e <vfprintf+0xf0>
    1448:	28 60       	ori	r18, 0x08	; 8
    144a:	21 c0       	rjmp	.+66     	; 0x148e <vfprintf+0xf0>
    144c:	27 fd       	sbrc	r18, 7
    144e:	27 c0       	rjmp	.+78     	; 0x149e <vfprintf+0x100>
    1450:	30 ed       	ldi	r19, 0xD0	; 208
    1452:	38 0f       	add	r19, r24
    1454:	3a 30       	cpi	r19, 0x0A	; 10
    1456:	78 f4       	brcc	.+30     	; 0x1476 <vfprintf+0xd8>
    1458:	26 ff       	sbrs	r18, 6
    145a:	06 c0       	rjmp	.+12     	; 0x1468 <vfprintf+0xca>
    145c:	fa e0       	ldi	r31, 0x0A	; 10
    145e:	5f 9e       	mul	r5, r31
    1460:	30 0d       	add	r19, r0
    1462:	11 24       	eor	r1, r1
    1464:	53 2e       	mov	r5, r19
    1466:	13 c0       	rjmp	.+38     	; 0x148e <vfprintf+0xf0>
    1468:	8a e0       	ldi	r24, 0x0A	; 10
    146a:	38 9e       	mul	r3, r24
    146c:	30 0d       	add	r19, r0
    146e:	11 24       	eor	r1, r1
    1470:	33 2e       	mov	r3, r19
    1472:	20 62       	ori	r18, 0x20	; 32
    1474:	0c c0       	rjmp	.+24     	; 0x148e <vfprintf+0xf0>
    1476:	8e 32       	cpi	r24, 0x2E	; 46
    1478:	21 f4       	brne	.+8      	; 0x1482 <vfprintf+0xe4>
    147a:	26 fd       	sbrc	r18, 6
    147c:	5f c1       	rjmp	.+702    	; 0x173c <vfprintf+0x39e>
    147e:	20 64       	ori	r18, 0x40	; 64
    1480:	06 c0       	rjmp	.+12     	; 0x148e <vfprintf+0xf0>
    1482:	8c 36       	cpi	r24, 0x6C	; 108
    1484:	11 f4       	brne	.+4      	; 0x148a <vfprintf+0xec>
    1486:	20 68       	ori	r18, 0x80	; 128
    1488:	02 c0       	rjmp	.+4      	; 0x148e <vfprintf+0xf0>
    148a:	88 36       	cpi	r24, 0x68	; 104
    148c:	41 f4       	brne	.+16     	; 0x149e <vfprintf+0x100>
    148e:	f6 01       	movw	r30, r12
    1490:	93 fd       	sbrc	r25, 3
    1492:	85 91       	lpm	r24, Z+
    1494:	93 ff       	sbrs	r25, 3
    1496:	81 91       	ld	r24, Z+
    1498:	6f 01       	movw	r12, r30
    149a:	81 11       	cpse	r24, r1
    149c:	c1 cf       	rjmp	.-126    	; 0x1420 <vfprintf+0x82>
    149e:	98 2f       	mov	r25, r24
    14a0:	9f 7d       	andi	r25, 0xDF	; 223
    14a2:	95 54       	subi	r25, 0x45	; 69
    14a4:	93 30       	cpi	r25, 0x03	; 3
    14a6:	28 f4       	brcc	.+10     	; 0x14b2 <vfprintf+0x114>
    14a8:	0c 5f       	subi	r16, 0xFC	; 252
    14aa:	1f 4f       	sbci	r17, 0xFF	; 255
    14ac:	ff e3       	ldi	r31, 0x3F	; 63
    14ae:	f9 83       	std	Y+1, r31	; 0x01
    14b0:	0d c0       	rjmp	.+26     	; 0x14cc <vfprintf+0x12e>
    14b2:	83 36       	cpi	r24, 0x63	; 99
    14b4:	31 f0       	breq	.+12     	; 0x14c2 <vfprintf+0x124>
    14b6:	83 37       	cpi	r24, 0x73	; 115
    14b8:	71 f0       	breq	.+28     	; 0x14d6 <vfprintf+0x138>
    14ba:	83 35       	cpi	r24, 0x53	; 83
    14bc:	09 f0       	breq	.+2      	; 0x14c0 <vfprintf+0x122>
    14be:	57 c0       	rjmp	.+174    	; 0x156e <vfprintf+0x1d0>
    14c0:	21 c0       	rjmp	.+66     	; 0x1504 <vfprintf+0x166>
    14c2:	f8 01       	movw	r30, r16
    14c4:	80 81       	ld	r24, Z
    14c6:	89 83       	std	Y+1, r24	; 0x01
    14c8:	0e 5f       	subi	r16, 0xFE	; 254
    14ca:	1f 4f       	sbci	r17, 0xFF	; 255
    14cc:	44 24       	eor	r4, r4
    14ce:	43 94       	inc	r4
    14d0:	51 2c       	mov	r5, r1
    14d2:	54 01       	movw	r10, r8
    14d4:	14 c0       	rjmp	.+40     	; 0x14fe <vfprintf+0x160>
    14d6:	38 01       	movw	r6, r16
    14d8:	f2 e0       	ldi	r31, 0x02	; 2
    14da:	6f 0e       	add	r6, r31
    14dc:	71 1c       	adc	r7, r1
    14de:	f8 01       	movw	r30, r16
    14e0:	a0 80       	ld	r10, Z
    14e2:	b1 80       	ldd	r11, Z+1	; 0x01
    14e4:	26 ff       	sbrs	r18, 6
    14e6:	03 c0       	rjmp	.+6      	; 0x14ee <vfprintf+0x150>
    14e8:	65 2d       	mov	r22, r5
    14ea:	70 e0       	ldi	r23, 0x00	; 0
    14ec:	02 c0       	rjmp	.+4      	; 0x14f2 <vfprintf+0x154>
    14ee:	6f ef       	ldi	r22, 0xFF	; 255
    14f0:	7f ef       	ldi	r23, 0xFF	; 255
    14f2:	c5 01       	movw	r24, r10
    14f4:	2c 87       	std	Y+12, r18	; 0x0c
    14f6:	94 d2       	rcall	.+1320   	; 0x1a20 <strnlen>
    14f8:	2c 01       	movw	r4, r24
    14fa:	83 01       	movw	r16, r6
    14fc:	2c 85       	ldd	r18, Y+12	; 0x0c
    14fe:	2f 77       	andi	r18, 0x7F	; 127
    1500:	22 2e       	mov	r2, r18
    1502:	16 c0       	rjmp	.+44     	; 0x1530 <vfprintf+0x192>
    1504:	38 01       	movw	r6, r16
    1506:	f2 e0       	ldi	r31, 0x02	; 2
    1508:	6f 0e       	add	r6, r31
    150a:	71 1c       	adc	r7, r1
    150c:	f8 01       	movw	r30, r16
    150e:	a0 80       	ld	r10, Z
    1510:	b1 80       	ldd	r11, Z+1	; 0x01
    1512:	26 ff       	sbrs	r18, 6
    1514:	03 c0       	rjmp	.+6      	; 0x151c <vfprintf+0x17e>
    1516:	65 2d       	mov	r22, r5
    1518:	70 e0       	ldi	r23, 0x00	; 0
    151a:	02 c0       	rjmp	.+4      	; 0x1520 <vfprintf+0x182>
    151c:	6f ef       	ldi	r22, 0xFF	; 255
    151e:	7f ef       	ldi	r23, 0xFF	; 255
    1520:	c5 01       	movw	r24, r10
    1522:	2c 87       	std	Y+12, r18	; 0x0c
    1524:	6b d2       	rcall	.+1238   	; 0x19fc <strnlen_P>
    1526:	2c 01       	movw	r4, r24
    1528:	2c 85       	ldd	r18, Y+12	; 0x0c
    152a:	20 68       	ori	r18, 0x80	; 128
    152c:	22 2e       	mov	r2, r18
    152e:	83 01       	movw	r16, r6
    1530:	23 fc       	sbrc	r2, 3
    1532:	19 c0       	rjmp	.+50     	; 0x1566 <vfprintf+0x1c8>
    1534:	83 2d       	mov	r24, r3
    1536:	90 e0       	ldi	r25, 0x00	; 0
    1538:	48 16       	cp	r4, r24
    153a:	59 06       	cpc	r5, r25
    153c:	a0 f4       	brcc	.+40     	; 0x1566 <vfprintf+0x1c8>
    153e:	b7 01       	movw	r22, r14
    1540:	80 e2       	ldi	r24, 0x20	; 32
    1542:	90 e0       	ldi	r25, 0x00	; 0
    1544:	78 d2       	rcall	.+1264   	; 0x1a36 <fputc>
    1546:	3a 94       	dec	r3
    1548:	f5 cf       	rjmp	.-22     	; 0x1534 <vfprintf+0x196>
    154a:	f5 01       	movw	r30, r10
    154c:	27 fc       	sbrc	r2, 7
    154e:	85 91       	lpm	r24, Z+
    1550:	27 fe       	sbrs	r2, 7
    1552:	81 91       	ld	r24, Z+
    1554:	5f 01       	movw	r10, r30
    1556:	b7 01       	movw	r22, r14
    1558:	90 e0       	ldi	r25, 0x00	; 0
    155a:	6d d2       	rcall	.+1242   	; 0x1a36 <fputc>
    155c:	31 10       	cpse	r3, r1
    155e:	3a 94       	dec	r3
    1560:	f1 e0       	ldi	r31, 0x01	; 1
    1562:	4f 1a       	sub	r4, r31
    1564:	51 08       	sbc	r5, r1
    1566:	41 14       	cp	r4, r1
    1568:	51 04       	cpc	r5, r1
    156a:	79 f7       	brne	.-34     	; 0x154a <vfprintf+0x1ac>
    156c:	de c0       	rjmp	.+444    	; 0x172a <vfprintf+0x38c>
    156e:	84 36       	cpi	r24, 0x64	; 100
    1570:	11 f0       	breq	.+4      	; 0x1576 <vfprintf+0x1d8>
    1572:	89 36       	cpi	r24, 0x69	; 105
    1574:	31 f5       	brne	.+76     	; 0x15c2 <vfprintf+0x224>
    1576:	f8 01       	movw	r30, r16
    1578:	27 ff       	sbrs	r18, 7
    157a:	07 c0       	rjmp	.+14     	; 0x158a <vfprintf+0x1ec>
    157c:	60 81       	ld	r22, Z
    157e:	71 81       	ldd	r23, Z+1	; 0x01
    1580:	82 81       	ldd	r24, Z+2	; 0x02
    1582:	93 81       	ldd	r25, Z+3	; 0x03
    1584:	0c 5f       	subi	r16, 0xFC	; 252
    1586:	1f 4f       	sbci	r17, 0xFF	; 255
    1588:	08 c0       	rjmp	.+16     	; 0x159a <vfprintf+0x1fc>
    158a:	60 81       	ld	r22, Z
    158c:	71 81       	ldd	r23, Z+1	; 0x01
    158e:	88 27       	eor	r24, r24
    1590:	77 fd       	sbrc	r23, 7
    1592:	80 95       	com	r24
    1594:	98 2f       	mov	r25, r24
    1596:	0e 5f       	subi	r16, 0xFE	; 254
    1598:	1f 4f       	sbci	r17, 0xFF	; 255
    159a:	2f 76       	andi	r18, 0x6F	; 111
    159c:	b2 2e       	mov	r11, r18
    159e:	97 ff       	sbrs	r25, 7
    15a0:	09 c0       	rjmp	.+18     	; 0x15b4 <vfprintf+0x216>
    15a2:	90 95       	com	r25
    15a4:	80 95       	com	r24
    15a6:	70 95       	com	r23
    15a8:	61 95       	neg	r22
    15aa:	7f 4f       	sbci	r23, 0xFF	; 255
    15ac:	8f 4f       	sbci	r24, 0xFF	; 255
    15ae:	9f 4f       	sbci	r25, 0xFF	; 255
    15b0:	20 68       	ori	r18, 0x80	; 128
    15b2:	b2 2e       	mov	r11, r18
    15b4:	2a e0       	ldi	r18, 0x0A	; 10
    15b6:	30 e0       	ldi	r19, 0x00	; 0
    15b8:	a4 01       	movw	r20, r8
    15ba:	6f d2       	rcall	.+1246   	; 0x1a9a <__ultoa_invert>
    15bc:	a8 2e       	mov	r10, r24
    15be:	a8 18       	sub	r10, r8
    15c0:	43 c0       	rjmp	.+134    	; 0x1648 <vfprintf+0x2aa>
    15c2:	85 37       	cpi	r24, 0x75	; 117
    15c4:	29 f4       	brne	.+10     	; 0x15d0 <vfprintf+0x232>
    15c6:	2f 7e       	andi	r18, 0xEF	; 239
    15c8:	b2 2e       	mov	r11, r18
    15ca:	2a e0       	ldi	r18, 0x0A	; 10
    15cc:	30 e0       	ldi	r19, 0x00	; 0
    15ce:	25 c0       	rjmp	.+74     	; 0x161a <vfprintf+0x27c>
    15d0:	f2 2f       	mov	r31, r18
    15d2:	f9 7f       	andi	r31, 0xF9	; 249
    15d4:	bf 2e       	mov	r11, r31
    15d6:	8f 36       	cpi	r24, 0x6F	; 111
    15d8:	c1 f0       	breq	.+48     	; 0x160a <vfprintf+0x26c>
    15da:	18 f4       	brcc	.+6      	; 0x15e2 <vfprintf+0x244>
    15dc:	88 35       	cpi	r24, 0x58	; 88
    15de:	79 f0       	breq	.+30     	; 0x15fe <vfprintf+0x260>
    15e0:	ad c0       	rjmp	.+346    	; 0x173c <vfprintf+0x39e>
    15e2:	80 37       	cpi	r24, 0x70	; 112
    15e4:	19 f0       	breq	.+6      	; 0x15ec <vfprintf+0x24e>
    15e6:	88 37       	cpi	r24, 0x78	; 120
    15e8:	21 f0       	breq	.+8      	; 0x15f2 <vfprintf+0x254>
    15ea:	a8 c0       	rjmp	.+336    	; 0x173c <vfprintf+0x39e>
    15ec:	2f 2f       	mov	r18, r31
    15ee:	20 61       	ori	r18, 0x10	; 16
    15f0:	b2 2e       	mov	r11, r18
    15f2:	b4 fe       	sbrs	r11, 4
    15f4:	0d c0       	rjmp	.+26     	; 0x1610 <vfprintf+0x272>
    15f6:	8b 2d       	mov	r24, r11
    15f8:	84 60       	ori	r24, 0x04	; 4
    15fa:	b8 2e       	mov	r11, r24
    15fc:	09 c0       	rjmp	.+18     	; 0x1610 <vfprintf+0x272>
    15fe:	24 ff       	sbrs	r18, 4
    1600:	0a c0       	rjmp	.+20     	; 0x1616 <vfprintf+0x278>
    1602:	9f 2f       	mov	r25, r31
    1604:	96 60       	ori	r25, 0x06	; 6
    1606:	b9 2e       	mov	r11, r25
    1608:	06 c0       	rjmp	.+12     	; 0x1616 <vfprintf+0x278>
    160a:	28 e0       	ldi	r18, 0x08	; 8
    160c:	30 e0       	ldi	r19, 0x00	; 0
    160e:	05 c0       	rjmp	.+10     	; 0x161a <vfprintf+0x27c>
    1610:	20 e1       	ldi	r18, 0x10	; 16
    1612:	30 e0       	ldi	r19, 0x00	; 0
    1614:	02 c0       	rjmp	.+4      	; 0x161a <vfprintf+0x27c>
    1616:	20 e1       	ldi	r18, 0x10	; 16
    1618:	32 e0       	ldi	r19, 0x02	; 2
    161a:	f8 01       	movw	r30, r16
    161c:	b7 fe       	sbrs	r11, 7
    161e:	07 c0       	rjmp	.+14     	; 0x162e <vfprintf+0x290>
    1620:	60 81       	ld	r22, Z
    1622:	71 81       	ldd	r23, Z+1	; 0x01
    1624:	82 81       	ldd	r24, Z+2	; 0x02
    1626:	93 81       	ldd	r25, Z+3	; 0x03
    1628:	0c 5f       	subi	r16, 0xFC	; 252
    162a:	1f 4f       	sbci	r17, 0xFF	; 255
    162c:	06 c0       	rjmp	.+12     	; 0x163a <vfprintf+0x29c>
    162e:	60 81       	ld	r22, Z
    1630:	71 81       	ldd	r23, Z+1	; 0x01
    1632:	80 e0       	ldi	r24, 0x00	; 0
    1634:	90 e0       	ldi	r25, 0x00	; 0
    1636:	0e 5f       	subi	r16, 0xFE	; 254
    1638:	1f 4f       	sbci	r17, 0xFF	; 255
    163a:	a4 01       	movw	r20, r8
    163c:	2e d2       	rcall	.+1116   	; 0x1a9a <__ultoa_invert>
    163e:	a8 2e       	mov	r10, r24
    1640:	a8 18       	sub	r10, r8
    1642:	fb 2d       	mov	r31, r11
    1644:	ff 77       	andi	r31, 0x7F	; 127
    1646:	bf 2e       	mov	r11, r31
    1648:	b6 fe       	sbrs	r11, 6
    164a:	0b c0       	rjmp	.+22     	; 0x1662 <vfprintf+0x2c4>
    164c:	2b 2d       	mov	r18, r11
    164e:	2e 7f       	andi	r18, 0xFE	; 254
    1650:	a5 14       	cp	r10, r5
    1652:	50 f4       	brcc	.+20     	; 0x1668 <vfprintf+0x2ca>
    1654:	b4 fe       	sbrs	r11, 4
    1656:	0a c0       	rjmp	.+20     	; 0x166c <vfprintf+0x2ce>
    1658:	b2 fc       	sbrc	r11, 2
    165a:	08 c0       	rjmp	.+16     	; 0x166c <vfprintf+0x2ce>
    165c:	2b 2d       	mov	r18, r11
    165e:	2e 7e       	andi	r18, 0xEE	; 238
    1660:	05 c0       	rjmp	.+10     	; 0x166c <vfprintf+0x2ce>
    1662:	7a 2c       	mov	r7, r10
    1664:	2b 2d       	mov	r18, r11
    1666:	03 c0       	rjmp	.+6      	; 0x166e <vfprintf+0x2d0>
    1668:	7a 2c       	mov	r7, r10
    166a:	01 c0       	rjmp	.+2      	; 0x166e <vfprintf+0x2d0>
    166c:	75 2c       	mov	r7, r5
    166e:	24 ff       	sbrs	r18, 4
    1670:	0d c0       	rjmp	.+26     	; 0x168c <vfprintf+0x2ee>
    1672:	fe 01       	movw	r30, r28
    1674:	ea 0d       	add	r30, r10
    1676:	f1 1d       	adc	r31, r1
    1678:	80 81       	ld	r24, Z
    167a:	80 33       	cpi	r24, 0x30	; 48
    167c:	11 f4       	brne	.+4      	; 0x1682 <vfprintf+0x2e4>
    167e:	29 7e       	andi	r18, 0xE9	; 233
    1680:	09 c0       	rjmp	.+18     	; 0x1694 <vfprintf+0x2f6>
    1682:	22 ff       	sbrs	r18, 2
    1684:	06 c0       	rjmp	.+12     	; 0x1692 <vfprintf+0x2f4>
    1686:	73 94       	inc	r7
    1688:	73 94       	inc	r7
    168a:	04 c0       	rjmp	.+8      	; 0x1694 <vfprintf+0x2f6>
    168c:	82 2f       	mov	r24, r18
    168e:	86 78       	andi	r24, 0x86	; 134
    1690:	09 f0       	breq	.+2      	; 0x1694 <vfprintf+0x2f6>
    1692:	73 94       	inc	r7
    1694:	23 fd       	sbrc	r18, 3
    1696:	12 c0       	rjmp	.+36     	; 0x16bc <vfprintf+0x31e>
    1698:	20 ff       	sbrs	r18, 0
    169a:	06 c0       	rjmp	.+12     	; 0x16a8 <vfprintf+0x30a>
    169c:	5a 2c       	mov	r5, r10
    169e:	73 14       	cp	r7, r3
    16a0:	18 f4       	brcc	.+6      	; 0x16a8 <vfprintf+0x30a>
    16a2:	53 0c       	add	r5, r3
    16a4:	57 18       	sub	r5, r7
    16a6:	73 2c       	mov	r7, r3
    16a8:	73 14       	cp	r7, r3
    16aa:	60 f4       	brcc	.+24     	; 0x16c4 <vfprintf+0x326>
    16ac:	b7 01       	movw	r22, r14
    16ae:	80 e2       	ldi	r24, 0x20	; 32
    16b0:	90 e0       	ldi	r25, 0x00	; 0
    16b2:	2c 87       	std	Y+12, r18	; 0x0c
    16b4:	c0 d1       	rcall	.+896    	; 0x1a36 <fputc>
    16b6:	73 94       	inc	r7
    16b8:	2c 85       	ldd	r18, Y+12	; 0x0c
    16ba:	f6 cf       	rjmp	.-20     	; 0x16a8 <vfprintf+0x30a>
    16bc:	73 14       	cp	r7, r3
    16be:	10 f4       	brcc	.+4      	; 0x16c4 <vfprintf+0x326>
    16c0:	37 18       	sub	r3, r7
    16c2:	01 c0       	rjmp	.+2      	; 0x16c6 <vfprintf+0x328>
    16c4:	31 2c       	mov	r3, r1
    16c6:	24 ff       	sbrs	r18, 4
    16c8:	11 c0       	rjmp	.+34     	; 0x16ec <vfprintf+0x34e>
    16ca:	b7 01       	movw	r22, r14
    16cc:	80 e3       	ldi	r24, 0x30	; 48
    16ce:	90 e0       	ldi	r25, 0x00	; 0
    16d0:	2c 87       	std	Y+12, r18	; 0x0c
    16d2:	b1 d1       	rcall	.+866    	; 0x1a36 <fputc>
    16d4:	2c 85       	ldd	r18, Y+12	; 0x0c
    16d6:	22 ff       	sbrs	r18, 2
    16d8:	16 c0       	rjmp	.+44     	; 0x1706 <vfprintf+0x368>
    16da:	21 ff       	sbrs	r18, 1
    16dc:	03 c0       	rjmp	.+6      	; 0x16e4 <vfprintf+0x346>
    16de:	88 e5       	ldi	r24, 0x58	; 88
    16e0:	90 e0       	ldi	r25, 0x00	; 0
    16e2:	02 c0       	rjmp	.+4      	; 0x16e8 <vfprintf+0x34a>
    16e4:	88 e7       	ldi	r24, 0x78	; 120
    16e6:	90 e0       	ldi	r25, 0x00	; 0
    16e8:	b7 01       	movw	r22, r14
    16ea:	0c c0       	rjmp	.+24     	; 0x1704 <vfprintf+0x366>
    16ec:	82 2f       	mov	r24, r18
    16ee:	86 78       	andi	r24, 0x86	; 134
    16f0:	51 f0       	breq	.+20     	; 0x1706 <vfprintf+0x368>
    16f2:	21 fd       	sbrc	r18, 1
    16f4:	02 c0       	rjmp	.+4      	; 0x16fa <vfprintf+0x35c>
    16f6:	80 e2       	ldi	r24, 0x20	; 32
    16f8:	01 c0       	rjmp	.+2      	; 0x16fc <vfprintf+0x35e>
    16fa:	8b e2       	ldi	r24, 0x2B	; 43
    16fc:	27 fd       	sbrc	r18, 7
    16fe:	8d e2       	ldi	r24, 0x2D	; 45
    1700:	b7 01       	movw	r22, r14
    1702:	90 e0       	ldi	r25, 0x00	; 0
    1704:	98 d1       	rcall	.+816    	; 0x1a36 <fputc>
    1706:	a5 14       	cp	r10, r5
    1708:	30 f4       	brcc	.+12     	; 0x1716 <vfprintf+0x378>
    170a:	b7 01       	movw	r22, r14
    170c:	80 e3       	ldi	r24, 0x30	; 48
    170e:	90 e0       	ldi	r25, 0x00	; 0
    1710:	92 d1       	rcall	.+804    	; 0x1a36 <fputc>
    1712:	5a 94       	dec	r5
    1714:	f8 cf       	rjmp	.-16     	; 0x1706 <vfprintf+0x368>
    1716:	aa 94       	dec	r10
    1718:	f4 01       	movw	r30, r8
    171a:	ea 0d       	add	r30, r10
    171c:	f1 1d       	adc	r31, r1
    171e:	80 81       	ld	r24, Z
    1720:	b7 01       	movw	r22, r14
    1722:	90 e0       	ldi	r25, 0x00	; 0
    1724:	88 d1       	rcall	.+784    	; 0x1a36 <fputc>
    1726:	a1 10       	cpse	r10, r1
    1728:	f6 cf       	rjmp	.-20     	; 0x1716 <vfprintf+0x378>
    172a:	33 20       	and	r3, r3
    172c:	09 f4       	brne	.+2      	; 0x1730 <vfprintf+0x392>
    172e:	5d ce       	rjmp	.-838    	; 0x13ea <vfprintf+0x4c>
    1730:	b7 01       	movw	r22, r14
    1732:	80 e2       	ldi	r24, 0x20	; 32
    1734:	90 e0       	ldi	r25, 0x00	; 0
    1736:	7f d1       	rcall	.+766    	; 0x1a36 <fputc>
    1738:	3a 94       	dec	r3
    173a:	f7 cf       	rjmp	.-18     	; 0x172a <vfprintf+0x38c>
    173c:	f7 01       	movw	r30, r14
    173e:	86 81       	ldd	r24, Z+6	; 0x06
    1740:	97 81       	ldd	r25, Z+7	; 0x07
    1742:	02 c0       	rjmp	.+4      	; 0x1748 <vfprintf+0x3aa>
    1744:	8f ef       	ldi	r24, 0xFF	; 255
    1746:	9f ef       	ldi	r25, 0xFF	; 255
    1748:	2c 96       	adiw	r28, 0x0c	; 12
    174a:	0f b6       	in	r0, 0x3f	; 63
    174c:	f8 94       	cli
    174e:	de bf       	out	0x3e, r29	; 62
    1750:	0f be       	out	0x3f, r0	; 63
    1752:	cd bf       	out	0x3d, r28	; 61
    1754:	df 91       	pop	r29
    1756:	cf 91       	pop	r28
    1758:	1f 91       	pop	r17
    175a:	0f 91       	pop	r16
    175c:	ff 90       	pop	r15
    175e:	ef 90       	pop	r14
    1760:	df 90       	pop	r13
    1762:	cf 90       	pop	r12
    1764:	bf 90       	pop	r11
    1766:	af 90       	pop	r10
    1768:	9f 90       	pop	r9
    176a:	8f 90       	pop	r8
    176c:	7f 90       	pop	r7
    176e:	6f 90       	pop	r6
    1770:	5f 90       	pop	r5
    1772:	4f 90       	pop	r4
    1774:	3f 90       	pop	r3
    1776:	2f 90       	pop	r2
    1778:	08 95       	ret

0000177a <calloc>:
    177a:	0f 93       	push	r16
    177c:	1f 93       	push	r17
    177e:	cf 93       	push	r28
    1780:	df 93       	push	r29
    1782:	86 9f       	mul	r24, r22
    1784:	80 01       	movw	r16, r0
    1786:	87 9f       	mul	r24, r23
    1788:	10 0d       	add	r17, r0
    178a:	96 9f       	mul	r25, r22
    178c:	10 0d       	add	r17, r0
    178e:	11 24       	eor	r1, r1
    1790:	c8 01       	movw	r24, r16
    1792:	0d d0       	rcall	.+26     	; 0x17ae <malloc>
    1794:	ec 01       	movw	r28, r24
    1796:	00 97       	sbiw	r24, 0x00	; 0
    1798:	21 f0       	breq	.+8      	; 0x17a2 <calloc+0x28>
    179a:	a8 01       	movw	r20, r16
    179c:	60 e0       	ldi	r22, 0x00	; 0
    179e:	70 e0       	ldi	r23, 0x00	; 0
    17a0:	38 d1       	rcall	.+624    	; 0x1a12 <memset>
    17a2:	ce 01       	movw	r24, r28
    17a4:	df 91       	pop	r29
    17a6:	cf 91       	pop	r28
    17a8:	1f 91       	pop	r17
    17aa:	0f 91       	pop	r16
    17ac:	08 95       	ret

000017ae <malloc>:
    17ae:	cf 93       	push	r28
    17b0:	df 93       	push	r29
    17b2:	82 30       	cpi	r24, 0x02	; 2
    17b4:	91 05       	cpc	r25, r1
    17b6:	10 f4       	brcc	.+4      	; 0x17bc <malloc+0xe>
    17b8:	82 e0       	ldi	r24, 0x02	; 2
    17ba:	90 e0       	ldi	r25, 0x00	; 0
    17bc:	e0 91 bb 02 	lds	r30, 0x02BB
    17c0:	f0 91 bc 02 	lds	r31, 0x02BC
    17c4:	20 e0       	ldi	r18, 0x00	; 0
    17c6:	30 e0       	ldi	r19, 0x00	; 0
    17c8:	a0 e0       	ldi	r26, 0x00	; 0
    17ca:	b0 e0       	ldi	r27, 0x00	; 0
    17cc:	30 97       	sbiw	r30, 0x00	; 0
    17ce:	39 f1       	breq	.+78     	; 0x181e <malloc+0x70>
    17d0:	40 81       	ld	r20, Z
    17d2:	51 81       	ldd	r21, Z+1	; 0x01
    17d4:	48 17       	cp	r20, r24
    17d6:	59 07       	cpc	r21, r25
    17d8:	b8 f0       	brcs	.+46     	; 0x1808 <malloc+0x5a>
    17da:	48 17       	cp	r20, r24
    17dc:	59 07       	cpc	r21, r25
    17de:	71 f4       	brne	.+28     	; 0x17fc <malloc+0x4e>
    17e0:	82 81       	ldd	r24, Z+2	; 0x02
    17e2:	93 81       	ldd	r25, Z+3	; 0x03
    17e4:	10 97       	sbiw	r26, 0x00	; 0
    17e6:	29 f0       	breq	.+10     	; 0x17f2 <malloc+0x44>
    17e8:	13 96       	adiw	r26, 0x03	; 3
    17ea:	9c 93       	st	X, r25
    17ec:	8e 93       	st	-X, r24
    17ee:	12 97       	sbiw	r26, 0x02	; 2
    17f0:	2c c0       	rjmp	.+88     	; 0x184a <malloc+0x9c>
    17f2:	90 93 bc 02 	sts	0x02BC, r25
    17f6:	80 93 bb 02 	sts	0x02BB, r24
    17fa:	27 c0       	rjmp	.+78     	; 0x184a <malloc+0x9c>
    17fc:	21 15       	cp	r18, r1
    17fe:	31 05       	cpc	r19, r1
    1800:	31 f0       	breq	.+12     	; 0x180e <malloc+0x60>
    1802:	42 17       	cp	r20, r18
    1804:	53 07       	cpc	r21, r19
    1806:	18 f0       	brcs	.+6      	; 0x180e <malloc+0x60>
    1808:	a9 01       	movw	r20, r18
    180a:	db 01       	movw	r26, r22
    180c:	01 c0       	rjmp	.+2      	; 0x1810 <malloc+0x62>
    180e:	ef 01       	movw	r28, r30
    1810:	9a 01       	movw	r18, r20
    1812:	bd 01       	movw	r22, r26
    1814:	df 01       	movw	r26, r30
    1816:	02 80       	ldd	r0, Z+2	; 0x02
    1818:	f3 81       	ldd	r31, Z+3	; 0x03
    181a:	e0 2d       	mov	r30, r0
    181c:	d7 cf       	rjmp	.-82     	; 0x17cc <malloc+0x1e>
    181e:	21 15       	cp	r18, r1
    1820:	31 05       	cpc	r19, r1
    1822:	f9 f0       	breq	.+62     	; 0x1862 <malloc+0xb4>
    1824:	28 1b       	sub	r18, r24
    1826:	39 0b       	sbc	r19, r25
    1828:	24 30       	cpi	r18, 0x04	; 4
    182a:	31 05       	cpc	r19, r1
    182c:	80 f4       	brcc	.+32     	; 0x184e <malloc+0xa0>
    182e:	8a 81       	ldd	r24, Y+2	; 0x02
    1830:	9b 81       	ldd	r25, Y+3	; 0x03
    1832:	61 15       	cp	r22, r1
    1834:	71 05       	cpc	r23, r1
    1836:	21 f0       	breq	.+8      	; 0x1840 <malloc+0x92>
    1838:	fb 01       	movw	r30, r22
    183a:	93 83       	std	Z+3, r25	; 0x03
    183c:	82 83       	std	Z+2, r24	; 0x02
    183e:	04 c0       	rjmp	.+8      	; 0x1848 <malloc+0x9a>
    1840:	90 93 bc 02 	sts	0x02BC, r25
    1844:	80 93 bb 02 	sts	0x02BB, r24
    1848:	fe 01       	movw	r30, r28
    184a:	32 96       	adiw	r30, 0x02	; 2
    184c:	44 c0       	rjmp	.+136    	; 0x18d6 <malloc+0x128>
    184e:	fe 01       	movw	r30, r28
    1850:	e2 0f       	add	r30, r18
    1852:	f3 1f       	adc	r31, r19
    1854:	81 93       	st	Z+, r24
    1856:	91 93       	st	Z+, r25
    1858:	22 50       	subi	r18, 0x02	; 2
    185a:	31 09       	sbc	r19, r1
    185c:	39 83       	std	Y+1, r19	; 0x01
    185e:	28 83       	st	Y, r18
    1860:	3a c0       	rjmp	.+116    	; 0x18d6 <malloc+0x128>
    1862:	20 91 b9 02 	lds	r18, 0x02B9
    1866:	30 91 ba 02 	lds	r19, 0x02BA
    186a:	23 2b       	or	r18, r19
    186c:	41 f4       	brne	.+16     	; 0x187e <malloc+0xd0>
    186e:	20 91 02 02 	lds	r18, 0x0202
    1872:	30 91 03 02 	lds	r19, 0x0203
    1876:	30 93 ba 02 	sts	0x02BA, r19
    187a:	20 93 b9 02 	sts	0x02B9, r18
    187e:	20 91 00 02 	lds	r18, 0x0200
    1882:	30 91 01 02 	lds	r19, 0x0201
    1886:	21 15       	cp	r18, r1
    1888:	31 05       	cpc	r19, r1
    188a:	41 f4       	brne	.+16     	; 0x189c <malloc+0xee>
    188c:	2d b7       	in	r18, 0x3d	; 61
    188e:	3e b7       	in	r19, 0x3e	; 62
    1890:	40 91 04 02 	lds	r20, 0x0204
    1894:	50 91 05 02 	lds	r21, 0x0205
    1898:	24 1b       	sub	r18, r20
    189a:	35 0b       	sbc	r19, r21
    189c:	e0 91 b9 02 	lds	r30, 0x02B9
    18a0:	f0 91 ba 02 	lds	r31, 0x02BA
    18a4:	e2 17       	cp	r30, r18
    18a6:	f3 07       	cpc	r31, r19
    18a8:	a0 f4       	brcc	.+40     	; 0x18d2 <malloc+0x124>
    18aa:	2e 1b       	sub	r18, r30
    18ac:	3f 0b       	sbc	r19, r31
    18ae:	28 17       	cp	r18, r24
    18b0:	39 07       	cpc	r19, r25
    18b2:	78 f0       	brcs	.+30     	; 0x18d2 <malloc+0x124>
    18b4:	ac 01       	movw	r20, r24
    18b6:	4e 5f       	subi	r20, 0xFE	; 254
    18b8:	5f 4f       	sbci	r21, 0xFF	; 255
    18ba:	24 17       	cp	r18, r20
    18bc:	35 07       	cpc	r19, r21
    18be:	48 f0       	brcs	.+18     	; 0x18d2 <malloc+0x124>
    18c0:	4e 0f       	add	r20, r30
    18c2:	5f 1f       	adc	r21, r31
    18c4:	50 93 ba 02 	sts	0x02BA, r21
    18c8:	40 93 b9 02 	sts	0x02B9, r20
    18cc:	81 93       	st	Z+, r24
    18ce:	91 93       	st	Z+, r25
    18d0:	02 c0       	rjmp	.+4      	; 0x18d6 <malloc+0x128>
    18d2:	e0 e0       	ldi	r30, 0x00	; 0
    18d4:	f0 e0       	ldi	r31, 0x00	; 0
    18d6:	cf 01       	movw	r24, r30
    18d8:	df 91       	pop	r29
    18da:	cf 91       	pop	r28
    18dc:	08 95       	ret

000018de <free>:
    18de:	cf 93       	push	r28
    18e0:	df 93       	push	r29
    18e2:	00 97       	sbiw	r24, 0x00	; 0
    18e4:	09 f4       	brne	.+2      	; 0x18e8 <free+0xa>
    18e6:	87 c0       	rjmp	.+270    	; 0x19f6 <free+0x118>
    18e8:	fc 01       	movw	r30, r24
    18ea:	32 97       	sbiw	r30, 0x02	; 2
    18ec:	13 82       	std	Z+3, r1	; 0x03
    18ee:	12 82       	std	Z+2, r1	; 0x02
    18f0:	c0 91 bb 02 	lds	r28, 0x02BB
    18f4:	d0 91 bc 02 	lds	r29, 0x02BC
    18f8:	20 97       	sbiw	r28, 0x00	; 0
    18fa:	81 f4       	brne	.+32     	; 0x191c <free+0x3e>
    18fc:	20 81       	ld	r18, Z
    18fe:	31 81       	ldd	r19, Z+1	; 0x01
    1900:	28 0f       	add	r18, r24
    1902:	39 1f       	adc	r19, r25
    1904:	80 91 b9 02 	lds	r24, 0x02B9
    1908:	90 91 ba 02 	lds	r25, 0x02BA
    190c:	82 17       	cp	r24, r18
    190e:	93 07       	cpc	r25, r19
    1910:	79 f5       	brne	.+94     	; 0x1970 <free+0x92>
    1912:	f0 93 ba 02 	sts	0x02BA, r31
    1916:	e0 93 b9 02 	sts	0x02B9, r30
    191a:	6d c0       	rjmp	.+218    	; 0x19f6 <free+0x118>
    191c:	de 01       	movw	r26, r28
    191e:	20 e0       	ldi	r18, 0x00	; 0
    1920:	30 e0       	ldi	r19, 0x00	; 0
    1922:	ae 17       	cp	r26, r30
    1924:	bf 07       	cpc	r27, r31
    1926:	50 f4       	brcc	.+20     	; 0x193c <free+0x5e>
    1928:	12 96       	adiw	r26, 0x02	; 2
    192a:	4d 91       	ld	r20, X+
    192c:	5c 91       	ld	r21, X
    192e:	13 97       	sbiw	r26, 0x03	; 3
    1930:	9d 01       	movw	r18, r26
    1932:	41 15       	cp	r20, r1
    1934:	51 05       	cpc	r21, r1
    1936:	09 f1       	breq	.+66     	; 0x197a <free+0x9c>
    1938:	da 01       	movw	r26, r20
    193a:	f3 cf       	rjmp	.-26     	; 0x1922 <free+0x44>
    193c:	b3 83       	std	Z+3, r27	; 0x03
    193e:	a2 83       	std	Z+2, r26	; 0x02
    1940:	40 81       	ld	r20, Z
    1942:	51 81       	ldd	r21, Z+1	; 0x01
    1944:	84 0f       	add	r24, r20
    1946:	95 1f       	adc	r25, r21
    1948:	8a 17       	cp	r24, r26
    194a:	9b 07       	cpc	r25, r27
    194c:	71 f4       	brne	.+28     	; 0x196a <free+0x8c>
    194e:	8d 91       	ld	r24, X+
    1950:	9c 91       	ld	r25, X
    1952:	11 97       	sbiw	r26, 0x01	; 1
    1954:	84 0f       	add	r24, r20
    1956:	95 1f       	adc	r25, r21
    1958:	02 96       	adiw	r24, 0x02	; 2
    195a:	91 83       	std	Z+1, r25	; 0x01
    195c:	80 83       	st	Z, r24
    195e:	12 96       	adiw	r26, 0x02	; 2
    1960:	8d 91       	ld	r24, X+
    1962:	9c 91       	ld	r25, X
    1964:	13 97       	sbiw	r26, 0x03	; 3
    1966:	93 83       	std	Z+3, r25	; 0x03
    1968:	82 83       	std	Z+2, r24	; 0x02
    196a:	21 15       	cp	r18, r1
    196c:	31 05       	cpc	r19, r1
    196e:	29 f4       	brne	.+10     	; 0x197a <free+0x9c>
    1970:	f0 93 bc 02 	sts	0x02BC, r31
    1974:	e0 93 bb 02 	sts	0x02BB, r30
    1978:	3e c0       	rjmp	.+124    	; 0x19f6 <free+0x118>
    197a:	d9 01       	movw	r26, r18
    197c:	13 96       	adiw	r26, 0x03	; 3
    197e:	fc 93       	st	X, r31
    1980:	ee 93       	st	-X, r30
    1982:	12 97       	sbiw	r26, 0x02	; 2
    1984:	4d 91       	ld	r20, X+
    1986:	5d 91       	ld	r21, X+
    1988:	a4 0f       	add	r26, r20
    198a:	b5 1f       	adc	r27, r21
    198c:	ea 17       	cp	r30, r26
    198e:	fb 07       	cpc	r31, r27
    1990:	79 f4       	brne	.+30     	; 0x19b0 <free+0xd2>
    1992:	80 81       	ld	r24, Z
    1994:	91 81       	ldd	r25, Z+1	; 0x01
    1996:	84 0f       	add	r24, r20
    1998:	95 1f       	adc	r25, r21
    199a:	02 96       	adiw	r24, 0x02	; 2
    199c:	d9 01       	movw	r26, r18
    199e:	11 96       	adiw	r26, 0x01	; 1
    19a0:	9c 93       	st	X, r25
    19a2:	8e 93       	st	-X, r24
    19a4:	82 81       	ldd	r24, Z+2	; 0x02
    19a6:	93 81       	ldd	r25, Z+3	; 0x03
    19a8:	13 96       	adiw	r26, 0x03	; 3
    19aa:	9c 93       	st	X, r25
    19ac:	8e 93       	st	-X, r24
    19ae:	12 97       	sbiw	r26, 0x02	; 2
    19b0:	e0 e0       	ldi	r30, 0x00	; 0
    19b2:	f0 e0       	ldi	r31, 0x00	; 0
    19b4:	8a 81       	ldd	r24, Y+2	; 0x02
    19b6:	9b 81       	ldd	r25, Y+3	; 0x03
    19b8:	00 97       	sbiw	r24, 0x00	; 0
    19ba:	19 f0       	breq	.+6      	; 0x19c2 <free+0xe4>
    19bc:	fe 01       	movw	r30, r28
    19be:	ec 01       	movw	r28, r24
    19c0:	f9 cf       	rjmp	.-14     	; 0x19b4 <free+0xd6>
    19c2:	ce 01       	movw	r24, r28
    19c4:	02 96       	adiw	r24, 0x02	; 2
    19c6:	28 81       	ld	r18, Y
    19c8:	39 81       	ldd	r19, Y+1	; 0x01
    19ca:	82 0f       	add	r24, r18
    19cc:	93 1f       	adc	r25, r19
    19ce:	20 91 b9 02 	lds	r18, 0x02B9
    19d2:	30 91 ba 02 	lds	r19, 0x02BA
    19d6:	28 17       	cp	r18, r24
    19d8:	39 07       	cpc	r19, r25
    19da:	69 f4       	brne	.+26     	; 0x19f6 <free+0x118>
    19dc:	30 97       	sbiw	r30, 0x00	; 0
    19de:	29 f4       	brne	.+10     	; 0x19ea <free+0x10c>
    19e0:	10 92 bc 02 	sts	0x02BC, r1
    19e4:	10 92 bb 02 	sts	0x02BB, r1
    19e8:	02 c0       	rjmp	.+4      	; 0x19ee <free+0x110>
    19ea:	13 82       	std	Z+3, r1	; 0x03
    19ec:	12 82       	std	Z+2, r1	; 0x02
    19ee:	d0 93 ba 02 	sts	0x02BA, r29
    19f2:	c0 93 b9 02 	sts	0x02B9, r28
    19f6:	df 91       	pop	r29
    19f8:	cf 91       	pop	r28
    19fa:	08 95       	ret

000019fc <strnlen_P>:
    19fc:	fc 01       	movw	r30, r24
    19fe:	05 90       	lpm	r0, Z+
    1a00:	61 50       	subi	r22, 0x01	; 1
    1a02:	70 40       	sbci	r23, 0x00	; 0
    1a04:	01 10       	cpse	r0, r1
    1a06:	d8 f7       	brcc	.-10     	; 0x19fe <strnlen_P+0x2>
    1a08:	80 95       	com	r24
    1a0a:	90 95       	com	r25
    1a0c:	8e 0f       	add	r24, r30
    1a0e:	9f 1f       	adc	r25, r31
    1a10:	08 95       	ret

00001a12 <memset>:
    1a12:	dc 01       	movw	r26, r24
    1a14:	01 c0       	rjmp	.+2      	; 0x1a18 <memset+0x6>
    1a16:	6d 93       	st	X+, r22
    1a18:	41 50       	subi	r20, 0x01	; 1
    1a1a:	50 40       	sbci	r21, 0x00	; 0
    1a1c:	e0 f7       	brcc	.-8      	; 0x1a16 <memset+0x4>
    1a1e:	08 95       	ret

00001a20 <strnlen>:
    1a20:	fc 01       	movw	r30, r24
    1a22:	61 50       	subi	r22, 0x01	; 1
    1a24:	70 40       	sbci	r23, 0x00	; 0
    1a26:	01 90       	ld	r0, Z+
    1a28:	01 10       	cpse	r0, r1
    1a2a:	d8 f7       	brcc	.-10     	; 0x1a22 <strnlen+0x2>
    1a2c:	80 95       	com	r24
    1a2e:	90 95       	com	r25
    1a30:	8e 0f       	add	r24, r30
    1a32:	9f 1f       	adc	r25, r31
    1a34:	08 95       	ret

00001a36 <fputc>:
    1a36:	0f 93       	push	r16
    1a38:	1f 93       	push	r17
    1a3a:	cf 93       	push	r28
    1a3c:	df 93       	push	r29
    1a3e:	18 2f       	mov	r17, r24
    1a40:	09 2f       	mov	r16, r25
    1a42:	eb 01       	movw	r28, r22
    1a44:	8b 81       	ldd	r24, Y+3	; 0x03
    1a46:	81 fd       	sbrc	r24, 1
    1a48:	03 c0       	rjmp	.+6      	; 0x1a50 <fputc+0x1a>
    1a4a:	8f ef       	ldi	r24, 0xFF	; 255
    1a4c:	9f ef       	ldi	r25, 0xFF	; 255
    1a4e:	20 c0       	rjmp	.+64     	; 0x1a90 <fputc+0x5a>
    1a50:	82 ff       	sbrs	r24, 2
    1a52:	10 c0       	rjmp	.+32     	; 0x1a74 <fputc+0x3e>
    1a54:	4e 81       	ldd	r20, Y+6	; 0x06
    1a56:	5f 81       	ldd	r21, Y+7	; 0x07
    1a58:	2c 81       	ldd	r18, Y+4	; 0x04
    1a5a:	3d 81       	ldd	r19, Y+5	; 0x05
    1a5c:	42 17       	cp	r20, r18
    1a5e:	53 07       	cpc	r21, r19
    1a60:	7c f4       	brge	.+30     	; 0x1a80 <fputc+0x4a>
    1a62:	e8 81       	ld	r30, Y
    1a64:	f9 81       	ldd	r31, Y+1	; 0x01
    1a66:	9f 01       	movw	r18, r30
    1a68:	2f 5f       	subi	r18, 0xFF	; 255
    1a6a:	3f 4f       	sbci	r19, 0xFF	; 255
    1a6c:	39 83       	std	Y+1, r19	; 0x01
    1a6e:	28 83       	st	Y, r18
    1a70:	10 83       	st	Z, r17
    1a72:	06 c0       	rjmp	.+12     	; 0x1a80 <fputc+0x4a>
    1a74:	e8 85       	ldd	r30, Y+8	; 0x08
    1a76:	f9 85       	ldd	r31, Y+9	; 0x09
    1a78:	81 2f       	mov	r24, r17
    1a7a:	19 95       	eicall
    1a7c:	89 2b       	or	r24, r25
    1a7e:	29 f7       	brne	.-54     	; 0x1a4a <fputc+0x14>
    1a80:	2e 81       	ldd	r18, Y+6	; 0x06
    1a82:	3f 81       	ldd	r19, Y+7	; 0x07
    1a84:	2f 5f       	subi	r18, 0xFF	; 255
    1a86:	3f 4f       	sbci	r19, 0xFF	; 255
    1a88:	3f 83       	std	Y+7, r19	; 0x07
    1a8a:	2e 83       	std	Y+6, r18	; 0x06
    1a8c:	81 2f       	mov	r24, r17
    1a8e:	90 2f       	mov	r25, r16
    1a90:	df 91       	pop	r29
    1a92:	cf 91       	pop	r28
    1a94:	1f 91       	pop	r17
    1a96:	0f 91       	pop	r16
    1a98:	08 95       	ret

00001a9a <__ultoa_invert>:
    1a9a:	fa 01       	movw	r30, r20
    1a9c:	aa 27       	eor	r26, r26
    1a9e:	28 30       	cpi	r18, 0x08	; 8
    1aa0:	51 f1       	breq	.+84     	; 0x1af6 <__ultoa_invert+0x5c>
    1aa2:	20 31       	cpi	r18, 0x10	; 16
    1aa4:	81 f1       	breq	.+96     	; 0x1b06 <__ultoa_invert+0x6c>
    1aa6:	e8 94       	clt
    1aa8:	6f 93       	push	r22
    1aaa:	6e 7f       	andi	r22, 0xFE	; 254
    1aac:	6e 5f       	subi	r22, 0xFE	; 254
    1aae:	7f 4f       	sbci	r23, 0xFF	; 255
    1ab0:	8f 4f       	sbci	r24, 0xFF	; 255
    1ab2:	9f 4f       	sbci	r25, 0xFF	; 255
    1ab4:	af 4f       	sbci	r26, 0xFF	; 255
    1ab6:	b1 e0       	ldi	r27, 0x01	; 1
    1ab8:	3e d0       	rcall	.+124    	; 0x1b36 <__ultoa_invert+0x9c>
    1aba:	b4 e0       	ldi	r27, 0x04	; 4
    1abc:	3c d0       	rcall	.+120    	; 0x1b36 <__ultoa_invert+0x9c>
    1abe:	67 0f       	add	r22, r23
    1ac0:	78 1f       	adc	r23, r24
    1ac2:	89 1f       	adc	r24, r25
    1ac4:	9a 1f       	adc	r25, r26
    1ac6:	a1 1d       	adc	r26, r1
    1ac8:	68 0f       	add	r22, r24
    1aca:	79 1f       	adc	r23, r25
    1acc:	8a 1f       	adc	r24, r26
    1ace:	91 1d       	adc	r25, r1
    1ad0:	a1 1d       	adc	r26, r1
    1ad2:	6a 0f       	add	r22, r26
    1ad4:	71 1d       	adc	r23, r1
    1ad6:	81 1d       	adc	r24, r1
    1ad8:	91 1d       	adc	r25, r1
    1ada:	a1 1d       	adc	r26, r1
    1adc:	20 d0       	rcall	.+64     	; 0x1b1e <__ultoa_invert+0x84>
    1ade:	09 f4       	brne	.+2      	; 0x1ae2 <__ultoa_invert+0x48>
    1ae0:	68 94       	set
    1ae2:	3f 91       	pop	r19
    1ae4:	2a e0       	ldi	r18, 0x0A	; 10
    1ae6:	26 9f       	mul	r18, r22
    1ae8:	11 24       	eor	r1, r1
    1aea:	30 19       	sub	r19, r0
    1aec:	30 5d       	subi	r19, 0xD0	; 208
    1aee:	31 93       	st	Z+, r19
    1af0:	de f6       	brtc	.-74     	; 0x1aa8 <__ultoa_invert+0xe>
    1af2:	cf 01       	movw	r24, r30
    1af4:	08 95       	ret
    1af6:	46 2f       	mov	r20, r22
    1af8:	47 70       	andi	r20, 0x07	; 7
    1afa:	40 5d       	subi	r20, 0xD0	; 208
    1afc:	41 93       	st	Z+, r20
    1afe:	b3 e0       	ldi	r27, 0x03	; 3
    1b00:	0f d0       	rcall	.+30     	; 0x1b20 <__ultoa_invert+0x86>
    1b02:	c9 f7       	brne	.-14     	; 0x1af6 <__ultoa_invert+0x5c>
    1b04:	f6 cf       	rjmp	.-20     	; 0x1af2 <__ultoa_invert+0x58>
    1b06:	46 2f       	mov	r20, r22
    1b08:	4f 70       	andi	r20, 0x0F	; 15
    1b0a:	40 5d       	subi	r20, 0xD0	; 208
    1b0c:	4a 33       	cpi	r20, 0x3A	; 58
    1b0e:	18 f0       	brcs	.+6      	; 0x1b16 <__ultoa_invert+0x7c>
    1b10:	49 5d       	subi	r20, 0xD9	; 217
    1b12:	31 fd       	sbrc	r19, 1
    1b14:	40 52       	subi	r20, 0x20	; 32
    1b16:	41 93       	st	Z+, r20
    1b18:	02 d0       	rcall	.+4      	; 0x1b1e <__ultoa_invert+0x84>
    1b1a:	a9 f7       	brne	.-22     	; 0x1b06 <__ultoa_invert+0x6c>
    1b1c:	ea cf       	rjmp	.-44     	; 0x1af2 <__ultoa_invert+0x58>
    1b1e:	b4 e0       	ldi	r27, 0x04	; 4
    1b20:	a6 95       	lsr	r26
    1b22:	97 95       	ror	r25
    1b24:	87 95       	ror	r24
    1b26:	77 95       	ror	r23
    1b28:	67 95       	ror	r22
    1b2a:	ba 95       	dec	r27
    1b2c:	c9 f7       	brne	.-14     	; 0x1b20 <__ultoa_invert+0x86>
    1b2e:	00 97       	sbiw	r24, 0x00	; 0
    1b30:	61 05       	cpc	r22, r1
    1b32:	71 05       	cpc	r23, r1
    1b34:	08 95       	ret
    1b36:	9b 01       	movw	r18, r22
    1b38:	ac 01       	movw	r20, r24
    1b3a:	0a 2e       	mov	r0, r26
    1b3c:	06 94       	lsr	r0
    1b3e:	57 95       	ror	r21
    1b40:	47 95       	ror	r20
    1b42:	37 95       	ror	r19
    1b44:	27 95       	ror	r18
    1b46:	ba 95       	dec	r27
    1b48:	c9 f7       	brne	.-14     	; 0x1b3c <__ultoa_invert+0xa2>
    1b4a:	62 0f       	add	r22, r18
    1b4c:	73 1f       	adc	r23, r19
    1b4e:	84 1f       	adc	r24, r20
    1b50:	95 1f       	adc	r25, r21
    1b52:	a0 1d       	adc	r26, r0
    1b54:	08 95       	ret

00001b56 <_exit>:
    1b56:	f8 94       	cli

00001b58 <__stop_program>:
    1b58:	ff cf       	rjmp	.-2      	; 0x1b58 <__stop_program>
