Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jun 28 14:42:47 2021
| Host         : evermist running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.531        0.000                      0                 2606        0.050        0.000                      0                 2578        1.845        0.000                       0                  1106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
adc_clk_p_i                {0.000 4.000}        8.000           125.000         
  clk_out1_system_pll_0_2  {0.000 4.000}        8.000           125.000         
  clk_out2_system_pll_0_2  {-1.000 1.000}       4.000           250.000         
  clkfbout_system_pll_0_2  {0.000 4.000}        8.000           125.000         
clk_fpga_0                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_p_i                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_system_pll_0_2        1.531        0.000                      0                 2577        0.050        0.000                      0                 2577        3.020        0.000                       0                  1098  
  clk_out2_system_pll_0_2                                                                                                                                                    1.845        0.000                       0                     4  
  clkfbout_system_pll_0_2                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk_p_i              clk_out1_system_pll_0_2        3.447        0.000                      0                   28                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk_out1_system_pll_0_2  clk_out1_system_pll_0_2        2.668        0.000                      0                    1        1.819        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  adc_clk_p_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_p_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_pll_0_2
  To Clock:  clk_out1_system_pll_0_2

Setup :            0  Failing Endpoints,  Worst Slack        1.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 system_i/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_2 fall@4.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.419ns (31.893%)  route 0.895ns (68.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.300ns = ( 1.700 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.654ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.735    -2.654    system_i/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y83         FDRE                                         r  system_i/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.235 r  system_i/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[13]/Q
                         net (fo=1, routed)           0.895    -1.340    system_i/axis_red_pitaya_dac_0/inst/int_dat_b_reg[13]
    OLOGIC_X0Y92         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -1.530 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.156 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.544     1.700    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                         clock pessimism             -0.430     1.270    
                         clock uncertainty           -0.069     1.200    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_D2)      -1.009     0.191    system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cfg_0/inst/WORDS[4].BITS[24].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.208ns (21.762%)  route 4.343ns (78.238%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.347ns = ( 5.653 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.660ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.729    -2.660    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.456    -2.204 f  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.407    -0.797    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[37]
    SLICE_X14Y47         LUT3 (Prop_lut3_I0_O)        0.124    -0.673 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=3, routed)           0.506    -0.167    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.124    -0.043 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[4]_INST_0/O
                         net (fo=1, routed)           0.585     0.542    system_i/cfg_0/inst/s_axi_awaddr[2]
    SLICE_X14Y46         LUT3 (Prop_lut3_I0_O)        0.150     0.692 r  system_i/cfg_0/inst/int_awaddr_reg[4]_i_1/O
                         net (fo=33, routed)          1.338     2.030    system_i/cfg_0/inst/p_0_in[2]
    SLICE_X9Y49          LUT5 (Prop_lut5_I0_O)        0.354     2.384 r  system_i/cfg_0/inst/WORDS[4].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.507     2.891    system_i/cfg_0/inst/CE033_out
    SLICE_X9Y50          FDRE                                         r  system_i/cfg_0/inst/WORDS[4].BITS[24].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.498     5.653    system_i/cfg_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/cfg_0/inst/WORDS[4].BITS[24].FDRE_inst/C
                         clock pessimism             -0.544     5.109    
                         clock uncertainty           -0.069     5.039    
    SLICE_X9Y50          FDRE (Setup_fdre_C_CE)      -0.407     4.632    system_i/cfg_0/inst/WORDS[4].BITS[24].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.632    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cfg_0/inst/WORDS[4].BITS[25].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.208ns (21.762%)  route 4.343ns (78.238%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.347ns = ( 5.653 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.660ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.729    -2.660    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.456    -2.204 f  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.407    -0.797    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[37]
    SLICE_X14Y47         LUT3 (Prop_lut3_I0_O)        0.124    -0.673 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=3, routed)           0.506    -0.167    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.124    -0.043 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[4]_INST_0/O
                         net (fo=1, routed)           0.585     0.542    system_i/cfg_0/inst/s_axi_awaddr[2]
    SLICE_X14Y46         LUT3 (Prop_lut3_I0_O)        0.150     0.692 r  system_i/cfg_0/inst/int_awaddr_reg[4]_i_1/O
                         net (fo=33, routed)          1.338     2.030    system_i/cfg_0/inst/p_0_in[2]
    SLICE_X9Y49          LUT5 (Prop_lut5_I0_O)        0.354     2.384 r  system_i/cfg_0/inst/WORDS[4].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.507     2.891    system_i/cfg_0/inst/CE033_out
    SLICE_X9Y50          FDRE                                         r  system_i/cfg_0/inst/WORDS[4].BITS[25].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.498     5.653    system_i/cfg_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/cfg_0/inst/WORDS[4].BITS[25].FDRE_inst/C
                         clock pessimism             -0.544     5.109    
                         clock uncertainty           -0.069     5.039    
    SLICE_X9Y50          FDRE (Setup_fdre_C_CE)      -0.407     4.632    system_i/cfg_0/inst/WORDS[4].BITS[25].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.632    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cfg_0/inst/WORDS[4].BITS[26].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.208ns (21.762%)  route 4.343ns (78.238%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.347ns = ( 5.653 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.660ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.729    -2.660    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.456    -2.204 f  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.407    -0.797    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[37]
    SLICE_X14Y47         LUT3 (Prop_lut3_I0_O)        0.124    -0.673 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=3, routed)           0.506    -0.167    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.124    -0.043 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[4]_INST_0/O
                         net (fo=1, routed)           0.585     0.542    system_i/cfg_0/inst/s_axi_awaddr[2]
    SLICE_X14Y46         LUT3 (Prop_lut3_I0_O)        0.150     0.692 r  system_i/cfg_0/inst/int_awaddr_reg[4]_i_1/O
                         net (fo=33, routed)          1.338     2.030    system_i/cfg_0/inst/p_0_in[2]
    SLICE_X9Y49          LUT5 (Prop_lut5_I0_O)        0.354     2.384 r  system_i/cfg_0/inst/WORDS[4].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.507     2.891    system_i/cfg_0/inst/CE033_out
    SLICE_X9Y50          FDRE                                         r  system_i/cfg_0/inst/WORDS[4].BITS[26].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.498     5.653    system_i/cfg_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/cfg_0/inst/WORDS[4].BITS[26].FDRE_inst/C
                         clock pessimism             -0.544     5.109    
                         clock uncertainty           -0.069     5.039    
    SLICE_X9Y50          FDRE (Setup_fdre_C_CE)      -0.407     4.632    system_i/cfg_0/inst/WORDS[4].BITS[26].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.632    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cfg_0/inst/WORDS[4].BITS[27].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.208ns (21.762%)  route 4.343ns (78.238%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.347ns = ( 5.653 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.660ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.729    -2.660    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.456    -2.204 f  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.407    -0.797    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[37]
    SLICE_X14Y47         LUT3 (Prop_lut3_I0_O)        0.124    -0.673 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=3, routed)           0.506    -0.167    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.124    -0.043 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[4]_INST_0/O
                         net (fo=1, routed)           0.585     0.542    system_i/cfg_0/inst/s_axi_awaddr[2]
    SLICE_X14Y46         LUT3 (Prop_lut3_I0_O)        0.150     0.692 r  system_i/cfg_0/inst/int_awaddr_reg[4]_i_1/O
                         net (fo=33, routed)          1.338     2.030    system_i/cfg_0/inst/p_0_in[2]
    SLICE_X9Y49          LUT5 (Prop_lut5_I0_O)        0.354     2.384 r  system_i/cfg_0/inst/WORDS[4].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.507     2.891    system_i/cfg_0/inst/CE033_out
    SLICE_X9Y50          FDRE                                         r  system_i/cfg_0/inst/WORDS[4].BITS[27].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.498     5.653    system_i/cfg_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/cfg_0/inst/WORDS[4].BITS[27].FDRE_inst/C
                         clock pessimism             -0.544     5.109    
                         clock uncertainty           -0.069     5.039    
    SLICE_X9Y50          FDRE (Setup_fdre_C_CE)      -0.407     4.632    system_i/cfg_0/inst/WORDS[4].BITS[27].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.632    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cfg_0/inst/WORDS[4].BITS[28].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.208ns (21.762%)  route 4.343ns (78.238%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.347ns = ( 5.653 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.660ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.729    -2.660    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.456    -2.204 f  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.407    -0.797    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[37]
    SLICE_X14Y47         LUT3 (Prop_lut3_I0_O)        0.124    -0.673 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=3, routed)           0.506    -0.167    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.124    -0.043 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[4]_INST_0/O
                         net (fo=1, routed)           0.585     0.542    system_i/cfg_0/inst/s_axi_awaddr[2]
    SLICE_X14Y46         LUT3 (Prop_lut3_I0_O)        0.150     0.692 r  system_i/cfg_0/inst/int_awaddr_reg[4]_i_1/O
                         net (fo=33, routed)          1.338     2.030    system_i/cfg_0/inst/p_0_in[2]
    SLICE_X9Y49          LUT5 (Prop_lut5_I0_O)        0.354     2.384 r  system_i/cfg_0/inst/WORDS[4].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.507     2.891    system_i/cfg_0/inst/CE033_out
    SLICE_X9Y50          FDRE                                         r  system_i/cfg_0/inst/WORDS[4].BITS[28].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.498     5.653    system_i/cfg_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/cfg_0/inst/WORDS[4].BITS[28].FDRE_inst/C
                         clock pessimism             -0.544     5.109    
                         clock uncertainty           -0.069     5.039    
    SLICE_X9Y50          FDRE (Setup_fdre_C_CE)      -0.407     4.632    system_i/cfg_0/inst/WORDS[4].BITS[28].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.632    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cfg_0/inst/WORDS[4].BITS[29].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.208ns (21.762%)  route 4.343ns (78.238%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.347ns = ( 5.653 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.660ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.729    -2.660    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.456    -2.204 f  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.407    -0.797    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[37]
    SLICE_X14Y47         LUT3 (Prop_lut3_I0_O)        0.124    -0.673 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=3, routed)           0.506    -0.167    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.124    -0.043 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[4]_INST_0/O
                         net (fo=1, routed)           0.585     0.542    system_i/cfg_0/inst/s_axi_awaddr[2]
    SLICE_X14Y46         LUT3 (Prop_lut3_I0_O)        0.150     0.692 r  system_i/cfg_0/inst/int_awaddr_reg[4]_i_1/O
                         net (fo=33, routed)          1.338     2.030    system_i/cfg_0/inst/p_0_in[2]
    SLICE_X9Y49          LUT5 (Prop_lut5_I0_O)        0.354     2.384 r  system_i/cfg_0/inst/WORDS[4].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.507     2.891    system_i/cfg_0/inst/CE033_out
    SLICE_X9Y50          FDRE                                         r  system_i/cfg_0/inst/WORDS[4].BITS[29].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.498     5.653    system_i/cfg_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/cfg_0/inst/WORDS[4].BITS[29].FDRE_inst/C
                         clock pessimism             -0.544     5.109    
                         clock uncertainty           -0.069     5.039    
    SLICE_X9Y50          FDRE (Setup_fdre_C_CE)      -0.407     4.632    system_i/cfg_0/inst/WORDS[4].BITS[29].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.632    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cfg_0/inst/WORDS[4].BITS[30].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.208ns (21.762%)  route 4.343ns (78.238%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.347ns = ( 5.653 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.660ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.729    -2.660    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.456    -2.204 f  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.407    -0.797    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[37]
    SLICE_X14Y47         LUT3 (Prop_lut3_I0_O)        0.124    -0.673 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=3, routed)           0.506    -0.167    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.124    -0.043 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[4]_INST_0/O
                         net (fo=1, routed)           0.585     0.542    system_i/cfg_0/inst/s_axi_awaddr[2]
    SLICE_X14Y46         LUT3 (Prop_lut3_I0_O)        0.150     0.692 r  system_i/cfg_0/inst/int_awaddr_reg[4]_i_1/O
                         net (fo=33, routed)          1.338     2.030    system_i/cfg_0/inst/p_0_in[2]
    SLICE_X9Y49          LUT5 (Prop_lut5_I0_O)        0.354     2.384 r  system_i/cfg_0/inst/WORDS[4].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.507     2.891    system_i/cfg_0/inst/CE033_out
    SLICE_X9Y50          FDRE                                         r  system_i/cfg_0/inst/WORDS[4].BITS[30].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.498     5.653    system_i/cfg_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/cfg_0/inst/WORDS[4].BITS[30].FDRE_inst/C
                         clock pessimism             -0.544     5.109    
                         clock uncertainty           -0.069     5.039    
    SLICE_X9Y50          FDRE (Setup_fdre_C_CE)      -0.407     4.632    system_i/cfg_0/inst/WORDS[4].BITS[30].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.632    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cfg_0/inst/WORDS[4].BITS[31].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.208ns (21.762%)  route 4.343ns (78.238%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.347ns = ( 5.653 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.660ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.729    -2.660    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.456    -2.204 f  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.407    -0.797    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[37]
    SLICE_X14Y47         LUT3 (Prop_lut3_I0_O)        0.124    -0.673 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=3, routed)           0.506    -0.167    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.124    -0.043 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[4]_INST_0/O
                         net (fo=1, routed)           0.585     0.542    system_i/cfg_0/inst/s_axi_awaddr[2]
    SLICE_X14Y46         LUT3 (Prop_lut3_I0_O)        0.150     0.692 r  system_i/cfg_0/inst/int_awaddr_reg[4]_i_1/O
                         net (fo=33, routed)          1.338     2.030    system_i/cfg_0/inst/p_0_in[2]
    SLICE_X9Y49          LUT5 (Prop_lut5_I0_O)        0.354     2.384 r  system_i/cfg_0/inst/WORDS[4].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.507     2.891    system_i/cfg_0/inst/CE033_out
    SLICE_X9Y50          FDRE                                         r  system_i/cfg_0/inst/WORDS[4].BITS[31].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.498     5.653    system_i/cfg_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/cfg_0/inst/WORDS[4].BITS[31].FDRE_inst/C
                         clock pessimism             -0.544     5.109    
                         clock uncertainty           -0.069     5.039    
    SLICE_X9Y50          FDRE (Setup_fdre_C_CE)      -0.407     4.632    system_i/cfg_0/inst/WORDS[4].BITS[31].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.632    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 system_i/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_2 fall@4.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.456ns (37.175%)  route 0.771ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 1.696 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.663ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.726    -2.663    system_i/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X41Y72         FDRE                                         r  system_i/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -2.207 r  system_i/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[8]/Q
                         net (fo=1, routed)           0.771    -1.436    system_i/axis_red_pitaya_dac_0/inst/int_dat_b_reg[8]
    OLOGIC_X0Y64         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -1.530 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.156 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.540     1.696    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                         clock pessimism             -0.430     1.266    
                         clock uncertainty           -0.069     1.196    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_D2)      -0.834     0.362    system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  1.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_2 rise@0.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.263%)  route 0.218ns (60.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.584    -0.286    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.218     0.073    system_i/ps_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.893    -0.166    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.189     0.023    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     0.023    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_2 rise@0.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.162%)  route 0.219ns (60.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.584    -0.286    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.219     0.074    system_i/ps_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.893    -0.166    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.189     0.023    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                      0.000     0.023    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_2 rise@0.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.786%)  route 0.232ns (62.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.582    -0.288    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.147 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.232     0.085    system_i/ps_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.893    -0.166    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.189     0.023    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     0.023    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_2 rise@0.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.455%)  route 0.246ns (63.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.584    -0.286    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.246     0.100    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_1[23]
    SLICE_X4Y52          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.853    -0.206    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y52          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism              0.189    -0.017    
    SLICE_X4Y52          FDRE (Hold_fdre_C_D)         0.053     0.036    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_2 rise@0.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.749%)  route 0.270ns (59.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.565    -0.305    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X11Y50         FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.164 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.270     0.106    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/shandshake_r
    SLICE_X10Y49         LUT3 (Prop_lut3_I1_O)        0.045     0.151 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[0]_i_1/O
                         net (fo=1, routed)           0.000     0.151    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[0]_i_1_n_0
    SLICE_X10Y49         FDSE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.835    -0.224    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X10Y49         FDSE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                         clock pessimism              0.189    -0.035    
    SLICE_X10Y49         FDSE (Hold_fdse_C_D)         0.121     0.086    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_2 rise@0.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.749%)  route 0.270ns (59.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.565    -0.305    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X11Y50         FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.164 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.270     0.106    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/shandshake_r
    SLICE_X10Y49         LUT4 (Prop_lut4_I1_O)        0.045     0.151 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1/O
                         net (fo=1, routed)           0.000     0.151    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0
    SLICE_X10Y49         FDSE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.835    -0.224    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X10Y49         FDSE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                         clock pessimism              0.189    -0.035    
    SLICE_X10Y49         FDSE (Hold_fdse_C_D)         0.120     0.085    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_2 rise@0.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.267%)  route 0.237ns (62.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.582    -0.288    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.147 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.237     0.090    system_i/ps_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.893    -0.166    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.189     0.023    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                      0.000     0.023    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_2 rise@0.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.259%)  route 0.237ns (62.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.582    -0.288    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.147 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.237     0.090    system_i/ps_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.893    -0.166    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.189     0.023    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     0.023    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_2 rise@0.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.739%)  route 0.243ns (63.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.581    -0.289    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.148 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.243     0.095    system_i/ps_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.893    -0.166    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.189     0.023    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     0.023    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[19]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_2 rise@0.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.126ns (35.064%)  route 0.233ns (64.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.214ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.656    -0.214    system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.088 r  system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/P[19]
                         net (fo=1, routed)           0.233     0.146    system_i/writer_0/inst/s_axis_tdata[19]
    RAMB36_X0Y0          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.877    -0.182    system_i/writer_0/inst/aclk
    RAMB36_X0Y0          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.226    
    RAMB36_X0Y0          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[19])
                                                      0.296     0.070    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_pll_0_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         8.000       5.424      RAMB36_X0Y0     system_i/writer_0/inst/fifo_0/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         8.000       5.424      RAMB36_X0Y0     system_i/writer_0/inst/fifo_0/WRCLK
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0   system_i/pll_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         8.000       5.846      DSP48_X0Y0      system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y35    system_i/adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y39    system_i/adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y30    system_i/adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y32    system_i/adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y14    system_i/adc_0/inst/int_dat_a_reg_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y13    system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y44     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y45     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y44     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y44     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y44     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y45     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y45     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y45     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y44     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y44     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y41     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y44     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y45     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y44     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y44     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y42     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y42     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X8Y44     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y44     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y44     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_pll_0_2
  To Clock:  clk_out2_system_pll_0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_pll_0_2
Waveform(ns):       { -1.000 1.000 }
Period(ns):         4.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1   system_i/pll_0/inst/clkout2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_pll_0_2
  To Clock:  clkfbout_system_pll_0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_pll_0_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   system_i/pll_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  clk_out1_system_pll_0_2

Setup :            0  Failing Endpoints,  Worst Slack        3.447ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 adc_dat_a_i[5]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 1.070ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 5.705 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y14                                               0.000     1.000 r  adc_dat_a_i[5] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[5]
    Y14                  IBUF (Prop_ibuf_I_O)         1.070     2.070 r  adc_dat_a_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     2.070    system_i/adc_0/inst/adc_dat_a[5]
    ILOGIC_X0Y33         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.550     5.705    system_i/adc_0/inst/aclk
    ILOGIC_X0Y33         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[5]/C
                         clock pessimism              0.000     5.705    
                         clock uncertainty           -0.177     5.528    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.011     5.517    system_i/adc_0/inst/int_dat_a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 adc_dat_a_i[4]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 1.068ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 5.705 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W14                                               0.000     1.000 r  adc_dat_a_i[4] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[4]
    W14                  IBUF (Prop_ibuf_I_O)         1.068     2.068 r  adc_dat_a_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     2.068    system_i/adc_0/inst/adc_dat_a[4]
    ILOGIC_X0Y34         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.550     5.705    system_i/adc_0/inst/aclk
    ILOGIC_X0Y34         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[4]/C
                         clock pessimism              0.000     5.705    
                         clock uncertainty           -0.177     5.528    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.011     5.517    system_i/adc_0/inst/int_dat_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 adc_dat_a_i[11]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 1.054ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  adc_dat_a_i[11] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[11]
    V15                  IBUF (Prop_ibuf_I_O)         1.054     2.054 r  adc_dat_a_i_IBUF[11]_inst/O
                         net (fo=1, routed)           0.000     2.054    system_i/adc_0/inst/adc_dat_a[11]
    ILOGIC_X0Y30         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.546     5.701    system_i/adc_0/inst/aclk
    ILOGIC_X0Y30         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[11]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.177     5.524    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.011     5.513    system_i/adc_0/inst/int_dat_a_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 adc_dat_a_i[3]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 1.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W15                                               0.000     1.000 r  adc_dat_a_i[3] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[3]
    W15                  IBUF (Prop_ibuf_I_O)         1.048     2.048 r  adc_dat_a_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     2.048    system_i/adc_0/inst/adc_dat_a[3]
    ILOGIC_X0Y29         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.546     5.701    system_i/adc_0/inst/aclk
    ILOGIC_X0Y29         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[3]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.177     5.524    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.011     5.513    system_i/adc_0/inst/int_dat_a_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 adc_dat_a_i[2]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 1.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y16                                               0.000     1.000 r  adc_dat_a_i[2] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[2]
    Y16                  IBUF (Prop_ibuf_I_O)         1.052     2.052 r  adc_dat_a_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     2.052    system_i/adc_0/inst/adc_dat_a[2]
    ILOGIC_X0Y36         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.551     5.706    system_i/adc_0/inst/aclk
    ILOGIC_X0Y36         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[2]/C
                         clock pessimism              0.000     5.706    
                         clock uncertainty           -0.177     5.529    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.011     5.518    system_i/adc_0/inst/int_dat_a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -2.052    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 adc_dat_a_i[0]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 1.045ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y17                                               0.000     1.000 r  adc_dat_a_i[0] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[0]
    Y17                  IBUF (Prop_ibuf_I_O)         1.045     2.045 r  adc_dat_a_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     2.045    system_i/adc_0/inst/adc_dat_a[0]
    ILOGIC_X0Y35         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.551     5.706    system_i/adc_0/inst/aclk
    ILOGIC_X0Y35         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[0]/C
                         clock pessimism              0.000     5.706    
                         clock uncertainty           -0.177     5.529    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.011     5.518    system_i/adc_0/inst/int_dat_a_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -2.045    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 adc_dat_a_i[6]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 1.024ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W13                                               0.000     1.000 r  adc_dat_a_i[6] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[6]
    W13                  IBUF (Prop_ibuf_I_O)         1.024     2.024 r  adc_dat_a_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     2.024    system_i/adc_0/inst/adc_dat_a[6]
    ILOGIC_X0Y41         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.555     5.710    system_i/adc_0/inst/aclk
    ILOGIC_X0Y41         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[6]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.011     5.522    system_i/adc_0/inst/int_dat_a_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 adc_dat_a_i[12]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 1.013ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.296ns = ( 5.704 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T16                                               0.000     1.000 r  adc_dat_a_i[12] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[12]
    T16                  IBUF (Prop_ibuf_I_O)         1.013     2.013 r  adc_dat_a_i_IBUF[12]_inst/O
                         net (fo=1, routed)           0.000     2.013    system_i/adc_0/inst/adc_dat_a[12]
    ILOGIC_X0Y32         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.549     5.704    system_i/adc_0/inst/aclk
    ILOGIC_X0Y32         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[12]/C
                         clock pessimism              0.000     5.704    
                         clock uncertainty           -0.177     5.527    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_D)       -0.011     5.516    system_i/adc_0/inst/int_dat_a_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.516    
                         arrival time                          -2.013    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 1.018ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V12                                               0.000     1.000 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[7]
    V12                  IBUF (Prop_ibuf_I_O)         1.018     2.018 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     2.018    system_i/adc_0/inst/adc_dat_a[7]
    ILOGIC_X0Y42         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.555     5.710    system_i/adc_0/inst/aclk
    ILOGIC_X0Y42         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[7]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)       -0.011     5.522    system_i/adc_0/inst/int_dat_a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 adc_dat_a_i[8]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 1.004ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V13                                               0.000     1.000 r  adc_dat_a_i[8] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[8]
    V13                  IBUF (Prop_ibuf_I_O)         1.004     2.004 r  adc_dat_a_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     2.004    system_i/adc_0/inst/adc_dat_a[8]
    ILOGIC_X0Y43         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.555     5.710    system_i/adc_0/inst/aclk
    ILOGIC_X0Y43         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[8]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y43         FDRE (Setup_fdre_C_D)       -0.011     5.522    system_i/adc_0/inst/int_dat_a_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.004    
  -------------------------------------------------------------------
                         slack                                  3.518    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_pll_0_2
  To Clock:  clk_out1_system_pll_0_2

Setup :            0  Failing Endpoints,  Worst Slack        2.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.819ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 system_i/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/RST
                            (recovery check against rising-edge clock clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.456ns (15.849%)  route 2.421ns (84.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.302ns = ( 5.698 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.714ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.675    -2.714    system_i/cfg_0/inst/aclk
    SLICE_X15Y42         FDRE                                         r  system_i/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456    -2.258 r  system_i/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/Q
                         net (fo=6, routed)           2.421     0.163    system_i/writer_0/inst/aresetn
    RAMB36_X0Y0          FIFO36E1                                     f  system_i/writer_0/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.543     5.698    system_i/writer_0/inst/aclk
    RAMB36_X0Y0          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
                         clock pessimism             -0.430     5.268    
                         clock uncertainty           -0.069     5.199    
    RAMB36_X0Y0          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368     2.831    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          2.831    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  2.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.819ns  (arrival time - required time)
  Source:                 system_i/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/RST
                            (removal check against rising-edge clock clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_2 rise@0.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.141ns (10.746%)  route 1.171ns (89.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.562    -0.308    system_i/cfg_0/inst/aclk
    SLICE_X15Y42         FDRE                                         r  system_i/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.167 r  system_i/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/Q
                         net (fo=6, routed)           1.171     1.004    system_i/writer_0/inst/aresetn
    RAMB36_X0Y0          FIFO36E1                                     f  system_i/writer_0/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.877    -0.182    system_i/writer_0/inst/aclk
    RAMB36_X0Y0          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.226    
    RAMB36_X0Y0          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589    -0.815    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.815    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  1.819    





