INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/projects/ip_repo/fisr_fixed_ip_1.0/hdl/fisr_fixed_ip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_fixed_ip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/projects/ip_repo/fisr_fixed_ip_1.0/hdl/fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/projects/ip_repo/fisr_fixed_ip_1.0/hdl/float_to_fixed2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed2
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/projects/ip_repo/fisr_fixed_ip_1.0/hdl/fisr_fixed_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr_fixed_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/projects/ip_repo/edit_fisr_fixed_ip_v1_0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
