
---------- Begin Simulation Statistics ----------
final_tick                                23965452500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    401                       # Simulator instruction rate (inst/s)
host_mem_usage                                9531624                       # Number of bytes of host memory used
host_op_rate                                      411                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34731.79                       # Real time elapsed on the host
host_tick_rate                                 471913                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13917574                       # Number of instructions simulated
sim_ops                                      14266674                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016390                       # Number of seconds simulated
sim_ticks                                 16390397500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.018032                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  412445                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               425122                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                692                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6858                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            428042                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5563                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6525                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              962                       # Number of indirect misses.
system.cpu.branchPred.lookups                  477355                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17730                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          848                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2811142                       # Number of instructions committed
system.cpu.committedOps                       2862599                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.287145                       # CPI: cycles per instruction
system.cpu.discardedOps                         15494                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1498159                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            148491                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           782652                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3059744                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.304215                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      624                       # number of quiesce instructions executed
system.cpu.numCycles                          9240630                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       624                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1905190     66.55%     66.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2979      0.10%     66.66% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::MemRead                 150313      5.25%     71.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite                804117     28.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2862599                       # Class of committed instruction
system.cpu.quiesceCycles                     16984006                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6180886                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          806                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6075                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        721960                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              263060                       # Transaction distribution
system.membus.trans_dist::ReadResp             269029                       # Transaction distribution
system.membus.trans_dist::WriteReq              98385                       # Transaction distribution
system.membus.trans_dist::WriteResp             98385                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          639                       # Transaction distribution
system.membus.trans_dist::WriteClean                4                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5421                       # Transaction distribution
system.membus.trans_dist::ReadExReq               259                       # Transaction distribution
system.membus.trans_dist::ReadExResp              260                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5246                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           723                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       354834                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        354834                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        15570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        15570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       712567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       725841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       709668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       709668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1451079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       335744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       335744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14129                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       123329                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22709116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22709116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23168189                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1077483                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000758                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027526                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1076666     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                     817      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1077483                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1709557558                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13534500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15283484                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2601500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12871255                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1533135885                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           26833000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3998439                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       999610                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4998048                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       999610                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3998439                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4998048                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4998048                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4998048                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9996097                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       196608                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       196608                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       541937                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       541937                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4774                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10654                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1392642                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1400834                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1477090                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7502                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14129                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22282244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22413316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23476909                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2560719000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2100859222                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1132529000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3998439                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2998829                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3998439                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10995706                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3998439                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2998829                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6997268                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3998439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6997268                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6997268                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17992974                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2998829                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6997268                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9996097                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2998829                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1031092                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4029921                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2998829                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9996097                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1031092                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14026017                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       262418                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       262418                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        92416                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        92416                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       692226                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       709668                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22151172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22709116                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       417985                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       417985    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       417985                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    892273750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1404495000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    731021197                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15993755                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      7996877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    755011829                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19992194                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     20014890                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     40007083                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    751013391                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     36008645                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      7996877                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    795018913                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5570560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37093380                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16711684                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     34668548                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       174080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8026113                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       522241                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5011457                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3998439                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1915252391                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    339867291                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3998439                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2263116560                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1095572209                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1019602118                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2115174327                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3998439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3010824600                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1359469409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3998439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4378290886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       335744                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       337088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       335744                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       335744                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5246                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5267                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     20484189                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        81999                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       20566188                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     20484189                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     20484189                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     20484189                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        81999                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      20566188                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16580612                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16856060                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        41152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5955776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       259073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              263380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          643                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        87040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              93059                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     12018012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1011605240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1031092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3756346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1028410690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2510738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15993755                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    339867291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3998439                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       999610                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            363369833                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2510738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     28011767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1351472531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3998439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       999610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1031092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3756346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1391780523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    345874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003253463000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          141                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          141                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              474930                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99110                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      263379                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93059                       # Number of write requests accepted
system.mem_ctrls.readBursts                    263379                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    93059                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    242                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5815                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8489116875                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1315685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15396463125                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32261.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58511.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       138                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   245291                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86329                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                263377                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                93059                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  231469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    276                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.351721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.066748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.162718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          784      3.19%      3.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          729      2.97%      6.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          465      1.89%      8.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          342      1.39%      9.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          394      1.60%     11.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          328      1.33%     12.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          392      1.59%     13.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          415      1.69%     15.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20733     84.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24582                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1866.304965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1948.984486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            56     39.72%     39.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.71%     40.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17     12.06%     52.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.71%     53.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           10      7.09%     60.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      2.13%     62.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           30     21.28%     83.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      2.13%     85.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            5      3.55%     89.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            9      6.38%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      4.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           141                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     660.056738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    296.395095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    473.434137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             34     24.11%     24.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      2.84%     26.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      3.55%     30.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      2.84%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      1.42%     34.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.71%     35.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.71%     36.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.42%     37.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.71%     38.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      1.42%     39.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           85     60.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           141                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16840768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5956352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16855996                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5955776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1027.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       363.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1028.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    363.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16390254375                       # Total gap between requests
system.mem_ctrls.avgGap                      45983.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16565316                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        42688                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5570560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 12018012.375843843445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1010672010.852695822716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1031091.527829022962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3740726.849364086520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2604451.783429901581                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15993754.879953337833                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 339867291.199008405209                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3998438.719988334458                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 941038.800309754442                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       259073                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          961                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          643                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        87040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    174274150                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15149457485                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31868745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40862745                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  39912514260                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  34231699750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 233770576500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4773718375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     62980000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56582.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58475.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    120259.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42521.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  62072339.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   8357348.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2685783.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4661834.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    246015.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10772326230                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    886620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4732415645                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1248                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           624                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17011637.419872                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    100280095.081389                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          624    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       119375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545307625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             624                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13350190750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10615261750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1398757                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1398757                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1398757                       # number of overall hits
system.cpu.icache.overall_hits::total         1398757                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5246                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5246                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5246                       # number of overall misses
system.cpu.icache.overall_misses::total          5246                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    228720625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    228720625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    228720625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    228720625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1404003                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1404003                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1404003                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1404003                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003736                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003736                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003736                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003736                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43599.051658                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43599.051658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43599.051658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43599.051658                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5246                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5246                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5246                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5246                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    220609000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    220609000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    220609000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    220609000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003736                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003736                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003736                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003736                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42052.802135                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42052.802135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42052.802135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42052.802135                       # average overall mshr miss latency
system.cpu.icache.replacements                   5078                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1398757                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1398757                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5246                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5246                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    228720625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    228720625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1404003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1404003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003736                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003736                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43599.051658                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43599.051658                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5246                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5246                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    220609000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    220609000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003736                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003736                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42052.802135                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42052.802135                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           426.549647                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2335701                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5078                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            459.964750                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   426.549647                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.833105                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.833105                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2813252                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2813252                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       237110                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           237110                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       237110                       # number of overall hits
system.cpu.dcache.overall_hits::total          237110                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1236                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1236                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1236                       # number of overall misses
system.cpu.dcache.overall_misses::total          1236                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     93313500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     93313500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     93313500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     93313500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       238346                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       238346                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       238346                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       238346                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005186                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005186                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005186                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005186                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75496.359223                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75496.359223                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75496.359223                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75496.359223                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          639                       # number of writebacks
system.cpu.dcache.writebacks::total               639                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          254                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          254                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          982                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          982                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          982                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          982                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6611                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6611                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73356000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73356000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73356000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73356000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14011125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14011125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004120                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004120                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004120                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004120                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74700.610998                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74700.610998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74700.610998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74700.610998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2119.365452                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2119.365452                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    982                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       150052                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          150052                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          739                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           739                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     57024000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57024000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       150791                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       150791                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004901                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004901                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77163.734777                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77163.734777                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          723                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          723                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          642                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          642                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     54861875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54861875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14011125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14011125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004795                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004795                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75880.878285                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75880.878285                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21824.182243                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21824.182243                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        87058                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          87058                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36289500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36289500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        87555                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        87555                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005676                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005676                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73017.102616                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73017.102616                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          238                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          238                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          259                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          259                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5969                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5969                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18494125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18494125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002958                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002958                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71405.888031                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71405.888031                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       354834                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       354834                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3696703750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3696703750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10418.121572                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10418.121572                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        78553                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        78553                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       276281                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       276281                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3579463433                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3579463433                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12955.879822                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12955.879822                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.849672                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               17466                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               986                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.713996                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.849672                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          139                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3793039                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3793039                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23965452500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                23965601250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    401                       # Simulator instruction rate (inst/s)
host_mem_usage                                9531624                       # Number of bytes of host memory used
host_op_rate                                      411                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34731.89                       # Real time elapsed on the host
host_tick_rate                                 471916                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13917583                       # Number of instructions simulated
sim_ops                                      14266689                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016391                       # Number of seconds simulated
sim_ticks                                 16390546250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.017134                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  412447                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               425128                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                693                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6860                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            428043                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5563                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6526                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              963                       # Number of indirect misses.
system.cpu.branchPred.lookups                  477363                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17732                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          848                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2811151                       # Number of instructions committed
system.cpu.committedOps                       2862614                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.287219                       # CPI: cycles per instruction
system.cpu.discardedOps                         15501                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1498178                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            148492                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           782653                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3059934                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.304209                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      624                       # number of quiesce instructions executed
system.cpu.numCycles                          9240868                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       624                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1905198     66.55%     66.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2979      0.10%     66.66% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.66% # Class of committed instruction
system.cpu.op_class_0::MemRead                 150319      5.25%     71.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite                804117     28.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2862614                       # Class of committed instruction
system.cpu.quiesceCycles                     16984006                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6180934                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          806                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6077                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        721964                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              263060                       # Transaction distribution
system.membus.trans_dist::ReadResp             269031                       # Transaction distribution
system.membus.trans_dist::WriteReq              98385                       # Transaction distribution
system.membus.trans_dist::WriteResp             98385                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          640                       # Transaction distribution
system.membus.trans_dist::WriteClean                4                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5422                       # Transaction distribution
system.membus.trans_dist::ReadExReq               259                       # Transaction distribution
system.membus.trans_dist::ReadExResp              260                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5246                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           725                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       354834                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        354834                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        15570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        15570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       712573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       725847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       709668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       709668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1451085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       335744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       335744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14129                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       123521                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22709116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22709116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23168381                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1077485                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000758                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027526                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1076668     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                     817      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1077485                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1709567808                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13534500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15283484                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2601500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12882755                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1533135885                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           26833000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3998402                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       999601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4998003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       999601                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3998402                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4998003                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4998003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4998003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9996006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       196608                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       196608                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       541937                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       541937                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4774                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10654                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1392642                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1400834                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1477090                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7502                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14129                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22282244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22413316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23476909                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2560719000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2100859222                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1132529000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3998402                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2998802                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3998402                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10995607                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3998402                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2998802                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6997204                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3998402                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6997204                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6997204                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17992811                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2998802                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6997204                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9996006                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2998802                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1031082                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4029884                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2998802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9996006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1031082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14025890                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       262418                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       262418                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        92416                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        92416                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       692226                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       709668                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22151172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22709116                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       417985                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       417985    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       417985                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    892273750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1404495000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    731014563                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15993610                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      7996805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    755004977                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19992012                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     20014708                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     40006720                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    751006575                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     36008318                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      7996805                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    795011698                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5570560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37093380                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16711684                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     34668548                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       174080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8026113                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       522241                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5011457                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3998402                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1915235009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    339864207                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3998402                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2263096021                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1095562267                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1019592864                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2115155131                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3998402                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3010797276                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1359457071                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3998402                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4378251152                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       335744                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       337088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       335744                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       335744                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5246                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5267                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     20484003                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        81998                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       20566002                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     20484003                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     20484003                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     20484003                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        81998                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      20566002                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16580612                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16856188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        41216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5955840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       259073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              263382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          644                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        87040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              93060                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     12017903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1011596060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1031082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3764121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1028409166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2514620                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15993610                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    339864207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3998402                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       999601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            363370440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2514620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     28011513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1351460266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3998402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       999601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1031082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3764121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1391779606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    345874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003253463000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          141                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          141                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              474935                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99110                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      263381                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93060                       # Number of write requests accepted
system.mem_ctrls.readBursts                    263381                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    93060                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    242                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5815                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8489116875                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1315695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15396515625                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32260.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58510.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       138                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   245293                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86329                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                263379                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                93060                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  231469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    276                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.351721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.066748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.162718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          784      3.19%      3.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          729      2.97%      6.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          465      1.89%      8.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          342      1.39%      9.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          394      1.60%     11.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          328      1.33%     12.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          392      1.59%     13.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          415      1.69%     15.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20733     84.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24582                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1866.304965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1948.984486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            56     39.72%     39.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.71%     40.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17     12.06%     52.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.71%     53.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           10      7.09%     60.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      2.13%     62.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           30     21.28%     83.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      2.13%     85.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            5      3.55%     89.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            9      6.38%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      4.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           141                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     660.056738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    296.395095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    473.434137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             34     24.11%     24.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      2.84%     26.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      3.55%     30.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      2.84%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      1.42%     34.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.71%     35.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.71%     36.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.42%     37.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.71%     38.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      1.42%     39.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           85     60.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           141                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16840896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5956352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16856124                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5955840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1027.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       363.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1028.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    363.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16390519375                       # Total gap between requests
system.mem_ctrls.avgGap                      45983.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16565316                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        42688                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5570560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 12017903.308134103194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1010662838.647003650665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1031082.170308997505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3748502.280697326176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2604428.147109496407                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15993609.730975257233                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 339864206.783224225044                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3998402.432743814308                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 941030.260050057899                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       259073                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          963                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          644                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        87040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    174274150                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15149457485                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31868745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40915245                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  39912514260                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  34231699750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 233770576500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4773718375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     62980000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56582.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58475.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    120259.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42487.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  61975953.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   8357348.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2685783.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4661834.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    246015.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10772326230                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    886620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4732564395                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1248                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           624                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17011637.419872                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    100280095.081389                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          624    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       119375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545307625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             624                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13350339500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10615261750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1398770                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1398770                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1398770                       # number of overall hits
system.cpu.icache.overall_hits::total         1398770                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5246                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5246                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5246                       # number of overall misses
system.cpu.icache.overall_misses::total          5246                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    228720625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    228720625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    228720625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    228720625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1404016                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1404016                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1404016                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1404016                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003736                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003736                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003736                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003736                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43599.051658                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43599.051658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43599.051658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43599.051658                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5246                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5246                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5246                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5246                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    220609000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    220609000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    220609000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    220609000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003736                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003736                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003736                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003736                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42052.802135                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42052.802135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42052.802135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42052.802135                       # average overall mshr miss latency
system.cpu.icache.replacements                   5078                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1398770                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1398770                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5246                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5246                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    228720625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    228720625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1404016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1404016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003736                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003736                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43599.051658                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43599.051658                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5246                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5246                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    220609000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    220609000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003736                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003736                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42052.802135                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42052.802135                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           426.549696                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4804943                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5510                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            872.040472                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   426.549696                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.833105                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.833105                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2813278                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2813278                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       237114                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           237114                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       237114                       # number of overall hits
system.cpu.dcache.overall_hits::total          237114                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1238                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1238                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1238                       # number of overall misses
system.cpu.dcache.overall_misses::total          1238                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     93433500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     93433500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     93433500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     93433500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       238352                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       238352                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       238352                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       238352                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005194                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005194                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005194                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005194                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75471.324717                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75471.324717                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75471.324717                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75471.324717                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          640                       # number of writebacks
system.cpu.dcache.writebacks::total               640                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          254                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          254                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          984                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          984                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          984                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          984                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6611                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6611                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73473375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73473375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73473375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73473375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14011125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14011125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004128                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004128                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004128                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004128                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74668.064024                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74668.064024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74668.064024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74668.064024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2119.365452                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2119.365452                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    984                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       150056                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          150056                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          741                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           741                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     57144000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57144000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       150797                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       150797                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004914                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004914                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77117.408907                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77117.408907                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          725                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          725                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          642                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          642                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     54979250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54979250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14011125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14011125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004808                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004808                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75833.448276                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75833.448276                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21824.182243                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21824.182243                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        87058                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          87058                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36289500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36289500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        87555                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        87555                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005676                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005676                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73017.102616                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73017.102616                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          238                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          238                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          259                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          259                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5969                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5969                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18494125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18494125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002958                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002958                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71405.888031                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71405.888031                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       354834                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       354834                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3696703750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3696703750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10418.121572                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10418.121572                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        78553                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        78553                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       276281                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       276281                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3579463433                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3579463433                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12955.879822                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12955.879822                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.849655                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              240214                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1497                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            160.463594                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.849655                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          350                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          138                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3793065                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3793065                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23965601250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
