
---------- Begin Simulation Statistics ----------
# Stats desc: Network start
final_tick                                23431741000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              182973702                       # Simulator instruction rate (inst/s)
host_mem_usage                                9878132                       # Number of bytes of host memory used
host_op_rate                                330253385                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.06                       # Real time elapsed on the host
host_tick_rate                              207003387                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10992054                       # Number of instructions simulated
sim_ops                                      19861752                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000012                       # Number of seconds simulated
sim_ticks                                    12452000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.ruby.Directory_Controller.Fetch            305      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch          305      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data          305      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data          305      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          957                      
system.ruby.IFETCH.hit_latency_hist_seqr |         957    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total          957                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         1158                      
system.ruby.IFETCH.latency_hist_seqr     |        1158    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         1158                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          201                      
system.ruby.IFETCH.miss_latency_hist_seqr |         201    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          201                      
system.ruby.L1Cache_Controller.Ack_all   |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            1                      
system.ruby.L1Cache_Controller.Data_Exclusive |          94    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total           94                      
system.ruby.L1Cache_Controller.Data_all_Acks |         234    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total          234                      
system.ruby.L1Cache_Controller.E.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.E.Load    |         332    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total          332                      
system.ruby.L1Cache_Controller.E.Store   |          17    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           17                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |          27    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total           27                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |          94    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total           94                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |         207    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total          207                      
system.ruby.L1Cache_Controller.Ifetch    |        1160    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total         1160                      
system.ruby.L1Cache_Controller.L1_Replacement |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total           32                      
system.ruby.L1Cache_Controller.Load      |         704    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total          704                      
system.ruby.L1Cache_Controller.M.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.M.Load    |         269    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total          269                      
system.ruby.L1Cache_Controller.M.Store   |         314    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total          314                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total            2                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total            2                      
system.ruby.L1Cache_Controller.NP.Ifetch |         201    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total          201                      
system.ruby.L1Cache_Controller.NP.Load   |         100    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          100                      
system.ruby.L1Cache_Controller.NP.Store  |          27    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total           27                      
system.ruby.L1Cache_Controller.S.Ifetch  |         957    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total          957                      
system.ruby.L1Cache_Controller.S.L1_Replacement |          30    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total           30                      
system.ruby.L1Cache_Controller.S.Load    |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total            3                      
system.ruby.L1Cache_Controller.S.Store   |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            1                      
system.ruby.L1Cache_Controller.SM.Ack_all |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            1                      
system.ruby.L1Cache_Controller.Store     |         359    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total          359                      
system.ruby.L1Cache_Controller.WB_Ack    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total            2                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          122      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data           27      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          184      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data           94      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            100      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX             27      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR          201      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX              2      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            1      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          121      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data           305      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS           94      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX           27      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          184      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS            6      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR           15      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            1      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock            1      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          604                      
system.ruby.LD.hit_latency_hist_seqr     |         604    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          604                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          704                      
system.ruby.LD.latency_hist_seqr         |         704    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           704                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples          100                      
system.ruby.LD.miss_latency_hist_seqr    |         100    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          100                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           29                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           29                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           35                      
system.ruby.RMW_Read.latency_hist_seqr   |          35    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           35                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            6                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            6                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          302                      
system.ruby.ST.hit_latency_hist_seqr     |         302    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          302                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          324                      
system.ruby.ST.latency_hist_seqr         |         324    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           324                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           22                      
system.ruby.ST.miss_latency_hist_seqr    |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           22                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                   1089                       # delay histogram for all message
system.ruby.delayHist::mean                  0.025712                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.308102                       # delay histogram for all message
system.ruby.delayHist                    |        1081     99.27%     99.27% |           0      0.00%     99.27% |           2      0.18%     99.45% |           0      0.00%     99.45% |           6      0.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     1089                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           453                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.061810                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.475667                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         445     98.23%     98.23% |           0      0.00%     98.23% |           2      0.44%     98.68% |           0      0.00%     98.68% |           6      1.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             453                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           636                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         636    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             636                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.012247                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4002.971410                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.012247                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   496.807742                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.012930                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   496.827819                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         1892                      
system.ruby.hit_latency_hist_seqr        |        1892    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         1892                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         1063                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits          935                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          128                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         1158                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits          957                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          201                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            18                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.090548                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   515.680211                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.026582                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   999.799229                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.013291                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3523.128813                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.004899                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   490.985385                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.024494                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.477996                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   144.896431                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.013291                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4018.491004                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          329                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           24                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          305                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          329                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            24                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          305                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.014215                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   543.968837                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.012247                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3476.810956                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.004899                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3436.054454                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           2221                      
system.ruby.latency_hist_seqr            |        2221    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             2221                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          329                      
system.ruby.miss_latency_hist_seqr       |         329    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          329                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.013291                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  1999.437841                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.004899                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time  1472.835691                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.012247                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2004.818503                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.013291                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1537.182779                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.012247                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time  1490.302763                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.013291                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2530.236104                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.013291                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3019.173625                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.012247                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time  2483.637168                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.004899                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time  2454.525381                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.012247                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3003.975265                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            15216                      
system.ruby.network.msg_byte.Response_Control         3000                      
system.ruby.network.msg_byte.Response_Data        75960                      
system.ruby.network.msg_byte.Writeback_Control           24                      
system.ruby.network.msg_byte.Writeback_Data          120                      
system.ruby.network.msg_count.Control            1902                      
system.ruby.network.msg_count.Response_Control          375                      
system.ruby.network.msg_count.Response_Data         1899                      
system.ruby.network.msg_count.Writeback_Control            3                      
system.ruby.network.msg_count.Writeback_Data            3                      
system.ruby.network.routers0.msg_bytes.Control::0         2632                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          976                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        13120                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.msg_count.Control::0          329                      
system.ruby.network.routers0.msg_count.Response_Control::1            3                      
system.ruby.network.routers0.msg_count.Response_Control::2          122                      
system.ruby.network.routers0.msg_count.Response_Data::1          328                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers0.percent_links_utilized     2.108095                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.013291                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3026.702536                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.013291                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1499.638612                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.004899                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time   981.930615                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     3.298667                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        13120                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            3                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          328                      
system.ruby.network.routers0.throttle1.link_utilization     0.917523                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         2632                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          976                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          329                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          122                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0         5072                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          976                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        25320                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.msg_count.Control::0          634                      
system.ruby.network.routers1.msg_count.Response_Control::1            3                      
system.ruby.network.routers1.msg_count.Response_Control::2          122                      
system.ruby.network.routers1.msg_count.Response_Data::1          633                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.percent_links_utilized     3.945149                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.013291                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3518.852392                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.012247                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  2980.244139                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.004899                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time  2945.309995                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.012729                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1505.179890                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.013291                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1040.595885                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     3.979280                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         2632                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          976                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        12200                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          329                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          122                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          305                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.throttle1.link_utilization     3.911018                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         2440                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        13120                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          305                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            3                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          328                      
system.ruby.network.routers2.msg_bytes.Control::0         2440                      
system.ruby.network.routers2.msg_bytes.Response_Data::1        12200                      
system.ruby.network.routers2.msg_count.Control::0          305                      
system.ruby.network.routers2.msg_count.Response_Data::1          305                      
system.ruby.network.routers2.percent_links_utilized     1.837054                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.012247                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3503.493414                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.012247                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time   993.575330                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     0.612351                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         2440                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          305                      
system.ruby.network.routers2.throttle1.link_utilization     3.061757                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        12200                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1          305                      
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0         5072                      
system.ruby.network.routers6.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers6.msg_bytes.Response_Control::2          976                      
system.ruby.network.routers6.msg_bytes.Response_Data::1        25320                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers6.msg_count.Control::0          634                      
system.ruby.network.routers6.msg_count.Response_Control::1            3                      
system.ruby.network.routers6.msg_count.Response_Control::2          122                      
system.ruby.network.routers6.msg_count.Response_Data::1          633                      
system.ruby.network.routers6.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers6.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers6.percent_links_utilized     1.315050                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.013291                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2033.729519                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.013853                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2519.454705                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.012247                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time  1986.990043                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.004899                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time  1963.700613                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.012247                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  2504.416961                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization     3.298667                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1        13120                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1            3                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1          328                      
system.ruby.network.routers6.throttle1.link_utilization     3.979280                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0         2632                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2          976                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1        12200                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers6.throttle1.msg_count.Control::0          329                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2          122                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1          305                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers6.throttle2.link_utilization     0.612351                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0         2440                      
system.ruby.network.routers6.throttle2.msg_count.Control::0          305                      
system.ruby.network.routers6.throttle3.link_utilization            0                      
system.ruby.network.routers6.throttle4.link_utilization            0                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples         2217                      
system.ruby.outstanding_req_hist_seqr::mean     3.295895                      
system.ruby.outstanding_req_hist_seqr::gmean     2.693901                      
system.ruby.outstanding_req_hist_seqr::stdev     2.295409                      
system.ruby.outstanding_req_hist_seqr    |         397     17.91%     17.91% |        1058     47.72%     65.63% |         483     21.79%     87.42% |         169      7.62%     95.04% |          48      2.17%     97.20% |          35      1.58%     98.78% |           2      0.09%     98.87% |          24      1.08%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         2217                      
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         1438                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          210                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         1306                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          403                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         1438                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1035                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            1636                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             110                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          184                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              2399                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             1352                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          210                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                485                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           219                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         4871                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         1918                       # Number of instructions committed
system.switch_cpus.commit.committedOps           3739                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         6491                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.576028                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.724170                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         5552     85.53%     85.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          206      3.17%     88.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          152      2.34%     91.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          170      2.62%     93.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           77      1.19%     94.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           59      0.91%     95.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           28      0.43%     96.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           28      0.43%     96.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          219      3.37%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         6491                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 48                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           51                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              3733                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   557                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            3      0.08%      0.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         2834     75.80%     75.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            3      0.08%     75.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           21      0.56%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          533     14.26%     90.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          297      7.94%     98.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           24      0.64%     99.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           24      0.64%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         3739                       # Class of committed instruction
system.switch_cpus.commit.refs                    878                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                1918                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  3739                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.492179                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.492179                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          1966                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          10630                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             3579                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              1304                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            218                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           258                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 989                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    32                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 553                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                1636                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              1183                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  3380                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           116                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts                   5895                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles             436                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.131385                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         3706                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          513                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.473418                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         7330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.664802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.968508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             5262     71.79%     71.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              170      2.32%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              148      2.02%     76.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              174      2.37%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              105      1.43%     79.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              161      2.20%     82.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              188      2.56%     84.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              114      1.56%     86.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             1008     13.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         7330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                43                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               65                       # number of floating regfile writes
system.switch_cpus.idleCycles                    5122                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          267                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              775                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.534854                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 1555                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                550                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            1076                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          1346                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           13                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           12                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          868                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         8615                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          1005                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          419                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          6660                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             14                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            218                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            21                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           73                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          786                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          545                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          258                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            9                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              6393                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  6452                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.663695                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              4243                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.518150                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   6523                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             9126                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            5083                       # number of integer regfile writes
system.switch_cpus.ipc                       0.154031                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.154031                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           98      1.38%      1.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          5274     74.46%     75.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            4      0.06%     75.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            21      0.30%     76.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     76.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           14      0.20%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead          988     13.95%     90.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          562      7.93%     98.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           84      1.19%     99.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           38      0.54%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           7083                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             149                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          292                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          101                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          272                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 125                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017648                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              90     72.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     72.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             13     10.40%     82.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             9      7.20%     89.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            8      6.40%     96.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            5      4.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           6961                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        21388                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         6351                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        13207                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               8586                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              7083                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           29                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         4856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           63                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         6479                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         7330                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.966303                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.975380                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         5450     74.35%     74.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          355      4.84%     79.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          312      4.26%     83.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          263      3.59%     87.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          258      3.52%     90.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          248      3.38%     93.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          182      2.48%     96.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          145      1.98%     98.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          117      1.60%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         7330                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.568824                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                1183                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    29                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           46                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           31                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         1346                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          868                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            3388                       # number of misc regfile reads
system.switch_cpus.numCycles                    12452                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            1726                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          3941                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents            141                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             3695                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents             17                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents            29                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         24192                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts           9944                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands         9927                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              1421                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents             19                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles            218                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           219                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             5955                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           82                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        14859                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           46                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            3                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               520                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            3                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                14882                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               18090                       # The number of ROB writes
system.switch_cpus.timesIdled                     112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::OFF  23431741000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.cpu.inst    116434464                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     16285394                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst        37792                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data         6478                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      132764128                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    116434464                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst        37792                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    116472256                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.cpu.data      8833820                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data         2318                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      8836138                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.cpu.inst     14554308                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      2710912                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst         1181                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data          896                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        17267297                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1219536                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data          324                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1219860                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.cpu.inst  9350663668487                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  1307853678124                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst   3035014456                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data    520237713                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      10662072598779                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 9350663668487                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst   3035014456                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 9353698682942                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 709429810472                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data    186154835                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     709615965307                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 9350663668487                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 2017283488596                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst   3035014456                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data    706392547                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     11371688564086                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0         9760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               9760                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0          305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 305                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    783809830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             783809830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    783809830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            783809830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples       305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000418750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 597                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         305                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       305                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      6199995                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                13062495                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20327.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42827.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      178                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   305                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    156.033058                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.686007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.870456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           59     48.76%     48.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           27     22.31%     71.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           17     14.05%     85.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            4      3.31%     88.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            3      2.48%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            3      2.48%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            1      0.83%     94.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            1      0.83%     95.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-703            1      0.83%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-767            3      2.48%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-831            2      1.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          121                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  19520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    9760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1567.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    783.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      12348000                       # Total gap between requests
system.mem_ctrls.avgGap                      40485.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0         9760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 783809829.746225476265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0          305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     13062495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     42827.85                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    58.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         160918.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         75398.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              574266                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     233517.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1168738.100000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     12110.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2224949.100000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        178.682067                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       203000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     11709000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         224678.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         103488.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              975744                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     233517.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1169401.950000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     27666.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2734496.350000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        219.602983                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       233000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     11679000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     23419289000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       12452000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23431741000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                23452031000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               85792625                       # Simulator instruction rate (inst/s)
host_mem_usage                                9882228                       # Number of bytes of host memory used
host_op_rate                                154962239                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.13                       # Real time elapsed on the host
host_tick_rate                              158138464                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11001408                       # Number of instructions simulated
sim_ops                                      19880538                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000020                       # Number of seconds simulated
sim_ticks                                    20290000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     4                       # Number of system calls
system.ruby.Directory_Controller.Fetch            651      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch          651      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data          651      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data          651      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         3838                      
system.ruby.IFETCH.hit_latency_hist_seqr |        3838    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         3838                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         4243                      
system.ruby.IFETCH.latency_hist_seqr     |        4243    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         4243                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          405                      
system.ruby.IFETCH.miss_latency_hist_seqr |         405    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          405                      
system.ruby.L1Cache_Controller.Ack_all   |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            1                      
system.ruby.L1Cache_Controller.Data_Exclusive |         216    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          216                      
system.ruby.L1Cache_Controller.Data_all_Acks |         660    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total          660                      
system.ruby.L1Cache_Controller.E.L1_Replacement |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total            3                      
system.ruby.L1Cache_Controller.E.Load    |        1846    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         1846                      
system.ruby.L1Cache_Controller.E.Store   |          22    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           22                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |          47    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total           47                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         216    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          216                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |         613    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total          613                      
system.ruby.L1Cache_Controller.Ifetch    |        5404    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total         5404                      
system.ruby.L1Cache_Controller.L1_Replacement |         267    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          267                      
system.ruby.L1Cache_Controller.Load      |        3830    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total         3830                      
system.ruby.L1Cache_Controller.M.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.M.Load    |        1758    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total         1758                      
system.ruby.L1Cache_Controller.M.Store   |        1961    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         1961                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total            2                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total            4                      
system.ruby.L1Cache_Controller.NP.Ifetch |         607    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total          607                      
system.ruby.L1Cache_Controller.NP.Load   |         223    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          223                      
system.ruby.L1Cache_Controller.NP.Store  |          47    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total           47                      
system.ruby.L1Cache_Controller.S.Ifetch  |        4795    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total         4795                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         263    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          263                      
system.ruby.L1Cache_Controller.S.Load    |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total            3                      
system.ruby.L1Cache_Controller.S.Store   |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            1                      
system.ruby.L1Cache_Controller.SM.Ack_all |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            1                      
system.ruby.L1Cache_Controller.Store     |        2031    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total         2031                      
system.ruby.L1Cache_Controller.WB_Ack    |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total            4                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          264      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data           47      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          387      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          216      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            223      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX             47      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR          607      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX              4      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            1      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          263      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data           650      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          216      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX           47      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          388      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS            7      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          217      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            1      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock            1      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         3003                      
system.ruby.LD.hit_latency_hist_seqr     |        3003    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         3003                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         3126                      
system.ruby.LD.latency_hist_seqr         |        3126    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          3126                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples          123                      
system.ruby.LD.miss_latency_hist_seqr    |         123    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          123                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples            5                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total            5                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples            8                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total            8                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            3                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            3                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples            8                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total            8                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples            8                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total            8                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples          101                      
system.ruby.RMW_Read.hit_latency_hist_seqr |         101    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total          101                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples          107                      
system.ruby.RMW_Read.latency_hist_seqr   |         107    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          107                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            6                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            6                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         1538                      
system.ruby.ST.hit_latency_hist_seqr     |        1538    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         1538                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         1549                      
system.ruby.ST.latency_hist_seqr         |        1549    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          1549                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           11                      
system.ruby.ST.miss_latency_hist_seqr    |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           11                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                   1588                       # delay histogram for all message
system.ruby.delayHist::mean                  0.021411                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.278704                       # delay histogram for all message
system.ruby.delayHist                    |        1578     99.37%     99.37% |           0      0.00%     99.37% |           3      0.19%     99.56% |           0      0.00%     99.56% |           7      0.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     1588                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           693                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.037518                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.378284                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         686     98.99%     98.99% |           0      0.00%     98.99% |           1      0.14%     99.13% |           0      0.00%     99.13% |           6      0.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             693                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           895                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.008939                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.163602                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         892     99.66%     99.66% |           0      0.00%     99.66% |           2      0.22%     99.89% |           0      0.00%     99.89% |           1      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             895                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.008526                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4006.554953                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.008526                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.008908                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         8493                      
system.ruby.hit_latency_hist_seqr        |        8493    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         8493                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         4798                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         4655                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          143                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         4244                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         3838                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          406                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles           112                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.223312                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.431247                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.027156                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.013553                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3661.705266                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003499                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.017053                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.013578                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4002.920158                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          549                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          203                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          346                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          549                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           203                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          346                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.018556                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   659.056177                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.008502                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.003499                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           9041                      
system.ruby.latency_hist_seqr            |        9041    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             9041                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          548                      
system.ruby.miss_latency_hist_seqr       |         548    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          548                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.013578                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.003499                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.008526                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2006.554953                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.013553                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1661.705266                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.008526                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.013553                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2661.705266                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.013578                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3002.920158                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.008526                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.003499                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.008526                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3006.554953                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            21480                      
system.ruby.network.msg_byte.Response_Control         3456                      
system.ruby.network.msg_byte.Response_Data       107280                      
system.ruby.network.msg_byte.Writeback_Control           48                      
system.ruby.network.msg_count.Control            2685                      
system.ruby.network.msg_count.Response_Control          432                      
system.ruby.network.msg_count.Response_Data         2682                      
system.ruby.network.msg_count.Writeback_Control            6                      
system.ruby.network.routers0.msg_bytes.Control::0         4392                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers0.msg_bytes.Response_Control::2         1136                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        21920                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers0.msg_count.Control::0          549                      
system.ruby.network.routers0.msg_count.Response_Control::1            2                      
system.ruby.network.routers0.msg_count.Response_Control::2          142                      
system.ruby.network.routers0.msg_count.Response_Data::1          548                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers0.percent_links_utilized     3.409931                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.013553                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3161.705266                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.013578                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.003499                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     5.402908                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        21920                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            2                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          548                      
system.ruby.network.routers0.throttle1.link_utilization     1.416954                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         4392                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         1136                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          549                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          142                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers1.msg_bytes.Control::0         7160                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers1.msg_bytes.Response_Control::2         1136                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        35760                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers1.msg_count.Control::0          895                      
system.ruby.network.routers1.msg_count.Response_Control::1            2                      
system.ruby.network.routers1.msg_count.Response_Control::2          142                      
system.ruby.network.routers1.msg_count.Response_Data::1          894                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers1.percent_links_utilized     5.814441                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.013578                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3502.920158                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.008526                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.003499                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.008773                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1506.554953                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.013652                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1161.705266                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     5.423854                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         4392                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         1136                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        13840                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          549                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          142                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          346                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers1.throttle1.link_utilization     6.205027                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         2768                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        21920                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          346                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            2                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          548                      
system.ruby.network.routers2.msg_bytes.Control::0         2768                      
system.ruby.network.routers2.msg_bytes.Response_Data::1        13840                      
system.ruby.network.routers2.msg_count.Control::0          346                      
system.ruby.network.routers2.msg_count.Response_Data::1          346                      
system.ruby.network.routers2.percent_links_utilized     2.406358                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.008526                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3506.554953                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.008526                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     0.802119                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         2768                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          346                      
system.ruby.network.routers2.throttle1.link_utilization     4.010596                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        13840                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1          346                      
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0         7160                      
system.ruby.network.routers6.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers6.msg_bytes.Response_Control::2         1136                      
system.ruby.network.routers6.msg_bytes.Response_Data::1        35760                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers6.msg_count.Control::0          895                      
system.ruby.network.routers6.msg_count.Response_Control::1            2                      
system.ruby.network.routers6.msg_count.Response_Control::2          142                      
system.ruby.network.routers6.msg_count.Response_Data::1          894                      
system.ruby.network.routers6.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers6.percent_links_utilized     1.938763                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.013553                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2161.705266                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.013898                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2502.920158                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.008526                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.003499                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.008526                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  2506.554953                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization     5.402908                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1        21920                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1            2                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1          548                      
system.ruby.network.routers6.throttle1.link_utilization     5.427551                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0         4392                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2         1136                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1        13840                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers6.throttle1.msg_count.Control::0          549                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2          142                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1          346                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers6.throttle2.link_utilization     0.802119                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0         2768                      
system.ruby.network.routers6.throttle2.msg_count.Control::0          346                      
system.ruby.network.routers6.throttle3.link_utilization            0                      
system.ruby.network.routers6.throttle4.link_utilization            0                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples         9015                      
system.ruby.outstanding_req_hist_seqr::mean     2.416417                      
system.ruby.outstanding_req_hist_seqr::gmean     2.015121                      
system.ruby.outstanding_req_hist_seqr::stdev     1.594754                      
system.ruby.outstanding_req_hist_seqr    |        2957     32.80%     32.80% |        4419     49.02%     81.82% |        1163     12.90%     94.72% |         326      3.62%     98.34% |         130      1.44%     99.78% |          19      0.21%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         9015                      
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         4687                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          549                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         4258                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits         1189                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         4687                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3498                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            5337                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             457                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          473                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             10765                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             6283                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          549                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               2281                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          1253                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           29                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        12397                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         9354                       # Number of instructions committed
system.switch_cpus.commit.committedOps          18786                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        13078                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.436458                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.562199                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         8629     65.98%     65.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          948      7.25%     73.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          569      4.35%     77.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          915      7.00%     84.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          296      2.26%     86.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          196      1.50%     88.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          137      1.05%     89.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          135      1.03%     90.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         1253      9.58%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        13078                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 96                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          245                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             18721                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  2874                       # Number of loads committed
system.switch_cpus.commit.membars                  16                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           33      0.18%      0.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        14135     75.24%     75.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           28      0.15%     75.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          161      0.86%     76.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            8      0.04%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         2838     15.11%     91.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         1499      7.98%     99.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           36      0.19%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           48      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        18786                       # Class of committed instruction
system.switch_cpus.commit.refs                   4421                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                9354                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 18786                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.169126                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.169126                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          3269                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          38088                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             5503                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              5022                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            558                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           783                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                3811                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    27                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                2055                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                5337                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              4279                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  9152                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           180                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  20477                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            1116                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.263036                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         5425                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         1646                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.009216                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        15135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.819623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.432711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             7810     51.60%     51.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              706      4.66%     56.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              486      3.21%     59.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              883      5.83%     65.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              337      2.23%     67.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              357      2.36%     69.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              328      2.17%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              577      3.81%     75.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             3651     24.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        15135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               135                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              104                       # number of floating regfile writes
system.switch_cpus.idleCycles                    5155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          692                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             2949                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.272597                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 5829                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               2042                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            1685                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          4626                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           44                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          102                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         2677                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        31165                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          3787                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1295                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         25821                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             13                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents            17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            558                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            30                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          294                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         1754                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         1132                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           18                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          624                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           68                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             27394                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 25529                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.641053                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             17561                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.258206                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  25726                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            37466                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           20820                       # number of integer regfile writes
system.switch_cpus.ipc                       0.461015                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.461015                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          209      0.77%      0.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         20486     75.56%     76.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           28      0.10%     76.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           173      0.64%     77.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           28      0.10%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           12      0.04%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         3886     14.33%     91.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         2086      7.69%     99.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          120      0.44%     99.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           84      0.31%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          27112                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             251                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          501                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          204                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          468                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 474                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017483                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             420     88.61%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             24      5.06%     93.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            29      6.12%     99.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            1      0.21%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          27126                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        69580                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        25325                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        43106                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              31052                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             27112                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          113                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        12394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          244                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           84                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        16257                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        15135                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.791345                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.526051                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         8694     57.44%     57.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          881      5.82%     63.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          947      6.26%     69.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          823      5.44%     74.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          814      5.38%     80.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          986      6.51%     86.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          798      5.27%     92.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          642      4.24%     96.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          550      3.63%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        15135                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.336225                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                4279                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    15                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          136                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          132                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         4626                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         2677                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           12386                       # number of misc regfile reads
system.switch_cpus.numCycles                    20290                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            2673                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         20244                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents            170                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             5862                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents              3                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents            66                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         87578                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          35700                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        37725                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              5403                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            121                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles            558                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           386                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            17509                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          222                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        54192                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          253                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            4                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               849                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                43008                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               64427                       # The number of ROB writes
system.switch_cpus.timesIdled                     122                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::OFF     20290000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED     20290000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED     20290000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED     20290000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.cpu.inst    116434464                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     16285394                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       174624                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data        30948                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      132925430                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    116434464                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       174624                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    116609088                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.cpu.data      8833820                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        13540                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      8847360                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.cpu.inst     14554308                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      2710912                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst         5457                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data         4408                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        17275085                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1219536                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         1881                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1221417                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.cpu.inst  5738514736323                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  802631542632                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst   8606407097                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data   1525283391                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      6551277969443                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 5738514736323                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst   8606407097                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 5747121143420                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 435378018728                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data    667323805                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     436045342533                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 5738514736323                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 1238009561360                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst   8606407097                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data   2192607196                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     6987323311976                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED     20290000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     20290000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        11072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              11072                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0          346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 346                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    545687531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             545687531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    545687531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            545687531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples       346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000394750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 672                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         346                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       346                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      7326741                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                15111741                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21175.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43675.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      201                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   346                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.621622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.167582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   159.507977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           72     48.65%     48.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           57     38.51%     87.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            8      5.41%     92.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      3.38%     95.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2      1.35%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.68%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.68%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            2      1.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          148                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  22144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   11072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1091.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    545.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      20338000                       # Total gap between requests
system.mem_ctrls.avgGap                      58780.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        11072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 545687530.803351402283                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0          346                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     15111741                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     43675.55                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    58.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         191280.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         93139.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              599676                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     389196.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1913819.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     39254.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3226365.400000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        159.012587                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       253000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     19137000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         248968.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         125664.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1158696                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     389196.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1883040.700000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     65876.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3871441.500000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        190.805397                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       590500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     18799500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     23419289000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       32742000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23452031000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                23458055000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              275046558                       # Simulator instruction rate (inst/s)
host_mem_usage                                9884276                       # Number of bytes of host memory used
host_op_rate                                496406919                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.04                       # Real time elapsed on the host
host_tick_rate                              150348835                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11002894                       # Number of instructions simulated
sim_ops                                      19883389                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000006                       # Number of seconds simulated
sim_ticks                                     6024000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.Directory_Controller.Fetch            780      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch          780      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data          779      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data          779      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          489                      
system.ruby.IFETCH.hit_latency_hist_seqr |         489    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total          489                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples          588                      
system.ruby.IFETCH.latency_hist_seqr     |         588    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total          588                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           99                      
system.ruby.IFETCH.miss_latency_hist_seqr |          99    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           99                      
system.ruby.L1Cache_Controller.Ack_all   |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            1                      
system.ruby.L1Cache_Controller.Data_Exclusive |         241    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          241                      
system.ruby.L1Cache_Controller.Data_all_Acks |         770    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total          770                      
system.ruby.L1Cache_Controller.E.L1_Replacement |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total            4                      
system.ruby.L1Cache_Controller.E.Load    |        2062    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         2062                      
system.ruby.L1Cache_Controller.E.Store   |          33    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           33                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |          56    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total           56                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         241    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          241                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |         714    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total          714                      
system.ruby.L1Cache_Controller.Ifetch    |        5992    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total         5992                      
system.ruby.L1Cache_Controller.L1_Replacement |         298    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          298                      
system.ruby.L1Cache_Controller.Load      |        4317    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total         4317                      
system.ruby.L1Cache_Controller.M.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.M.Load    |        2000    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total         2000                      
system.ruby.L1Cache_Controller.M.Store   |        2165    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         2165                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total            2                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |           5    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total            5                      
system.ruby.L1Cache_Controller.NP.Ifetch |         706    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total          706                      
system.ruby.L1Cache_Controller.NP.Load   |         250    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          250                      
system.ruby.L1Cache_Controller.NP.Store  |          56    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total           56                      
system.ruby.L1Cache_Controller.S.Ifetch  |        5284    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total         5284                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         293    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          293                      
system.ruby.L1Cache_Controller.S.Load    |           5    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total            5                      
system.ruby.L1Cache_Controller.S.Store   |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            1                      
system.ruby.L1Cache_Controller.SM.Ack_all |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            1                      
system.ruby.L1Cache_Controller.Store     |        2255    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total         2255                      
system.ruby.L1Cache_Controller.WB_Ack    |           5    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total            5                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          298      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data           56      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          482      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          241      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            250      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX             56      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR          706      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX              5      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            1      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          297      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data           779      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          241      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX           56      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          483      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS            9      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          221      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            1      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock            1      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          460                      
system.ruby.LD.hit_latency_hist_seqr     |         460    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          460                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          487                      
system.ruby.LD.latency_hist_seqr         |         487    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           487                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           27                      
system.ruby.LD.miss_latency_hist_seqr    |          27    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           27                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples            5                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total            5                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples            5                      
system.ruby.RMW_Read.latency_hist_seqr   |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total            5                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          210                      
system.ruby.ST.hit_latency_hist_seqr     |         210    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          210                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          219                      
system.ruby.ST.latency_hist_seqr         |         219    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           219                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples            9                      
system.ruby.ST.miss_latency_hist_seqr    |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total            9                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    435                       # delay histogram for all message
system.ruby.delayHist::mean                  0.004598                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.095893                       # delay histogram for all message
system.ruby.delayHist                    |         434     99.77%     99.77% |           0      0.00%     99.77% |           1      0.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      435                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           170                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.011765                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.153393                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         169     99.41%     99.41% |           0      0.00%     99.41% |           1      0.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             170                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           265                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         265    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             265                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.010707                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.010624                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.010873                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         1164                      
system.ruby.hit_latency_hist_seqr        |        1164    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         1164                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses          711                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits          675                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           36                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses          588                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits          489                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           99                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.108068                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.083001                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.022576                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.011288                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3516.807766                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.002822                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.021414                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.011288                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          135                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            6                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          129                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          135                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             6                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          129                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.011786                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   516.807766                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.010707                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.002822                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3500.498008                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           1299                      
system.ruby.latency_hist_seqr            |        1299    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             1299                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          135                      
system.ruby.miss_latency_hist_seqr       |         135    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          135                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.011288                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.002822                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.010707                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.011288                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1516.807766                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.010624                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.011288                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2516.807766                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.011288                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.010624                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.002822                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time  2500.498008                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.010707                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             6336                      
system.ruby.network.msg_byte.Response_Control          840                      
system.ruby.network.msg_byte.Response_Data        31560                      
system.ruby.network.msg_byte.Writeback_Control           24                      
system.ruby.network.msg_count.Control             792                      
system.ruby.network.msg_count.Response_Control          105                      
system.ruby.network.msg_count.Response_Data          789                      
system.ruby.network.msg_count.Writeback_Control            3                      
system.ruby.network.routers0.msg_bytes.Control::0         1080                      
system.ruby.network.routers0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          272                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         5400                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.msg_count.Control::0          135                      
system.ruby.network.routers0.msg_count.Response_Control::1            1                      
system.ruby.network.routers0.msg_count.Response_Control::2           34                      
system.ruby.network.routers0.msg_count.Response_Data::1          135                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers0.percent_links_utilized    13.240787                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.011288                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3016.807766                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.011288                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.002822                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    21.003486                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         5400                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            1                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          135                      
system.ruby.network.routers0.throttle1.link_utilization     5.478088                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         1080                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          272                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          135                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           34                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0         2112                      
system.ruby.network.routers1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          272                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        10520                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.msg_count.Control::0          264                      
system.ruby.network.routers1.msg_count.Response_Control::1            1                      
system.ruby.network.routers1.msg_count.Response_Control::2           34                      
system.ruby.network.routers1.msg_count.Response_Data::1          263                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.percent_links_utilized    22.941567                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.011288                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.010624                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.002822                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time  3000.498008                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.010707                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.011288                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1016.807766                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    21.642596                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         1080                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          272                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1         5120                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          135                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           34                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          128                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.throttle1.link_utilization    24.240538                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         1032                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         5400                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          129                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            1                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          135                      
system.ruby.network.routers2.msg_bytes.Control::0         1032                      
system.ruby.network.routers2.msg_bytes.Response_Data::1         5120                      
system.ruby.network.routers2.msg_count.Control::0          129                      
system.ruby.network.routers2.msg_count.Response_Data::1          128                      
system.ruby.network.routers2.percent_links_utilized     9.700780                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.010707                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.010624                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     3.237052                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         1032                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          129                      
system.ruby.network.routers2.throttle1.link_utilization    16.164509                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1         5120                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1          128                      
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0         2112                      
system.ruby.network.routers6.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers6.msg_bytes.Response_Control::2          272                      
system.ruby.network.routers6.msg_bytes.Response_Data::1        10520                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers6.msg_count.Control::0          264                      
system.ruby.network.routers6.msg_count.Response_Control::1            1                      
system.ruby.network.routers6.msg_count.Response_Control::2           34                      
system.ruby.network.routers6.msg_count.Response_Data::1          263                      
system.ruby.network.routers6.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers6.percent_links_utilized     7.647189                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.011288                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2016.807766                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.011288                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.010624                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.002905                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time  2000.498008                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.010707                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization    21.003486                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1         5400                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1            1                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1          135                      
system.ruby.network.routers6.throttle1.link_utilization    21.642596                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0         1080                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2          272                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1         5120                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers6.throttle1.msg_count.Control::0          135                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2           34                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1          128                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers6.throttle2.link_utilization     3.237052                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0         1032                      
system.ruby.network.routers6.throttle2.msg_count.Control::0          129                      
system.ruby.network.routers6.throttle3.link_utilization            0                      
system.ruby.network.routers6.throttle4.link_utilization            0                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples         1299                      
system.ruby.outstanding_req_hist_seqr::mean     2.738260                      
system.ruby.outstanding_req_hist_seqr::gmean     2.504099                      
system.ruby.outstanding_req_hist_seqr::stdev     1.148124                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |         128      9.85%      9.85% |         507     39.03%     48.88% |         374     28.79%     77.68% |         187     14.40%     92.07% |          83      6.39%     98.46% |          14      1.08%     99.54% |           4      0.31%     99.85% |           0      0.00%     99.85% |           2      0.15%    100.00%
system.ruby.outstanding_req_hist_seqr::total         1299                      
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups          657                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           98                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted          612                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits           70                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups          657                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          587                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups             725                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              50                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           88                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              1973                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             1153                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts           98                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                341                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           167                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         1832                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         1486                       # Number of instructions committed
system.switch_cpus.commit.committedOps           2851                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         3467                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.822325                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.031102                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         2769     79.87%     79.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          164      4.73%     84.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2           87      2.51%     87.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          126      3.63%     90.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           49      1.41%     92.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           48      1.38%     93.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           36      1.04%     94.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           21      0.61%     95.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          167      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         3467                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 28                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           24                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              2845                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   404                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            1      0.04%      0.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         2220     77.87%     77.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            7      0.25%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          391     13.71%     91.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          205      7.19%     99.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           13      0.46%     99.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           14      0.49%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         2851                       # Class of committed instruction
system.switch_cpus.commit.refs                    623                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                1486                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  2851                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.053836                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.053836                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           570                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts           5352                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             2315                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles               709                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            101                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles            89                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 571                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     2                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 295                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                 725                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines               613                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  1378                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            57                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   3001                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             202                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.120352                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         2305                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          120                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.498174                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         3784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.559197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.929191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             2814     74.37%     74.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1               56      1.48%     75.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2               86      2.27%     78.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3               69      1.82%     79.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4               47      1.24%     81.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               80      2.11%     83.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               61      1.61%     84.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7               57      1.51%     86.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8              514     13.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         3784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                16                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               14                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          113                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              448                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.675465                       # Inst execution rate
system.switch_cpus.iew.exec_refs                  866                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                295                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             216                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts           674                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            8                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          371                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         4703                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts           571                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          192                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          4069                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            101                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           44                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          270                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          150                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          105                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              4323                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  4031                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.664353                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              2872                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.669157                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   4057                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             5697                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            3276                       # number of integer regfile writes
system.switch_cpus.ipc                       0.246680                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.246680                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           24      0.56%      0.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          3321     77.83%     78.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.16%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead          587     13.76%     92.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          301      7.05%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           13      0.30%     99.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           14      0.33%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           4267                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              28                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           56                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           28                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                  70                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016405                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              69     98.57%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              1      1.43%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           4285                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        12335                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         4003                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes         6510                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               4699                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              4267                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            4                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         1832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued            9                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         1706                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         3784                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.127643                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.108688                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         2701     71.38%     71.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          187      4.94%     76.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          158      4.18%     80.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          139      3.67%     84.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          130      3.44%     87.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          169      4.47%     92.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          164      4.33%     96.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7           90      2.38%     98.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           46      1.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         3784                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.708333                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                 613                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     6                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           10                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           23                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads          674                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          371                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            1930                       # number of misc regfile reads
system.switch_cpus.numCycles                     6024                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             450                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          3187                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents              5                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             2350                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            104                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents            17                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         12216                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts           5121                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands         5369                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles               759                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            101                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           124                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             2159                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           20                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups         7326                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               127                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                 7983                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                9714                       # The number of ROB writes
system.switch_cpus.timesIdled                      63                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::OFF      6024000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      6024000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      6024000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      6024000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.cpu.inst    116434464                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     16285394                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       194336                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data        34710                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      132948904                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    116434464                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       194336                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    116628800                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.cpu.data      8833820                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        15119                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      8848939                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.cpu.inst     14554308                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      2710912                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst         6073                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data         4934                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        17276227                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1219536                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         2100                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1221636                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.cpu.inst  19328430278884                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  2703418658699                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst  32260292165                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data   5761952191                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      22069871181939                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 19328430278884                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst  32260292165                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 19360690571049                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 1466437583001                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data   2509794157                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     1468947377158                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 19328430278884                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 4169856241700                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst  32260292165                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data   8271746348                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     23538818559097                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      6024000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      6024000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               4096                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0          128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 128                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    679946879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             679946879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    679946879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            679946879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples       129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000398750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 256                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         129                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       129                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      1517999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 4420499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11767.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34267.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       94                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   129                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           25                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    296.960000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.784280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   298.407507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            9     36.00%     36.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            6     24.00%     60.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            1      4.00%     64.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            3     12.00%     76.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1      4.00%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3     12.00%     92.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            2      8.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           25                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   8256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    4128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1370.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    685.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       6062000                       # Total gap between requests
system.mem_ctrls.avgGap                      46992.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0         4128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 685258964.143426299095                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0          129                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0      4420499                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     34267.43                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    72.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         63760.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         25132.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              482790                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy           578153                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      3027.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1230702.800000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        204.299934                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      5844000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         42506.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         11827.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        172788.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy           578153                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      3027.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       886141.800000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        147.101892                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      5844000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     23419289000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       38766000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23458055000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                23546748000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1097053                       # Simulator instruction rate (inst/s)
host_mem_usage                               10414084                       # Number of bytes of host memory used
host_op_rate                                  1982796                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.05                       # Real time elapsed on the host
host_tick_rate                                8823674                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11027174                       # Number of instructions simulated
sim_ops                                      19930460                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000089                       # Number of seconds simulated
sim_ticks                                    88693000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles             984                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                  5720                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.ruby.DMA_Controller.Ack                     32      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data            82      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             32      0.00%      0.00%
system.ruby.DMA_Controller.Data                    82      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest           82      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           32      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest             82      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            32      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ           82      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2452      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ           82      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2452      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data           82      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           32      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2451      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           32      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         2533      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         8350                      
system.ruby.IFETCH.hit_latency_hist_seqr |        8350    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         8350                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples        10073                      
system.ruby.IFETCH.latency_hist_seqr     |       10073    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total        10073                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         1723                      
system.ruby.IFETCH.miss_latency_hist_seqr |        1723    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         1723                      
system.ruby.L1Cache_Controller.Ack       |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            1                      
system.ruby.L1Cache_Controller.Ack_all   |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            6                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            1                      
system.ruby.L1Cache_Controller.Data_Exclusive |         578    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          578                      
system.ruby.L1Cache_Controller.Data_all_Acks |        2634     99.96%     99.96% |           1      0.04%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         2635                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          35    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           35                      
system.ruby.L1Cache_Controller.E.Load    |        5273    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         5273                      
system.ruby.L1Cache_Controller.E.Store   |          87    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           87                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            1                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            1                      
system.ruby.L1Cache_Controller.I.Load    |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         171     99.42%     99.42% |           1      0.58%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          172                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            1                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         578    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          578                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2463    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         2463                      
system.ruby.L1Cache_Controller.Ifetch    |       16087    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        16087                      
system.ruby.L1Cache_Controller.Inv       |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total            1                      
system.ruby.L1Cache_Controller.L1_Replacement |        1578    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         1578                      
system.ruby.L1Cache_Controller.Load      |       12266    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        12266                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            1                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            1                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          33    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           33                      
system.ruby.L1Cache_Controller.M.Load    |        6283    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total         6283                      
system.ruby.L1Cache_Controller.M.Store   |        6545    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         6545                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           24                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          68    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           68                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2429    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         2429                      
system.ruby.L1Cache_Controller.NP.Load   |         613    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          613                      
system.ruby.L1Cache_Controller.NP.Store  |         171     99.42%     99.42% |           1      0.58%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          172                      
system.ruby.L1Cache_Controller.S.Ifetch  |       13634    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        13634                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            1                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1510    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         1510                      
system.ruby.L1Cache_Controller.S.Load    |          96    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           96                      
system.ruby.L1Cache_Controller.S.Store   |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            6                      
system.ruby.L1Cache_Controller.SM.Ack    |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            1                      
system.ruby.L1Cache_Controller.SM.Ack_all |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            6                      
system.ruby.L1Cache_Controller.Store     |        6809     99.99%     99.99% |           1      0.01%    100.00%
system.ruby.L1Cache_Controller.Store::total         6810                      
system.ruby.L1Cache_Controller.WB_Ack    |          68    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           68                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          756      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          157      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1723      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          571      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            614      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            172      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         2429      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             68      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            6      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            7      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            1      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            1      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            1      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           68      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            1      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          737      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            1      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2451      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          571      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          157      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1724      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           35      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           13      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          681      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            6      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           19      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              1      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data              1      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         7585                      
system.ruby.LD.hit_latency_hist_seqr     |        7585    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         7585                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         7949                      
system.ruby.LD.latency_hist_seqr         |        7949    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          7949                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples          364                      
system.ruby.LD.miss_latency_hist_seqr    |         364    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          364                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples           31                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |          31    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total           31                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples           34                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total           34                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            3                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            3                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples           34                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total           34                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples           34                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total           34                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples          168                      
system.ruby.RMW_Read.hit_latency_hist_seqr |         168    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total          168                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples          194                      
system.ruby.RMW_Read.latency_hist_seqr   |         194    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          194                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples           26                      
system.ruby.RMW_Read.miss_latency_hist_seqr |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total           26                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         4201                      
system.ruby.ST.hit_latency_hist_seqr     |        4201    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         4201                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         4293                      
system.ruby.ST.latency_hist_seqr         |        4293    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          4293                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           92                      
system.ruby.ST.miss_latency_hist_seqr    |          92    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           92                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  2                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  19                       # delay histogram for all message
system.ruby.delayHist::samples                   6678                       # delay histogram for all message
system.ruby.delayHist::mean                  0.034441                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.379984                       # delay histogram for all message
system.ruby.delayHist                    |        6615     99.06%     99.06% |          20      0.30%     99.36% |          36      0.54%     99.90% |           6      0.09%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     6678                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            2                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           19                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          2730                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.074725                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.568102                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        2677     98.06%     98.06% |          13      0.48%     98.53% |          33      1.21%     99.74% |           6      0.22%     99.96% |           0      0.00%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            2730                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          3945                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.006591                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.138659                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        3935     99.75%     99.75% |           0      0.00%     99.75% |           7      0.18%     99.92% |           0      0.00%     99.92% |           3      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            3945                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples             3                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total               3                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.010068                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4017.802983                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.010068                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.010373                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples        20369                      
system.ruby.hit_latency_hist_seqr        |       20369    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        20369                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        12503                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        12019                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          484                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses        10073                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         8350                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1723                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles           164                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.129317                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   523.169810                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls           22                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.025594                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time   375.796321                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   107.359103                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.012803                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3565.591427                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.002582                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            1                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            1                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time    53.727469                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time   107.443664                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time   247.544939                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_buf_msgs     0.000034                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time    70.715851                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time   429.301112                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time    53.659820                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.018852                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.012803                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4011.336858                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses         2208                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          534                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses         1674                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses         2206                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           534                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses         1672                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.015774                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   564.393475                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.009431                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3501.209227                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.002588                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3505.690979                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples          22577                      
system.ruby.latency_hist_seqr            |       22577    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            22577                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples         2208                      
system.ruby.miss_latency_hist_seqr       |        2208    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total         2208                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.012797                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2005.431657                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.network.int_link_buffers01.avg_stall_time   214.695656                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.002582                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.009426                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2000.349520                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.012791                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1565.323649                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.int_link_buffers05.avg_stall_time   161.089391                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.010068                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.network.int_link_buffers09.avg_stall_time   214.864778                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.int_link_buffers10.avg_stall_time   145.580845                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.network.int_link_buffers11.avg_stall_time   160.962549                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_buf_msgs     0.000643                       # Average number of messages in buffer
system.ruby.network.int_link_buffers12.avg_stall_time   669.703396                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.012803                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2565.597064                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.network.int_link_buffers20.avg_stall_time   268.454131                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.012803                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3011.336858                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.009431                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time  2501.209227                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.002588                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time  2505.690979                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.010068                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3017.802983                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.network.int_link_buffers28.avg_stall_time   322.009659                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.network.int_link_buffers29.avg_stall_time   176.846001                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_buf_msgs     0.000643                       # Average number of messages in buffer
system.ruby.network.int_link_buffers31.avg_stall_time   416.704273                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            93120                      
system.ruby.network.msg_byte.Request_Control           72                      
system.ruby.network.msg_byte.Response_Control        12672                      
system.ruby.network.msg_byte.Response_Data       474960                      
system.ruby.network.msg_byte.Writeback_Control         4248                      
system.ruby.network.msg_byte.Writeback_Data         3840                      
system.ruby.network.msg_count.Control           11640                      
system.ruby.network.msg_count.Request_Control            9                      
system.ruby.network.msg_count.Response_Control         1584                      
system.ruby.network.msg_count.Response_Data        11874                      
system.ruby.network.msg_count.Writeback_Control          531                      
system.ruby.network.msg_count.Writeback_Data           96                      
system.ruby.network.routers0.msg_bytes.Control::0        17656                      
system.ruby.network.routers0.msg_bytes.Request_Control::2            8                      
system.ruby.network.routers0.msg_bytes.Response_Control::1          552                      
system.ruby.network.routers0.msg_bytes.Response_Control::2         3664                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        88120                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0          248                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0         1280                      
system.ruby.network.routers0.msg_count.Control::0         2207                      
system.ruby.network.routers0.msg_count.Request_Control::2            1                      
system.ruby.network.routers0.msg_count.Response_Control::1           69                      
system.ruby.network.routers0.msg_count.Response_Control::2          458                      
system.ruby.network.routers0.msg_count.Response_Data::1         2203                      
system.ruby.network.routers0.msg_count.Writeback_Control::0           31                      
system.ruby.network.routers0.msg_count.Writeback_Data::0           32                      
system.ruby.network.routers0.percent_links_utilized     2.864093                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.012803                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3065.594246                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers02.avg_stall_time   322.128045                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.013096                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1505.431657                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers04.avg_stall_time   161.030198                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.002582                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     4.549683                      
system.ruby.network.routers0.throttle0.msg_bytes.Request_Control::2            8                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          552                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        88080                      
system.ruby.network.routers0.throttle0.msg_count.Request_Control::2            1                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1           69                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1         2202                      
system.ruby.network.routers0.throttle1.link_utilization     1.178503                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0        17656                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         3664                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0          248                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0         1280                      
system.ruby.network.routers0.throttle1.msg_count.Control::0         2207                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          458                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::1            1                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0           31                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0           32                      
system.ruby.network.routers1.msg_bytes.Control::0        31040                      
system.ruby.network.routers1.msg_bytes.Request_Control::2           24                      
system.ruby.network.routers1.msg_bytes.Response_Control::1          544                      
system.ruby.network.routers1.msg_bytes.Response_Control::2         3672                      
system.ruby.network.routers1.msg_bytes.Response_Data::1       154960                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0          248                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0         1280                      
system.ruby.network.routers1.msg_count.Control::0         3880                      
system.ruby.network.routers1.msg_count.Request_Control::2            3                      
system.ruby.network.routers1.msg_count.Response_Control::1           68                      
system.ruby.network.routers1.msg_count.Response_Control::2          459                      
system.ruby.network.routers1.msg_count.Response_Data::1         3874                      
system.ruby.network.routers1.msg_count.Writeback_Control::0           31                      
system.ruby.network.routers1.msg_count.Writeback_Data::0           32                      
system.ruby.network.routers1.percent_links_utilized     4.936551                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.012803                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3511.336858                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.009431                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  3001.209227                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.002588                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time  3005.690979                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.009482                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1500.349520                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.012853                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1065.326468                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers05.avg_stall_time   107.398565                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     4.633398                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0        17664                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         3672                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        66920                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0          248                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0         1280                      
system.ruby.network.routers1.throttle0.msg_count.Control::0         2208                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          459                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1         1673                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0           31                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0           32                      
system.ruby.network.routers1.throttle1.link_utilization     5.239703                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0        13376                      
system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::2           24                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1          544                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        88040                      
system.ruby.network.routers1.throttle1.msg_count.Control::0         1672                      
system.ruby.network.routers1.throttle1.msg_count.Request_Control::2            3                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1           68                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1         2201                      
system.ruby.network.routers2.msg_bytes.Control::0        13376                      
system.ruby.network.routers2.msg_bytes.Response_Data::1        70160                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::0          912                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::1          256                      
system.ruby.network.routers2.msg_count.Control::0         1672                      
system.ruby.network.routers2.msg_count.Response_Data::1         1754                      
system.ruby.network.routers2.msg_count.Writeback_Control::0          114                      
system.ruby.network.routers2.msg_count.Writeback_Control::1           32                      
system.ruby.network.routers2.percent_links_utilized     2.151100                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.010068                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3517.802983                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.010068                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     0.723281                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0        13376                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::0          912                      
system.ruby.network.routers2.throttle0.msg_count.Control::0         1672                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::0          114                      
system.ruby.network.routers2.throttle1.link_utilization     3.578918                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        70160                      
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Control::1          256                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1         1754                      
system.ruby.network.routers2.throttle1.msg_count.Writeback_Control::1           32                      
system.ruby.network.routers3.msg_bytes.Control::0            8                      
system.ruby.network.routers3.msg_bytes.Request_Control::2           16                      
system.ruby.network.routers3.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers3.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers3.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers3.msg_count.Control::0            1                      
system.ruby.network.routers3.msg_count.Request_Control::2            2                      
system.ruby.network.routers3.msg_count.Response_Control::1            1                      
system.ruby.network.routers3.msg_count.Response_Control::2            1                      
system.ruby.network.routers3.msg_count.Response_Data::1            3                      
system.ruby.network.routers3.percent_links_utilized     0.002819                      
system.ruby.network.routers3.port_buffers01.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers01.avg_stall_time   375.658204                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers02.avg_stall_time   212.198288                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers03.avg_stall_time   161.157040                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers04.avg_stall_time   110.237013                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers05.avg_stall_time   107.314003                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.001973                      
system.ruby.network.routers3.throttle0.msg_bytes.Request_Control::2           16                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers3.throttle0.msg_count.Request_Control::2            2                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::1            1                      
system.ruby.network.routers3.throttle1.link_utilization     0.003664                      
system.ruby.network.routers3.throttle1.msg_bytes.Control::0            8                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers3.throttle1.msg_count.Control::0            1                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::1            1                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::1            2                      
system.ruby.network.routers4.msg_bytes.Response_Data::1         3280                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::0          912                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::1          256                      
system.ruby.network.routers4.msg_count.Response_Data::1           82                      
system.ruby.network.routers4.msg_count.Writeback_Control::0          114                      
system.ruby.network.routers4.msg_count.Writeback_Control::1           32                      
system.ruby.network.routers4.percent_links_utilized     0.078360                      
system.ruby.network.routers4.port_buffers01.avg_buf_msgs     0.000643                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers01.avg_stall_time   500.028215                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_buf_msgs     0.000643                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers02.avg_stall_time   586.010203                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization     0.124587                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Data::1         3280                      
system.ruby.network.routers4.throttle0.msg_bytes.Writeback_Control::1          256                      
system.ruby.network.routers4.throttle0.msg_count.Response_Data::1           82                      
system.ruby.network.routers4.throttle0.msg_count.Writeback_Control::1           32                      
system.ruby.network.routers4.throttle1.link_utilization     0.032133                      
system.ruby.network.routers4.throttle1.msg_bytes.Writeback_Control::0          912                      
system.ruby.network.routers4.throttle1.msg_count.Writeback_Control::0          114                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0        31040                      
system.ruby.network.routers6.msg_bytes.Request_Control::2           24                      
system.ruby.network.routers6.msg_bytes.Response_Control::1          552                      
system.ruby.network.routers6.msg_bytes.Response_Control::2         3672                      
system.ruby.network.routers6.msg_bytes.Response_Data::1       158320                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0         1160                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::1          256                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0         1280                      
system.ruby.network.routers6.msg_count.Control::0         3880                      
system.ruby.network.routers6.msg_count.Request_Control::2            3                      
system.ruby.network.routers6.msg_count.Response_Control::1           69                      
system.ruby.network.routers6.msg_count.Response_Control::2          459                      
system.ruby.network.routers6.msg_count.Response_Data::1         3958                      
system.ruby.network.routers6.msg_count.Writeback_Control::0          145                      
system.ruby.network.routers6.msg_count.Writeback_Control::1           32                      
system.ruby.network.routers6.msg_count.Writeback_Data::0           32                      
system.ruby.network.routers6.percent_links_utilized     1.672154                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.012803                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2065.599883                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers02.avg_stall_time   214.774580                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.013073                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2511.336858                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.009431                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time  2001.209227                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.002593                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time  2005.690979                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.010068                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  2517.802983                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers10.avg_stall_time   268.355476                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers11.avg_stall_time   141.488075                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_buf_msgs     0.000643                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers13.avg_stall_time   333.374693                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization     4.549683                      
system.ruby.network.routers6.throttle0.msg_bytes.Request_Control::2            8                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1          552                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1        88080                      
system.ruby.network.routers6.throttle0.msg_count.Request_Control::2            1                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1           69                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1         2202                      
system.ruby.network.routers6.throttle1.link_utilization     4.633398                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0        17664                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2         3672                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1        66920                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0          248                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::0         1280                      
system.ruby.network.routers6.throttle1.msg_count.Control::0         2208                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2          459                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1         1673                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0           31                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::0           32                      
system.ruby.network.routers6.throttle2.link_utilization     0.723281                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0        13376                      
system.ruby.network.routers6.throttle2.msg_bytes.Writeback_Control::0          912                      
system.ruby.network.routers6.throttle2.msg_count.Control::0         1672                      
system.ruby.network.routers6.throttle2.msg_count.Writeback_Control::0          114                      
system.ruby.network.routers6.throttle3.link_utilization     0.001973                      
system.ruby.network.routers6.throttle3.msg_bytes.Request_Control::2           16                      
system.ruby.network.routers6.throttle3.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers6.throttle3.msg_count.Request_Control::2            2                      
system.ruby.network.routers6.throttle3.msg_count.Response_Data::1            1                      
system.ruby.network.routers6.throttle4.link_utilization     0.124587                      
system.ruby.network.routers6.throttle4.msg_bytes.Response_Data::1         3280                      
system.ruby.network.routers6.throttle4.msg_bytes.Writeback_Control::1          256                      
system.ruby.network.routers6.throttle4.msg_count.Response_Data::1           82                      
system.ruby.network.routers6.throttle4.msg_count.Writeback_Control::1           32                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples        22522                      
system.ruby.outstanding_req_hist_seqr::mean     2.474469                      
system.ruby.outstanding_req_hist_seqr::gmean     2.132458                      
system.ruby.outstanding_req_hist_seqr::stdev     1.461885                      
system.ruby.outstanding_req_hist_seqr    |        5633     25.01%     25.01% |       13021     57.81%     82.83% |        2991     13.28%     96.11% |         596      2.65%     98.75% |         181      0.80%     99.56% |          75      0.33%     99.89% |          24      0.11%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total        22522                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.000648                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time    83.735474                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_buf_msgs     0.003856                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time   502.311372                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_buf_msgs     0.000643                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time   583.346520                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        11008                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1811                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         9952                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits         1812                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        11008                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         9196                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           12474                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            1154                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1720                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             25948                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            16293                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1811                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               5227                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          2757                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        36370                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts        24280                       # Number of instructions committed
system.switch_cpus.commit.committedOps          47071                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        49963                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.942117                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.130028                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        38160     76.38%     76.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         2686      5.38%     81.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         1770      3.54%     85.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         2233      4.47%     89.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          850      1.70%     91.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          719      1.44%     92.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          421      0.84%     93.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          367      0.73%     94.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         2757      5.52%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        49963                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                547                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          612                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             46704                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  7164                       # Number of loads committed
system.switch_cpus.commit.membars                  68                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           80      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        35220     74.82%     74.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           31      0.07%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           34      0.07%     75.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           23      0.05%     75.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     75.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           16      0.03%     75.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     75.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           24      0.05%     75.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     75.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           36      0.08%     75.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     75.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           36      0.08%     75.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           59      0.13%     75.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     75.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     75.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           24      0.05%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         6998     14.87%     90.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         4169      8.86%     99.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          166      0.35%     99.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          155      0.33%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        47071                       # Class of committed instruction
system.switch_cpus.commit.refs                  11488                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               24280                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 47071                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.652924                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.652924                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         11976                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          99538                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            27627                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             12594                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           1837                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles          2164                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                9765                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    92                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                6954                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               12474                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines             10305                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                 25947                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           867                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  51202                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            3674                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.140642                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles        28414                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         2966                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.577295                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        56198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.968469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.178353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            37811     67.28%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             1516      2.70%     69.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1475      2.62%     72.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             1360      2.42%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             1103      1.96%     76.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              890      1.58%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             1036      1.84%     80.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             1056      1.88%     82.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             9951     17.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        56198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads              1313                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              454                       # number of floating regfile writes
system.switch_cpus.idleCycles                   32495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         2185                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             6936                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.778900                       # Inst execution rate
system.switch_cpus.iew.exec_refs                16703                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               6950                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            5272                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         12396                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          127                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          255                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         9338                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        83548                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          9753                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         3484                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         69083                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             45                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           263                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           1837                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           310                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          759                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         5232                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         5015                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         2124                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           61                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             71840                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 68221                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.643987                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             46264                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.769181                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  68824                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            99413                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           53882                       # number of integer regfile writes
system.switch_cpus.ipc                       0.273753                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.273753                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          582      0.80%      0.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         53294     73.45%     74.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           38      0.05%     74.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            47      0.06%     74.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           42      0.06%     74.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     74.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          638      0.88%     75.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     75.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     75.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     75.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     75.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           26      0.04%     75.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           64      0.09%     75.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           43      0.06%     75.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           64      0.09%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           32      0.04%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        10107     13.93%     89.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         7194      9.91%     99.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          211      0.29%     99.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          179      0.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          72561                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses            1331                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads         2667                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         1272                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes         2197                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                1434                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019763                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             995     69.39%     69.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              1      0.07%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            132      9.21%     78.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           288     20.08%     98.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           11      0.77%     99.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            7      0.49%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          72082                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads       200649                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        66949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       117870                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              83235                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             72561                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          313                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        36492                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          556                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          181                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        43031                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        56198                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.291167                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.249103                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        38067     67.74%     67.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         3027      5.39%     73.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2         2706      4.82%     77.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         2504      4.46%     82.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         2284      4.06%     86.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         2440      4.34%     90.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         2219      3.95%     94.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         1648      2.93%     97.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         1303      2.32%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        56198                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.818114                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               10305                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    81                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          786                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          698                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        12396                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         9338                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           33372                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              9                       # number of misc regfile writes
system.switch_cpus.numCycles                    88693                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            7059                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         50431                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents            677                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles            28534                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            559                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           188                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        225616                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          93734                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        93999                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles             13771                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           3218                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           1837                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles          4600                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            43588                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups         1506                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups       141088                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          397                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           32                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts              3411                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           32                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads               130582                       # The number of ROB reads
system.switch_cpus.rob.rob_writes              173201                       # The number of ROB writes
system.switch_cpus.timesIdled                     744                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::OFF     88693000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED     88693000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED     88693000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED     88693000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath         1600                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    116434464                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     16285394                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       524096                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data        98800                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      133344354                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    116434464                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       524096                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    116958560                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1024                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache            4                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data      8833820                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        46744                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      8881592                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath           50                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     14554308                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      2710912                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        16378                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        13910                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        17295558                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           32                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            1                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1219536                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         6426                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1225995                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath     18039755                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  1312780760601                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  183615324772                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst   5909102184                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data   1113954878                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      1503437182190                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 1312780760601                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst   5909102184                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 1318689862785                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath     11545443                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache        45099                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data  99599968430                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data    527031446                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     100138590419                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath     29585198                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache        45099                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 1312780760601                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 283215293202                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst   5909102184                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data   1640986324                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     1603575772609                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED     88693000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     88693000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        56128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              56128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.ruby.dir_cntrl0         1024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         1754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.ruby.dir_cntrl0           32                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 32                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    632834609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             632834609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.ruby.dir_cntrl0     11545443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11545443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    644380053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            644380053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      1771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000603500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3460                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1754                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         32                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1754                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       32                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       1.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     34921984                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    8770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                74386984                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19909.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42409.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1188                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1754                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                   32                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    197.971831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.601363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.827829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          280     49.30%     49.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          157     27.64%     76.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           47      8.27%     85.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           27      4.75%     89.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      2.29%     92.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      1.41%     93.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      1.41%     95.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.88%     95.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           23      4.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          568                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 112256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   56128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1265.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    632.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      88687000                       # Total gap between requests
system.mem_ctrls.avgGap                      49656.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        56128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 632834609.270179152489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         1754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.ruby.dir_cntrl0           32                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     74386984                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     42409.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.ruby.dir_cntrl0         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         631529.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         311942.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3059364                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1790301.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     7715083.650000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     734454.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       14242675.250000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        160.583984                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      7927001                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      4140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     76625999                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         1086959.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         527788.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5849382                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1790301.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     8390219.100000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     150492.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       17795143.700000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        200.637522                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       698250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      4140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     83854750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     23419289000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      127459000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23546748000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                23547104000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              499849917                       # Simulator instruction rate (inst/s)
host_mem_usage                               10414084                       # Number of bytes of host memory used
host_op_rate                                901343860                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.02                       # Real time elapsed on the host
host_tick_rate                               16090963                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11027217                       # Number of instructions simulated
sim_ops                                      19930556                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                      356000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack                     32      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data            82      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             32      0.00%      0.00%
system.ruby.DMA_Controller.Data                    82      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest           82      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           32      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest             82      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            32      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ           82      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2459      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ           82      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2459      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data           82      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           32      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2459      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           32      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         2541      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples           16                      
system.ruby.IFETCH.hit_latency_hist_seqr |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total           16                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples           26                      
system.ruby.IFETCH.latency_hist_seqr     |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total           26                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           10                      
system.ruby.IFETCH.miss_latency_hist_seqr |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           10                      
system.ruby.L1Cache_Controller.Ack       |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            1                      
system.ruby.L1Cache_Controller.Ack_all   |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            6                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            1                      
system.ruby.L1Cache_Controller.Data_Exclusive |         579    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          579                      
system.ruby.L1Cache_Controller.Data_all_Acks |        2644     99.96%     99.96% |           1      0.04%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         2645                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          36    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           36                      
system.ruby.L1Cache_Controller.E.Load    |        5281    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         5281                      
system.ruby.L1Cache_Controller.E.Store   |          88    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           88                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            1                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            1                      
system.ruby.L1Cache_Controller.I.Load    |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         171     99.42%     99.42% |           1      0.58%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          172                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            1                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         579    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          579                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2473    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         2473                      
system.ruby.L1Cache_Controller.Ifetch    |       16112    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        16112                      
system.ruby.L1Cache_Controller.Inv       |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total            1                      
system.ruby.L1Cache_Controller.L1_Replacement |        1588    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         1588                      
system.ruby.L1Cache_Controller.Load      |       12292    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        12292                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            1                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            1                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          33    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           33                      
system.ruby.L1Cache_Controller.M.Load    |        6300    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total         6300                      
system.ruby.L1Cache_Controller.M.Store   |        6553    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         6553                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           24                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          69    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           69                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2438    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         2438                      
system.ruby.L1Cache_Controller.NP.Load   |         614    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          614                      
system.ruby.L1Cache_Controller.NP.Store  |         171     99.42%     99.42% |           1      0.58%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          172                      
system.ruby.L1Cache_Controller.S.Ifetch  |       13650    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        13650                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            1                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1519    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         1519                      
system.ruby.L1Cache_Controller.S.Load    |          96    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           96                      
system.ruby.L1Cache_Controller.S.Store   |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            6                      
system.ruby.L1Cache_Controller.SM.Ack    |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            1                      
system.ruby.L1Cache_Controller.SM.Ack_all |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            6                      
system.ruby.L1Cache_Controller.Store     |        6818     99.99%     99.99% |           1      0.01%    100.00%
system.ruby.L1Cache_Controller.Store::total         6819                      
system.ruby.L1Cache_Controller.WB_Ack    |          69    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           69                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          757      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          157      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1730      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          572      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            615      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            172      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         2438      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             69      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            6      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            7      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            1      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            1      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            1      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           69      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            1      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          738      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            1      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2459      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          572      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          157      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1730      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           35      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           13      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          684      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            6      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           19      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              1      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data              1      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples           25                      
system.ruby.LD.hit_latency_hist_seqr     |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total           25                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples           26                      
system.ruby.LD.latency_hist_seqr         |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total            26                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples            1                      
system.ruby.LD.miss_latency_hist_seqr::stdev          nan                      
system.ruby.LD.miss_latency_hist_seqr    |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total            1                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples            9                      
system.ruby.ST.hit_latency_hist_seqr     |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total            9                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples            9                      
system.ruby.ST.latency_hist_seqr         |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total             9                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                     32                       # delay histogram for all message
system.ruby.delayHist::mean                  0.125000                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.707107                       # delay histogram for all message
system.ruby.delayHist                    |          31     96.88%     96.88% |           0      0.00%     96.88% |           0      0.00%     96.88% |           0      0.00%     96.88% |           1      3.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                       32                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            12                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.333333                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        1.154701                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          11     91.67%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              12                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            20                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              20                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.009831                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.011236                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.011938                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples           50                      
system.ruby.hit_latency_hist_seqr        |          50    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total           50                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses           35                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits           34                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses            1                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses           25                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits           16                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses            9                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.084278                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.030899                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.016854                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3597.612085                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.001404                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.019663                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.015449                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4199.437642                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           10                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            3                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses            7                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           10                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             3                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses            7                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.021067                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   593.398614                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.011236                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.001404                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples             61                      
system.ruby.latency_hist_seqr            |          61    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total               61                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           11                      
system.ruby.miss_latency_hist_seqr       |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           11                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.015449                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.001404                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.009831                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.016854                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1594.803104                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.011236                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.016854                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2596.207595                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.015449                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3199.437642                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.011236                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.001404                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.009831                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control              408                      
system.ruby.network.msg_byte.Response_Control           48                      
system.ruby.network.msg_byte.Response_Data         2280                      
system.ruby.network.msg_byte.Writeback_Control           24                      
system.ruby.network.msg_count.Control              51                      
system.ruby.network.msg_count.Response_Control            6                      
system.ruby.network.msg_count.Response_Data           57                      
system.ruby.network.msg_count.Writeback_Control            3                      
system.ruby.network.routers0.msg_bytes.Control::0           80                      
system.ruby.network.routers0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.msg_bytes.Response_Data::1          440                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.msg_count.Control::0           10                      
system.ruby.network.routers0.msg_count.Response_Control::1            1                      
system.ruby.network.routers0.msg_count.Response_Control::2            1                      
system.ruby.network.routers0.msg_count.Response_Data::1           11                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers0.percent_links_utilized   715.941011                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.016854                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3096.909840                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.015449                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.001404                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization  1137.429775                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1          440                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            1                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           11                      
system.ruby.network.routers0.throttle1.link_utilization   294.452247                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0           80                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           10                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0          136                      
system.ruby.network.routers1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.msg_bytes.Response_Data::1          760                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.msg_count.Control::0           17                      
system.ruby.network.routers1.msg_count.Response_Control::1            1                      
system.ruby.network.routers1.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.msg_count.Response_Data::1           19                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.percent_links_utilized  1233.918539                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.015449                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3699.437642                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.011236                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.001404                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.009831                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.016854                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1094.100859                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization  1158.005618                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0           80                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           10                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1            8                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.throttle1.link_utilization  1309.831461                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0           56                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1          440                      
system.ruby.network.routers1.throttle1.msg_count.Control::0            7                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            1                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           11                      
system.ruby.network.routers2.msg_bytes.Control::0           56                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers2.msg_count.Control::0            7                      
system.ruby.network.routers2.msg_count.Response_Data::1            8                      
system.ruby.network.routers2.percent_links_utilized   537.570225                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.009831                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.011236                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization   180.688202                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0           56                      
system.ruby.network.routers2.throttle0.msg_count.Control::0            7                      
system.ruby.network.routers2.throttle1.link_utilization   894.452247                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1            8                      
system.ruby.network.routers3.percent_links_utilized     0.702247                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.491573                      
system.ruby.network.routers3.throttle1.link_utilization     0.912921                      
system.ruby.network.routers4.percent_links_utilized    19.522472                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization    31.039326                      
system.ruby.network.routers4.throttle1.link_utilization     8.005618                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0          136                      
system.ruby.network.routers6.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers6.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers6.msg_bytes.Response_Data::1          760                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers6.msg_count.Control::0           17                      
system.ruby.network.routers6.msg_count.Response_Control::1            1                      
system.ruby.network.routers6.msg_count.Response_Control::2            1                      
system.ruby.network.routers6.msg_count.Response_Data::1           19                      
system.ruby.network.routers6.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers6.percent_links_utilized   417.942416                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.016854                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2095.505350                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.018258                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2699.437642                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.011236                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.001404                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.009831                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization  1137.429775                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1          440                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1            1                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1           11                      
system.ruby.network.routers6.throttle1.link_utilization  1158.005618                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0           80                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers6.throttle1.msg_count.Control::0           10                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1            8                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers6.throttle2.link_utilization   180.688202                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0           56                      
system.ruby.network.routers6.throttle2.msg_count.Control::0            7                      
system.ruby.network.routers6.throttle3.link_utilization     0.491573                      
system.ruby.network.routers6.throttle4.link_utilization    31.039326                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples           63                      
system.ruby.outstanding_req_hist_seqr::mean     2.841270                      
system.ruby.outstanding_req_hist_seqr::gmean     2.621359                      
system.ruby.outstanding_req_hist_seqr::stdev     1.034975                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |           7     11.11%     11.11% |          15     23.81%     34.92% |          25     39.68%     74.60% |          13     20.63%     95.24% |           3      4.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total           63                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups           16                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            6                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted           14                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups           16                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses           16                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups              22                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               6                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            6                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads                46                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes               30                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts            6                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                 10                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             2                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts          100                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts           43                       # Number of instructions committed
system.switch_cpus.commit.committedOps             96                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples          179                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.536313                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.500026                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0          149     83.24%     83.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1            7      3.91%     87.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2            9      5.03%     92.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3            4      2.23%     94.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4            3      1.68%     96.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5            2      1.12%     97.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6            0      0.00%     97.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7            3      1.68%     98.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            2      1.12%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total          179                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            2                       # Number of function calls committed.
system.switch_cpus.commit.int_insts                96                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                    17                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu           70     72.92%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead           17     17.71%     90.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            9      9.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total           96                       # Class of committed instruction
system.switch_cpus.commit.refs                     26                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                  43                       # Number of Instructions Simulated
system.switch_cpus.committedOps                    96                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       8.279070                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 8.279070                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles             8                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts            206                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              146                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles                30                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles              6                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles             3                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                  29                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   9                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                  22                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines                27                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                    41                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes             5                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                     91                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles              12                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.061798                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          146                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches            6                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.255618                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples          193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.129534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.585780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              156     80.83%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                5      2.59%     83.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2                0      0.00%     83.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                1      0.52%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                8      4.15%     88.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5                0      0.00%     88.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6                3      1.55%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                0      0.00%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8               20     10.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total          193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts            6                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches               14                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.404494                       # Inst execution rate
system.switch_cpus.iew.exec_refs                   38                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                  9                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles               8                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts            41                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts            9                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts          184                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts            29                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            2                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts           144                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              6                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads           19                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores            1                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            6                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers               135                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                   141                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.718519                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers                97                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.396067                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                    142                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads              203                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes             116                       # number of integer regfile writes
system.switch_cpus.ipc                       0.120787                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.120787                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            1      0.68%      0.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu           107     72.79%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead           30     20.41%     93.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite            9      6.12%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total            147                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses            146                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads          486                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses          141                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes          262                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded                183                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued               147                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined           78                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined           76                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples          193                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.761658                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.608953                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0          144     74.61%     74.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1           13      6.74%     81.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           10      5.18%     86.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3            9      4.66%     91.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4            8      4.15%     95.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            4      2.07%     97.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            1      0.52%     97.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            3      1.55%     99.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            1      0.52%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total          193                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.412921                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                  27                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            1                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads           41                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores            9                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads              69                       # number of misc regfile reads
system.switch_cpus.numCycles                      356                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles               8                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps            98                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles              147                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups           473                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts            205                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands          212                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles                32                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles              6                       # Number of cycles rename is squashing
system.switch_cpus.rename.UndoneMaps               87                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups          322                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                 0                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                  373                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                 398                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::OFF       356000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED       356000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED       356000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED       356000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath         1600                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    116434464                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     16285394                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       524960                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data        98995                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      133345413                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    116434464                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       524960                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    116959424                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1024                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache            4                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data      8833820                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        46816                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      8881664                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath           50                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     14554308                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      2710912                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        16405                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        13937                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        17295612                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           32                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            1                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1219536                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         6435                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1226004                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath   4494382022                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  327063101123596                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  45745488764045                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 1474606741573                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 278075842697                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      374565766853933                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 327063101123596                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 1474606741573                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 328537707865169                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath   2876404494                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache     11235955                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 24814101123596                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 131505617978                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     24948494382022                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath   7370786517                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache     11235955                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 327063101123596                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 70559589887640                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 1474606741573                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 409581460674                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     399514261235955                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED       356000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED       356000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                256                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   8                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    719101124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             719101124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    719101124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            719101124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000063750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  13                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           7                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         7                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        93250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      35000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  250750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13321.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35821.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        5                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     7                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71            1    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1258.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    629.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                        275000                       # Total gap between requests
system.mem_ctrls.avgGap                      39285.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 629213483.146067380905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       250750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     35821.43                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    71.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          3036.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               35574                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     34399.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       73009.700000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        205.083427                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT       356000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          3036.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          1478.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                5082                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     34399.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       43996.100000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        123.584551                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT       356000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     23419289000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      127815000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23547104000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                23552180000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              210340266                       # Simulator instruction rate (inst/s)
host_mem_usage                               10414084                       # Number of bytes of host memory used
host_op_rate                                379756130                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                               96670080                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11029809                       # Number of instructions simulated
sim_ops                                      19935734                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000005                       # Number of seconds simulated
sim_ticks                                     5076000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.ruby.DMA_Controller.Ack                     32      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data            82      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             32      0.00%      0.00%
system.ruby.DMA_Controller.Data                    82      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest           82      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           32      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest             82      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            32      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ           82      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2496      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ           82      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2496      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data           82      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           32      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2494      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           32      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         2576      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         1212                      
system.ruby.IFETCH.hit_latency_hist_seqr |        1212    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         1212                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         1400                      
system.ruby.IFETCH.latency_hist_seqr     |        1400    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         1400                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          188                      
system.ruby.IFETCH.miss_latency_hist_seqr |         188    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          188                      
system.ruby.L1Cache_Controller.Ack       |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            1                      
system.ruby.L1Cache_Controller.Ack_all   |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            6                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            1                      
system.ruby.L1Cache_Controller.Data_Exclusive |         612    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          612                      
system.ruby.L1Cache_Controller.Data_all_Acks |        2832     99.96%     99.96% |           1      0.04%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         2833                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          46    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           46                      
system.ruby.L1Cache_Controller.E.Load    |        5730    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         5730                      
system.ruby.L1Cache_Controller.E.Store   |          90    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           90                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            1                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            1                      
system.ruby.L1Cache_Controller.I.Load    |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         171     99.42%     99.42% |           1      0.58%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          172                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            1                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         612    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          612                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2661    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         2661                      
system.ruby.L1Cache_Controller.Ifetch    |       17513    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        17513                      
system.ruby.L1Cache_Controller.Inv       |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total            1                      
system.ruby.L1Cache_Controller.L1_Replacement |        1790    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         1790                      
system.ruby.L1Cache_Controller.Load      |       13279    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        13279                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            1                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            1                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          37    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           37                      
system.ruby.L1Cache_Controller.M.Load    |        6804    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total         6804                      
system.ruby.L1Cache_Controller.M.Store   |        7024    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         7024                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           24                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          83    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           83                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2627    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         2627                      
system.ruby.L1Cache_Controller.NP.Load   |         648    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          648                      
system.ruby.L1Cache_Controller.NP.Store  |         171     99.42%     99.42% |           1      0.58%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          172                      
system.ruby.L1Cache_Controller.S.Ifetch  |       14862    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        14862                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            1                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1707    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         1707                      
system.ruby.L1Cache_Controller.S.Load    |          96    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           96                      
system.ruby.L1Cache_Controller.S.Store   |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            6                      
system.ruby.L1Cache_Controller.SM.Ack    |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            1                      
system.ruby.L1Cache_Controller.SM.Ack_all |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            6                      
system.ruby.L1Cache_Controller.Store     |        7291     99.99%     99.99% |           1      0.01%    100.00%
system.ruby.L1Cache_Controller.Store::total         7292                      
system.ruby.L1Cache_Controller.WB_Ack    |          83    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           83                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          790      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          157      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1742      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          595      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            649      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            172      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         2627      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             83      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            6      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           17      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            1      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            1      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            1      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           83      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            1      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          771      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            1      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2494      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          596      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          157      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1743      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           35      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           13      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          860      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            6      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           19      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              1      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data              1      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          953                      
system.ruby.LD.hit_latency_hist_seqr     |         953    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          953                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          986                      
system.ruby.LD.latency_hist_seqr         |         986    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           986                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           33                      
system.ruby.LD.miss_latency_hist_seqr    |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           33                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total            2                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total            2                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total            2                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total            2                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           33                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           33                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           33                      
system.ruby.RMW_Read.latency_hist_seqr   |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           33                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          436                      
system.ruby.ST.hit_latency_hist_seqr     |         436    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          436                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          436                      
system.ruby.ST.latency_hist_seqr         |         436    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           436                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  2                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  19                       # delay histogram for all message
system.ruby.delayHist::samples                    540                       # delay histogram for all message
system.ruby.delayHist::mean                  0.059259                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.593883                       # delay histogram for all message
system.ruby.delayHist                    |         533     98.70%     98.70% |           2      0.37%     99.07% |           3      0.56%     99.63% |           1      0.19%     99.81% |           0      0.00%     99.81% |           1      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      540                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            2                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           19                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           270                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.103704                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.820500                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         265     98.15%     98.15% |           0      0.00%     98.15% |           3      1.11%     99.26% |           1      0.37%     99.63% |           0      0.00%     99.63% |           1      0.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             270                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           270                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.014815                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.171812                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         268     99.26%     99.26% |           0      0.00%     99.26% |           2      0.74%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             270                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.003645                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4012.756105                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.003448                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.003497                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         2638                      
system.ruby.hit_latency_hist_seqr        |        2638    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         2638                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         1460                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         1426                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           34                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         1401                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         1212                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          189                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            39                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.282210                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.295508                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.046690                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.023148                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3871.404675                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003251                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.007289                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.023345                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4030.831357                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          223                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          186                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           37                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          223                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           186                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           37                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.041470                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   868.745101                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.003448                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.003251                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           2859                      
system.ruby.latency_hist_seqr            |        2859    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             2859                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          221                      
system.ruby.miss_latency_hist_seqr       |         221    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          221                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.023345                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2027.088253                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.003251                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.003645                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2012.756105                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.023148                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1871.601680                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.003448                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.023148                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2871.503177                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.023345                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3030.831357                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.003448                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.003251                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.003645                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3012.756105                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             6240                      
system.ruby.network.msg_byte.Response_Control         1128                      
system.ruby.network.msg_byte.Response_Data        30720                      
system.ruby.network.msg_byte.Writeback_Control          240                      
system.ruby.network.msg_byte.Writeback_Data          480                      
system.ruby.network.msg_count.Control             780                      
system.ruby.network.msg_count.Response_Control          141                      
system.ruby.network.msg_count.Response_Data          768                      
system.ruby.network.msg_count.Writeback_Control           30                      
system.ruby.network.msg_count.Writeback_Data           12                      
system.ruby.network.routers0.msg_bytes.Control::0         1784                      
system.ruby.network.routers0.msg_bytes.Response_Control::1          112                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          264                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         8840                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0          160                      
system.ruby.network.routers0.msg_count.Control::0          223                      
system.ruby.network.routers0.msg_count.Response_Control::1           14                      
system.ruby.network.routers0.msg_count.Response_Control::2           33                      
system.ruby.network.routers0.msg_count.Response_Data::1          221                      
system.ruby.network.routers0.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            4                      
system.ruby.network.routers0.percent_links_utilized    53.671690                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.023148                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3371.453926                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.024330                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1527.088253                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.003251                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    85.283688                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          112                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         8840                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1           14                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          221                      
system.ruby.network.routers0.throttle1.link_utilization    22.059693                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         1784                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          264                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0          160                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          223                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           33                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            4                      
system.ruby.network.routers1.msg_bytes.Control::0         2080                      
system.ruby.network.routers1.msg_bytes.Response_Control::1          112                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          264                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        10240                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0          160                      
system.ruby.network.routers1.msg_count.Control::0          260                      
system.ruby.network.routers1.msg_count.Response_Control::1           14                      
system.ruby.network.routers1.msg_count.Response_Control::2           33                      
system.ruby.network.routers1.msg_count.Response_Data::1          256                      
system.ruby.network.routers1.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            4                      
system.ruby.network.routers1.percent_links_utilized    90.521572                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.023345                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3530.831357                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.003448                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.003251                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.003743                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1512.756105                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.023345                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1371.650932                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    83.486013                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         1784                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          264                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1         1400                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0          160                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          223                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           33                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           35                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            4                      
system.ruby.network.routers1.throttle1.link_utilization    97.557132                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          296                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1          112                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         8840                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           37                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1           14                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          221                      
system.ruby.network.routers2.msg_bytes.Control::0          296                      
system.ruby.network.routers2.msg_bytes.Response_Data::1         1400                      
system.ruby.network.routers2.msg_count.Control::0           37                      
system.ruby.network.routers2.msg_count.Response_Data::1           35                      
system.ruby.network.routers2.percent_links_utilized    38.223995                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.003645                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3512.756105                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.003448                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization    12.854610                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          296                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           37                      
system.ruby.network.routers2.throttle1.link_utilization    63.593381                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1         1400                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           35                      
system.ruby.network.routers3.percent_links_utilized     0.049251                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.034476                      
system.ruby.network.routers3.throttle1.link_utilization     0.064027                      
system.ruby.network.routers4.percent_links_utilized     1.369188                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization     2.176911                      
system.ruby.network.routers4.throttle1.link_utilization     0.561466                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0         2080                      
system.ruby.network.routers6.msg_bytes.Response_Control::1          112                      
system.ruby.network.routers6.msg_bytes.Response_Control::2          264                      
system.ruby.network.routers6.msg_bytes.Response_Data::1        10240                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0          160                      
system.ruby.network.routers6.msg_count.Control::0          260                      
system.ruby.network.routers6.msg_count.Response_Control::1           14                      
system.ruby.network.routers6.msg_count.Response_Control::2           33                      
system.ruby.network.routers6.msg_count.Response_Data::1          256                      
system.ruby.network.routers6.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers6.msg_count.Writeback_Data::0            4                      
system.ruby.network.routers6.percent_links_utilized    30.639283                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.023148                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2371.552429                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.023739                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2530.831357                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.003448                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.003251                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.003645                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  2512.756105                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization    85.283688                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1          112                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1         8840                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1           14                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1          221                      
system.ruby.network.routers6.throttle1.link_utilization    83.486013                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0         1784                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2          264                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1         1400                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::0          160                      
system.ruby.network.routers6.throttle1.msg_count.Control::0          223                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2           33                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1           35                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::0            4                      
system.ruby.network.routers6.throttle2.link_utilization    12.854610                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0          296                      
system.ruby.network.routers6.throttle2.msg_count.Control::0           37                      
system.ruby.network.routers6.throttle3.link_utilization     0.034476                      
system.ruby.network.routers6.throttle4.link_utilization     2.176911                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples         2851                      
system.ruby.outstanding_req_hist_seqr::mean     2.019291                      
system.ruby.outstanding_req_hist_seqr::gmean     1.739165                      
system.ruby.outstanding_req_hist_seqr::stdev     1.222586                      
system.ruby.outstanding_req_hist_seqr    |        1192     41.81%     41.81% |        1388     48.68%     90.49% |         225      7.89%     98.39% |          22      0.77%     99.16% |          22      0.77%     99.93% |           2      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         2851                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         1671                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          254                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         1481                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          253                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         1671                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1418                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            1842                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             137                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          235                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              3161                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             1884                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          255                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                616                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           321                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            8                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         4664                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         2592                       # Number of instructions committed
system.switch_cpus.commit.committedOps           5178                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         3921                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.320581                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.450012                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         2659     67.81%     67.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          267      6.81%     74.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          184      4.69%     79.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          251      6.40%     85.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          100      2.55%     88.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           57      1.45%     89.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           37      0.94%     90.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           45      1.15%     91.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          321      8.19%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         3921                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 28                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           67                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              5165                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   806                       # Number of loads committed
system.switch_cpus.commit.membars                   4                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            5      0.10%      0.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         3897     75.26%     75.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            7      0.14%     75.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           26      0.50%     75.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     75.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     75.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     75.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     75.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     75.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     75.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     75.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     75.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     75.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     75.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            2      0.04%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          795     15.35%     91.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          421      8.13%     99.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           11      0.21%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           14      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         5178                       # Class of committed instruction
system.switch_cpus.commit.refs                   1241                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                2592                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  5178                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.958333                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.958333                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          1040                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          12502                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             1573                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              1595                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            255                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           278                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                1170                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    19                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 640                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                1842                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              1406                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  2933                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            87                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   6871                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             510                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.362884                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         1553                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          390                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.353625                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         4741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.996414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.496500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             2342     49.40%     49.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              218      4.60%     54.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              190      4.01%     58.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              237      5.00%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              107      2.26%     65.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              114      2.40%     67.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              103      2.17%     69.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              159      3.35%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             1271     26.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         4741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                32                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               27                       # number of floating regfile writes
system.switch_cpus.idleCycles                     335                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          300                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              890                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.576635                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 1799                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                637                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             564                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          1450                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           68                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          839                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         9842                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          1162                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          547                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          8003                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            255                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           68                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          649                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          402                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          285                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           15                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              8202                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  7893                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.654596                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              5369                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.554965                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   7969                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            11416                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            6407                       # number of integer regfile writes
system.switch_cpus.ipc                       0.510638                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.510638                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           75      0.88%      0.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          6514     76.14%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.08%     77.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            29      0.34%     77.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            4      0.05%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         1211     14.16%     91.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          660      7.71%     99.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           31      0.36%     99.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           24      0.28%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           8555                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              60                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          120                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           49                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          104                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 148                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017300                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             135     91.22%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     91.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              4      2.70%     93.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             9      6.08%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           8568                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        21942                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         7844                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        14404                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               9819                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              8555                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           23                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         4664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           68                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         5326                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         4741                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.804472                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.515762                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         2715     57.27%     57.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          261      5.51%     62.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          293      6.18%     68.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          266      5.61%     74.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          237      5.00%     79.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          360      7.59%     87.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          246      5.19%     92.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          218      4.60%     96.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          145      3.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         4741                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.685382                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                1406                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    17                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           57                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           61                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         1450                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          839                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            3829                       # number of misc regfile reads
system.switch_cpus.numCycles                     5076                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            1003                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          5548                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             10                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             1693                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            27                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         27804                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          11586                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        11986                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              1735                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            255                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            40                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             6449                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           52                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        17093                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           15                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               199                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                13442                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               20517                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::OFF      5076000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      5076000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      5076000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      5076000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath         1600                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    116434464                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     16285394                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       569920                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       106726                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      133398104                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    116434464                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       569920                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    117004384                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1024                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache            4                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data      8833820                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        50012                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      8884860                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath           50                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     14554308                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      2710912                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        17810                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        15037                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        17298117                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           32                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            1                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1219536                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         6873                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1226442                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath    315208826                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  22938231678487                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  3208312450749                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 112277383767                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  21025610717                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      26280162332545                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 22938231678487                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 112277383767                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 23050509062254                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    201733649                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache       788022                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 1740311268716                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data   9852639874                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     1750366430260                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath    516942474                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache       788022                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 22938231678487                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 4948623719464                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 112277383767                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data  30878250591                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     28030528762805                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      5076000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      5076000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               1152                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  36                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    226950355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             226950355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    226950355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            226950355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        37.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000384500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  78                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          37                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        37                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       618749                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1451249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16722.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39222.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       19                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    37                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           27                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    118.518519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.397758                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    76.766564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-95           14     51.85%     51.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-159            7     25.93%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-223            4     14.81%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-287            1      3.70%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-415            1      3.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           27                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   2368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    1184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       466.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    233.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       5165000                       # Total gap between requests
system.mem_ctrls.avgGap                     139594.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0         1184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 233254531.126871556044                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           37                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0      1451249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     39222.95                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    51.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         27325.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         17740.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        76230.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     155678.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     445141.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     38889.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       761005.600000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        149.922301                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       394000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      4322000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         27325.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         22176.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        111804.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     155678.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     455823.550000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     29649.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       802457.350000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        158.088524                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       283000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      4433000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     23419289000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      132891000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23552180000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                23553602000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              376249795                       # Simulator instruction rate (inst/s)
host_mem_usage                               10414084                       # Number of bytes of host memory used
host_op_rate                                678868809                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.03                       # Real time elapsed on the host
host_tick_rate                               48397836                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11030969                       # Number of instructions simulated
sim_ops                                      19937992                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000001                       # Number of seconds simulated
sim_ticks                                     1422000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack                     32      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data            82      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             32      0.00%      0.00%
system.ruby.DMA_Controller.Data                    82      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest           82      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           32      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest             82      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            32      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ           82      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2507      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ           82      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2507      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data           82      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           32      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2505      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           32      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         2587      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          316                      
system.ruby.IFETCH.hit_latency_hist_seqr |         316    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total          316                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples          397                      
system.ruby.IFETCH.latency_hist_seqr     |         397    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total          397                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           81                      
system.ruby.IFETCH.miss_latency_hist_seqr |          81    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           81                      
system.ruby.L1Cache_Controller.Ack       |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            1                      
system.ruby.L1Cache_Controller.Ack_all   |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            6                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            1                      
system.ruby.L1Cache_Controller.Data_Exclusive |         619    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          619                      
system.ruby.L1Cache_Controller.Data_all_Acks |        2913     99.97%     99.97% |           1      0.03%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         2914                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          46    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           46                      
system.ruby.L1Cache_Controller.E.Load    |        5849    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         5849                      
system.ruby.L1Cache_Controller.E.Store   |          91    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           91                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            1                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            1                      
system.ruby.L1Cache_Controller.I.Load    |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         171     99.42%     99.42% |           1      0.58%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          172                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            1                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         619    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          619                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2742    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         2742                      
system.ruby.L1Cache_Controller.Ifetch    |       17911    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        17911                      
system.ruby.L1Cache_Controller.Inv       |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total            1                      
system.ruby.L1Cache_Controller.L1_Replacement |        1872    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         1872                      
system.ruby.L1Cache_Controller.Load      |       13570    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        13570                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            1                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            1                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          37    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           37                      
system.ruby.L1Cache_Controller.M.Load    |        6970    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total         6970                      
system.ruby.L1Cache_Controller.M.Store   |        7204    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         7204                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           24                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          83    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           83                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2709    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         2709                      
system.ruby.L1Cache_Controller.NP.Load   |         654    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          654                      
system.ruby.L1Cache_Controller.NP.Store  |         171     99.42%     99.42% |           1      0.58%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          172                      
system.ruby.L1Cache_Controller.S.Ifetch  |       15178    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        15178                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            1                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1789    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         1789                      
system.ruby.L1Cache_Controller.S.Load    |          96    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           96                      
system.ruby.L1Cache_Controller.S.Store   |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            6                      
system.ruby.L1Cache_Controller.SM.Ack    |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            1                      
system.ruby.L1Cache_Controller.SM.Ack_all |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            6                      
system.ruby.L1Cache_Controller.Store     |        7472     99.99%     99.99% |           1      0.01%    100.00%
system.ruby.L1Cache_Controller.Store::total         7473                      
system.ruby.L1Cache_Controller.WB_Ack    |          83    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           83                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          797      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          157      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1746      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          602      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            655      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            172      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         2709      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             83      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            6      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           17      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            1      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            1      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            1      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           83      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            1      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          778      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            1      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2505      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          602      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          157      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1748      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           35      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           13      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          937      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            6      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           19      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              1      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data              1      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          285                      
system.ruby.LD.hit_latency_hist_seqr     |         285    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          285                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          292                      
system.ruby.LD.latency_hist_seqr         |         292    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           292                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples            7                      
system.ruby.LD.miss_latency_hist_seqr    |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total            7                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples            5                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total            5                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples            5                      
system.ruby.RMW_Read.latency_hist_seqr   |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total            5                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          176                      
system.ruby.ST.hit_latency_hist_seqr     |         176    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          176                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          176                      
system.ruby.ST.latency_hist_seqr         |         176    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           176                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    194                       # delay histogram for all message
system.ruby.delayHist                    |         194    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      194                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            95                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          95    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              95                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            99                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          99    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              99                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.003868                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.003868                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.003868                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples          782                      
system.ruby.hit_latency_hist_seqr        |         782    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total          782                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses          472                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits          466                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses            6                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses          398                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits          316                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           82                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             7                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.305907                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.061885                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.030942                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3957.278511                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.002461                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.007736                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.030942                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           88                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           77                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           11                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           88                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            77                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           11                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.058017                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   957.278511                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.003868                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.002461                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples            870                      
system.ruby.latency_hist_seqr            |         870    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total              870                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           88                      
system.ruby.miss_latency_hist_seqr       |          88    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           88                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.030942                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.002461                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.003868                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.030942                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1957.278511                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.003868                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.030942                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2957.278511                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.030942                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.003868                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.002461                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.003868                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             2376                      
system.ruby.network.msg_byte.Response_Control          168                      
system.ruby.network.msg_byte.Response_Data        11880                      
system.ruby.network.msg_count.Control             297                      
system.ruby.network.msg_count.Response_Control           21                      
system.ruby.network.msg_count.Response_Data          297                      
system.ruby.network.routers0.msg_bytes.Control::0          704                      
system.ruby.network.routers0.msg_bytes.Response_Control::2           56                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         3520                      
system.ruby.network.routers0.msg_count.Control::0           88                      
system.ruby.network.routers0.msg_count.Response_Control::2            7                      
system.ruby.network.routers0.msg_count.Response_Data::1           88                      
system.ruby.network.routers0.percent_links_utilized   196.290436                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.030942                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3457.278511                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.030942                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.002461                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization   312.165963                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         3520                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           88                      
system.ruby.network.routers0.throttle1.link_utilization    80.414909                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          704                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2           56                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           88                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2            7                      
system.ruby.network.routers1.msg_bytes.Control::0          792                      
system.ruby.network.routers1.msg_bytes.Response_Control::2           56                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         3960                      
system.ruby.network.routers1.msg_count.Control::0           99                      
system.ruby.network.routers1.msg_count.Response_Control::2            7                      
system.ruby.network.routers1.msg_count.Response_Data::1           99                      
system.ruby.network.routers1.percent_links_utilized   328.410689                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.030942                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.003868                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.002461                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.003868                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.030942                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1457.278511                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization   300.650492                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          704                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2           56                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          440                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           88                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2            7                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           11                      
system.ruby.network.routers1.throttle1.link_utilization   356.170886                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0           88                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         3520                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           11                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           88                      
system.ruby.network.routers2.msg_bytes.Control::0           88                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          440                      
system.ruby.network.routers2.msg_count.Control::0           11                      
system.ruby.network.routers2.msg_count.Response_Data::1           11                      
system.ruby.network.routers2.percent_links_utilized   137.025316                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.003868                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.003868                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization    46.079466                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0           88                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           11                      
system.ruby.network.routers2.throttle1.link_utilization   227.971167                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          440                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           11                      
system.ruby.network.routers3.percent_links_utilized     0.175809                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.123066                      
system.ruby.network.routers3.throttle1.link_utilization     0.228551                      
system.ruby.network.routers4.percent_links_utilized     4.887482                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization     7.770745                      
system.ruby.network.routers4.throttle1.link_utilization     2.004219                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0          792                      
system.ruby.network.routers6.msg_bytes.Response_Control::2           56                      
system.ruby.network.routers6.msg_bytes.Response_Data::1         3960                      
system.ruby.network.routers6.msg_count.Control::0           99                      
system.ruby.network.routers6.msg_count.Response_Control::2            7                      
system.ruby.network.routers6.msg_count.Response_Data::1           99                      
system.ruby.network.routers6.percent_links_utilized   111.131622                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.030942                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2457.278511                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.030942                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.003868                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.002461                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.003868                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization   312.165963                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1         3520                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1           88                      
system.ruby.network.routers6.throttle1.link_utilization   300.650492                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0          704                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2           56                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1          440                      
system.ruby.network.routers6.throttle1.msg_count.Control::0           88                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2            7                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1           11                      
system.ruby.network.routers6.throttle2.link_utilization    46.079466                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0           88                      
system.ruby.network.routers6.throttle2.msg_count.Control::0           11                      
system.ruby.network.routers6.throttle3.link_utilization     0.123066                      
system.ruby.network.routers6.throttle4.link_utilization     7.770745                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples          868                      
system.ruby.outstanding_req_hist_seqr::mean     2.170507                      
system.ruby.outstanding_req_hist_seqr::gmean     1.803969                      
system.ruby.outstanding_req_hist_seqr::stdev     1.461053                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |         359     41.36%     41.36% |         289     33.29%     74.65% |          90     10.37%     85.02% |          23      2.65%     87.67% |          66      7.60%     95.28% |          34      3.92%     99.19% |           5      0.58%     99.77% |           2      0.23%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total          868                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups          465                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           77                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted          418                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits           44                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups          465                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          421                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups             500                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              35                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           75                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              1304                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes              773                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts           76                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                276                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           149                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts          863                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         1160                       # Number of instructions committed
system.switch_cpus.commit.committedOps           2258                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         1212                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.863036                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.811922                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0          704     58.09%     58.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1           90      7.43%     65.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2           70      5.78%     71.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3           89      7.34%     78.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           39      3.22%     81.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           32      2.64%     84.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           20      1.65%     86.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           19      1.57%     87.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          149     12.29%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         1212                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 28                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           22                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              2256                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   306                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            1      0.04%      0.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         1768     78.30%     78.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            7      0.31%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          293     12.98%     91.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          162      7.17%     98.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           13      0.58%     99.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           14      0.62%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         2258                       # Class of committed instruction
system.switch_cpus.commit.refs                    482                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                1160                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  2258                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.225862                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.225862                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           101                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts           3637                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              641                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles               477                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles             77                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles            80                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 343                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     2                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 213                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                 500                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines               402                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                   670                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            38                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   1872                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             154                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.351617                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          629                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches           79                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.316456                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         1376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.723110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.437494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              749     54.43%     54.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1               47      3.42%     57.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2               66      4.80%     62.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3               32      2.33%     64.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4               37      2.69%     67.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               40      2.91%     70.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               40      2.91%     73.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7               36      2.62%     76.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8              329     23.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         1376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                16                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               14                       # number of floating regfile writes
system.switch_cpus.idleCycles                      46                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts           88                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              317                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.905063                       # Inst execution rate
system.switch_cpus.iew.exec_refs                  556                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                213                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles              88                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts           413                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            2                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          255                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         3121                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts           343                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          179                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          2709                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             77                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           20                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          107                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores           80                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           86                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            2                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              2873                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  2693                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.655412                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              1883                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.893812                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   2704                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             3847                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            2148                       # number of integer regfile writes
system.switch_cpus.ipc                       0.815752                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.815752                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           16      0.55%      0.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          2265     78.43%     78.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.24%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead          355     12.29%     91.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          218      7.55%     99.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           13      0.45%     99.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           14      0.48%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           2888                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              28                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           56                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           28                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                  55                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019044                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              54     98.18%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              1      1.82%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           2899                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads         7156                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         2665                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes         3956                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               3120                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              2888                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined          863                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued            5                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined          898                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         1376                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.098837                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.567851                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0          679     49.35%     49.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          101      7.34%     56.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           99      7.19%     63.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3           87      6.32%     70.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4           86      6.25%     76.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          102      7.41%     83.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          122      8.87%     92.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7           58      4.22%     96.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           42      3.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         1376                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.030942                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                 402                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            8                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads          413                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          255                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            1257                       # number of misc regfile reads
system.switch_cpus.numCycles                     1422                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles              94                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          2516                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles              665                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents             7                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups          8160                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts           3487                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands         3601                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles               532                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles             77                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles             8                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             1081                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           18                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups         4973                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                19                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                 4184                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                6415                       # The number of ROB writes
system.switch_cpus.timesIdled                       1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::OFF      1422000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      1422000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      1422000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      1422000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath         1600                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    116434464                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     16285394                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       582720                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       109081                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      133413259                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    116434464                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       582720                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    117017184                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1024                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache            4                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data      8833820                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        51277                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      8886125                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath           50                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     14554308                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      2710912                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        18210                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        15362                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        17298842                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           32                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            1                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1219536                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         7049                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1226618                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath   1125175809                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  81880776371308                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  11452457102672                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 409789029536                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  76709563994                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      93820857243319                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 81880776371308                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 409789029536                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 82290565400844                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    720112518                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache      2812940                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 6212250351617                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  36059774965                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     6249033052039                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath   1845288326                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache      2812940                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 81880776371308                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 17664707454290                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 409789029536                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 112769338959                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     100069890295359                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      1422000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      1422000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0          352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                352                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  11                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    247538678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             247538678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    247538678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            247538678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        11.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000058500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  22                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          11                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        11                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       148999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      55000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  396499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13545.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36045.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        5                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    11                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-143            1    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       495.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    247.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       1417000                       # Total gap between requests
system.mem_ctrls.avgGap                     128818.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 247538677.918424785137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           11                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       396499                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     36045.36                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    45.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          9108.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        25410.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     137356.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       171875.200000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        120.868636                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      1422000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          6072.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          1478.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        25410.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     137356.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       170317.400000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        119.773136                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      1422000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     23419289000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      134313000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23553602000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                23574330000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               20112164                       # Simulator instruction rate (inst/s)
host_mem_usage                               10414084                       # Number of bytes of host memory used
host_op_rate                                 36350642                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.55                       # Real time elapsed on the host
host_tick_rate                               37754346                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11040561                       # Number of instructions simulated
sim_ops                                      19956876                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000021                       # Number of seconds simulated
sim_ticks                                    20728000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles             480                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                  1129                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.ruby.DMA_Controller.Ack                     40      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data           122      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             40      0.00%      0.00%
system.ruby.DMA_Controller.Data                   122      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest          122      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           40      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest            122      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            40      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ          122      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           40      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2728      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ          122      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           40      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2728      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data          122      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           40      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2728      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           40      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         2850      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         3234                      
system.ruby.IFETCH.hit_latency_hist_seqr |        3234    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         3234                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         3912                      
system.ruby.IFETCH.latency_hist_seqr     |        3912    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         3912                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          678                      
system.ruby.IFETCH.miss_latency_hist_seqr |         678    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          678                      
system.ruby.L1Cache_Controller.Ack       |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            2                      
system.ruby.L1Cache_Controller.Ack_all   |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            7                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            2                      
system.ruby.L1Cache_Controller.Data_Exclusive |         647    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          647                      
system.ruby.L1Cache_Controller.Data_all_Acks |        3602     99.94%     99.94% |           2      0.06%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         3604                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          56    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           56                      
system.ruby.L1Cache_Controller.E.Load    |        7192    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7192                      
system.ruby.L1Cache_Controller.E.Store   |          97    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           97                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.I.Load    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         178     98.89%     98.89% |           2      1.11%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          180                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            2                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         647    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          647                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        3424    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         3424                      
system.ruby.L1Cache_Controller.Ifetch    |       21821    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        21821                      
system.ruby.L1Cache_Controller.Inv       |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total            2                      
system.ruby.L1Cache_Controller.L1_Replacement |        2550    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         2550                      
system.ruby.L1Cache_Controller.Load      |       16691    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        16691                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          46    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           46                      
system.ruby.L1Cache_Controller.M.Load    |        8699    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total         8699                      
system.ruby.L1Cache_Controller.M.Store   |        9039    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         9039                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           24                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         102    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          102                      
system.ruby.L1Cache_Controller.NP.Ifetch |        3385    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         3385                      
system.ruby.L1Cache_Controller.NP.Load   |         686    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          686                      
system.ruby.L1Cache_Controller.NP.Store  |         178     98.89%     98.89% |           2      1.11%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          180                      
system.ruby.L1Cache_Controller.S.Ifetch  |       18412    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        18412                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            2                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2448    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         2448                      
system.ruby.L1Cache_Controller.S.Load    |         112    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          112                      
system.ruby.L1Cache_Controller.S.Store   |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            7                      
system.ruby.L1Cache_Controller.SM.Ack    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            2                      
system.ruby.L1Cache_Controller.SM.Ack_all |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            7                      
system.ruby.L1Cache_Controller.Store     |        9321     99.98%     99.98% |           2      0.02%    100.00%
system.ruby.L1Cache_Controller.Store::total         9323                      
system.ruby.L1Cache_Controller.WB_Ack    |         102    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          102                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          834      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          161      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1949      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          618      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            688      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            180      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         3385      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            102      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            7      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           29      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          102      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          814      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            2      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2728      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          618      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          161      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1949      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           39      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           13      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1412      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            7      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           20      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              2      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data              2      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         3088                      
system.ruby.LD.hit_latency_hist_seqr     |        3088    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         3088                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         3121                      
system.ruby.LD.latency_hist_seqr         |        3121    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          3121                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           33                      
system.ruby.LD.miss_latency_hist_seqr    |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           33                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples           22                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total           22                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples           22                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total           22                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples           22                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total           22                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples           22                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total           22                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           53                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           53                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           53                      
system.ruby.RMW_Read.latency_hist_seqr   |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           53                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         1744                      
system.ruby.ST.hit_latency_hist_seqr     |        1744    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         1744                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         1753                      
system.ruby.ST.latency_hist_seqr         |        1753    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          1753                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples            9                      
system.ruby.ST.miss_latency_hist_seqr    |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total            9                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  2                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  19                       # delay histogram for all message
system.ruby.delayHist::samples                   1742                       # delay histogram for all message
system.ruby.delayHist::mean                  0.044776                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.520961                       # delay histogram for all message
system.ruby.delayHist                    |        1725     99.02%     99.02% |           4      0.23%     99.25% |          10      0.57%     99.83% |           0      0.00%     99.83% |           0      0.00%     99.83% |           3      0.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     1742                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            2                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           19                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           775                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.087742                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.755713                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         762     98.32%     98.32% |           1      0.13%     98.45% |           9      1.16%     99.61% |           0      0.00%     99.61% |           0      0.00%     99.61% |           3      0.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             775                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           964                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.010373                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.170200                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         960     99.59%     99.59% |           0      0.00%     99.59% |           3      0.31%     99.90% |           0      0.00%     99.90% |           1      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             964                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples             3                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total               3                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.006489                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4081.628711                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.006537                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.006609                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         8163                      
system.ruby.hit_latency_hist_seqr        |        8163    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         8163                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         4970                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         4929                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         3910                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         3234                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          676                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            64                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.214468                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.192976                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.035508                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.017826                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3749.191926                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.000893                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            1                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            1                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_buf_msgs     0.000145                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.010662                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.017778                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4015.257139                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          718                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          495                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          223                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          716                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           495                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          221                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.029694                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   746.622938                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.005403                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3510.963431                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000917                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           8883                      
system.ruby.latency_hist_seqr            |        8883    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             8883                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          720                      
system.ruby.miss_latency_hist_seqr       |         720    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          720                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.017754                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2015.257139                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.000893                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.005331                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.017778                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1747.406901                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.006537                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time  1500.192976                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.network.int_link_buffers10.avg_stall_time  2003.907757                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_buf_msgs     0.001158                       # Average number of messages in buffer
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.017826                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2749.191926                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.017778                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3015.257139                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.005403                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time  2510.963431                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.000917                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.006489                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3081.628711                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_buf_msgs     0.001158                       # Average number of messages in buffer
system.ruby.network.int_link_buffers31.avg_stall_time  2500.192976                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            22536                      
system.ruby.network.msg_byte.Request_Control           72                      
system.ruby.network.msg_byte.Response_Control         1416                      
system.ruby.network.msg_byte.Response_Data       117960                      
system.ruby.network.msg_byte.Writeback_Control         1584                      
system.ruby.network.msg_byte.Writeback_Data         1080                      
system.ruby.network.msg_count.Control            2817                      
system.ruby.network.msg_count.Request_Control            9                      
system.ruby.network.msg_count.Response_Control          177                      
system.ruby.network.msg_count.Response_Data         2949                      
system.ruby.network.msg_count.Writeback_Control          198                      
system.ruby.network.msg_count.Writeback_Data           27                      
system.ruby.network.routers0.msg_bytes.Control::0         5736                      
system.ruby.network.routers0.msg_bytes.Request_Control::2            8                      
system.ruby.network.routers0.msg_bytes.Response_Control::1          168                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          296                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        28760                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0          360                      
system.ruby.network.routers0.msg_count.Control::0          717                      
system.ruby.network.routers0.msg_count.Request_Control::2            1                      
system.ruby.network.routers0.msg_count.Response_Control::1           21                      
system.ruby.network.routers0.msg_count.Response_Control::2           37                      
system.ruby.network.routers0.msg_count.Response_Data::1          719                      
system.ruby.network.routers0.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            9                      
system.ruby.network.routers0.percent_links_utilized    16.135179                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.017826                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3249.191926                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.018574                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1515.257139                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.000893                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    25.771903                      
system.ruby.network.routers0.throttle0.msg_bytes.Request_Control::2            8                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          168                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        28720                      
system.ruby.network.routers0.throttle0.msg_count.Request_Control::2            1                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1           21                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          718                      
system.ruby.network.routers0.throttle1.link_utilization     6.498456                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         5736                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          296                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0          360                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          717                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           37                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::1            1                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            9                      
system.ruby.network.routers1.msg_bytes.Control::0         7512                      
system.ruby.network.routers1.msg_bytes.Request_Control::2           24                      
system.ruby.network.routers1.msg_bytes.Response_Control::1          160                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          304                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        37640                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0          360                      
system.ruby.network.routers1.msg_count.Control::0          939                      
system.ruby.network.routers1.msg_count.Request_Control::2            3                      
system.ruby.network.routers1.msg_count.Response_Control::1           20                      
system.ruby.network.routers1.msg_count.Response_Control::2           38                      
system.ruby.network.routers1.msg_count.Response_Data::1          941                      
system.ruby.network.routers1.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            9                      
system.ruby.network.routers1.percent_links_utilized    26.003474                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.017778                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3515.257139                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.005403                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  3010.963431                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.000917                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.005331                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.017850                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1247.406901                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    22.954458                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         5744                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          304                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1         8960                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0          360                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          718                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           38                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          224                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            9                      
system.ruby.network.routers1.throttle1.link_utilization    29.052489                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         1768                      
system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::2           24                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1          160                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        28680                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          221                      
system.ruby.network.routers1.throttle1.msg_count.Request_Control::2            3                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1           20                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          717                      
system.ruby.network.routers2.msg_bytes.Control::0         1768                      
system.ruby.network.routers2.msg_bytes.Response_Data::1        10520                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::0          384                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::1           64                      
system.ruby.network.routers2.msg_count.Control::0          221                      
system.ruby.network.routers2.msg_count.Response_Data::1          263                      
system.ruby.network.routers2.msg_count.Writeback_Control::0           48                      
system.ruby.network.routers2.msg_count.Writeback_Control::1            8                      
system.ruby.network.routers2.percent_links_utilized    10.360382                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.006489                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3581.628711                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.006585                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time  1000.192976                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     3.485623                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         1768                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::0          384                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          221                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::0           48                      
system.ruby.network.routers2.throttle1.link_utilization    17.235141                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        10520                      
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Control::1           64                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1          263                      
system.ruby.network.routers2.throttle1.msg_count.Writeback_Control::1            8                      
system.ruby.network.routers3.msg_bytes.Control::0            8                      
system.ruby.network.routers3.msg_bytes.Request_Control::2           16                      
system.ruby.network.routers3.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers3.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers3.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers3.msg_count.Control::0            1                      
system.ruby.network.routers3.msg_count.Request_Control::2            2                      
system.ruby.network.routers3.msg_count.Response_Control::1            1                      
system.ruby.network.routers3.msg_count.Response_Control::2            1                      
system.ruby.network.routers3.msg_count.Response_Data::1            3                      
system.ruby.network.routers3.percent_links_utilized     0.024122                      
system.ruby.network.routers3.port_buffers01.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers04.avg_stall_time  1503.907757                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.016885                      
system.ruby.network.routers3.throttle0.msg_bytes.Request_Control::2           16                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers3.throttle0.msg_count.Request_Control::2            2                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::1            1                      
system.ruby.network.routers3.throttle1.link_utilization     0.031359                      
system.ruby.network.routers3.throttle1.msg_bytes.Control::0            8                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers3.throttle1.msg_count.Control::0            1                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::1            1                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::1            2                      
system.ruby.network.routers4.msg_bytes.Response_Data::1         1600                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::0          384                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::1           64                      
system.ruby.network.routers4.msg_count.Response_Data::1           40                      
system.ruby.network.routers4.msg_count.Writeback_Control::0           48                      
system.ruby.network.routers4.msg_count.Writeback_Control::1            8                      
system.ruby.network.routers4.percent_links_utilized     0.489676                      
system.ruby.network.routers4.port_buffers01.avg_buf_msgs     0.001158                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers01.avg_stall_time  3000.192976                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_buf_msgs     0.001158                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization     0.783964                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Data::1         1600                      
system.ruby.network.routers4.throttle0.msg_bytes.Writeback_Control::1           64                      
system.ruby.network.routers4.throttle0.msg_count.Response_Data::1           40                      
system.ruby.network.routers4.throttle0.msg_count.Writeback_Control::1            8                      
system.ruby.network.routers4.throttle1.link_utilization     0.195388                      
system.ruby.network.routers4.throttle1.msg_bytes.Writeback_Control::0          384                      
system.ruby.network.routers4.throttle1.msg_count.Writeback_Control::0           48                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0         7512                      
system.ruby.network.routers6.msg_bytes.Request_Control::2           24                      
system.ruby.network.routers6.msg_bytes.Response_Control::1          168                      
system.ruby.network.routers6.msg_bytes.Response_Control::2          304                      
system.ruby.network.routers6.msg_bytes.Response_Data::1        39320                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0          464                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::1           64                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0          360                      
system.ruby.network.routers6.msg_count.Control::0          939                      
system.ruby.network.routers6.msg_count.Request_Control::2            3                      
system.ruby.network.routers6.msg_count.Response_Control::1           21                      
system.ruby.network.routers6.msg_count.Response_Control::2           38                      
system.ruby.network.routers6.msg_count.Response_Data::1          983                      
system.ruby.network.routers6.msg_count.Writeback_Control::0           58                      
system.ruby.network.routers6.msg_count.Writeback_Control::1            8                      
system.ruby.network.routers6.msg_count.Writeback_Data::0            9                      
system.ruby.network.routers6.percent_links_utilized     8.835472                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.017826                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2249.191926                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.017778                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2515.257139                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.005403                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time  2010.963431                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.000917                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.006489                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  2581.628711                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_buf_msgs     0.001158                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers13.avg_stall_time  2000.192976                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization    25.771903                      
system.ruby.network.routers6.throttle0.msg_bytes.Request_Control::2            8                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1          168                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1        28720                      
system.ruby.network.routers6.throttle0.msg_count.Request_Control::2            1                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1           21                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1          718                      
system.ruby.network.routers6.throttle1.link_utilization    22.954458                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0         5744                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2          304                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1         8960                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::0          360                      
system.ruby.network.routers6.throttle1.msg_count.Control::0          718                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2           38                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1          224                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::0            9                      
system.ruby.network.routers6.throttle2.link_utilization     3.485623                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0         1768                      
system.ruby.network.routers6.throttle2.msg_bytes.Writeback_Control::0          384                      
system.ruby.network.routers6.throttle2.msg_count.Control::0          221                      
system.ruby.network.routers6.throttle2.msg_count.Writeback_Control::0           48                      
system.ruby.network.routers6.throttle3.link_utilization     0.016885                      
system.ruby.network.routers6.throttle3.msg_bytes.Request_Control::2           16                      
system.ruby.network.routers6.throttle3.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers6.throttle3.msg_count.Request_Control::2            2                      
system.ruby.network.routers6.throttle3.msg_count.Response_Data::1            1                      
system.ruby.network.routers6.throttle4.link_utilization     0.783964                      
system.ruby.network.routers6.throttle4.msg_bytes.Response_Data::1         1600                      
system.ruby.network.routers6.throttle4.msg_bytes.Writeback_Control::1           64                      
system.ruby.network.routers6.throttle4.msg_count.Response_Data::1           40                      
system.ruby.network.routers6.throttle4.msg_count.Writeback_Control::1            8                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples         8863                      
system.ruby.outstanding_req_hist_seqr::mean     1.991538                      
system.ruby.outstanding_req_hist_seqr::gmean     1.765024                      
system.ruby.outstanding_req_hist_seqr::stdev     1.021014                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |        3280     37.01%     37.01% |        3308     37.32%     74.33% |        1627     18.36%     92.69% |         477      5.38%     98.07% |         105      1.18%     99.26% |          29      0.33%     99.58% |          30      0.34%     99.92% |           6      0.07%     99.99% |           1      0.01%    100.00%
system.ruby.outstanding_req_hist_seqr::total         8863                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.001182                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_buf_msgs     0.006947                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_buf_msgs     0.001158                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time  3500.192976                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         4361                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          729                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         3898                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          564                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         4361                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3797                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            4921                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             488                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          696                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             10099                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             5910                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          729                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               2121                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          1046                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           77                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        11856                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         9592                       # Number of instructions committed
system.switch_cpus.commit.committedOps          18884                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        13174                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.433429                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.476231                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         8449     64.13%     64.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         1014      7.70%     71.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          743      5.64%     77.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          887      6.73%     84.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          363      2.76%     86.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          303      2.30%     89.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          195      1.48%     90.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          174      1.32%     92.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         1046      7.94%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        13174                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                217                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          259                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             18709                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  2894                       # Number of loads committed
system.switch_cpus.commit.membars                  44                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           33      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        14082     74.57%     74.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           20      0.11%     74.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     74.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            5      0.03%     74.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     74.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     74.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     74.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     74.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     74.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     74.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     74.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           12      0.06%     74.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     74.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           16      0.08%     75.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     75.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           16      0.08%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           22      0.12%     75.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     75.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     75.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           12      0.06%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     75.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         2828     14.98%     90.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         1708      9.04%     99.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           66      0.35%     99.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           64      0.34%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        18884                       # Class of committed instruction
system.switch_cpus.commit.refs                   4666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                9592                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 18884                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.048269                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.048269                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          1580                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          36836                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             7335                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              4773                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            733                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           745                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                3671                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    21                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                2242                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     5                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                4921                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              3973                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  7188                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           319                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  19272                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            1466                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.250471                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         7245                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         1052                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.980913                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        15166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.625148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.412028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             8478     55.90%     55.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              549      3.62%     59.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              594      3.92%     63.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              491      3.24%     66.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              393      2.59%     69.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              362      2.39%     71.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              406      2.68%     74.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              359      2.37%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             3534     23.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        15166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               301                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              187                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          869                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             2712                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.308851                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 5905                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               2237                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            1269                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          4502                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           72                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          156                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         2899                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        30745                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          3668                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1424                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         25715                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              4                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            733                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             5                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          222                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         1605                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         1126                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            4                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          840                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           29                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             26620                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 25426                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.650338                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             17312                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.294142                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  25638                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            36501                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           20246                       # number of integer regfile writes
system.switch_cpus.ipc                       0.488217                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.488217                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          215      0.79%      0.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         20517     75.60%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           21      0.08%     76.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             2      0.01%     76.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            9      0.03%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           14      0.05%     76.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           26      0.10%     76.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           20      0.07%     76.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           24      0.09%     76.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           12      0.04%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         3782     13.94%     90.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         2333      8.60%     99.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           87      0.32%     99.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           78      0.29%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          27140                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             279                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          554                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          270                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          345                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 557                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020523                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             442     79.35%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             51      9.16%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            60     10.77%     99.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            1      0.18%     99.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            3      0.54%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          27203                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        69642                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        25156                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        42260                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              30555                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             27140                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          190                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        11856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          194                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        13810                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        15166                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.789529                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.515028                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         8726     57.54%     57.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          906      5.97%     63.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          841      5.55%     69.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          869      5.73%     74.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          829      5.47%     80.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          920      6.07%     86.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          951      6.27%     92.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          669      4.41%     97.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          455      3.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        15166                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.381381                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                3973                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    32                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          365                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          336                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         4502                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         2899                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           12261                       # number of misc regfile reads
system.switch_cpus.numCycles                    19647                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.quiesceCycles                 1081                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.rename.BlockCycles            1289                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         19796                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents            137                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             7642                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents             13                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents             2                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         82271                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          34830                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        34646                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              5194                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            733                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           185                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            14841                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          338                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        50757                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          123                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           11                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               496                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           12                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                42868                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               63515                       # The number of ROB writes
system.switch_cpus.timesIdled                     115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::mean      1082000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::min_value      1082000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::max_value      1082000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateResidencyTicks::ON      1554000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::CLK_GATED      1082000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF     18092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED     20728000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED     20728000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED     20728000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath         2624                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    116434464                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     16285394                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       709984                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       134092                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      133566558                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    116434464                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       709984                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    117144448                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1280                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache            8                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data      8833820                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        64229                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      8899337                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath           82                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     14554308                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      2710912                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        22187                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        18804                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        17306293                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           40                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            2                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1219536                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         8823                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1228401                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath    126592049                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  5617255113856                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  785671265920                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst  34252412196                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data   6469123890                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      6443774507912                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 5617255113856                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst  34252412196                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 5651507526052                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath     61752219                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache       385951                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 426178116557                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data   3098658819                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     429338913547                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath    188344269                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache       385951                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 5617255113856                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 1211849382478                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst  34252412196                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data   9567782709                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     6873113421459                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED     20728000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     20728000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0         8384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               8384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.ruby.dir_cntrl0          256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0          262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.ruby.dir_cntrl0            8                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  8                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    404477036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             404477036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.ruby.dir_cntrl0     12350444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12350444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    416827480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            416827480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples       249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000396500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 503                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         261                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          8                       # Number of write requests accepted
system.mem_ctrls.readBursts                       261                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        8                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      1962999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 7452999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8045.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30545.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      200                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   261                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    8                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           49                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    339.591837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.316245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   384.489484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           23     46.94%     46.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            9     18.37%     65.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            1      2.04%     67.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            2      4.08%     71.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2      4.08%     75.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      2.04%     77.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      2.04%     79.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10     20.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           49                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  15616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    8352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       753.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    402.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      20079000                       # Total gap between requests
system.mem_ctrls.avgGap                      74643.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0         7808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 376688537.244307219982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0          261                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.ruby.dir_cntrl0            8                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0      7452999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     28555.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.ruby.dir_cntrl0         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                45543                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         25132.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              213444                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     389196.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1726372.100000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     237927.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2637615.500000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        127.248915                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      2649500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     17178500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                91086                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         47308.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1031646                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     389196.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1953167.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     41760.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3554164.200000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        171.466818                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       246500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     19581500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     23419289000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      155041000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23574330000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                23574426000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              557932146                       # Simulator instruction rate (inst/s)
host_mem_usage                               10414084                       # Number of bytes of host memory used
host_op_rate                               1005885525                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.02                       # Real time elapsed on the host
host_tick_rate                                4835755                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11040604                       # Number of instructions simulated
sim_ops                                      19956972                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                       96000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack                     40      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data           122      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             40      0.00%      0.00%
system.ruby.DMA_Controller.Data                   122      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest          122      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           40      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest            122      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            40      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ          122      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           40      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2728      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ          122      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           40      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2728      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data          122      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           40      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2728      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           40      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         2850      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples           20                      
system.ruby.IFETCH.hit_latency_hist_seqr |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total           20                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples           26                      
system.ruby.IFETCH.latency_hist_seqr     |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total           26                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples            6                      
system.ruby.IFETCH.miss_latency_hist_seqr |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total            6                      
system.ruby.L1Cache_Controller.Ack       |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            2                      
system.ruby.L1Cache_Controller.Ack_all   |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            7                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            2                      
system.ruby.L1Cache_Controller.Data_Exclusive |         647    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          647                      
system.ruby.L1Cache_Controller.Data_all_Acks |        3608     99.94%     99.94% |           2      0.06%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         3610                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          56    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           56                      
system.ruby.L1Cache_Controller.E.Load    |        7201    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7201                      
system.ruby.L1Cache_Controller.E.Store   |          97    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           97                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.I.Load    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         178     98.89%     98.89% |           2      1.11%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          180                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            2                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         647    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          647                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        3430    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         3430                      
system.ruby.L1Cache_Controller.Ifetch    |       21847    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        21847                      
system.ruby.L1Cache_Controller.Inv       |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total            2                      
system.ruby.L1Cache_Controller.L1_Replacement |        2556    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         2556                      
system.ruby.L1Cache_Controller.Load      |       16718    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        16718                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          46    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           46                      
system.ruby.L1Cache_Controller.M.Load    |        8717    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total         8717                      
system.ruby.L1Cache_Controller.M.Store   |        9049    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         9049                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           24                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         102    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          102                      
system.ruby.L1Cache_Controller.NP.Ifetch |        3391    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         3391                      
system.ruby.L1Cache_Controller.NP.Load   |         686    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          686                      
system.ruby.L1Cache_Controller.NP.Store  |         178     98.89%     98.89% |           2      1.11%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          180                      
system.ruby.L1Cache_Controller.S.Ifetch  |       18432    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        18432                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            2                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2454    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         2454                      
system.ruby.L1Cache_Controller.S.Load    |         112    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          112                      
system.ruby.L1Cache_Controller.S.Store   |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            7                      
system.ruby.L1Cache_Controller.SM.Ack    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            2                      
system.ruby.L1Cache_Controller.SM.Ack_all |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            7                      
system.ruby.L1Cache_Controller.Store     |        9331     99.98%     99.98% |           2      0.02%    100.00%
system.ruby.L1Cache_Controller.Store::total         9333                      
system.ruby.L1Cache_Controller.WB_Ack    |         102    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          102                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          834      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          161      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1949      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          618      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            688      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            180      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         3391      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            102      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            7      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           29      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          102      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          814      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            2      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2728      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          618      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          161      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1949      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           39      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           13      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1418      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            7      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           20      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              2      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data              2      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples           27                      
system.ruby.LD.hit_latency_hist_seqr     |          27    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total           27                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples           27                      
system.ruby.LD.latency_hist_seqr         |          27    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total            27                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev          nan                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total            1                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples            1                      
system.ruby.RMW_Read.latency_hist_seqr::stdev          nan                      
system.ruby.RMW_Read.latency_hist_seqr   |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total            1                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples            9                      
system.ruby.ST.hit_latency_hist_seqr     |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total            9                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples            9                      
system.ruby.ST.latency_hist_seqr         |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total             9                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                     12                       # delay histogram for all message
system.ruby.delayHist                    |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                       12                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples             6                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total               6                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples             6                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total               6                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples           57                      
system.ruby.hit_latency_hist_seqr        |          57    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total           57                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses           37                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits           37                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses           26                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits           20                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses            6                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.328132                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.062499                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.031250                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.031250                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses            6                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            6                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses            6                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             6                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses            0                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.062499                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples             63                      
system.ruby.latency_hist_seqr            |          63    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total               63                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples            6                      
system.ruby.miss_latency_hist_seqr       |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total            6                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.031250                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.031250                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.031250                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.031250                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control              144                      
system.ruby.network.msg_byte.Response_Data          720                      
system.ruby.network.msg_count.Control              18                      
system.ruby.network.msg_count.Response_Data           18                      
system.ruby.network.routers0.msg_bytes.Control::0           48                      
system.ruby.network.routers0.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers0.msg_count.Control::0            6                      
system.ruby.network.routers0.msg_count.Response_Data::1            6                      
system.ruby.network.routers0.percent_links_utilized  3488.541667                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.031250                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.031250                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization  5572.395833                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1            6                      
system.ruby.network.routers0.throttle1.link_utilization  1404.687500                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0           48                      
system.ruby.network.routers0.throttle1.msg_count.Control::0            6                      
system.ruby.network.routers1.msg_bytes.Control::0           48                      
system.ruby.network.routers1.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers1.msg_count.Control::0            6                      
system.ruby.network.routers1.msg_count.Response_Data::1            6                      
system.ruby.network.routers1.percent_links_utilized  5619.270833                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.031250                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.031250                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization  4957.812500                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0           48                      
system.ruby.network.routers1.throttle0.msg_count.Control::0            6                      
system.ruby.network.routers1.throttle1.link_utilization  6280.729167                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1            6                      
system.ruby.network.routers2.percent_links_utilized  2236.979167                      
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization   752.604167                      
system.ruby.network.routers2.throttle1.link_utilization  3721.354167                      
system.ruby.network.routers3.percent_links_utilized     5.208333                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     3.645833                      
system.ruby.network.routers3.throttle1.link_utilization     6.770833                      
system.ruby.network.routers4.percent_links_utilized   105.729167                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization   169.270833                      
system.ruby.network.routers4.throttle1.link_utilization    42.187500                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0           48                      
system.ruby.network.routers6.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers6.msg_count.Control::0            6                      
system.ruby.network.routers6.msg_count.Response_Data::1            6                      
system.ruby.network.routers6.percent_links_utilized  1909.288194                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.031250                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.031250                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization  5572.395833                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1            6                      
system.ruby.network.routers6.throttle1.link_utilization  4957.812500                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0           48                      
system.ruby.network.routers6.throttle1.msg_count.Control::0            6                      
system.ruby.network.routers6.throttle2.link_utilization   752.604167                      
system.ruby.network.routers6.throttle3.link_utilization     3.645833                      
system.ruby.network.routers6.throttle4.link_utilization   169.270833                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples           64                      
system.ruby.outstanding_req_hist_seqr::mean     1.468750                      
system.ruby.outstanding_req_hist_seqr::gmean     1.359249                      
system.ruby.outstanding_req_hist_seqr::stdev     0.616409                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |          38     59.38%     59.38% |          22     34.38%     93.75% |           4      6.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total           64                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups           20                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            5                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted           17                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            1                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups           20                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses           19                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups              27                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               7                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads                41                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes               32                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts            5                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                 10                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             2                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts          114                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts           43                       # Number of instructions committed
system.switch_cpus.commit.committedOps             96                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples           80                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.200000                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.046300                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0           51     63.75%     63.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1            5      6.25%     70.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2            9     11.25%     81.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3            5      6.25%     87.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4            3      3.75%     91.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5            2      2.50%     93.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6            1      1.25%     95.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7            2      2.50%     97.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            2      2.50%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total           80                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            2                       # Number of function calls committed.
system.switch_cpus.commit.int_insts                96                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                    17                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu           70     72.92%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead           17     17.71%     90.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            9      9.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total           96                       # Class of committed instruction
system.switch_cpus.commit.refs                     26                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                  43                       # Number of Instructions Simulated
system.switch_cpus.committedOps                    96                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.232558                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.232558                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles            11                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts            248                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles               44                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles                32                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles              5                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles             4                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                  31                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                  10                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                  27                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines                26                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                    45                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes             3                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                    108                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles              10                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.281250                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles           46                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches            8                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.125000                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples           96                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.791667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.488075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0               52     54.17%     54.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                5      5.21%     59.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2                1      1.04%     60.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                1      1.04%     61.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                6      6.25%     67.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5                1      1.04%     68.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6                5      5.21%     73.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                1      1.04%     75.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8               24     25.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total           96                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts            6                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches               15                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.625000                       # Inst execution rate
system.switch_cpus.iew.exec_refs                   41                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                 10                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles              11                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts            43                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts           11                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts          206                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts            31                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            3                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts           156                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              5                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads           24                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores            4                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            6                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers               142                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                   151                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.718310                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers               102                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.572917                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                    155                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads              215                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes             127                       # number of integer regfile writes
system.switch_cpus.ipc                       0.447917                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.447917                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            1      0.65%      0.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu           113     73.86%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     74.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead           30     19.61%     94.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite            9      5.88%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total            153                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   2                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013072                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               2    100.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses            154                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads          411                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses          151                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes          320                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded                205                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued               153                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined          114                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued            1                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined          151                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples           96                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.593750                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.264500                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0           53     55.21%     55.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1            6      6.25%     61.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           12     12.50%     73.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3            8      8.33%     82.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4            3      3.12%     85.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            5      5.21%     90.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            3      3.12%     93.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            4      4.17%     97.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            2      2.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total           96                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.593750                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                  26                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            1                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads           43                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores           11                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads              75                       # number of misc regfile reads
system.switch_cpus.numCycles                       96                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles              11                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps            98                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles               46                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups           516                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts            225                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands          232                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles                34                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles              5                       # Number of cycles rename is squashing
system.switch_cpus.rename.UndoneMaps              140                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups          341                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                 0                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                  288                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                 430                       # The number of ROB writes
system.switch_cpus.pwrStateResidencyTicks::ON        96000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED        96000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED        96000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED        96000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath         2624                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    116434464                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     16285394                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       710816                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       134307                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      133567605                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    116434464                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       710816                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    117145280                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1280                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache            8                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data      8833820                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        64301                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      8899409                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath           82                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     14554308                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      2710912                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        22213                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        18834                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        17306349                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           40                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            2                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1219536                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         8832                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1228410                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath  27333333333                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  1212859000000000                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  169639520833333                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 7404333333333                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 1399031250000                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      1391329218750000                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 1212859000000000                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 7404333333333                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 1220263333333333                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath  13333333333                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache     83333333                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 92018958333333                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 669802083333                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     92702177083333                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath  40666666667                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache     83333333                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 1212859000000000                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 261658479166667                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 7404333333333                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 2068833333333                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     1484031395833333                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED        96000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED        96000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      9293.900000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        9293.900000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower         96.811458                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT        96000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      9293.900000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        9293.900000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         96.811458                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT        96000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     23419289000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      155137000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23574426000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Reordering start
final_tick                                23579102000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              219223089                       # Simulator instruction rate (inst/s)
host_mem_usage                               10414084                       # Number of bytes of host memory used
host_op_rate                                395878824                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                               92710098                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11043111                       # Number of instructions simulated
sim_ops                                      19962025                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000005                       # Number of seconds simulated
sim_ticks                                     4676000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.ruby.DMA_Controller.Ack                     40      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data           122      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             40      0.00%      0.00%
system.ruby.DMA_Controller.Data                   122      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest          122      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           40      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest            122      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            40      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ          122      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           40      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2752      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ          122      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           40      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2752      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data          122      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           40      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2751      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           40      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         2873      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         1208                      
system.ruby.IFETCH.hit_latency_hist_seqr |        1208    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         1208                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         1353                      
system.ruby.IFETCH.latency_hist_seqr     |        1353    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         1353                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          145                      
system.ruby.IFETCH.miss_latency_hist_seqr |         145    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          145                      
system.ruby.L1Cache_Controller.Ack       |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            2                      
system.ruby.L1Cache_Controller.Ack_all   |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            7                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            2                      
system.ruby.L1Cache_Controller.Data_Exclusive |         667    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          667                      
system.ruby.L1Cache_Controller.Data_all_Acks |        3754     99.95%     99.95% |           2      0.05%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         3756                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          61    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           61                      
system.ruby.L1Cache_Controller.E.Load    |        7637    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7637                      
system.ruby.L1Cache_Controller.E.Store   |          99    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           99                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.I.Load    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         179     98.90%     98.90% |           2      1.10%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          181                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            2                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         667    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          667                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        3575    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         3575                      
system.ruby.L1Cache_Controller.Ifetch    |       23201    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        23201                      
system.ruby.L1Cache_Controller.Inv       |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total            2                      
system.ruby.L1Cache_Controller.L1_Replacement |        2706    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         2706                      
system.ruby.L1Cache_Controller.Load      |       17656    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        17656                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           48                      
system.ruby.L1Cache_Controller.M.Load    |        9199    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total         9199                      
system.ruby.L1Cache_Controller.M.Store   |        9498    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         9498                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           24                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         109    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          109                      
system.ruby.L1Cache_Controller.NP.Ifetch |        3537    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         3537                      
system.ruby.L1Cache_Controller.NP.Load   |         706    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          706                      
system.ruby.L1Cache_Controller.NP.Store  |         179     98.90%     98.90% |           2      1.10%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          181                      
system.ruby.L1Cache_Controller.S.Ifetch  |       19640    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        19640                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            2                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2597    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         2597                      
system.ruby.L1Cache_Controller.S.Load    |         112    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          112                      
system.ruby.L1Cache_Controller.S.Store   |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            7                      
system.ruby.L1Cache_Controller.SM.Ack    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            2                      
system.ruby.L1Cache_Controller.SM.Ack_all |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            7                      
system.ruby.L1Cache_Controller.Store     |        9783     99.98%     99.98% |           2      0.02%    100.00%
system.ruby.L1Cache_Controller.Store::total         9785                      
system.ruby.L1Cache_Controller.WB_Ack    |         109    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          109                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          855      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          162      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1953      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          636      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            708      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            181      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         3537      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            109      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            7      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           31      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          109      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          835      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            2      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2751      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          636      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          162      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1954      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           39      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           13      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1559      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            7      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           20      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              2      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data              2      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          918                      
system.ruby.LD.hit_latency_hist_seqr     |         918    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          918                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          938                      
system.ruby.LD.latency_hist_seqr         |         938    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           938                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           20                      
system.ruby.LD.miss_latency_hist_seqr    |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           20                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::stdev          nan                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total            2                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total            2                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total            2                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           33                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           33                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           33                      
system.ruby.RMW_Read.latency_hist_seqr   |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           33                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          415                      
system.ruby.ST.hit_latency_hist_seqr     |         415    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          415                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          415                      
system.ruby.ST.latency_hist_seqr         |         415    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           415                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    391                       # delay histogram for all message
system.ruby.delayHist::mean                  0.046036                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.415011                       # delay histogram for all message
system.ruby.delayHist                    |         385     98.47%     98.47% |           0      0.00%     98.47% |           4      1.02%     99.49% |           0      0.00%     99.49% |           1      0.26%     99.74% |           0      0.00%     99.74% |           1      0.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      391                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           195                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.082051                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.568445                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         190     97.44%     97.44% |           0      0.00%     97.44% |           3      1.54%     98.97% |           0      0.00%     98.97% |           1      0.51%     99.49% |           0      0.00%     99.49% |           1      0.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             195                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           196                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.010204                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.142857                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         195     99.49%     99.49% |           0      0.00%     99.49% |           1      0.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             196                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.002566                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4004.544481                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.002459                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.002459                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         2577                      
system.ruby.hit_latency_hist_seqr        |        2577    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         2577                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         1390                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         1369                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           21                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         1354                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         1208                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          146                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            33                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.293948                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.267322                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.037211                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.018499                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3862.382301                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.002246                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.005133                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.018606                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4031.062868                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          167                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          143                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           24                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          167                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           143                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           24                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.033790                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   860.992224                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.002459                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.002246                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           2743                      
system.ruby.latency_hist_seqr            |        2743    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             2743                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          166                      
system.ruby.miss_latency_hist_seqr       |         166    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          166                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.018606                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2031.062868                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.002246                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.002566                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2004.544481                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.018499                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1862.168443                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.002459                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.018499                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2862.275372                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.018606                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3031.062868                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.002459                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.002246                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.002566                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3004.544481                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             4584                      
system.ruby.network.msg_byte.Response_Control          672                      
system.ruby.network.msg_byte.Response_Data        22680                      
system.ruby.network.msg_byte.Writeback_Control          120                      
system.ruby.network.msg_byte.Writeback_Data          240                      
system.ruby.network.msg_count.Control             573                      
system.ruby.network.msg_count.Response_Control           84                      
system.ruby.network.msg_count.Response_Data          567                      
system.ruby.network.msg_count.Writeback_Control           15                      
system.ruby.network.msg_count.Writeback_Data            6                      
system.ruby.network.routers0.msg_bytes.Control::0         1336                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           56                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          168                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         6640                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           40                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers0.msg_count.Control::0          167                      
system.ruby.network.routers0.msg_count.Response_Control::1            7                      
system.ruby.network.routers0.msg_count.Response_Control::2           21                      
system.ruby.network.routers0.msg_count.Response_Data::1          166                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            5                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers0.percent_links_utilized    74.401198                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.018499                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3362.328836                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.019461                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1531.062868                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.002246                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization   118.878315                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           56                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         6640                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            7                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          166                      
system.ruby.network.routers0.throttle1.link_utilization    29.924080                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         1336                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          168                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           40                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          167                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           21                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            5                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers1.msg_bytes.Control::0         1528                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           56                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          168                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         7560                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           40                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers1.msg_count.Control::0          191                      
system.ruby.network.routers1.msg_count.Response_Control::1            7                      
system.ruby.network.routers1.msg_count.Response_Control::2           21                      
system.ruby.network.routers1.msg_count.Response_Data::1          189                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            5                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers1.percent_links_utilized   118.517429                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.018606                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3531.062868                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.002459                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.002246                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.003101                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1504.544481                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.018606                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1362.114978                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization   103.485885                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         1336                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          168                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          920                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           40                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          167                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           21                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           23                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            5                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers1.throttle1.link_utilization   133.548973                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          192                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           56                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         6640                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           24                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            7                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          166                      
system.ruby.network.routers2.msg_bytes.Control::0          192                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          920                      
system.ruby.network.routers2.msg_count.Control::0           24                      
system.ruby.network.routers2.msg_count.Response_Data::1           23                      
system.ruby.network.routers2.percent_links_utilized    46.297583                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.002566                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3504.544481                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.002459                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization    15.579555                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          192                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           24                      
system.ruby.network.routers2.throttle1.link_utilization    77.015612                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          920                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           23                      
system.ruby.network.routers3.percent_links_utilized     0.106929                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.074850                      
system.ruby.network.routers3.throttle1.link_utilization     0.139008                      
system.ruby.network.routers4.percent_links_utilized     2.170659                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization     3.475192                      
system.ruby.network.routers4.throttle1.link_utilization     0.866125                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0         1528                      
system.ruby.network.routers6.msg_bytes.Response_Control::1           56                      
system.ruby.network.routers6.msg_bytes.Response_Control::2          168                      
system.ruby.network.routers6.msg_bytes.Response_Data::1         7560                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0           40                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers6.msg_count.Control::0          191                      
system.ruby.network.routers6.msg_count.Response_Control::1            7                      
system.ruby.network.routers6.msg_count.Response_Control::2           21                      
system.ruby.network.routers6.msg_count.Response_Data::1          189                      
system.ruby.network.routers6.msg_count.Writeback_Control::0            5                      
system.ruby.network.routers6.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers6.percent_links_utilized    40.248966                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.018499                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2362.221907                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.018606                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2531.062868                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.002459                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.002246                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.002566                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  2504.544481                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization   118.878315                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1           56                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1         6640                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1            7                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1          166                      
system.ruby.network.routers6.throttle1.link_utilization   103.485885                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0         1336                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2          168                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1          920                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0           40                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers6.throttle1.msg_count.Control::0          167                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2           21                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1           23                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0            5                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers6.throttle2.link_utilization    15.579555                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0          192                      
system.ruby.network.routers6.throttle2.msg_count.Control::0           24                      
system.ruby.network.routers6.throttle3.link_utilization     0.074850                      
system.ruby.network.routers6.throttle4.link_utilization     3.475192                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples         2736                      
system.ruby.outstanding_req_hist_seqr::mean     1.851243                      
system.ruby.outstanding_req_hist_seqr::gmean     1.601647                      
system.ruby.outstanding_req_hist_seqr::stdev     1.122555                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |        1336     48.83%     48.83% |         853     31.18%     80.01% |         326     11.92%     91.92% |         121      4.42%     96.35% |          54      1.97%     98.32% |          33      1.21%     99.52% |          11      0.40%     99.93% |           2      0.07%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         2736                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         1450                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          230                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         1477                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          255                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         1450                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1195                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            1823                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             151                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          203                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              3128                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             1827                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          230                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                620                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           311                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            8                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         4503                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         2507                       # Number of instructions committed
system.switch_cpus.commit.committedOps           5053                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         3644                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.386663                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.486869                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         2419     66.38%     66.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          243      6.67%     73.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          181      4.97%     78.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          257      7.05%     85.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           90      2.47%     87.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           71      1.95%     89.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           30      0.82%     90.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           42      1.15%     91.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          311      8.53%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         3644                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 36                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           66                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              5039                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   770                       # Number of loads committed
system.switch_cpus.commit.membars                   4                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            6      0.12%      0.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         3822     75.64%     75.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            7      0.14%     75.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           30      0.59%     76.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            2      0.04%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          755     14.94%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          398      7.88%     99.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           15      0.30%     99.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           18      0.36%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         5053                       # Class of committed instruction
system.switch_cpus.commit.refs                   1186                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                2507                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  5053                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.865178                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.865178                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          1108                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          12255                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             1245                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              1531                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            231                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           286                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                1086                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    12                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 581                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                1823                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              1360                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  2993                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            69                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   6611                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             462                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.389863                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         1177                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          406                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.413815                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         4401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.139514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.510774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             2070     47.03%     47.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              203      4.61%     51.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              187      4.25%     55.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              228      5.18%     61.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              109      2.48%     63.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              112      2.54%     66.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              108      2.45%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              160      3.64%     72.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             1224     27.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         4401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                35                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               35                       # number of floating regfile writes
system.switch_cpus.idleCycles                     275                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          287                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              866                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.629598                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 1654                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                576                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             587                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          1395                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           82                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          790                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         9552                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          1078                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          504                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          7620                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              2                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            231                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             2                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           40                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          630                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          373                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          270                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           17                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              7815                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  7515                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.657710                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              5140                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.607143                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   7597                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            10713                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            6125                       # number of integer regfile writes
system.switch_cpus.ipc                       0.536142                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.536142                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           62      0.76%      0.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          6235     76.76%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.09%     77.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            33      0.41%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            4      0.05%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         1121     13.80%     91.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          597      7.35%     99.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           37      0.46%     99.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           27      0.33%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           8123                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              70                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          139                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           54                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          120                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 164                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020190                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             148     90.24%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              7      4.27%     94.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             8      4.88%     99.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            1      0.61%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           8155                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        20760                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         7461                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        13944                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               9524                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              8123                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           28                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         4510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           87                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         5690                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         4401                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.845717                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.566048                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         2514     57.12%     57.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          241      5.48%     62.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          254      5.77%     68.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          255      5.79%     74.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          228      5.18%     79.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          285      6.48%     85.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          252      5.73%     91.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          216      4.91%     96.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          156      3.54%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         4401                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.737169                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                1360                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    15                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           60                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           53                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         1395                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          790                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            3643                       # number of misc regfile reads
system.switch_cpus.numCycles                     4676                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            1054                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          5421                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             28                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             1368                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            19                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         27444                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          11385                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        11880                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              1677                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            231                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            56                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             6482                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           58                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        16886                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           15                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               216                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                12889                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               19868                       # The number of ROB writes
system.switch_cpus.timesIdled                       3                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON      4676000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      4676000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      4676000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      4676000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath         2624                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    116434464                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     16285394                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       754208                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       141624                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      133618314                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    116434464                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       754208                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    117188672                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1280                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache            8                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data      8833820                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        67315                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      8902423                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath           82                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     14554308                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      2710912                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        23569                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        19879                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        17308750                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           40                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            2                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1219536                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         9249                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1228827                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath    561163388                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  24900441402908                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  3482761762190                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 161293413174                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  30287425150                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      28575345166809                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 24900441402908                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 161293413174                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 25061734816082                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    273738238                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache      1710864                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 1889183062447                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  14395851155                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     1903854362703                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath    834901625                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache      1710864                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 24900441402908                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 5371944824636                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 161293413174                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data  44683276305                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     30479199529512                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      4676000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      4676000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                768                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  24                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    164242943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             164242943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    164242943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            164242943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000356500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  52                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          24                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        24                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       573500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1113500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23895.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46395.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       10                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 41.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    24                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           16                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.323453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    80.531567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-95           12     75.00%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-159            1      6.25%     81.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-223            1      6.25%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-287            1      6.25%     93.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-351            1      6.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           16                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   1536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       328.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    164.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       5405000                       # Total gap between requests
system.mem_ctrls.avgGap                     225208.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 164242942.686056464911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           24                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0      1113500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     46395.83                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    41.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         12144.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          8870.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        30492.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     155678.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     392938.850000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     50686.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       650810.650000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        139.181063                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       534000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      3782000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         30362.000000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         14784.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               91476                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     155678.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     444538.100000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      6055.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       742893.700000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        158.873760                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      4316000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     23419289000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      159813000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23579102000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Reordering end
final_tick                                23587168000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              182930045                       # Simulator instruction rate (inst/s)
host_mem_usage                               10414084                       # Number of bytes of host memory used
host_op_rate                                330386786                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.06                       # Real time elapsed on the host
host_tick_rate                              133391874                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11048957                       # Number of instructions simulated
sim_ops                                      19972319                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000008                       # Number of seconds simulated
sim_ticks                                     8066000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack                     40      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data           122      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             40      0.00%      0.00%
system.ruby.DMA_Controller.Data                   122      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest          122      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           40      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest            122      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            40      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ          122      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           40      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2872      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ          122      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           40      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2872      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data          122      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           40      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2870      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           40      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         2992      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         1325                      
system.ruby.IFETCH.hit_latency_hist_seqr |        1325    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         1325                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         1477                      
system.ruby.IFETCH.latency_hist_seqr     |        1477    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         1477                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          152                      
system.ruby.IFETCH.miss_latency_hist_seqr |         152    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          152                      
system.ruby.L1Cache_Controller.Ack       |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            2                      
system.ruby.L1Cache_Controller.Ack_all   |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            7                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            2                      
system.ruby.L1Cache_Controller.Data_Exclusive |         684    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          684                      
system.ruby.L1Cache_Controller.Data_all_Acks |        3912     99.95%     99.95% |           2      0.05%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         3914                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          62    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           62                      
system.ruby.L1Cache_Controller.E.Load    |        8096    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         8096                      
system.ruby.L1Cache_Controller.E.Store   |          99    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           99                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.I.Load    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         183     98.92%     98.92% |           2      1.08%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          185                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            2                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         684    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          684                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        3729    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         3729                      
system.ruby.L1Cache_Controller.Ifetch    |       24681    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        24681                      
system.ruby.L1Cache_Controller.Inv       |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total            2                      
system.ruby.L1Cache_Controller.L1_Replacement |        2837    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         2837                      
system.ruby.L1Cache_Controller.Load      |       19500    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        19500                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          50    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           50                      
system.ruby.L1Cache_Controller.M.Load    |       10562    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        10562                      
system.ruby.L1Cache_Controller.M.Store   |        9929    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         9929                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          26    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           26                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         112    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          112                      
system.ruby.L1Cache_Controller.NP.Ifetch |        3690    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         3690                      
system.ruby.L1Cache_Controller.NP.Load   |         725    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          725                      
system.ruby.L1Cache_Controller.NP.Store  |         183     98.92%     98.92% |           2      1.08%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          185                      
system.ruby.L1Cache_Controller.S.Ifetch  |       20965    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        20965                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            2                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2725    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         2725                      
system.ruby.L1Cache_Controller.S.Load    |         115    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          115                      
system.ruby.L1Cache_Controller.S.Store   |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            7                      
system.ruby.L1Cache_Controller.SM.Ack    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            2                      
system.ruby.L1Cache_Controller.SM.Ack_all |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            7                      
system.ruby.L1Cache_Controller.Store     |       10218     99.98%     99.98% |           2      0.02%    100.00%
system.ruby.L1Cache_Controller.Store::total        10220                      
system.ruby.L1Cache_Controller.WB_Ack    |         112    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          112                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          876      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          166      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         2051      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          653      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            727      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            185      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         3690      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            112      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            7      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           31      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           26      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          112      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          856      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            2      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2870      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          653      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          166      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         2053      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           41      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           13      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1611      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            7      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           20      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              2      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data              2      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         1825                      
system.ruby.LD.hit_latency_hist_seqr     |        1825    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         1825                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         1844                      
system.ruby.LD.latency_hist_seqr         |        1844    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          1844                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           19                      
system.ruby.LD.miss_latency_hist_seqr    |          19    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           19                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           15                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           15                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           15                      
system.ruby.RMW_Read.latency_hist_seqr   |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           15                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          416                      
system.ruby.ST.hit_latency_hist_seqr     |         416    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          416                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          420                      
system.ruby.ST.latency_hist_seqr         |         420    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           420                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples            4                      
system.ruby.ST.miss_latency_hist_seqr    |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total            4                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    497                       # delay histogram for all message
system.ruby.delayHist::mean                  0.004024                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.089712                       # delay histogram for all message
system.ruby.delayHist                    |         496     99.80%     99.80% |           0      0.00%     99.80% |           1      0.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      497                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           200                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         200    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             200                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           297                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.006734                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.116052                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         296     99.66%     99.66% |           0      0.00%     99.66% |           1      0.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             297                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.007439                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4000.743863                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.007377                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.007470                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         3581                      
system.ruby.hit_latency_hist_seqr        |        3581    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         3581                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         2279                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         2256                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           23                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         1478                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         1325                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          153                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            50                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.234751                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   526.035206                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.022192                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.011034                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3585.482323                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.001302                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.014877                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.011096                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          176                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           56                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          120                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          176                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            56                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          120                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.014505                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   585.079397                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.007377                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.001302                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           3756                      
system.ruby.latency_hist_seqr            |        3756    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             3756                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          175                      
system.ruby.miss_latency_hist_seqr       |         175    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          175                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.011096                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.001302                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.007439                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2000.743863                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.011034                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1585.606300                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.007377                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.011034                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2585.544311                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.011096                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.007377                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.001302                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.007439                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3000.743863                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             7104                      
system.ruby.network.msg_byte.Response_Control          576                      
system.ruby.network.msg_byte.Response_Data        35280                      
system.ruby.network.msg_byte.Writeback_Control           24                      
system.ruby.network.msg_byte.Writeback_Data          240                      
system.ruby.network.msg_count.Control             888                      
system.ruby.network.msg_count.Response_Control           72                      
system.ruby.network.msg_count.Response_Data          882                      
system.ruby.network.msg_count.Writeback_Control            3                      
system.ruby.network.msg_count.Writeback_Data            6                      
system.ruby.network.routers0.msg_bytes.Control::0         1408                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          168                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         7000                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers0.msg_count.Control::0          176                      
system.ruby.network.routers0.msg_count.Response_Control::1            3                      
system.ruby.network.routers0.msg_count.Response_Control::2           21                      
system.ruby.network.routers0.msg_count.Response_Data::1          175                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers0.percent_links_utilized    44.814654                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.011034                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3085.513317                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.011096                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.001302                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    71.637119                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         7000                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            3                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          175                      
system.ruby.network.routers0.throttle1.link_utilization    17.992189                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         1408                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          168                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          176                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           21                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers1.msg_bytes.Control::0         2368                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          168                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        11760                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers1.msg_count.Control::0          296                      
system.ruby.network.routers1.msg_count.Response_Control::1            3                      
system.ruby.network.routers1.msg_count.Response_Control::2           21                      
system.ruby.network.routers1.msg_count.Response_Data::1          294                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers1.percent_links_utilized    71.497644                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.011096                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.007377                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.001302                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.007563                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1500.743863                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.011096                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1085.637294                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    62.481403                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         1408                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          168                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1         4760                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          176                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           21                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          119                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers1.throttle1.link_utilization    80.513885                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          960                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         7000                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          120                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            3                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          175                      
system.ruby.network.routers2.msg_bytes.Control::0          960                      
system.ruby.network.routers2.msg_bytes.Response_Data::1         4760                      
system.ruby.network.routers2.msg_count.Control::0          120                      
system.ruby.network.routers2.msg_count.Response_Data::1          119                      
system.ruby.network.routers2.percent_links_utilized    27.947558                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.007439                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3500.743863                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.007377                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     9.403670                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          960                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          120                      
system.ruby.network.routers2.throttle1.link_utilization    46.491446                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1         4760                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1          119                      
system.ruby.network.routers3.percent_links_utilized     0.061989                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.043392                      
system.ruby.network.routers3.throttle1.link_utilization     0.080585                      
system.ruby.network.routers4.percent_links_utilized     1.258368                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization     2.014629                      
system.ruby.network.routers4.throttle1.link_utilization     0.502108                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0         2368                      
system.ruby.network.routers6.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers6.msg_bytes.Response_Control::2          168                      
system.ruby.network.routers6.msg_bytes.Response_Data::1        11760                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers6.msg_count.Control::0          296                      
system.ruby.network.routers6.msg_count.Response_Control::1            3                      
system.ruby.network.routers6.msg_count.Response_Control::2           21                      
system.ruby.network.routers6.msg_count.Response_Data::1          294                      
system.ruby.network.routers6.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers6.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers6.percent_links_utilized    24.263369                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.011034                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2085.575306                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.011096                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.007377                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.001302                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.007439                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  2500.743863                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization    71.637119                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1         7000                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1            3                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1          175                      
system.ruby.network.routers6.throttle1.link_utilization    62.481403                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0         1408                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2          168                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1         4760                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers6.throttle1.msg_count.Control::0          176                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2           21                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1          119                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers6.throttle2.link_utilization     9.403670                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0          960                      
system.ruby.network.routers6.throttle2.msg_count.Control::0          120                      
system.ruby.network.routers6.throttle3.link_utilization     0.043392                      
system.ruby.network.routers6.throttle4.link_utilization     2.014629                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples         3747                      
system.ruby.outstanding_req_hist_seqr::mean     2.135041                      
system.ruby.outstanding_req_hist_seqr::gmean     1.876074                      
system.ruby.outstanding_req_hist_seqr::stdev     1.141330                      
system.ruby.outstanding_req_hist_seqr    |        1254     33.47%     33.47% |        2129     56.82%     90.29% |         332      8.86%     99.15% |          17      0.45%     99.60% |          12      0.32%     99.92% |           0      0.00%     99.92% |           3      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         3747                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         1425                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          158                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         1395                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          160                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         1425                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1265                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            1580                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              86                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          134                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              5143                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             4934                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          158                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                930                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           768                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         3036                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         5846                       # Number of instructions committed
system.switch_cpus.commit.committedOps          10294                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         5022                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.049781                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.964759                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         2783     55.42%     55.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          485      9.66%     65.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          205      4.08%     69.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          329      6.55%     75.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          161      3.21%     78.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          175      3.48%     82.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           63      1.25%     83.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           53      1.06%     84.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          768     15.29%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         5022                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 24                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           37                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             10281                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  1857                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            5      0.05%      0.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         7628     74.10%     74.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          384      3.73%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         1847     17.94%     95.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          408      3.96%     99.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           10      0.10%     99.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           12      0.12%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        10294                       # Class of committed instruction
system.switch_cpus.commit.refs                   2277                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                5846                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 10294                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.379747                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.379747                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           938                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          14832                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             2332                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              1701                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            160                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           381                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                2096                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     3                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 499                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                1580                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              1497                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  3187                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            73                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   8423                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             320                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.195884                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         2165                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          246                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.044260                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         5512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.822750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.459065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             2939     53.32%     53.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              209      3.79%     57.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              154      2.79%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              196      3.56%     63.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              155      2.81%     66.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              180      3.27%     69.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              152      2.76%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              194      3.52%     75.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             1333     24.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         5512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                16                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               12                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2554                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          198                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             1087                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.493181                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 2595                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                499                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             330                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          2308                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            8                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          615                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        13334                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          2096                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          353                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         12044                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            160                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           64                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          446                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          196                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            4                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          180                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           18                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             13761                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 11959                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.660490                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              9089                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.482643                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  12015                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            18229                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           10748                       # number of integer regfile writes
system.switch_cpus.ipc                       0.724771                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.724771                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           44      0.35%      0.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          9282     74.87%     75.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          384      3.10%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         2142     17.28%     95.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          516      4.16%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           18      0.15%     99.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           12      0.10%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          12398                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              32                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           64                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           24                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           56                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 255                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020568                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             248     97.25%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              5      1.96%     99.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             2      0.78%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          12577                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        30575                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        11935                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        16311                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              13333                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             12398                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         3029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           77                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         3507                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         5512                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.249274                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.717160                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         2717     49.29%     49.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          346      6.28%     55.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          339      6.15%     61.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          336      6.10%     67.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          384      6.97%     74.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          376      6.82%     81.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          419      7.60%     89.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          324      5.88%     95.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          271      4.92%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         5512                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.537069                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                1497                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     6                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           39                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           28                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         2308                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          615                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            4999                       # number of misc regfile reads
system.switch_cpus.numCycles                     8066                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             337                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         13856                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             42                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             2486                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            508                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents             6                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         34179                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          14322                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        18024                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              1925                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            160                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           604                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             4138                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           24                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        21861                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts              1019                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                17584                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               27164                       # The number of ROB writes
system.switch_cpus.timesIdled                      65                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON      8066000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      8066000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      8066000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      8066000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath         2624                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    116434464                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     16285394                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       802176                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       154056                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      133678714                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    116434464                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       802176                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    117236640                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1280                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache            8                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data      8833820                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        70052                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      8905160                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath           82                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     14554308                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      2710912                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        25068                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        21909                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        17312279                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           40                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            2                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1219536                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         9669                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1229247                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath    325316142                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  14435217455988                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  2019017356806                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst  99451524919                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  19099429705                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      16573111083561                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 14435217455988                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst  99451524919                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 14534668980908                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    158690801                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache       991818                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 1095192164642                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data   8684849988                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     1104036697248                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath    484006943                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache       991818                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 14435217455988                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 3114209521448                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst  99451524919                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data  27784279693                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     17677147780808                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      8066000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      8066000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0         3808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               3808                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0          119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 119                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    472105133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             472105133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    472105133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            472105133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples       115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000412500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 234                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         120                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       120                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       830248                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 3417748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7219.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29719.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       92                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   120                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           22                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    334.545455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.044570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.271477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            6     27.27%     27.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            6     27.27%     54.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            4     18.18%     72.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            2      9.09%     81.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            4     18.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           22                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   7360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    3840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       912.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    476.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       8084000                       # Total gap between requests
system.mem_ctrls.avgGap                      67366.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0         3680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 456236052.566327750683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0          120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0      3417748                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     28481.23                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         51615.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         23654.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        508200.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     155678.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     728364.150000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     43639.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1511151.550000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        187.348320                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       432500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      7273500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                15181                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          8870.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               71148                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     155678.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     691067.850000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     75898.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1017844.450000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        126.189493                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       828000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      6878000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     23419289000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      167879000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23587168000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                23592456000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              216955877                       # Simulator instruction rate (inst/s)
host_mem_usage                               10414084                       # Number of bytes of host memory used
host_op_rate                                391750254                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                              103664572                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11052086                       # Number of instructions simulated
sim_ops                                      19978519                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000005                       # Number of seconds simulated
sim_ticks                                     5288000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.ruby.DMA_Controller.Ack                     40      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data           122      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             40      0.00%      0.00%
system.ruby.DMA_Controller.Data                   122      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest          122      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           40      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest            122      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            40      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ          122      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           40      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2921      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ          122      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           40      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2921      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data          122      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           40      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2921      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           40      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         3043      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         1203                      
system.ruby.IFETCH.hit_latency_hist_seqr |        1203    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         1203                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         1329                      
system.ruby.IFETCH.latency_hist_seqr     |        1329    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         1329                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          126                      
system.ruby.IFETCH.miss_latency_hist_seqr |         126    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          126                      
system.ruby.L1Cache_Controller.Ack       |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            2                      
system.ruby.L1Cache_Controller.Ack_all   |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            9                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            2                      
system.ruby.L1Cache_Controller.Data_Exclusive |         702    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          702                      
system.ruby.L1Cache_Controller.Data_all_Acks |        4039     99.95%     99.95% |           2      0.05%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         4041                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          68    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           68                      
system.ruby.L1Cache_Controller.E.Load    |        8587    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         8587                      
system.ruby.L1Cache_Controller.E.Store   |          99    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           99                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.I.Load    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         184     98.92%     98.92% |           2      1.08%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          186                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            2                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         702    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          702                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        3855    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         3855                      
system.ruby.L1Cache_Controller.Ifetch    |       26009    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        26009                      
system.ruby.L1Cache_Controller.Inv       |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total            2                      
system.ruby.L1Cache_Controller.L1_Replacement |        2968    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         2968                      
system.ruby.L1Cache_Controller.Load      |       20527    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        20527                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          50    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           50                      
system.ruby.L1Cache_Controller.M.Load    |       11077    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        11077                      
system.ruby.L1Cache_Controller.M.Store   |       10491    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        10491                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          26    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           26                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         118    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          118                      
system.ruby.L1Cache_Controller.NP.Ifetch |        3815    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         3815                      
system.ruby.L1Cache_Controller.NP.Load   |         743    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          743                      
system.ruby.L1Cache_Controller.NP.Store  |         184     98.92%     98.92% |           2      1.08%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          186                      
system.ruby.L1Cache_Controller.S.Ifetch  |       22168    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        22168                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            2                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2850    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         2850                      
system.ruby.L1Cache_Controller.S.Load    |         118    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          118                      
system.ruby.L1Cache_Controller.S.Store   |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            9                      
system.ruby.L1Cache_Controller.SM.Ack    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            2                      
system.ruby.L1Cache_Controller.SM.Ack_all |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            9                      
system.ruby.L1Cache_Controller.Store     |       10783     99.98%     99.98% |           2      0.02%    100.00%
system.ruby.L1Cache_Controller.Store::total        10785                      
system.ruby.L1Cache_Controller.WB_Ack    |         118    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          118                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          897      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          167      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         2084      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          669      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            745      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            186      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         3815      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            118      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            9      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           33      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           26      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          118      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          875      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            2      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2920      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          669      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          167      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         2085      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           41      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           13      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1704      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            9      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           22      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              2      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data              2      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         1009                      
system.ruby.LD.hit_latency_hist_seqr     |        1009    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         1009                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         1027                      
system.ruby.LD.latency_hist_seqr         |        1027    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          1027                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           18                      
system.ruby.LD.miss_latency_hist_seqr    |          18    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           18                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples            3                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total            3                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total            4                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           29                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           29                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           29                      
system.ruby.RMW_Read.latency_hist_seqr   |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           29                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          526                      
system.ruby.ST.hit_latency_hist_seqr     |         526    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          526                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          528                      
system.ruby.ST.latency_hist_seqr         |         528    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           528                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples            2                      
system.ruby.ST.miss_latency_hist_seqr    |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total            2                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    376                       # delay histogram for all message
system.ruby.delayHist                    |         376    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      376                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           173                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         173    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             173                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           203                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         203    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             203                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.004633                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.004822                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.004870                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         2774                      
system.ruby.hit_latency_hist_seqr        |        2774    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         2774                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         1592                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         1571                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           21                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         1328                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         1203                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          125                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            37                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.276570                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.425492                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.028744                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.014467                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3735.769623                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.001986                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.009266                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000189                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.014372                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          146                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           97                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           49                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          146                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            97                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           49                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.023449                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   735.485962                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.004728                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.001986                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           2921                      
system.ruby.latency_hist_seqr            |        2921    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             2921                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          147                      
system.ruby.miss_latency_hist_seqr       |         147    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          147                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.014372                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.001986                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.004633                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.014467                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1735.580515                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.004728                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.014467                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2735.675069                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.014372                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.004728                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.001986                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.004633                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             4680                      
system.ruby.network.msg_byte.Response_Control          696                      
system.ruby.network.msg_byte.Response_Data        23440                      
system.ruby.network.msg_byte.Writeback_Control          144                      
system.ruby.network.msg_count.Control             585                      
system.ruby.network.msg_count.Response_Control           87                      
system.ruby.network.msg_count.Response_Data          586                      
system.ruby.network.msg_count.Writeback_Control           18                      
system.ruby.network.routers0.msg_bytes.Control::0         1168                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           64                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          168                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         5800                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           48                      
system.ruby.network.routers0.msg_count.Control::0          146                      
system.ruby.network.routers0.msg_count.Response_Control::1            8                      
system.ruby.network.routers0.msg_count.Response_Control::2           21                      
system.ruby.network.routers0.msg_count.Response_Data::1          145                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            6                      
system.ruby.network.routers0.percent_links_utilized    70.499244                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.014467                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3235.722346                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.014372                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.001986                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization   112.736384                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           64                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         5800                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            8                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          145                      
system.ruby.network.routers0.throttle1.link_utilization    28.262103                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         1168                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          168                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           48                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          146                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           21                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            6                      
system.ruby.network.routers1.msg_bytes.Control::0         1560                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           64                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          168                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         7800                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           48                      
system.ruby.network.routers1.msg_count.Control::0          195                      
system.ruby.network.routers1.msg_count.Response_Control::1            8                      
system.ruby.network.routers1.msg_count.Response_Control::2           21                      
system.ruby.network.routers1.msg_count.Response_Data::1          195                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            6                      
system.ruby.network.routers1.percent_links_utilized   111.906675                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.014372                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.004728                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.001986                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.004633                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.014467                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1235.533238                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    97.305219                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         1168                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          168                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1         2000                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           48                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          146                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           21                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           50                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            6                      
system.ruby.network.routers1.throttle1.link_utilization   126.508132                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          392                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           64                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         5800                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           49                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            8                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          145                      
system.ruby.network.routers2.msg_bytes.Control::0          392                      
system.ruby.network.routers2.msg_bytes.Response_Data::1         2040                      
system.ruby.network.routers2.msg_count.Control::0           49                      
system.ruby.network.routers2.msg_count.Response_Data::1           51                      
system.ruby.network.routers2.percent_links_utilized    43.341055                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.004633                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.004822                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization    14.575454                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          392                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           49                      
system.ruby.network.routers2.throttle1.link_utilization    72.106657                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1         2040                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           51                      
system.ruby.network.routers3.percent_links_utilized     0.094554                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.066188                      
system.ruby.network.routers3.throttle1.link_utilization     0.122920                      
system.ruby.network.routers4.percent_links_utilized     1.919440                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization     3.072995                      
system.ruby.network.routers4.throttle1.link_utilization     0.765885                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0         1560                      
system.ruby.network.routers6.msg_bytes.Response_Control::1           64                      
system.ruby.network.routers6.msg_bytes.Response_Control::2          168                      
system.ruby.network.routers6.msg_bytes.Response_Data::1         7800                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0           48                      
system.ruby.network.routers6.msg_count.Control::0          195                      
system.ruby.network.routers6.msg_count.Response_Control::1            8                      
system.ruby.network.routers6.msg_count.Response_Control::2           21                      
system.ruby.network.routers6.msg_count.Response_Data::1          195                      
system.ruby.network.routers6.msg_count.Writeback_Control::0            6                      
system.ruby.network.routers6.percent_links_utilized    37.959373                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.014467                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2235.627792                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.014372                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.004728                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.001986                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.004633                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization   112.736384                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1           64                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1         5800                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1            8                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1          145                      
system.ruby.network.routers6.throttle1.link_utilization    97.305219                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0         1168                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2          168                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1         2000                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0           48                      
system.ruby.network.routers6.throttle1.msg_count.Control::0          146                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2           21                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1           50                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0            6                      
system.ruby.network.routers6.throttle2.link_utilization    14.575454                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0          392                      
system.ruby.network.routers6.throttle2.msg_count.Control::0           49                      
system.ruby.network.routers6.throttle3.link_utilization     0.066188                      
system.ruby.network.routers6.throttle4.link_utilization     3.072995                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples         2911                      
system.ruby.outstanding_req_hist_seqr::mean     1.956716                      
system.ruby.outstanding_req_hist_seqr::gmean     1.718897                      
system.ruby.outstanding_req_hist_seqr::stdev     1.041501                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |        1191     40.91%     40.91% |        1001     34.39%     75.30% |         461     15.84%     91.14% |         188      6.46%     97.60% |          53      1.82%     99.42% |          16      0.55%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         2911                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         1483                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          181                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         1334                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          332                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         1483                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1151                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            1663                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             146                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          162                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              3463                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             1997                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          181                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                742                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           380                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           14                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         3517                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         3129                       # Number of instructions committed
system.switch_cpus.commit.committedOps           6200                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         3835                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.616688                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.624894                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         2339     60.99%     60.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          309      8.06%     69.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          212      5.53%     74.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          301      7.85%     82.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          108      2.82%     85.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           71      1.85%     87.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           68      1.77%     88.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           47      1.23%     90.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          380      9.91%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         3835                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 24                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           79                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              6181                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   950                       # Number of loads committed
system.switch_cpus.commit.membars                   8                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            4      0.06%      0.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         4684     75.55%     75.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            7      0.11%     75.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           22      0.35%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            4      0.06%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          944     15.23%     91.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          517      8.34%     99.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            6      0.10%     99.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           12      0.19%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         6200                       # Class of committed instruction
system.switch_cpus.commit.refs                   1479                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                3129                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  6200                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.689997                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.689997                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           945                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          11749                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             1475                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              1556                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            183                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           249                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                1224                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     2                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 705                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                1663                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              1346                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  2836                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            64                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   6276                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             366                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.314486                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         1389                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          478                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.186838                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         4408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.931942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.446554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             2174     49.32%     49.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              220      4.99%     54.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              176      3.99%     58.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              238      5.40%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              116      2.63%     66.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               98      2.22%     68.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              113      2.56%     71.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              178      4.04%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             1095     24.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         4408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                55                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               50                       # number of floating regfile writes
system.switch_cpus.idleCycles                     880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          228                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              944                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.558623                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 1916                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                699                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             578                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          1465                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           50                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          876                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         9708                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          1217                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          482                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          8242                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              3                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            183                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             4                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           73                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          520                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          346                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          206                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           22                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              8606                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  8152                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.645248                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              5553                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.541604                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   8225                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            12099                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            6536                       # number of integer regfile writes
system.switch_cpus.ipc                       0.591717                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.591717                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           49      0.56%      0.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          6576     75.39%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.08%     76.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            25      0.29%     76.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     76.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     76.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           16      0.18%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         1249     14.32%     90.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          705      8.08%     98.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           48      0.55%     99.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           48      0.55%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           8723                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             114                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          230                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           89                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          222                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 138                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015820                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             119     86.23%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              9      6.52%     92.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            10      7.25%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           8698                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        21807                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         8063                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        13007                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               9689                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              8723                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           19                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         3519                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           44                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         4148                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         4408                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.978902                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.588267                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         2369     53.74%     53.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          259      5.88%     59.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          278      6.31%     65.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          253      5.74%     71.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          275      6.24%     77.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          340      7.71%     85.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          253      5.74%     91.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          217      4.92%     96.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          164      3.72%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         4408                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.649584                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                1346                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     5                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           68                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           56                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         1465                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          876                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            3990                       # number of misc regfile reads
system.switch_cpus.numCycles                     5288                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             823                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          6627                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             69                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             1580                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents             21                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents            13                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         26854                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          11084                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        11403                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              1694                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            183                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           111                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             4806                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          104                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        16681                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           17                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            2                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               216                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            2                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                13172                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               19999                       # The number of ROB writes
system.switch_cpus.timesIdled                      19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON      5288000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      5288000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      5288000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      5288000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath         2624                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    116434464                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     16285394                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       845152                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       162150                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      133729784                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    116434464                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       845152                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    117279616                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1280                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache            8                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data      8833820                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        73926                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      8909034                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath           82                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     14554308                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      2710912                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        26411                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        23059                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        17314772                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           40                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            2                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1219536                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        10201                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1229779                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath    496217852                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  22018620272315                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  3079688729198                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 159824508321                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  30663767020                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      25289293494705                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 22018620272315                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 159824508321                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 22178444780635                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    242057489                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache      1512859                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 1670540847201                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  13979954614                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     1684764372163                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath    738275340                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache      1512859                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 22018620272315                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 4750229576399                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 159824508321                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data  44643721634                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     26974057866868                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      5288000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      5288000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0         1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               1600                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  50                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    302571861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             302571861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    302571861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            302571861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000394500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 100                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          49                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        49                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       537749                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1640249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10974.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33474.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       34                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    49                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           13                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    167.384615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.356659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.981405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            8     61.54%     61.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            4     30.77%     92.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      7.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           13                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   3136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    1568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       593.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    296.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       5253000                       # Total gap between requests
system.mem_ctrls.avgGap                     107204.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0         1568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 296520423.600605130196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           49                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0      1640249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     33474.47                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    69.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         21253.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          7392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              193116                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     507121.050000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      3027.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       809749.250000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        153.129586                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      5108000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         27325.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         11827.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        60984.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     467290.050000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     37479.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       682745.850000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        129.112301                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       403000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      4705000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     23419289000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      173167000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23592456000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                23593975000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              357064344                       # Simulator instruction rate (inst/s)
host_mem_usage                               10414084                       # Number of bytes of host memory used
host_op_rate                                644405366                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.03                       # Real time elapsed on the host
host_tick_rate                               48970990                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11053206                       # Number of instructions simulated
sim_ops                                      19980677                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000002                       # Number of seconds simulated
sim_ticks                                     1519000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack                     40      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data           122      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             40      0.00%      0.00%
system.ruby.DMA_Controller.Data                   122      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest          122      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           40      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest            122      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            40      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ          122      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           40      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2938      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ          122      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           40      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2938      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data          122      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           40      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2937      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           40      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         3059      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          432                      
system.ruby.IFETCH.hit_latency_hist_seqr |         432    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total          432                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples          504                      
system.ruby.IFETCH.latency_hist_seqr     |         504    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total          504                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           72                      
system.ruby.IFETCH.miss_latency_hist_seqr |          72    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           72                      
system.ruby.L1Cache_Controller.Ack       |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            2                      
system.ruby.L1Cache_Controller.Ack_all   |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            9                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            2                      
system.ruby.L1Cache_Controller.Data_Exclusive |         714    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          714                      
system.ruby.L1Cache_Controller.Data_all_Acks |        4111     99.95%     99.95% |           2      0.05%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         4113                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          69    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           69                      
system.ruby.L1Cache_Controller.E.Load    |        8723    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         8723                      
system.ruby.L1Cache_Controller.E.Store   |         100    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          100                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.I.Load    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         184     98.92%     98.92% |           2      1.08%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          186                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            2                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         714    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          714                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        3927    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         3927                      
system.ruby.L1Cache_Controller.Ifetch    |       26513    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        26513                      
system.ruby.L1Cache_Controller.Inv       |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total            2                      
system.ruby.L1Cache_Controller.L1_Replacement |        3038    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         3038                      
system.ruby.L1Cache_Controller.Load      |       20852    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        20852                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          50    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           50                      
system.ruby.L1Cache_Controller.M.Load    |       11254    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        11254                      
system.ruby.L1Cache_Controller.M.Store   |       10667    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        10667                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          26    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           26                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         119    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          119                      
system.ruby.L1Cache_Controller.NP.Ifetch |        3887    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         3887                      
system.ruby.L1Cache_Controller.NP.Load   |         755    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          755                      
system.ruby.L1Cache_Controller.NP.Store  |         184     98.92%     98.92% |           2      1.08%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          186                      
system.ruby.L1Cache_Controller.S.Ifetch  |       22600    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        22600                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            2                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2919    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         2919                      
system.ruby.L1Cache_Controller.S.Load    |         118    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          118                      
system.ruby.L1Cache_Controller.S.Store   |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            9                      
system.ruby.L1Cache_Controller.SM.Ack    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            2                      
system.ruby.L1Cache_Controller.SM.Ack_all |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            9                      
system.ruby.L1Cache_Controller.Store     |       10960     99.98%     99.98% |           2      0.02%    100.00%
system.ruby.L1Cache_Controller.Store::total        10962                      
system.ruby.L1Cache_Controller.WB_Ack    |         119    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          119                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          909      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          167      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         2089      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          681      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            757      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            186      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         3887      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            119      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            9      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           33      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           26      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          119      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          887      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            2      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2937      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          681      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          167      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         2090      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           41      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           13      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1771      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            9      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           22      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              2      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data              2      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          313                      
system.ruby.LD.hit_latency_hist_seqr     |         313    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          313                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          325                      
system.ruby.LD.latency_hist_seqr         |         325    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           325                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           12                      
system.ruby.LD.miss_latency_hist_seqr    |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           12                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples            5                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total            5                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples            5                      
system.ruby.RMW_Read.latency_hist_seqr   |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total            5                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          172                      
system.ruby.ST.hit_latency_hist_seqr     |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          172                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          172                      
system.ruby.ST.latency_hist_seqr         |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           172                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    199                       # delay histogram for all message
system.ruby.delayHist::mean                  0.010050                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.141776                       # delay histogram for all message
system.ruby.delayHist                    |         198     99.50%     99.50% |           0      0.00%     99.50% |           1      0.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      199                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            97                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.020619                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.203069                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          96     98.97%     98.97% |           0      0.00%     98.97% |           1      1.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              97                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           102                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         102    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             102                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.005596                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.005267                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.005267                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples          922                      
system.ruby.hit_latency_hist_seqr        |         922    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total          922                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses          502                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits          490                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           12                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses          504                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits          432                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           72                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             5                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.331139                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.055958                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.027979                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3921.823290                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003950                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.011192                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.027979                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4004.114546                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           84                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           67                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           17                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           84                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            67                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           17                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.050033                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   921.823290                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.005596                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.003950                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           1006                      
system.ruby.latency_hist_seqr            |        1006    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             1006                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           84                      
system.ruby.miss_latency_hist_seqr       |          84    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           84                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.027979                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2004.114546                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.003950                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.005596                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.027979                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1921.823290                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.005596                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.027979                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2921.823290                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.027979                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3004.114546                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.005596                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.003950                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.005596                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             2424                      
system.ruby.network.msg_byte.Response_Control          312                      
system.ruby.network.msg_byte.Response_Data        12080                      
system.ruby.network.msg_byte.Writeback_Control           24                      
system.ruby.network.msg_count.Control             303                      
system.ruby.network.msg_count.Response_Control           39                      
system.ruby.network.msg_count.Response_Data          302                      
system.ruby.network.msg_count.Writeback_Control            3                      
system.ruby.network.routers0.msg_bytes.Control::0          672                      
system.ruby.network.routers0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers0.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         3360                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.msg_count.Control::0           84                      
system.ruby.network.routers0.msg_count.Response_Control::1            1                      
system.ruby.network.routers0.msg_count.Response_Control::2           12                      
system.ruby.network.routers0.msg_count.Response_Data::1           84                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers0.percent_links_utilized   249.687294                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.027979                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3421.823290                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.028308                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1504.114546                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.003950                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization   399.391047                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         3360                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            1                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           84                      
system.ruby.network.routers0.throttle1.link_utilization    99.983542                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          672                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           84                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           12                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0          808                      
system.ruby.network.routers1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers1.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         4040                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.msg_count.Control::0          101                      
system.ruby.network.routers1.msg_count.Response_Control::1            1                      
system.ruby.network.routers1.msg_count.Response_Control::2           12                      
system.ruby.network.routers1.msg_count.Response_Data::1          101                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.percent_links_utilized   394.675774                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.027979                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3504.114546                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.005596                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.003950                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.005596                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.027979                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1421.823290                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization   341.737986                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          672                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          680                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           84                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           12                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           17                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.throttle1.link_utilization   447.613562                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          136                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         3360                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           17                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            1                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           84                      
system.ruby.network.routers2.msg_bytes.Control::0          136                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers2.msg_count.Control::0           17                      
system.ruby.network.routers2.msg_count.Response_Data::1           16                      
system.ruby.network.routers2.percent_links_utilized   151.703423                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.005596                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.005267                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization    51.020408                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          136                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           17                      
system.ruby.network.routers2.throttle1.link_utilization   252.386438                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           16                      
system.ruby.network.routers3.percent_links_utilized     0.329164                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.230415                      
system.ruby.network.routers3.throttle1.link_utilization     0.427913                      
system.ruby.network.routers4.percent_links_utilized     6.682028                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization    10.697828                      
system.ruby.network.routers4.throttle1.link_utilization     2.666228                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0          808                      
system.ruby.network.routers6.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers6.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers6.msg_bytes.Response_Data::1         4040                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers6.msg_count.Control::0          101                      
system.ruby.network.routers6.msg_count.Response_Control::1            1                      
system.ruby.network.routers6.msg_count.Response_Control::2           12                      
system.ruby.network.routers6.msg_count.Response_Data::1          101                      
system.ruby.network.routers6.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers6.percent_links_utilized   133.846280                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.027979                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2421.823290                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.027979                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2504.114546                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.005596                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.003950                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.005596                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization   399.391047                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1         3360                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1            1                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1           84                      
system.ruby.network.routers6.throttle1.link_utilization   341.737986                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0          672                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1          680                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers6.throttle1.msg_count.Control::0           84                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2           12                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1           17                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers6.throttle2.link_utilization    51.020408                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0          136                      
system.ruby.network.routers6.throttle2.msg_count.Control::0           17                      
system.ruby.network.routers6.throttle3.link_utilization     0.230415                      
system.ruby.network.routers6.throttle4.link_utilization    10.697828                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples         1005                      
system.ruby.outstanding_req_hist_seqr::mean     2.661692                      
system.ruby.outstanding_req_hist_seqr::gmean     2.000042                      
system.ruby.outstanding_req_hist_seqr::stdev     2.434598                      
system.ruby.outstanding_req_hist_seqr    |         383     38.11%     38.11% |         442     43.98%     82.09% |          58      5.77%     87.86% |          42      4.18%     92.04% |          43      4.28%     96.32% |          31      3.08%     99.40% |           5      0.50%     99.90% |           1      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         1005                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups          564                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           78                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted          507                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits           62                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups          564                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          502                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups             618                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              50                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           71                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              1310                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes              791                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts           78                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                261                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           140                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         1479                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         1120                       # Number of instructions committed
system.switch_cpus.commit.committedOps           2158                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         1236                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.745955                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.737981                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0          742     60.03%     60.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1           87      7.04%     67.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2           74      5.99%     73.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3           87      7.04%     80.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           42      3.40%     83.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           27      2.18%     85.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           20      1.62%     87.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           17      1.38%     88.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          140     11.33%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         1236                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  4                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           23                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              2156                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   299                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            1      0.05%      0.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         1683     77.99%     78.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            3      0.14%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          298     13.81%     91.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          170      7.88%     99.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            1      0.05%     99.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            2      0.09%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         2158                       # Class of committed instruction
system.switch_cpus.commit.refs                    471                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                1120                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  2158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.356250                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.356250                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           204                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts           4527                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              542                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles               556                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles             78                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           102                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 394                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     1                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 229                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                 618                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines               505                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                   918                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            45                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   2530                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             156                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.406847                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          486                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          112                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.665569                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         1482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.304318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.513046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              657     44.33%     44.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1               63      4.25%     48.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2               85      5.74%     54.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3               50      3.37%     57.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4               51      3.44%     61.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               50      3.37%     64.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               48      3.24%     67.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7               52      3.51%     71.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8              426     28.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         1482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                 7                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes                6                       # number of floating regfile writes
system.switch_cpus.idleCycles                      37                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts           95                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              333                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.962475                       # Inst execution rate
system.switch_cpus.iew.exec_refs                  623                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                229                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             168                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts           481                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          308                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         3649                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts           394                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          212                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          2981                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             78                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           14                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          182                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          135                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           89                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              3235                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  2925                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.645440                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              2088                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.925609                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   2948                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             4150                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            2361                       # number of integer regfile writes
system.switch_cpus.ipc                       0.737327                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.737327                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           21      0.66%      0.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          2500     78.12%     78.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            3      0.09%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead          412     12.88%     91.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          245      7.66%     99.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           13      0.41%     99.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            6      0.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           3200                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              20                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           40                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           11                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           52                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                  63                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019688                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              57     90.48%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              3      4.76%     95.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             3      4.76%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           3222                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads         7905                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         2914                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes         5074                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               3648                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              3200                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         1477                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued            7                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         1917                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         1482                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.159244                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.625695                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0          745     50.27%     50.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1           78      5.26%     55.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          103      6.95%     62.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3           97      6.55%     69.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4           96      6.48%     75.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          117      7.89%     83.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          116      7.83%     91.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7           80      5.40%     96.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           50      3.37%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         1482                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.106649                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                 505                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            3                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            9                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads          481                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          308                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            1403                       # number of misc regfile reads
system.switch_cpus.numCycles                     1519                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             198                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          2379                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles              578                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents             8                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         10117                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts           4250                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands         4439                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles               620                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles             78                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles             8                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             2047                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           18                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups         6192                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                26                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                 4733                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                7534                       # The number of ROB writes
system.switch_cpus.timesIdled                       1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON      1519000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      1519000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      1519000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      1519000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath         2624                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    116434464                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     16285394                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       861376                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       164959                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      133748817                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    116434464                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       861376                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    117295840                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1280                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache            8                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data      8833820                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        75183                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      8910291                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath           82                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     14554308                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      2710912                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        26918                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        23436                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        17315656                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           40                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            2                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1219536                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        10373                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1229951                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath   1727452271                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  76652050032916                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  10721128373930                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 567067807768                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 108597103357                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      88050570770244                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 76652050032916                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 567067807768                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 77219117840685                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    842659645                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache      5266623                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 5815549703752                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  49495062541                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     5865892692561                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath   2570111916                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache      5266623                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 76652050032916                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 16536678077683                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 567067807768                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 158092165899                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     93916463462804                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      1519000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      1519000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0          544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                544                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  17                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    358130349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             358130349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    358130349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            358130349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000045499                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  34                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          17                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        17                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       161499                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      85000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  543999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9499.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31999.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       11                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    17                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                   1088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       716.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    358.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       1525000                       # Total gap between requests
system.mem_ctrls.avgGap                      89705.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 358130348.913759052753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       543999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     31999.94                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    64.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         12144.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               71148                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     146650.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       229943.300000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        151.378078                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      1519000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          6072.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        15246.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     146650.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       167968.900000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        110.578604                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      1519000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     23419289000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      174686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23593975000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                23632066000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               31844516                       # Simulator instruction rate (inst/s)
host_mem_usage                               10414084                       # Number of bytes of host memory used
host_op_rate                                 57563836                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.35                       # Real time elapsed on the host
host_tick_rate                              109501775                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11075265                       # Number of instructions simulated
sim_ops                                      20023297                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000038                       # Number of seconds simulated
sim_ticks                                    38091000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles             108                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                   469                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.ruby.DMA_Controller.Ack                     41      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data           131      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             41      0.00%      0.00%
system.ruby.DMA_Controller.Data                   131      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest          131      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           41      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest            131      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            41      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ          131      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           41      0.00%      0.00%
system.ruby.Directory_Controller.Data               4      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           3310      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ          127      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           41      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         3310      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data          127      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           41      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         3309      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ            4      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data            4      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack            4      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           45      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         3436      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         7776                      
system.ruby.IFETCH.hit_latency_hist_seqr |        7776    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         7776                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         9060                      
system.ruby.IFETCH.latency_hist_seqr     |        9060    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         9060                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         1284                      
system.ruby.IFETCH.miss_latency_hist_seqr |        1284    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         1284                      
system.ruby.L1Cache_Controller.Ack       |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            3                      
system.ruby.L1Cache_Controller.Ack_all   |          12    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           12                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            3                      
system.ruby.L1Cache_Controller.Data_Exclusive |         792    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          792                      
system.ruby.L1Cache_Controller.Data_all_Acks |        5408     99.94%     99.94% |           3      0.06%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         5411                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         101    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          101                      
system.ruby.L1Cache_Controller.E.Load    |       11512    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        11512                      
system.ruby.L1Cache_Controller.E.Store   |         129    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          129                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            3                      
system.ruby.L1Cache_Controller.I.Load    |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            3                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         191     98.45%     98.45% |           3      1.55%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          194                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            3                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         792    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          792                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        5217    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5217                      
system.ruby.L1Cache_Controller.Ifetch    |       35576    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        35576                      
system.ruby.L1Cache_Controller.Inv       |           4     57.14%     57.14% |           3     42.86%    100.00%
system.ruby.L1Cache_Controller.Inv::total            7                      
system.ruby.L1Cache_Controller.L1_Replacement |        4347    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         4347                      
system.ruby.L1Cache_Controller.Load      |       27703    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        27703                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            3                      
system.ruby.L1Cache_Controller.M.Inv     |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total            4                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          64    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           64                      
system.ruby.L1Cache_Controller.M.Load    |       15186    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        15186                      
system.ruby.L1Cache_Controller.M.Store   |       14792    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        14792                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           29                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         165    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          165                      
system.ruby.L1Cache_Controller.NP.Ifetch |        5171    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5171                      
system.ruby.L1Cache_Controller.NP.Load   |         839    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          839                      
system.ruby.L1Cache_Controller.NP.Store  |         191     98.45%     98.45% |           3      1.55%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          194                      
system.ruby.L1Cache_Controller.S.Ifetch  |       30376    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        30376                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            3                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4182    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4182                      
system.ruby.L1Cache_Controller.S.Load    |         163    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          163                      
system.ruby.L1Cache_Controller.S.Store   |          12    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           12                      
system.ruby.L1Cache_Controller.SM.Ack    |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            3                      
system.ruby.L1Cache_Controller.SM.Ack_all |          12    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           12                      
system.ruby.L1Cache_Controller.Store     |       15124     99.98%     99.98% |           3      0.02%    100.00%
system.ruby.L1Cache_Controller.Store::total        15127                      
system.ruby.L1Cache_Controller.WB_Ack    |         165    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          165                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          998      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          169      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         2403      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          737      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            842      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            194      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         5171      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            165      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           12      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           55      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            9      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           29      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv              8      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            3      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            3      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          165      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            3      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          973      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            3      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack            4      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack              4      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          3309      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          737      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          169      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         2404      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           47      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           13      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         2738      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           12      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           25      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              3      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data              7      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         6766                      
system.ruby.LD.hit_latency_hist_seqr     |        6766    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         6766                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         6851                      
system.ruby.LD.latency_hist_seqr         |        6851    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          6851                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           85                      
system.ruby.LD.miss_latency_hist_seqr    |          85    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           85                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples           44                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |          44    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total           44                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples           44                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |          44    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total           44                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples           44                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |          44    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total           44                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples           44                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |          44    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total           44                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples          135                      
system.ruby.RMW_Read.hit_latency_hist_seqr |         135    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total          135                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples          137                      
system.ruby.RMW_Read.latency_hist_seqr   |         137    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          137                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            2                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            2                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         3931                      
system.ruby.ST.hit_latency_hist_seqr     |        3931    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         3931                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         3940                      
system.ruby.ST.latency_hist_seqr         |        3940    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          3940                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples            9                      
system.ruby.ST.miss_latency_hist_seqr    |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total            9                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                   3335                       # delay histogram for all message
system.ruby.delayHist::mean                  0.031784                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.336105                       # delay histogram for all message
system.ruby.delayHist                    |        3302     99.01%     99.01% |           0      0.00%     99.01% |          14      0.42%     99.43% |           0      0.00%     99.43% |          18      0.54%     99.97% |           0      0.00%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     3335                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          1520                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.048684                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.441731                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        1501     98.75%     98.75% |           0      0.00%     98.75% |           2      0.13%     98.88% |           0      0.00%     98.88% |          16      1.05%     99.93% |           0      0.00%     99.93% |           1      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            1520                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          1808                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.017699                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.209664                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1794     99.23%     99.23% |           0      0.00%     99.23% |          12      0.66%     99.89% |           0      0.00%     99.89% |           2      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            1808                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples             7                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total               7                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.requestFromDir.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time   923.958470                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.005014                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4009.136016                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.005067                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.005100                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  1230.421957                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples        18696                      
system.ruby.hit_latency_hist_seqr        |       18696    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        18696                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        11015                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        10920                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         9060                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         7776                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1284                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles           167                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.264459                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.991048                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.037410                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.018718                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3768.678959                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.001168                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            1                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            1                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.000013                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_buf_msgs     0.000079                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_buf_msgs     0.000013                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_buf_msgs     0.000013                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.009766                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.018771                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4030.998135                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses         1380                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits         1006                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          374                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses         1378                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits          1006                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          372                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.031963                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   764.964171                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.005001                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3521.041715                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.001181                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples          20076                      
system.ruby.latency_hist_seqr            |       20076    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            20076                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples         1380                      
system.ruby.miss_latency_hist_seqr       |        1380    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total         1380                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.018705                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2024.356146                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.network.int_link_buffers01.avg_stall_time  2005.230894                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.001168                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.004883                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.018745                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1769.144948                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.network.int_link_buffers06.avg_stall_time  1231.839615                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.005067                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time  1501.391405                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_buf_msgs     0.000013                       # Average number of messages in buffer
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.network.int_link_buffers10.avg_stall_time  2006.353207                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_buf_msgs     0.000013                       # Average number of messages in buffer
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.018718                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2768.692086                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.018771                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3030.998135                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.005001                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time  2521.041715                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.001181                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.005014                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3009.136016                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.network.int_link_buffers25.avg_stall_time   922.895227                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_buf_msgs     0.000013                       # Average number of messages in buffer
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.network.int_link_buffers31.avg_stall_time  2504.200467                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            42048                      
system.ruby.network.msg_byte.Request_Control          264                      
system.ruby.network.msg_byte.Response_Control         3456                      
system.ruby.network.msg_byte.Response_Data       211560                      
system.ruby.network.msg_byte.Writeback_Control         1032                      
system.ruby.network.msg_byte.Writeback_Data         2160                      
system.ruby.network.msg_count.Control            5256                      
system.ruby.network.msg_count.Request_Control           33                      
system.ruby.network.msg_count.Response_Control          432                      
system.ruby.network.msg_count.Response_Data         5289                      
system.ruby.network.msg_count.Writeback_Control          129                      
system.ruby.network.msg_count.Writeback_Data           54                      
system.ruby.network.routers0.msg_bytes.Control::0        11032                      
system.ruby.network.routers0.msg_bytes.Request_Control::2           40                      
system.ruby.network.routers0.msg_bytes.Response_Control::1          400                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          712                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        55080                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0          256                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0          560                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::1          160                      
system.ruby.network.routers0.msg_count.Control::0         1379                      
system.ruby.network.routers0.msg_count.Request_Control::2            5                      
system.ruby.network.routers0.msg_count.Response_Control::1           50                      
system.ruby.network.routers0.msg_count.Response_Control::2           89                      
system.ruby.network.routers0.msg_count.Response_Data::1         1377                      
system.ruby.network.routers0.msg_count.Writeback_Control::0           32                      
system.ruby.network.routers0.msg_count.Writeback_Data::0           14                      
system.ruby.network.routers0.msg_count.Writeback_Data::1            4                      
system.ruby.network.routers0.percent_links_utilized    12.756294                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.018718                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3268.685522                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.019060                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1524.356146                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers04.avg_stall_time  1505.230894                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.001168                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    20.478591                      
system.ruby.network.routers0.throttle0.msg_bytes.Request_Control::2           40                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          400                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        55040                      
system.ruby.network.routers0.throttle0.msg_count.Request_Control::2            5                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1           50                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1         1376                      
system.ruby.network.routers0.throttle1.link_utilization     5.033998                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0        11032                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          712                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0          256                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0          560                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::1          160                      
system.ruby.network.routers0.throttle1.msg_count.Control::0         1379                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           89                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::1            1                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0           32                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0           14                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::1            4                      
system.ruby.network.routers1.msg_bytes.Control::0        14016                      
system.ruby.network.routers1.msg_bytes.Request_Control::0           32                      
system.ruby.network.routers1.msg_bytes.Request_Control::2           56                      
system.ruby.network.routers1.msg_bytes.Response_Control::1          424                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          720                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        70080                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0          256                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0          560                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::1          160                      
system.ruby.network.routers1.msg_count.Control::0         1752                      
system.ruby.network.routers1.msg_count.Request_Control::0            4                      
system.ruby.network.routers1.msg_count.Request_Control::2            7                      
system.ruby.network.routers1.msg_count.Response_Control::1           53                      
system.ruby.network.routers1.msg_count.Response_Control::2           90                      
system.ruby.network.routers1.msg_count.Response_Data::1         1752                      
system.ruby.network.routers1.msg_count.Writeback_Control::0           32                      
system.ruby.network.routers1.msg_count.Writeback_Data::0           14                      
system.ruby.network.routers1.msg_count.Writeback_Data::1            4                      
system.ruby.network.routers1.percent_links_utilized    19.279160                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.018771                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3530.998135                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.005001                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  3021.041715                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.001181                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.004883                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.018850                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1269.151512                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    15.902050                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0        11040                      
system.ruby.network.routers1.throttle0.msg_bytes.Request_Control::0           32                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          720                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        14920                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0          256                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0          560                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::1          160                      
system.ruby.network.routers1.throttle0.msg_count.Control::0         1380                      
system.ruby.network.routers1.throttle0.msg_count.Request_Control::0            4                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::1            4                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           90                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          373                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0           32                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0           14                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::1            4                      
system.ruby.network.routers1.throttle1.link_utilization    22.656271                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         2976                      
system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::2           56                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1          392                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        55160                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          372                      
system.ruby.network.routers1.throttle1.msg_count.Request_Control::2            7                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1           49                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1         1379                      
system.ruby.network.routers2.msg_bytes.Control::0         2976                      
system.ruby.network.routers2.msg_bytes.Request_Control::0           32                      
system.ruby.network.routers2.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers2.msg_bytes.Response_Data::1        15400                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers2.msg_count.Control::0          372                      
system.ruby.network.routers2.msg_count.Request_Control::0            4                      
system.ruby.network.routers2.msg_count.Response_Control::1            4                      
system.ruby.network.routers2.msg_count.Response_Data::1          385                      
system.ruby.network.routers2.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers2.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers2.percent_links_utilized     6.809679                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.005014                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3509.136016                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers01.avg_stall_time  1076.665155                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers02.avg_stall_time  1077.905606                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.005172                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time  1001.391405                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     2.298443                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         2976                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          372                      
system.ruby.network.routers2.throttle0.msg_count.Response_Data::1            4                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers2.throttle1.link_utilization    11.320916                      
system.ruby.network.routers2.throttle1.msg_bytes.Request_Control::0           32                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        15240                      
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers2.throttle1.msg_count.Request_Control::0            4                      
system.ruby.network.routers2.throttle1.msg_count.Response_Control::1            4                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1          381                      
system.ruby.network.routers2.throttle1.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers3.msg_bytes.Control::0            8                      
system.ruby.network.routers3.msg_bytes.Request_Control::2           16                      
system.ruby.network.routers3.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers3.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers3.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers3.msg_count.Control::0            1                      
system.ruby.network.routers3.msg_count.Request_Control::2            2                      
system.ruby.network.routers3.msg_count.Response_Control::1            1                      
system.ruby.network.routers3.msg_count.Response_Control::2            1                      
system.ruby.network.routers3.msg_count.Response_Data::1            3                      
system.ruby.network.routers3.percent_links_utilized     0.019690                      
system.ruby.network.routers3.port_buffers01.avg_buf_msgs     0.000013                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_buf_msgs     0.000013                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers04.avg_stall_time  1506.353207                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_buf_msgs     0.000013                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.013783                      
system.ruby.network.routers3.throttle0.msg_bytes.Request_Control::2           16                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers3.throttle0.msg_count.Request_Control::2            2                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::1            1                      
system.ruby.network.routers3.throttle1.link_utilization     0.025597                      
system.ruby.network.routers3.throttle1.msg_bytes.Control::0            8                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers3.throttle1.msg_count.Control::0            1                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::1            1                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::1            2                      
system.ruby.network.routers4.msg_bytes.Response_Data::1          360                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers4.msg_count.Response_Data::1            9                      
system.ruby.network.routers4.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers4.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers4.percent_links_utilized     0.284844                      
system.ruby.network.routers4.port_buffers01.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers01.avg_stall_time  3004.200467                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization     0.456801                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Data::1          360                      
system.ruby.network.routers4.throttle0.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers4.throttle0.msg_count.Response_Data::1            9                      
system.ruby.network.routers4.throttle0.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers4.throttle1.link_utilization     0.112888                      
system.ruby.network.routers4.throttle1.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers4.throttle1.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0        14016                      
system.ruby.network.routers6.msg_bytes.Request_Control::0           32                      
system.ruby.network.routers6.msg_bytes.Request_Control::2           56                      
system.ruby.network.routers6.msg_bytes.Response_Control::1          432                      
system.ruby.network.routers6.msg_bytes.Response_Control::2          720                      
system.ruby.network.routers6.msg_bytes.Response_Data::1        70520                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0          336                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0          560                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::1          160                      
system.ruby.network.routers6.msg_count.Control::0         1752                      
system.ruby.network.routers6.msg_count.Request_Control::0            4                      
system.ruby.network.routers6.msg_count.Request_Control::2            7                      
system.ruby.network.routers6.msg_count.Response_Control::1           54                      
system.ruby.network.routers6.msg_count.Response_Control::2           90                      
system.ruby.network.routers6.msg_count.Response_Data::1         1763                      
system.ruby.network.routers6.msg_count.Writeback_Control::0           42                      
system.ruby.network.routers6.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers6.msg_count.Writeback_Data::0           14                      
system.ruby.network.routers6.msg_count.Writeback_Data::1            4                      
system.ruby.network.routers6.percent_links_utilized     6.524945                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.018718                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2268.698649                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.018902                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2530.998135                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.005001                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time  2021.041715                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.001181                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.005014                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  2509.136016                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers07.avg_stall_time   769.112172                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_buf_msgs     0.000013                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers13.avg_stall_time  2004.200467                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization    20.478591                      
system.ruby.network.routers6.throttle0.msg_bytes.Request_Control::2           40                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1          400                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1        55040                      
system.ruby.network.routers6.throttle0.msg_count.Request_Control::2            5                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1           50                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1         1376                      
system.ruby.network.routers6.throttle1.link_utilization    15.902050                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0        11040                      
system.ruby.network.routers6.throttle1.msg_bytes.Request_Control::0           32                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2          720                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1        14920                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0          256                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::0          560                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::1          160                      
system.ruby.network.routers6.throttle1.msg_count.Control::0         1380                      
system.ruby.network.routers6.throttle1.msg_count.Request_Control::0            4                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::1            4                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2           90                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1          373                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0           32                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::0           14                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::1            4                      
system.ruby.network.routers6.throttle2.link_utilization     2.298443                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0         2976                      
system.ruby.network.routers6.throttle2.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers6.throttle2.msg_bytes.Writeback_Control::0           80                      
system.ruby.network.routers6.throttle2.msg_count.Control::0          372                      
system.ruby.network.routers6.throttle2.msg_count.Response_Data::1            4                      
system.ruby.network.routers6.throttle2.msg_count.Writeback_Control::0           10                      
system.ruby.network.routers6.throttle3.link_utilization     0.013783                      
system.ruby.network.routers6.throttle3.msg_bytes.Request_Control::2           16                      
system.ruby.network.routers6.throttle3.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers6.throttle3.msg_count.Request_Control::2            2                      
system.ruby.network.routers6.throttle3.msg_count.Response_Data::1            1                      
system.ruby.network.routers6.throttle4.link_utilization     0.456801                      
system.ruby.network.routers6.throttle4.msg_bytes.Response_Data::1          360                      
system.ruby.network.routers6.throttle4.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers6.throttle4.msg_count.Response_Data::1            9                      
system.ruby.network.routers6.throttle4.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples        20028                      
system.ruby.outstanding_req_hist_seqr::mean     1.953116                      
system.ruby.outstanding_req_hist_seqr::gmean     1.715417                      
system.ruby.outstanding_req_hist_seqr::stdev     1.068881                      
system.ruby.outstanding_req_hist_seqr    |        8104     40.46%     40.46% |       10314     51.50%     91.96% |        1427      7.13%     99.09% |         160      0.80%     99.89% |          15      0.07%     99.96% |           6      0.03%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total        20028                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.000144                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_buf_msgs     0.000788                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time  3504.200467                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         9995                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1475                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         8910                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits         1526                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         9995                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         8469                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           11168                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            1056                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1401                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             23326                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            13882                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1475                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               4814                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          2607                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          151                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        27024                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts        22059                       # Number of instructions committed
system.switch_cpus.commit.committedOps          42620                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        26710                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.595657                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.620056                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        16373     61.30%     61.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         2275      8.52%     69.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         1525      5.71%     75.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         1815      6.80%     82.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          767      2.87%     85.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          552      2.07%     87.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          406      1.52%     88.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          390      1.46%     90.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         2607      9.76%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        26710                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                273                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          561                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             42280                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  6307                       # Number of loads committed
system.switch_cpus.commit.membars                  88                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           63      0.15%      0.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        32087     75.29%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           19      0.04%     75.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     75.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            9      0.02%     75.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     75.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     75.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     75.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     75.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     75.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     75.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     75.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           16      0.04%     75.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     75.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           32      0.08%     75.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     75.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           32      0.08%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           48      0.11%     75.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     75.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     75.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           24      0.06%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         6248     14.66%     90.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         3937      9.24%     99.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           59      0.14%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           46      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        42620                       # Class of committed instruction
system.switch_cpus.commit.refs                  10290                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               22059                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 42620                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.726778                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.726778                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          3995                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          84061                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            13167                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             10820                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           1481                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles          1681                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                8053                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    40                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                4921                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               11168                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              9166                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                 16839                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           621                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  44989                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            2962                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.293193                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles        12824                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         2582                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.181093                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        31144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.914815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.456701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            15857     50.92%     50.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             1169      3.75%     54.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1257      4.04%     58.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             1232      3.96%     62.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             1037      3.33%     65.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              883      2.84%     68.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              961      3.09%     71.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              913      2.93%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             7835     25.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        31144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               497                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              334                       # number of floating regfile writes
system.switch_cpus.idleCycles                    6947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1823                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             6122                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.516526                       # Inst execution rate
system.switch_cpus.iew.exec_refs                12953                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               4913                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            3011                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         10156                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          138                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          259                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         6399                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        69741                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          8040                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         3090                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         57766                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              7                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           1481                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             9                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          491                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         3847                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         2416                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1754                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           69                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             61330                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 57130                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.644252                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             39512                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.499829                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  57599                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            82105                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           45675                       # number of integer regfile writes
system.switch_cpus.ipc                       0.579113                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.579113                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          437      0.72%      0.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         46359     76.18%     76.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           23      0.04%     76.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     76.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           30      0.05%     76.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     76.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           16      0.03%     77.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           48      0.08%     77.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           36      0.06%     77.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           50      0.08%     77.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           29      0.05%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         8402     13.81%     91.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         5157      8.47%     99.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          163      0.27%     99.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          105      0.17%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          60855                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             499                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          990                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          439                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          829                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                1275                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020951                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1038     81.41%     81.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     81.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     81.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     81.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     81.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     81.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     81.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     81.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     81.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     81.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     81.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     81.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     81.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              1      0.08%     81.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     81.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     81.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     81.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     81.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     81.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.08%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            111      8.71%     90.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           118      9.25%     99.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            2      0.16%     99.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            4      0.31%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          61194                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads       153617                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        56691                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        96044                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              69376                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             60855                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          365                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        27126                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          477                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          214                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        34211                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        31144                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.953988                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.588144                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        16915     54.31%     54.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         1931      6.20%     60.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2         1815      5.83%     66.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         1879      6.03%     72.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         1831      5.88%     78.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         2051      6.59%     84.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         2055      6.60%     91.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         1588      5.10%     96.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         1079      3.46%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        31144                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.597621                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                9166                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    43                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          805                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          588                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        10156                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         6399                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           27265                       # number of misc regfile reads
system.switch_cpus.numCycles                    38091                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            3448                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         45042                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents            223                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles            13850                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents              2                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents            38                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        189704                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          79428                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        80469                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles             11769                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles           1481                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           328                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            35431                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          670                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups       116455                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          268                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           22                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts              1039                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           22                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                93721                       # The number of ROB reads
system.switch_cpus.rob.rob_writes              143803                       # The number of ROB writes
system.switch_cpus.timesIdled                     169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON     38091000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED     38091000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED     38091000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED     38091000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath         2880                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    116434464                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     16285394                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1154720                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       220376                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      134097834                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    116434464                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1154720                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    117589184                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1312                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           12                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data      8833820                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       104458                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      8939602                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath           90                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     14554308                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      2710912                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        36085                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        30982                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        17332377                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           41                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            3                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1219536                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        14356                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1233936                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath     75608411                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  3056744742853                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  427539156231                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst  30314772518                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data   5785513638                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      3520459793652                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 3056744742853                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst  30314772518                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 3087059515371                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath     34443832                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache       315035                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 231913575385                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data   2742327584                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     234690661836                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath    110052243                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache       315035                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 3056744742853                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 659452731616                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst  30314772518                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data   8527841222                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     3755150455488                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED     38091000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     38091000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        12064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              12064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.ruby.dir_cntrl0          160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0          377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.ruby.dir_cntrl0            5                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  5                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    316715235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             316715235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.ruby.dir_cntrl0      4200467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4200467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    320915702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            320915702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples       381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000464500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 771                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         377                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          5                       # Number of write requests accepted
system.mem_ctrls.readBursts                       377                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        5                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4238748                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                12721248                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11243.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33743.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      281                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   377                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    5                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    252.307692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.998159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.623990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           56     53.85%     53.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           19     18.27%     72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            7      6.73%     78.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            4      3.85%     82.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      2.88%     85.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.96%     86.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.92%     88.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           12     11.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          104                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  24128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   12064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       633.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    316.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      38096000                       # Total gap between requests
system.mem_ctrls.avgGap                      99727.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        12064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 316715234.569845914841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0          377                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.ruby.dir_cntrl0            5                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     12721248                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     33743.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.ruby.dir_cntrl0         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         215570.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         112358.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1722798                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy           778392                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3317861.950000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     311581.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       6458562.350000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        169.556125                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      3369000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     32922000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                75905                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         41395.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              193116                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy           778392                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     2631441.050000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     905304.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4625553.850000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        121.434298                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     10477000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     25814000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     23419289000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      212777000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23632066000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                23632254000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              555485767                       # Simulator instruction rate (inst/s)
host_mem_usage                               10414084                       # Number of bytes of host memory used
host_op_rate                               1001691632                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.02                       # Real time elapsed on the host
host_tick_rate                                9399110                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11075308                       # Number of instructions simulated
sim_ops                                      20023393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                      188000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack                     41      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data           131      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             41      0.00%      0.00%
system.ruby.DMA_Controller.Data                   131      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest          131      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           41      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest            131      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            41      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ          131      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           41      0.00%      0.00%
system.ruby.Directory_Controller.Data               4      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           3312      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ          127      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           41      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         3312      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data          127      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           41      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         3312      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ            4      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data            4      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack            4      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           45      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         3439      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples           20                      
system.ruby.IFETCH.hit_latency_hist_seqr |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total           20                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples           30                      
system.ruby.IFETCH.latency_hist_seqr     |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total           30                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           10                      
system.ruby.IFETCH.miss_latency_hist_seqr |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           10                      
system.ruby.L1Cache_Controller.Ack       |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            3                      
system.ruby.L1Cache_Controller.Ack_all   |          12    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           12                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            3                      
system.ruby.L1Cache_Controller.Data_Exclusive |         793    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          793                      
system.ruby.L1Cache_Controller.Data_all_Acks |        5418     99.94%     99.94% |           3      0.06%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         5421                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         102    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          102                      
system.ruby.L1Cache_Controller.E.Load    |       11525    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        11525                      
system.ruby.L1Cache_Controller.E.Store   |         129    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          129                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            3                      
system.ruby.L1Cache_Controller.I.Load    |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            3                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         191     98.45%     98.45% |           3      1.55%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          194                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            3                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         793    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          793                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        5227    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5227                      
system.ruby.L1Cache_Controller.Ifetch    |       35605    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        35605                      
system.ruby.L1Cache_Controller.Inv       |           4     57.14%     57.14% |           3     42.86%    100.00%
system.ruby.L1Cache_Controller.Inv::total            7                      
system.ruby.L1Cache_Controller.L1_Replacement |        4357    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         4357                      
system.ruby.L1Cache_Controller.Load      |       27735    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        27735                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            3                      
system.ruby.L1Cache_Controller.M.Inv     |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total            4                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          64    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           64                      
system.ruby.L1Cache_Controller.M.Load    |       15204    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        15204                      
system.ruby.L1Cache_Controller.M.Store   |       14801    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        14801                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           29                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         166    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          166                      
system.ruby.L1Cache_Controller.NP.Ifetch |        5180    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5180                      
system.ruby.L1Cache_Controller.NP.Load   |         840    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          840                      
system.ruby.L1Cache_Controller.NP.Store  |         191     98.45%     98.45% |           3      1.55%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          194                      
system.ruby.L1Cache_Controller.S.Ifetch  |       30396    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        30396                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            3                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4191    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4191                      
system.ruby.L1Cache_Controller.S.Load    |         163    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          163                      
system.ruby.L1Cache_Controller.S.Store   |          12    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           12                      
system.ruby.L1Cache_Controller.SM.Ack    |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            3                      
system.ruby.L1Cache_Controller.SM.Ack_all |          12    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           12                      
system.ruby.L1Cache_Controller.Store     |       15133     99.98%     99.98% |           3      0.02%    100.00%
system.ruby.L1Cache_Controller.Store::total        15136                      
system.ruby.L1Cache_Controller.WB_Ack    |         166    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          166                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          999      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          169      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         2405      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          738      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            843      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            194      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         5180      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            166      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           12      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           55      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            9      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           29      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv              8      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            3      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            3      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          166      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            3      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          974      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            3      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack            4      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack              4      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          3312      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          738      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          169      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         2405      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           47      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           13      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         2746      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           12      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           25      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              3      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data              7      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples           31                      
system.ruby.LD.hit_latency_hist_seqr     |          31    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total           31                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples           32                      
system.ruby.LD.latency_hist_seqr         |          32    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total            32                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples            1                      
system.ruby.LD.miss_latency_hist_seqr::stdev          nan                      
system.ruby.LD.miss_latency_hist_seqr    |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total            1                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples            9                      
system.ruby.ST.hit_latency_hist_seqr     |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total            9                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples            9                      
system.ruby.ST.latency_hist_seqr         |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total             9                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                     27                       # delay histogram for all message
system.ruby.delayHist::mean                  0.074074                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.384900                       # delay histogram for all message
system.ruby.delayHist                    |          26     96.30%     96.30% |           0      0.00%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                       27                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            12                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              12                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            15                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.133333                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.516398                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          14     93.33%     93.33% |           0      0.00%     93.33% |           1      6.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              15                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.005319                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.007979                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.007979                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples           60                      
system.ruby.hit_latency_hist_seqr        |          60    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total           60                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses           41                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits           40                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses            1                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses           29                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits           20                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses            9                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.186169                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.058510                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.031915                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3867.021984                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.002660                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.010638                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.029255                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           10                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            8                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses            2                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           10                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             8                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses            2                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.053191                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   839.096601                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.007979                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.002660                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples             71                      
system.ruby.latency_hist_seqr            |          71    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total               71                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           11                      
system.ruby.miss_latency_hist_seqr       |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           11                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.029255                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.002660                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.005319                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.031915                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1867.021984                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.007979                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.031915                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2867.021984                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.029255                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.007979                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.002660                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.005319                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control              288                      
system.ruby.network.msg_byte.Response_Control           48                      
system.ruby.network.msg_byte.Response_Data         1680                      
system.ruby.network.msg_byte.Writeback_Control           24                      
system.ruby.network.msg_count.Control              36                      
system.ruby.network.msg_count.Response_Control            6                      
system.ruby.network.msg_count.Response_Data           42                      
system.ruby.network.msg_count.Writeback_Control            3                      
system.ruby.network.routers0.msg_bytes.Control::0           80                      
system.ruby.network.routers0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.msg_bytes.Response_Data::1          440                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.msg_count.Control::0           10                      
system.ruby.network.routers0.msg_count.Response_Control::1            1                      
system.ruby.network.routers0.msg_count.Response_Control::2            1                      
system.ruby.network.routers0.msg_count.Response_Data::1           11                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers0.percent_links_utilized  2589.095745                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.031915                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3367.021984                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.029255                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.002660                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization  4156.648936                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1          440                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            1                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           11                      
system.ruby.network.routers0.throttle1.link_utilization  1021.542553                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0           80                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           10                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0           96                      
system.ruby.network.routers1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.msg_bytes.Response_Data::1          560                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.msg_count.Control::0           12                      
system.ruby.network.routers1.msg_count.Response_Control::1            1                      
system.ruby.network.routers1.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.msg_count.Response_Data::1           14                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.percent_links_utilized  3911.835106                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.029255                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.007979                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.002660                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.005319                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.034574                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1367.021984                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization  3225.531915                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0           80                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           10                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1            3                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.throttle1.link_utilization  4598.138298                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0           16                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1          440                      
system.ruby.network.routers1.throttle1.msg_count.Control::0            2                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            1                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           11                      
system.ruby.network.routers2.msg_bytes.Control::0           16                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers2.msg_count.Control::0            2                      
system.ruby.network.routers2.msg_count.Response_Data::1            3                      
system.ruby.network.routers2.percent_links_utilized  1380.851064                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.005319                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.007979                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization   465.957447                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0           16                      
system.ruby.network.routers2.throttle0.msg_count.Control::0            2                      
system.ruby.network.routers2.throttle1.link_utilization  2295.744681                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1            3                      
system.ruby.network.routers3.percent_links_utilized     3.989362                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     2.792553                      
system.ruby.network.routers3.throttle1.link_utilization     5.186170                      
system.ruby.network.routers4.percent_links_utilized    57.712766                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization    92.553191                      
system.ruby.network.routers4.throttle1.link_utilization    22.872340                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0           96                      
system.ruby.network.routers6.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers6.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers6.msg_bytes.Response_Data::1          560                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers6.msg_count.Control::0           12                      
system.ruby.network.routers6.msg_count.Response_Control::1            1                      
system.ruby.network.routers6.msg_count.Response_Control::2            1                      
system.ruby.network.routers6.msg_count.Response_Data::1           14                      
system.ruby.network.routers6.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers6.percent_links_utilized  1323.914007                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.031915                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2367.021984                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.029255                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.007979                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.002660                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.005319                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization  4156.648936                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1          440                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1            1                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1           11                      
system.ruby.network.routers6.throttle1.link_utilization  3225.531915                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0           80                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers6.throttle1.msg_count.Control::0           10                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1            3                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers6.throttle2.link_utilization   465.957447                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0           16                      
system.ruby.network.routers6.throttle2.msg_count.Control::0            2                      
system.ruby.network.routers6.throttle3.link_utilization     2.792553                      
system.ruby.network.routers6.throttle4.link_utilization    92.553191                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples           70                      
system.ruby.outstanding_req_hist_seqr::mean     2.142857                      
system.ruby.outstanding_req_hist_seqr::gmean     1.935345                      
system.ruby.outstanding_req_hist_seqr::stdev     0.952277                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |          19     27.14%     27.14% |          29     41.43%     68.57% |          16     22.86%     91.43% |           5      7.14%     98.57% |           1      1.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total           70                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups           18                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            7                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted           16                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups           18                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses           18                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups              26                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               8                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            7                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads                48                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes               36                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts            7                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                 10                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             3                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts          120                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts           43                       # Number of instructions committed
system.switch_cpus.commit.committedOps             96                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples          112                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.857143                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.844677                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0           84     75.00%     75.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1            4      3.57%     78.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2            9      8.04%     86.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3            5      4.46%     91.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4            3      2.68%     93.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5            2      1.79%     95.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6            1      0.89%     96.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7            1      0.89%     97.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            3      2.68%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total          112                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            2                       # Number of function calls committed.
system.switch_cpus.commit.int_insts                96                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                    17                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu           70     72.92%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead           17     17.71%     90.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            9      9.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total           96                       # Class of committed instruction
system.switch_cpus.commit.refs                     26                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                  43                       # Number of Instructions Simulated
system.switch_cpus.committedOps                    96                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.372093                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.372093                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles            16                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts            271                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles               72                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles                35                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles              7                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles             6                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                  34                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                  12                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                  26                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines                29                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                    53                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes             7                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                    123                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles              14                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.138298                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles           76                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches            8                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.654255                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples          136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.198529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.290435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0               86     63.24%     63.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                4      2.94%     66.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2                3      2.21%     68.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                5      3.68%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                6      4.41%     76.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5                0      0.00%     76.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6                2      1.47%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                2      1.47%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8               28     20.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total          136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                      52                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts            9                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches               17                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.893617                       # Inst execution rate
system.switch_cpus.iew.exec_refs                   46                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                 12                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles              17                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts            52                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts           10                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts          220                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts            34                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            2                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts           168                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              7                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads           31                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores            3                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            9                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers               155                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                   166                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.735484                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers               114                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.882979                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                    167                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads              239                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes             135                       # number of integer regfile writes
system.switch_cpus.ipc                       0.228723                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.228723                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            1      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu           119     71.69%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead           35     21.08%     93.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite           11      6.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total            166                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses            165                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads          472                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses          166                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes          340                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded                219                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued               166                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined          120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined          132                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples          136                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.220588                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.923312                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0           85     62.50%     62.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1            8      5.88%     68.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           15     11.03%     79.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3            8      5.88%     85.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4            6      4.41%     89.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            7      5.15%     94.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            4      2.94%     97.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            3      2.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total          136                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.882979                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                  29                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            1                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads           52                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores           10                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads              83                       # number of misc regfile reads
system.switch_cpus.numCycles                      188                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles              16                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps            98                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles               75                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups           583                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts            251                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands          263                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles                38                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles              7                       # Number of cycles rename is squashing
system.switch_cpus.rename.UndoneMaps              147                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups          397                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                 0                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                  325                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                 469                       # The number of ROB writes
system.switch_cpus.timesIdled                       1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON       188000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED       188000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED       188000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED       188000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath         2880                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    116434464                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     16285394                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1155712                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       220627                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      134099077                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    116434464                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1155712                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    117590176                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1312                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           12                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data      8833820                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       104530                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      8939674                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath           90                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     14554308                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      2710912                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        36116                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        31016                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        17332442                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           41                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            3                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1219536                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        14365                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1233945                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath  15319148936                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  619332255319149                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  86624436170213                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 6147404255319                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 1173547872340                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      713292962765957                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 619332255319149                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 6147404255319                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 625479659574468                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath   6978723404                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache     63829787                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 46988404255319                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 556010638298                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     47551457446809                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath  22297872340                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache     63829787                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 619332255319149                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 133612840425532                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 6147404255319                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 1729558510638                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     760844420212766                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED       188000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED       188000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 64                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   2                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    340425532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             340425532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    340425532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            340425532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000041500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000058500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   4                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           2                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         2                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        55000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      10000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  100000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27500.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50000.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-143            1    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      64                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       680.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    340.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                         91000                       # Total gap between requests
system.mem_ctrls.avgGap                      45500.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 340425531.914893627167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       100000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     50000.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          6072.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          1478.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               10164                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     18165.350000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       35880.150000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        190.851862                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT       188000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     15712.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       15712.200000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         83.575532                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       188000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     23419289000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      212965000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23632254000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Network end
final_tick                                23633132000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              430682256                       # Simulator instruction rate (inst/s)
host_mem_usage                               10414084                       # Number of bytes of host memory used
host_op_rate                                777126955                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.03                       # Real time elapsed on the host
host_tick_rate                               34058089                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11075881                       # Number of instructions simulated
sim_ops                                      20024517                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000001                       # Number of seconds simulated
sim_ticks                                      878000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack                     41      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data           131      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             41      0.00%      0.00%
system.ruby.DMA_Controller.Data                   131      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest          131      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           41      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest            131      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            41      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ          131      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           41      0.00%      0.00%
system.ruby.Directory_Controller.Data               4      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           3316      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ          127      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           41      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         3316      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data          127      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           41      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         3314      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ            4      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data            4      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack            4      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           45      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         3441      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          216                      
system.ruby.IFETCH.hit_latency_hist_seqr |         216    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total          216                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples          260                      
system.ruby.IFETCH.latency_hist_seqr     |         260    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total          260                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           44                      
system.ruby.IFETCH.miss_latency_hist_seqr |          44    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           44                      
system.ruby.L1Cache_Controller.Ack       |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            3                      
system.ruby.L1Cache_Controller.Ack_all   |          12    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           12                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            3                      
system.ruby.L1Cache_Controller.Data_Exclusive |         797    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          797                      
system.ruby.L1Cache_Controller.Data_all_Acks |        5463     99.95%     99.95% |           3      0.05%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         5466                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         106    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          106                      
system.ruby.L1Cache_Controller.E.Load    |       11625    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        11625                      
system.ruby.L1Cache_Controller.E.Store   |         131    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          131                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            3                      
system.ruby.L1Cache_Controller.I.Load    |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            3                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         192     98.46%     98.46% |           3      1.54%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          195                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            3                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         797    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          797                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        5271    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5271                      
system.ruby.L1Cache_Controller.Ifetch    |       35866    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        35866                      
system.ruby.L1Cache_Controller.Inv       |           4     57.14%     57.14% |           3     42.86%    100.00%
system.ruby.L1Cache_Controller.Inv::total            7                      
system.ruby.L1Cache_Controller.L1_Replacement |        4407    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         4407                      
system.ruby.L1Cache_Controller.Load      |       27932    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        27932                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            3                      
system.ruby.L1Cache_Controller.M.Inv     |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total            4                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          66    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           66                      
system.ruby.L1Cache_Controller.M.Load    |       15295    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        15295                      
system.ruby.L1Cache_Controller.M.Store   |       14901    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        14901                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          30    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           30                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         172    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          172                      
system.ruby.L1Cache_Controller.NP.Ifetch |        5224    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5224                      
system.ruby.L1Cache_Controller.NP.Load   |         846    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          846                      
system.ruby.L1Cache_Controller.NP.Store  |         192     98.46%     98.46% |           3      1.54%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          195                      
system.ruby.L1Cache_Controller.S.Ifetch  |       30612    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        30612                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            3                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4235    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4235                      
system.ruby.L1Cache_Controller.S.Load    |         163    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          163                      
system.ruby.L1Cache_Controller.S.Store   |          12    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           12                      
system.ruby.L1Cache_Controller.SM.Ack    |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            3                      
system.ruby.L1Cache_Controller.SM.Ack_all |          12    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           12                      
system.ruby.L1Cache_Controller.Store     |       15236     99.98%     99.98% |           3      0.02%    100.00%
system.ruby.L1Cache_Controller.Store::total        15239                      
system.ruby.L1Cache_Controller.WB_Ack    |         172    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          172                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1004      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          170      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         2405      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          739      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            849      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            195      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         5224      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            172      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           12      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           58      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            9      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           30      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv              8      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            3      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            3      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          172      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            3      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          979      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            3      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack            4      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack              4      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          3314      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          741      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          170      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         2405      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           47      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           13      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         2789      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           12      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           25      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              3      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data              7      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          191                      
system.ruby.LD.hit_latency_hist_seqr     |         191    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          191                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          195                      
system.ruby.LD.latency_hist_seqr         |         195    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           195                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples            4                      
system.ruby.LD.miss_latency_hist_seqr    |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::stdev          nan                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total            2                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total            2                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total            2                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples            3                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total            3                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples            3                      
system.ruby.RMW_Read.latency_hist_seqr   |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total            3                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples           96                      
system.ruby.ST.hit_latency_hist_seqr     |          96    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total           96                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples           96                      
system.ruby.ST.latency_hist_seqr         |          96    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total            96                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    119                       # delay histogram for all message
system.ruby.delayHist::mean                  0.050420                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.408568                       # delay histogram for all message
system.ruby.delayHist                    |         117     98.32%     98.32% |           0      0.00%     98.32% |           1      0.84%     99.16% |           0      0.00%     99.16% |           1      0.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      119                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            62                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.064516                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.508001                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          61     98.39%     98.39% |           0      0.00%     98.39% |           0      0.00%     98.39% |           0      0.00%     98.39% |           1      1.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              62                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            57                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.035088                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.264906                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          56     98.25%     98.25% |           0      0.00%     98.25% |           1      1.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              57                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.002278                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.001139                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001139                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples          509                      
system.ruby.hit_latency_hist_seqr        |         509    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total          509                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses          300                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits          293                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses            7                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses          260                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits          216                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.328019                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   509.111607                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.064920                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.031321                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3917.995538                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.002847                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.004556                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.032460                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4143.507809                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           51                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           47                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses            4                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           51                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            47                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses            4                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.058086                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   913.154996                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.001139                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.002847                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples            558                      
system.ruby.latency_hist_seqr            |         558    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total              558                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           49                      
system.ruby.miss_latency_hist_seqr       |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           49                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.032460                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2143.507809                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.002847                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.002278                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.031321                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1917.995538                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.001139                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.031321                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2917.995538                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.032460                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3143.507809                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.001139                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.002847                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.002278                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             1320                      
system.ruby.network.msg_byte.Response_Control          264                      
system.ruby.network.msg_byte.Response_Data         6120                      
system.ruby.network.msg_byte.Writeback_Control           96                      
system.ruby.network.msg_byte.Writeback_Data          240                      
system.ruby.network.msg_count.Control             165                      
system.ruby.network.msg_count.Response_Control           33                      
system.ruby.network.msg_count.Response_Data          153                      
system.ruby.network.msg_count.Writeback_Control           12                      
system.ruby.network.msg_count.Writeback_Data            6                      
system.ruby.network.routers0.msg_bytes.Control::0          408                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           48                      
system.ruby.network.routers0.msg_bytes.Response_Control::2           40                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         1960                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers0.msg_count.Control::0           51                      
system.ruby.network.routers0.msg_count.Response_Control::1            6                      
system.ruby.network.routers0.msg_count.Response_Control::2            5                      
system.ruby.network.routers0.msg_count.Response_Data::1           49                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers0.percent_links_utilized   558.955011                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.031321                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3417.995538                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.033599                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1643.507809                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.002847                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization   897.181093                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           48                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         1960                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            6                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           49                      
system.ruby.network.routers0.throttle1.link_utilization   220.728929                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          408                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2           40                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           51                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2            5                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers1.msg_bytes.Control::0          440                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           48                      
system.ruby.network.routers1.msg_bytes.Response_Control::2           40                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         2040                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers1.msg_count.Control::0           55                      
system.ruby.network.routers1.msg_count.Response_Control::1            6                      
system.ruby.network.routers1.msg_count.Response_Control::2            5                      
system.ruby.network.routers1.msg_count.Response_Data::1           51                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers1.percent_links_utilized   842.383257                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.032460                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3643.507809                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.001139                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.002847                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.002278                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.031891                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1417.995538                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization   692.938497                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          408                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2           40                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           51                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2            5                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1            2                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers1.throttle1.link_utilization   991.828018                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0           32                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           48                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         1960                      
system.ruby.network.routers1.throttle1.msg_count.Control::0            4                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            6                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           49                      
system.ruby.network.routers2.msg_bytes.Control::0           32                      
system.ruby.network.routers2.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers2.msg_count.Control::0            4                      
system.ruby.network.routers2.msg_count.Response_Data::1            2                      
system.ruby.network.routers2.percent_links_utilized   295.871298                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.002278                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.001139                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization    99.886105                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0           32                      
system.ruby.network.routers2.throttle0.msg_count.Control::0            4                      
system.ruby.network.routers2.throttle1.link_utilization   491.856492                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1            2                      
system.ruby.network.routers3.percent_links_utilized     0.854214                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.597950                      
system.ruby.network.routers3.throttle1.link_utilization     1.110478                      
system.ruby.network.routers4.percent_links_utilized    12.357631                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization    19.817768                      
system.ruby.network.routers4.throttle1.link_utilization     4.897494                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0          440                      
system.ruby.network.routers6.msg_bytes.Response_Control::1           48                      
system.ruby.network.routers6.msg_bytes.Response_Control::2           40                      
system.ruby.network.routers6.msg_bytes.Response_Data::1         2040                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers6.msg_count.Control::0           55                      
system.ruby.network.routers6.msg_count.Response_Control::1            6                      
system.ruby.network.routers6.msg_count.Response_Control::2            5                      
system.ruby.network.routers6.msg_count.Response_Data::1           51                      
system.ruby.network.routers6.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers6.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers6.percent_links_utilized   285.070235                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.031321                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2417.995538                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.032460                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2643.507809                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.001139                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.002847                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.002278                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization   897.181093                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1           48                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1         1960                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1            6                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1           49                      
system.ruby.network.routers6.throttle1.link_utilization   692.938497                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0          408                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2           40                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::0           80                      
system.ruby.network.routers6.throttle1.msg_count.Control::0           51                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2            5                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1            2                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::0            2                      
system.ruby.network.routers6.throttle2.link_utilization    99.886105                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0           32                      
system.ruby.network.routers6.throttle2.msg_count.Control::0            4                      
system.ruby.network.routers6.throttle3.link_utilization     0.597950                      
system.ruby.network.routers6.throttle4.link_utilization    19.817768                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples          560                      
system.ruby.outstanding_req_hist_seqr::mean     1.916071                      
system.ruby.outstanding_req_hist_seqr::gmean     1.664588                      
system.ruby.outstanding_req_hist_seqr::stdev     1.189591                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |         239     42.68%     42.68% |         217     38.75%     81.43% |          61     10.89%     92.32% |          27      4.82%     97.14% |           3      0.54%     97.68% |           1      0.18%     97.86% |           8      1.43%     99.29% |           4      0.71%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total          560                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups          290                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           47                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted          260                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits           18                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups          290                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          272                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups             330                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              30                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           41                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads               649                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes              358                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts           47                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                136                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events            71                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            7                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts          827                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts          573                       # Number of instructions committed
system.switch_cpus.commit.committedOps           1124                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples          741                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.516869                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.637833                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0          491     66.26%     66.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1           42      5.67%     71.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2           34      4.59%     76.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3           40      5.40%     81.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           25      3.37%     85.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           15      2.02%     87.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           10      1.35%     88.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           13      1.75%     90.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8           71      9.58%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total          741                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 12                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           13                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              1117                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   177                       # Number of loads committed
system.switch_cpus.commit.membars                   4                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu          848     75.44%     75.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     75.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     75.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     75.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     75.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     75.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     75.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     75.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     75.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     75.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     75.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     75.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     75.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            2      0.18%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     75.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          174     15.48%     91.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite           91      8.10%     99.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            3      0.27%     99.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            6      0.53%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         1124                       # Class of committed instruction
system.switch_cpus.commit.refs                    274                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                 573                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  1124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.532286                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.532286                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           178                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts           2462                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              304                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles               283                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles             47                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles            66                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 256                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     2                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 127                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                 330                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines               261                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                   538                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            26                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   1316                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles              94                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.375854                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          293                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches           48                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.498861                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples          878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.050114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.555040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              437     49.77%     49.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1               45      5.13%     54.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2               34      3.87%     58.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3               21      2.39%     61.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4               27      3.08%     64.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               12      1.37%     65.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               26      2.96%     68.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7               30      3.42%     71.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8              246     28.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total          878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                29                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               23                       # number of floating regfile writes
system.switch_cpus.iew.branchMispredicts           56                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              176                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.802961                       # Inst execution rate
system.switch_cpus.iew.exec_refs                  380                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                126                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             137                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts           308                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            5                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           10                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          180                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         1948                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts           254                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          121                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          1583                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              2                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             47                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             3                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           16                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          132                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores           83                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           54                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            2                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              1658                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  1553                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.648975                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              1076                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.768793                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   1574                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             2216                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            1231                       # number of integer regfile writes
system.switch_cpus.ipc                       0.652620                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.652620                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           14      0.82%      0.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          1261     74.00%     74.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     74.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     74.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     74.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     74.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     74.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     74.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     74.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     74.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     74.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     74.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     74.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     74.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            8      0.47%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     75.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead          259     15.20%     90.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          121      7.10%     97.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           21      1.23%     98.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           20      1.17%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           1704                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              52                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          102                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           37                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          112                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                  43                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.025235                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              32     74.42%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     74.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              6     13.95%     88.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             3      6.98%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            1      2.33%     97.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            1      2.33%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           1681                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads         4240                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         1516                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes         2663                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               1935                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              1704                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           13                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined          827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           13                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         1058                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples          878                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.940774                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.599649                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0          482     54.90%     54.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1           55      6.26%     61.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           51      5.81%     66.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3           42      4.78%     71.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4           59      6.72%     78.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5           59      6.72%     85.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6           54      6.15%     91.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7           42      4.78%     96.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           34      3.87%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total          878                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.940774                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                 261                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           21                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           23                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads          308                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          180                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads             790                       # number of misc regfile reads
system.switch_cpus.numCycles                      878                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             154                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          1180                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             23                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles              331                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents             2                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups          5504                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts           2276                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands         2256                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles               319                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles             47                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            27                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             1071                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           56                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups         3317                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                72                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                 2621                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                4037                       # The number of ROB writes
system.switch_cpus.pwrStateResidencyTicks::ON       878000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED       878000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED       878000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED       878000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath         2880                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    116434464                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     16285394                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1164032                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       222367                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      134109137                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    116434464                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1164032                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    117598496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1312                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           12                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data      8833820                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       105248                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      8940392                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath           90                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     14554308                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      2710912                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        36376                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        31250                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        17332936                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           41                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            3                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1219536                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        14463                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1234043                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath   3280182232                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  132613284738041                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  18548284738041                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 1325776765376                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 253265375854                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      152743891799544                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 132613284738041                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 1325776765376                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 133939061503417                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath   1494305239                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache     13667426                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 10061298405467                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 119872437358                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     10182678815490                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath   4774487472                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache     13667426                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 132613284738041                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 28609583143508                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 1325776765376                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 373137813212                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     162926570615034                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED       878000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED       878000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 64                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   2                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0     72892938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              72892938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0     72892938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             72892938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000040500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000040500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   6                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           4                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         4                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        36000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      10000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   81000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9000.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    2500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                20250.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            5                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71            5    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            5                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       145.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    145.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                        987000                       # Total gap between requests
system.mem_ctrls.avgGap                     246750.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 72892938.496583148837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0        81000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     20250.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          3036.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          5913.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                5082                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     89499.050000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      1513.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       182883.850000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        208.295957                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF        95000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT       783000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          3036.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          1478.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                5082                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     31563.050000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     51625.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       170624.650000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        194.333314                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF        95000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT       183000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     23419289000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      213843000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23633132000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                23763142000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               15218060                       # Simulator instruction rate (inst/s)
host_mem_usage                               10414084                       # Number of bytes of host memory used
host_op_rate                                 27530154                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.73                       # Real time elapsed on the host
host_tick_rate                              177616847                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11138155                       # Number of instructions simulated
sim_ops                                      20150885                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000130                       # Number of seconds simulated
sim_ticks                                   130010000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.ruby.DMA_Controller.Ack                     41      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data           131      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.Ack             41      0.00%      0.00%
system.ruby.DMA_Controller.Data                   131      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest          131      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest           41      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest            131      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest            41      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ          131      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           41      0.00%      0.00%
system.ruby.Directory_Controller.Data               4      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           5313      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ          127      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           41      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         5313      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data          127      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           41      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         5312      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ            4      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data            4      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack            4      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           45      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         5439      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples        28074                      
system.ruby.IFETCH.hit_latency_hist_seqr |       28074    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total        28074                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples        29026                      
system.ruby.IFETCH.latency_hist_seqr     |       29026    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total        29026                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          952                      
system.ruby.IFETCH.miss_latency_hist_seqr |         952    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          952                      
system.ruby.L1Cache_Controller.Ack       |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            3                      
system.ruby.L1Cache_Controller.Ack_all   |          13    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           13                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            3                      
system.ruby.L1Cache_Controller.Data_Exclusive |        2140    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         2140                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6536     99.95%     99.95% |           3      0.05%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         6539                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         513    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          513                      
system.ruby.L1Cache_Controller.E.Load    |       22508    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        22508                      
system.ruby.L1Cache_Controller.E.Store   |         720    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          720                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            3                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total            2                      
system.ruby.L1Cache_Controller.I.Load    |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            3                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         303     99.02%     99.02% |           3      0.98%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          306                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            3                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        2140    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         2140                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        6233    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         6233                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.Ifetch    |       64896    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        64896                      
system.ruby.L1Cache_Controller.Inv       |           4     57.14%     57.14% |           3     42.86%    100.00%
system.ruby.L1Cache_Controller.Inv::total            7                      
system.ruby.L1Cache_Controller.L1_Replacement |        6072    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         6072                      
system.ruby.L1Cache_Controller.Load      |       49049    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        49049                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            3                      
system.ruby.L1Cache_Controller.M.Inv     |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total            4                      
system.ruby.L1Cache_Controller.M.L1_Replacement |         359    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total          359                      
system.ruby.L1Cache_Controller.M.Load    |       24076    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        24076                      
system.ruby.L1Cache_Controller.M.Store   |       22305    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        22305                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          33    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           33                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         872    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          872                      
system.ruby.L1Cache_Controller.NP.Ifetch |        6177    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         6177                      
system.ruby.L1Cache_Controller.NP.Load   |        2197    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         2197                      
system.ruby.L1Cache_Controller.NP.Store  |         303     99.02%     99.02% |           3      0.98%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          306                      
system.ruby.L1Cache_Controller.S.Ifetch  |       58686    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        58686                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            3                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        5197    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         5197                      
system.ruby.L1Cache_Controller.S.Load    |         265    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          265                      
system.ruby.L1Cache_Controller.S.Store   |          13    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           13                      
system.ruby.L1Cache_Controller.SM.Ack    |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            3                      
system.ruby.L1Cache_Controller.SM.Ack_all |          13    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           13                      
system.ruby.L1Cache_Controller.Store     |       23341     99.99%     99.99% |           3      0.01%    100.00%
system.ruby.L1Cache_Controller.Store::total        23344                      
system.ruby.L1Cache_Controller.WB_Ack    |         872    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          872                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         2459      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          255      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         3109      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         1948      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           2200      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            306      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         6177      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            872      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           13      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS          192      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX           34      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           33      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv              8      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            3      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            3      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          872      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            3      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         2432      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            3      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack            4      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack              4      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          5312      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         1948      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          255      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         3110      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           57      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           14      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         3034      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           13      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           27      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              3      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data              7      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        19766                      
system.ruby.LD.hit_latency_hist_seqr     |       19766    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        19766                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples        21119                      
system.ruby.LD.latency_hist_seqr         |       21119    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         21119                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples         1353                      
system.ruby.LD.miss_latency_hist_seqr    |        1353    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         1353                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples          242                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |         242    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total          242                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples          269                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |         269    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total          269                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples           27                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |          27    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total           27                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples          269                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |         269    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total          269                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples          269                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |         269    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total          269                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples          601                      
system.ruby.RMW_Read.hit_latency_hist_seqr |         601    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total          601                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples          609                      
system.ruby.RMW_Read.latency_hist_seqr   |         609    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          609                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            8                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            8                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         6881                      
system.ruby.ST.hit_latency_hist_seqr     |        6881    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         6881                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         6958                      
system.ruby.ST.latency_hist_seqr         |        6958    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          6958                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           77                      
system.ruby.ST.miss_latency_hist_seqr    |          77    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           77                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  2                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  19                       # delay histogram for all message
system.ruby.delayHist::samples                   9686                       # delay histogram for all message
system.ruby.delayHist::mean                  0.189139                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.938672                       # delay histogram for all message
system.ruby.delayHist                    |        9243     95.43%     95.43% |          80      0.83%     96.25% |         294      3.04%     99.29% |          47      0.49%     99.77% |           8      0.08%     99.86% |          12      0.12%     99.98% |           0      0.00%     99.98% |           1      0.01%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     9686                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            2                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           19                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          4571                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.374098                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        1.307468                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        4167     91.16%     91.16% |          62      1.36%     92.52% |         274      5.99%     98.51% |          46      1.01%     99.52% |           8      0.18%     99.69% |          12      0.26%     99.96% |           0      0.00%     99.96% |           1      0.02%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            4571                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          5115                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.023851                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.288310                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        5076     99.24%     99.24% |           0      0.00%     99.24% |          18      0.35%     99.59% |           0      0.00%     99.59% |          20      0.39%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            5115                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.007680                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4004.318899                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.007684                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.007947                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples        55833                      
system.ruby.hit_latency_hist_seqr        |       55833    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        55833                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        29222                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        27759                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         1463                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses        29027                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits        28074                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          953                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles           633                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.224737                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   501.930621                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.023967                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.011988                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3567.021767                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005596                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.015360                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.011984                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4118.417813                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses         2416                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          419                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses         1997                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses         2416                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           419                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses         1997                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.013595                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   564.735404                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.007684                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.005596                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3500.717253                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples          58250                      
system.ruby.latency_hist_seqr            |       58250    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            58250                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples         2417                      
system.ruby.miss_latency_hist_seqr       |        2417    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total         2417                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.011984                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2108.280131                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.005596                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.007680                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2004.318899                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.011988                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1567.014075                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.007684                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.011988                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2567.017921                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.011984                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3118.417813                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.007684                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers23.avg_buf_msgs     0.005596                       # Average number of messages in buffer
system.ruby.network.int_link_buffers23.avg_stall_time  2500.717253                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.007680                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time  3004.318899                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control           105912                      
system.ruby.network.msg_byte.Response_Control        51744                      
system.ruby.network.msg_byte.Response_Data       529680                      
system.ruby.network.msg_byte.Writeback_Control         9768                      
system.ruby.network.msg_byte.Writeback_Data        35160                      
system.ruby.network.msg_count.Control           13239                      
system.ruby.network.msg_count.Response_Control         6468                      
system.ruby.network.msg_count.Response_Data        13242                      
system.ruby.network.msg_count.Writeback_Control         1221                      
system.ruby.network.msg_count.Writeback_Data          879                      
system.ruby.network.routers0.msg_bytes.Control::0        19328                      
system.ruby.network.routers0.msg_bytes.Response_Control::1         5608                      
system.ruby.network.routers0.msg_bytes.Response_Control::2        11640                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        96640                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0         3256                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0        11720                      
system.ruby.network.routers0.msg_count.Control::0         2416                      
system.ruby.network.routers0.msg_count.Response_Control::1          701                      
system.ruby.network.routers0.msg_count.Response_Control::2         1455                      
system.ruby.network.routers0.msg_count.Response_Data::1         2416                      
system.ruby.network.routers0.msg_count.Writeback_Control::0          407                      
system.ruby.network.routers0.msg_count.Writeback_Data::0          293                      
system.ruby.network.routers0.percent_links_utilized     5.555823                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.011988                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3067.019844                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.014853                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1608.280131                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.005596                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     8.516653                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1         5608                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        96640                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1          701                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1         2416                      
system.ruby.network.routers0.throttle1.link_utilization     2.594993                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0        19328                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2        11640                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0         3256                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0        11720                      
system.ruby.network.routers0.throttle1.msg_count.Control::0         2416                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2         1455                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0          407                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0          293                      
system.ruby.network.routers1.msg_bytes.Control::0        35304                      
system.ruby.network.routers1.msg_bytes.Response_Control::1         5608                      
system.ruby.network.routers1.msg_bytes.Response_Control::2        11640                      
system.ruby.network.routers1.msg_bytes.Response_Data::1       176560                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0         3256                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0        11720                      
system.ruby.network.routers1.msg_count.Control::0         4413                      
system.ruby.network.routers1.msg_count.Response_Control::1          701                      
system.ruby.network.routers1.msg_count.Response_Control::2         1455                      
system.ruby.network.routers1.msg_count.Response_Data::1         4414                      
system.ruby.network.routers1.msg_count.Writeback_Control::0          407                      
system.ruby.network.routers1.msg_count.Writeback_Data::0          293                      
system.ruby.network.routers1.percent_links_utilized     8.622414                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.011984                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3618.417813                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.007684                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.005596                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time  3000.717253                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.007819                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1504.318899                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.012222                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1067.012152                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     7.704984                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0        19328                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2        11640                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        79920                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0         3256                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0        11720                      
system.ruby.network.routers1.throttle0.msg_count.Control::0         2416                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2         1455                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1         1998                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0          407                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0          293                      
system.ruby.network.routers1.throttle1.link_utilization     9.539843                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0        15976                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1         5608                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        96640                      
system.ruby.network.routers1.throttle1.msg_count.Control::0         1997                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1          701                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1         2416                      
system.ruby.network.routers2.msg_bytes.Control::0        15976                      
system.ruby.network.routers2.msg_bytes.Response_Data::1        79920                      
system.ruby.network.routers2.msg_count.Control::0         1997                      
system.ruby.network.routers2.msg_count.Response_Data::1         1998                      
system.ruby.network.routers2.percent_links_utilized     3.150623                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.007680                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3504.318899                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.007684                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     1.058572                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0        15976                      
system.ruby.network.routers2.throttle0.msg_count.Control::0         1997                      
system.ruby.network.routers2.throttle1.link_utilization     5.242674                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        79920                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1         1998                      
system.ruby.network.routers3.percent_links_utilized     0.005769                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.004038                      
system.ruby.network.routers3.throttle1.link_utilization     0.007499                      
system.ruby.network.routers4.percent_links_utilized     0.083455                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization     0.133836                      
system.ruby.network.routers4.throttle1.link_utilization     0.033074                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0        35304                      
system.ruby.network.routers6.msg_bytes.Response_Control::1         5608                      
system.ruby.network.routers6.msg_bytes.Response_Control::2        11640                      
system.ruby.network.routers6.msg_bytes.Response_Data::1       176560                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0         3256                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0        11720                      
system.ruby.network.routers6.msg_count.Control::0         4413                      
system.ruby.network.routers6.msg_count.Response_Control::1          701                      
system.ruby.network.routers6.msg_count.Response_Control::2         1455                      
system.ruby.network.routers6.msg_count.Response_Data::1         4414                      
system.ruby.network.routers6.msg_count.Writeback_Control::0          407                      
system.ruby.network.routers6.msg_count.Writeback_Data::0          293                      
system.ruby.network.routers6.percent_links_utilized     2.903014                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.011988                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  2067.015998                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.012399                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2618.417813                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.007684                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.005600                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time  2000.717253                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers06.avg_buf_msgs     0.007680                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers06.avg_stall_time  2504.318899                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization     8.516653                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::1         5608                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1        96640                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::1          701                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1         2416                      
system.ruby.network.routers6.throttle1.link_utilization     7.704984                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0        19328                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2        11640                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1        79920                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Control::0         3256                      
system.ruby.network.routers6.throttle1.msg_bytes.Writeback_Data::0        11720                      
system.ruby.network.routers6.throttle1.msg_count.Control::0         2416                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2         1455                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1         1998                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Control::0          407                      
system.ruby.network.routers6.throttle1.msg_count.Writeback_Data::0          293                      
system.ruby.network.routers6.throttle2.link_utilization     1.058572                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0        15976                      
system.ruby.network.routers6.throttle2.msg_count.Control::0         1997                      
system.ruby.network.routers6.throttle3.link_utilization     0.004038                      
system.ruby.network.routers6.throttle4.link_utilization     0.133836                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples        58131                      
system.ruby.outstanding_req_hist_seqr::mean     2.297053                      
system.ruby.outstanding_req_hist_seqr::gmean     1.915076                      
system.ruby.outstanding_req_hist_seqr::stdev     1.566159                      
system.ruby.outstanding_req_hist_seqr    |       21536     37.05%     37.05% |       27112     46.64%     83.69% |        7314     12.58%     96.27% |        1318      2.27%     98.54% |         549      0.94%     99.48% |         166      0.29%     99.77% |          85      0.15%     99.91% |          40      0.07%     99.98% |          11      0.02%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total        58131                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35361                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         2947                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        35990                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits         9884                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35361                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        25477                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           40844                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            1398                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2332                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             98827                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            55746                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         2947                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              16634                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          8375                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          880                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        98595                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts        62274                       # Number of instructions committed
system.switch_cpus.commit.committedOps         126368                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        97331                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.298332                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.501635                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        68955     70.85%     70.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         5515      5.67%     76.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         2884      2.96%     79.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         5550      5.70%     85.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         1996      2.05%     87.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         1864      1.92%     89.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         1213      1.25%     90.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          979      1.01%     91.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         8375      8.60%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        97331                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts               1338                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          622                       # Number of function calls committed.
system.switch_cpus.commit.int_insts            125080                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                 17615                       # Number of loads committed
system.switch_cpus.commit.membars                 538                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          179      0.14%      0.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       100624     79.63%     79.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            1      0.00%     79.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          123      0.10%     79.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           87      0.07%     79.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          128      0.10%     80.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           56      0.04%     80.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     80.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           78      0.06%     80.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     80.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt          112      0.09%     80.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc          140      0.11%     80.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     80.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     80.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           10      0.01%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        17227     13.63%     93.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         6891      5.45%     99.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          388      0.31%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          324      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       126368                       # Class of committed instruction
system.switch_cpus.commit.refs                  24830                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               62274                       # Number of Instructions Simulated
system.switch_cpus.committedOps                126368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.087709                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.087709                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         52069                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts         266579                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            19982                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             30104                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           3099                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles          7703                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses               25289                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   250                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses               11061                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    22                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               40844                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines             29205                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                 93413                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           617                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts                 149694                       # Number of instructions fetch has processed
system.switch_cpus.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.SquashCycles            6198                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.314160                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles        16399                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        11282                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.151404                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples       112957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.745027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.389073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            60210     53.30%     53.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             4244      3.76%     57.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             3688      3.26%     60.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             4798      4.25%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             3149      2.79%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             3214      2.85%     70.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             4702      4.16%     74.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             4438      3.93%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            24514     21.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total       112957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads              2131                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             1243                       # number of floating regfile writes
system.switch_cpus.idleCycles                   17053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         3858                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            21743                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.439812                       # Inst execution rate
system.switch_cpus.iew.exec_refs                36308                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              11038                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           24256                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         31090                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          837                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          460                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        14941                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts       225013                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts         25270                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         7279                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts        187190                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            397                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           575                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           3099                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          1092                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         1108                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        13481                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         7726                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3467                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          391                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers            205680                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                185369                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.656515                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            135032                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.425806                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                 186573                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads           238234                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          150332                       # number of integer regfile writes
system.switch_cpus.ipc                       0.478994                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.478994                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         1562      0.80%      0.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        153765     79.07%     79.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            2      0.00%     79.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           142      0.07%     79.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          125      0.06%     80.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     80.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          170      0.09%     80.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     80.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     80.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     80.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     80.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     80.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           75      0.04%     80.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     80.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu          187      0.10%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt          167      0.09%     80.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          161      0.08%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           35      0.02%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        25718     13.22%     93.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        11133      5.72%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          663      0.34%     99.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          562      0.29%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         194467                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses            2271                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads         4487                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         1989                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes         3692                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                5591                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.028750                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            4192     74.98%     74.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              2      0.04%     75.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     75.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             10      0.18%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            740     13.24%     88.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           553      9.89%     98.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           58      1.04%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           36      0.64%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses         196225                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads       504478                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       183380                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       320139                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded             222738                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued            194467                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         2275                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        98664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1481                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1395                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       121251                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       112957                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.721602                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.453484                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        64554     57.15%     57.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         8062      7.14%     64.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2         7658      6.78%     71.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         5983      5.30%     76.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         5893      5.22%     81.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         5982      5.30%     86.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         6847      6.06%     92.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         5248      4.65%     97.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2730      2.42%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       112957                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.495785                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               29205                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   100                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         4772                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         2869                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        31090                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        14941                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           91209                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             72                       # number of misc regfile writes
system.switch_cpus.numCycles                   130010                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles           39754                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps        146270                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           6379                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles            23247                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           1297                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          1530                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        613367                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts         252042                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands       275156                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles             33925                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           1252                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           3099                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles         11129                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           128924                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups         3118                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups       341238                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1803                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          119                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts             24311                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          119                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads               313880                       # The number of ROB reads
system.switch_cpus.rob.rob_writes              465763                       # The number of ROB writes
system.switch_cpus.timesIdled                     374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON    130010000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    130010000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    130010000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    130010000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath         2880                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    116434464                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     16285394                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      2098592                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       390629                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      135211959                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    116434464                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      2098592                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    118533056                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1312                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           12                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data      8833820                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       157135                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      8992279                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath           90                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     14554308                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      2710912                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        65581                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        55349                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        17386240                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           41                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            3                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1219536                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        21690                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1241270                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath     22152142                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  895580832244                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  125262625952                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst  16141773710                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data   3004607338                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      1040011991385                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 895580832244                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst  16141773710                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 911722605953                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath     10091531                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache        92301                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data  67947234828                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data   1208637797                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total      69166056457                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath     32243674                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache        92301                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 895580832244                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 193209860780                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst  16141773710                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data   4213245135                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     1109178047842                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED    130010000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    130010000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        63936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              63936                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         1998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1998                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    491777556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             491777556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    491777556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            491777556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      1994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000490500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3942                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1997                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1997                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     37248221                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    9980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                82158221                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18680.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5005.02                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41202.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1260                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1997                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.413699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.400953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.075063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          373     51.10%     51.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          203     27.81%     78.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           73     10.00%     88.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           27      3.70%     92.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           18      2.47%     95.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      1.23%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.96%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      0.82%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           14      1.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          730                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 127744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   63904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       982.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    491.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     130030000                       # Total gap between requests
system.mem_ctrls.avgGap                      65112.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        63872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 491285285.747250199318                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         1997                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     82158221                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     41140.82                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    63.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         1056597.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         508569.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4690686                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2568693.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     11668672.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     759979.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       21253199.100000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        163.473572                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      7657000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      6025000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    116328000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         1178045.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         570662.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        5452986.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2568693.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     11462275.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     938503.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       22171166.900000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        170.534320                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      9935000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      6025000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    114050000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     23419289000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      343853000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23763142000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
