Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\mcu_subsystem_clock_in.ip --block-symbol-file --output-directory=C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\mcu_subsystem_clock_in --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\mcu_subsystem_clock_in.ip --synthesis=VERILOG --output-directory=C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\mcu_subsystem_clock_in --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: mcu_subsystem_clock_in: "Transforming system: mcu_subsystem_clock_in"
Info: mcu_subsystem_clock_in: "Naming system components in system: mcu_subsystem_clock_in"
Info: mcu_subsystem_clock_in: "Processing generation queue"
Info: mcu_subsystem_clock_in: "Generating: mcu_subsystem_clock_in"
Info: mcu_subsystem_clock_in: Done "mcu_subsystem_clock_in" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
