<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DBGBVR&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">DBGBVR&lt;n&gt;, Debug Breakpoint Value Registers, n = 0 - 15</h1><p>The DBGBVR&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
          <p>Holds a value for use in breakpoint matching, either the virtual address of an instruction or a context ID. Forms breakpoint n together with control register <a href="AArch32-dbgbcrn.html">DBGBCR&lt;n&gt;</a>. If EL2 is implemented and this breakpoint supports Context matching, DBGBVR&lt;n&gt; can be associated with a Breakpoint Extended Value Register <a href="AArch32-dbgbxvrn.html">DBGBXVR&lt;n&gt;</a> for VMID matching.</p>
        <p>This 
        register
       is part of the Debug registers functional group.</p><h2>Configuration</h2><p>AArch32 System register DBGBVR&lt;n&gt;
                is architecturally mapped to
              External register <a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a>.
          </p>
          <p>If breakpoint n is not implemented then this register is unallocated.</p>
        <p>This register is in the Cold reset domain.
                  On a Cold reset
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              The register is not affected by a Warm reset.</p><h2>Attributes</h2>
          <p>DBGBVR&lt;n&gt; is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The DBGBVR&lt;n&gt; bit assignments are:</p><h3>When DBGBCR&lt;n&gt;.BT==0b0x0x:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="30"><a href="#DBGBCR&lt;n&gt;.BT0b0x0x_VA[31:2]">VA[31:2]</a></td><td class="l">0</td><td class="r">0</td></tr></tbody></table><h4 id="DBGBCR&lt;n&gt;.BT0b0x0x_VA[31:2]">VA[31:2], bits [31:2]
                  </h4>
              <p>Bits[31:2] of the address value for comparison.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="DBGBCR&lt;n&gt;.BT0b0x0x_0">
                Bits [1:0]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h3>When DBGBCR&lt;n&gt;.BT==0b001x:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#DBGBCR&lt;n&gt;.BT0b001x_ContextID">ContextID</a></td></tr></tbody></table><h3>When DBGBCR&lt;n&gt;.BT==0b101x and EL2 implemented:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#DBGBCR&lt;n&gt;.BT0b101xandEL2implemented_ContextID">ContextID</a></td></tr></tbody></table><div class="access_mechanisms"><h2>Accessing the DBGBVR&lt;n&gt;</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  
    &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  
    &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p14, 0, 
                &lt;Rt&gt;, c0, 
                &lt;CRm&gt;, 4</td><td>000</td><td>100</td><td>0000</td><td>1110</td><td>n&lt;3:0&gt;
      </td></tr></table><ul><li>&lt;CRm&gt; is in the range c0 - c15.</li><li>&lt;CRm&gt; is in the range c0 - c15.</li><li>&lt;CRm&gt; is in the range c0 - c15.</li></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;syntax&gt;
      </th><th class="accessibility_control" colspan="1">
          Control
        </th><th colspan="3">
        Accessibility
      </th></tr><tr><th class="accessibility_control">TGE</th><th>EL0</th><th>EL1</th><th>EL2</th></tr><tr><td>p14, 0, 
                &lt;Rt&gt;, c0, 
                &lt;CRm&gt;, 4</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RW</td><td>RW</td></tr><tr><td>p14, 0, 
                &lt;Rt&gt;, c0, 
                &lt;CRm&gt;, 4</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td></tr></table></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright Â© 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
