{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710825683009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710825683025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 02:21:22 2024 " "Processing started: Tue Mar 19 02:21:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710825683025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710825683025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor_16_Inst -c Processor_16_Inst " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor_16_Inst -c Processor_16_Inst" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710825683025 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710825683212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchd.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file latchd.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LatchD-main " "Found design unit 1: LatchD-main" {  } { { "LatchD.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/LatchD.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683504 ""} { "Info" "ISGN_ENTITY_NAME" "1 LatchD " "Found entity 1: LatchD" {  } { { "LatchD.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/LatchD.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710825683504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shifter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file right_shifter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Right_Shifter-main " "Found design unit 1: Right_Shifter-main" {  } { { "Right_Shifter.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Right_Shifter.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683504 ""} { "Info" "ISGN_ENTITY_NAME" "1 Right_Shifter " "Found entity 1: Right_Shifter" {  } { { "Right_Shifter.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Right_Shifter.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710825683504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shifter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file left_shifter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Left_Shifter-main " "Found design unit 1: Left_Shifter-main" {  } { { "Left_Shifter.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Left_Shifter.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683504 ""} { "Info" "ISGN_ENTITY_NAME" "1 Left_Shifter " "Found entity 1: Left_Shifter" {  } { { "Left_Shifter.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Left_Shifter.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710825683504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinext.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cinext.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cinext-main " "Found design unit 1: cinext-main" {  } { { "cinext.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/cinext.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683504 ""} { "Info" "ISGN_ENTITY_NAME" "1 cinext " "Found entity 1: cinext" {  } { { "cinext.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/cinext.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710825683504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-main " "Found design unit 1: ALU-main" {  } { { "ALU.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/ALU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683504 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/ALU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710825683504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abext.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file abext.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 abext-main " "Found design unit 1: abext-main" {  } { { "abext.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/abext.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683504 ""} { "Info" "ISGN_ENTITY_NAME" "1 abext " "Found entity 1: abext" {  } { { "abext.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/abext.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710825683504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_state_gate_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tri_state_gate_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tri_State_Gate_16bit-main " "Found design unit 1: Tri_State_Gate_16bit-main" {  } { { "Tri_State_Gate_16bit.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Tri_State_Gate_16bit.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tri_State_Gate_16bit " "Found entity 1: Tri_State_Gate_16bit" {  } { { "Tri_State_Gate_16bit.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Tri_State_Gate_16bit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ld.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_ld.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_ld-main " "Found design unit 1: Reg_ld-main" {  } { { "Reg_ld.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Reg_ld.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_ld " "Found entity 1: Reg_ld" {  } { { "Reg_ld.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Reg_ld.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-main " "Found design unit 1: Reg-main" {  } { { "Reg.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Reg.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Reg.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Counter-main " "Found design unit 1: Program_Counter-main" {  } { { "Program_Counter.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Program_Counter.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""} { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "Program_Counter.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Program_Counter.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4x1_16bit-main " "Found design unit 1: Mux4x1_16bit-main" {  } { { "Mux4x1_16bit.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Mux4x1_16bit.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1_16bit " "Found entity 1: Mux4x1_16bit" {  } { { "Mux4x1_16bit.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Mux4x1_16bit.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1_16bit-main " "Found design unit 1: Mux2x1_16bit-main" {  } { { "Mux2x1_16bit.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Mux2x1_16bit.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_16bit " "Found entity 1: Mux2x1_16bit" {  } { { "Mux2x1_16bit.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Mux2x1_16bit.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file inst_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inst_Reg-main " "Found design unit 1: Inst_Reg-main" {  } { { "Inst_Reg.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Inst_Reg.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inst_Reg " "Found entity 1: Inst_Reg" {  } { { "Inst_Reg.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Inst_Reg.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file flipflopd.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipflopD-main " "Found design unit 1: FlipflopD-main" {  } { { "FlipflopD.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/FlipflopD.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipflopD " "Found entity 1: FlipflopD" {  } { { "FlipflopD.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/FlipflopD.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4x16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file decoder_4x16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_4x16-main " "Found design unit 1: Decoder_4x16-main" {  } { { "Decoder_4x16.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Decoder_4x16.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_4x16 " "Found entity 1: Decoder_4x16" {  } { { "Decoder_4x16.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Decoder_4x16.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file adder_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_16bit-main " "Found design unit 1: Adder_16bit-main" {  } { { "Adder_16bit.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Adder_16bit.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_16bit " "Found entity 1: Adder_16bit" {  } { { "Adder_16bit.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Adder_16bit.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710825683519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_1bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file adder_1bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_1bit-main " "Found design unit 1: Adder_1bit-main" {  } { { "Adder_1bit.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Adder_1bit.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683535 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_1bit " "Found entity 1: Adder_1bit" {  } { { "Adder_1bit.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Adder_1bit.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710825683535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File-main " "Found design unit 1: Reg_File-main" {  } { { "Reg_File.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Reg_File.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683535 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "Reg_File.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/Reg_File.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710825683535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710825683535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Reg_File " "Elaborating entity \"Reg_File\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710825683550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_4x16 Decoder_4x16:wr_dec " "Elaborating entity \"Decoder_4x16\" for hierarchy \"Decoder_4x16:wr_dec\"" {  } { { "Reg_File.vhdl" "wr_dec" { Text "C:/Projetos/github/Processador_16_instrucoess/Reg_File.vhdl" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710825683550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_ld Reg_ld:\\inst:0:R " "Elaborating entity \"Reg_ld\" for hierarchy \"Reg_ld:\\inst:0:R\"" {  } { { "Reg_File.vhdl" "\\inst:0:R" { Text "C:/Projetos/github/Processador_16_instrucoess/Reg_File.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710825683550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg_ld:\\inst:0:R\|Reg:u0 " "Elaborating entity \"Reg\" for hierarchy \"Reg_ld:\\inst:0:R\|Reg:u0\"" {  } { { "Reg_ld.vhdl" "u0" { Text "C:/Projetos/github/Processador_16_instrucoess/Reg_ld.vhdl" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710825683566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipflopD Reg_ld:\\inst:0:R\|Reg:u0\|FlipflopD:\\inst:0:u " "Elaborating entity \"FlipflopD\" for hierarchy \"Reg_ld:\\inst:0:R\|Reg:u0\|FlipflopD:\\inst:0:u\"" {  } { { "Reg.vhdl" "\\inst:0:u" { Text "C:/Projetos/github/Processador_16_instrucoess/Reg.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710825683566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LatchD Reg_ld:\\inst:0:R\|Reg:u0\|FlipflopD:\\inst:0:u\|LatchD:L1 " "Elaborating entity \"LatchD\" for hierarchy \"Reg_ld:\\inst:0:R\|Reg:u0\|FlipflopD:\\inst:0:u\|LatchD:L1\"" {  } { { "FlipflopD.vhdl" "L1" { Text "C:/Projetos/github/Processador_16_instrucoess/FlipflopD.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710825683566 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q LatchD.vhdl(13) " "VHDL Process Statement warning at LatchD.vhdl(13): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "LatchD.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/LatchD.vhdl" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1710825683566 "|LatchD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q LatchD.vhdl(13) " "Inferred latch for \"Q\" at LatchD.vhdl(13)" {  } { { "LatchD.vhdl" "" { Text "C:/Projetos/github/Processador_16_instrucoess/LatchD.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710825683566 "|LatchD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_16bit Reg_ld:\\inst:0:R\|Mux2x1_16bit:u1 " "Elaborating entity \"Mux2x1_16bit\" for hierarchy \"Reg_ld:\\inst:0:R\|Mux2x1_16bit:u1\"" {  } { { "Reg_ld.vhdl" "u1" { Text "C:/Projetos/github/Processador_16_instrucoess/Reg_ld.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710825683598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tri_State_Gate_16bit Tri_State_Gate_16bit:\\inst:0:GP " "Elaborating entity \"Tri_State_Gate_16bit\" for hierarchy \"Tri_State_Gate_16bit:\\inst:0:GP\"" {  } { { "Reg_File.vhdl" "\\inst:0:GP" { Text "C:/Projetos/github/Processador_16_instrucoess/Reg_File.vhdl" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710825683598 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710825685459 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710825685459 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1272 " "Implemented 1272 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710825685537 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710825685537 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1208 " "Implemented 1208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1710825685537 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710825685537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710825685570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 02:21:25 2024 " "Processing ended: Tue Mar 19 02:21:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710825685570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710825685570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710825685570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710825685570 ""}
