                          CONFORMAL (R)
                   Version 22.10-s200 (16-Jun-2022) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2022. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 606 days old. You can download the latest version from http://downloads.cadence.com.

0
// Command: usage -auto -elapse
CPU time     : 0.23    seconds
Elapse time  : 0       seconds
Memory usage : 40.50   M bytes
0
// Command: set_mapping_method -sensitive
0
// Command: set_verification_information fv_map_mapv_db
// Note: Verification information fv_map_mapv_db does not exist. New directory created.
// Verification information is set to /home/p/paschalk/fv_map_mapv_db.
0
// Command: read_implementation_information fv/picorv32 -golden fv_map -revised mapv
// Reading implementation information from fv/picorv32 ...
// Note: Implementation information 'fv_map.fv.json' will be used
// Note: Implementation information 'mapv.fv.json' will be used
================================================================================
          Information Category                         Count
--------------------------------------------------------------------------------
     Sequential instance phase                          2527
       Sequential optimization                             0
        Sequential duplication                             0
         Boundary optimization                             0
            Synthesis equation                             2
    Combinational loop breaker                             0
                       Mapping                             0
================================================================================
// Note: Read implementation information successfully.
0
// Command: set_parallel_option -threads 1,4 -norelease_license
// Number of threads is set to 1,4.
0
// Command: set_compare_options -threads 1,4
Set computing threads of compare to 1,4.
0
// Command: set env(RC_VERSION)     "21.15-s080_1"
21.15-s080_1
// Command: set env(CDN_SYNTH_ROOT) "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86"
/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86
// Command: set CDN_SYNTH_ROOT      "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86"
/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86
// Command: set env(CW_DIR) "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86/lib/chipware"
/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86/lib/chipware
// Command: set CW_DIR      "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86/lib/chipware"
/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86/lib/chipware
// Command: set lec_version_required "21.20249"
21.20249
// Command: if { ($lec_version < $lec_version_required) &&
//              [file exists /mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86/lib/chipware/old_encrypt_sim]} {
//              set env(CW_DIR_SIM) "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86/lib/chipware/old_encrypt_sim"
//              set CW_DIR_SIM      "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86/lib/chipware/old_encrypt_sim"
//          } else {
//              set env(CW_DIR_SIM) "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86/lib/chipware/sim"
//              set CW_DIR_SIM      "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86/lib/chipware/sim"
//          }
/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86/lib/chipware/sim
// Command: set_multiplier_implementation boothrca -both
0
// Command: set_undefined_cell black_box -noascend -both
0
// Command: add_search_path /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing -library -both
0
// Command: read_library -liberty -both \
//              /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib \
//              /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib
// Parsing file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib ...
// Parsing file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib ...
// Warning: (RTL9.16) Duplicated operating_condition, the second one is ignored (occurrence:1)
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:10)
// Note: (RTL9.26) Liberty pin with internal_node use default input_map (occurrence:16)
// Note: Read Liberty library successfully
0
CPU time     : 0.66    seconds
Elapse time  : 1       seconds
Memory usage : 65.45   M bytes
// Command: read_design -verilog95   -golden -lastmod -noelab fv/picorv32/fv_map.v.gz
// Parsing file fv/picorv32/fv_map.v.gz ...
0
CPU time     : 1.10    seconds
Elapse time  : 1       seconds
Memory usage : 84.05   M bytes
// Command: elaborate_design -golden -root {picorv32}
// Golden root module is set to 'picorv32'
// Warning: (RTL14) Signal has input but it has no output (occurrence:3)
// Warning: (RTL14.1) Fanout load of the signal is removed (occurrence:1)
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:32)
0
CPU time     : 1.30    seconds
Elapse time  : 2       seconds
Memory usage : 77.01   M bytes
// Command: read_design -verilog95   -revised -lastmod -noelab map.v
// Parsing file map.v ...
0
CPU time     : 1.94    seconds
Elapse time  : 2       seconds
Memory usage : 91.70   M bytes
// Command: elaborate_design -revised -root {picorv32}
// Revised root module is set to 'picorv32'
// Warning: (RTL14) Signal has input but it has no output (occurrence:1790)
// Warning: (RTL14.1) Fanout load of the signal is removed (occurrence:1)
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:32)
0
CPU time     : 2.19    seconds
Elapse time  : 3       seconds
Memory usage : 83.69   M bytes
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         3               1
Library-cells      10465            9070
============================================
Primitives      Golden              Revised
============================================
INPUT              102                  102
OUTPUT             307                  307
--------------------------------------------
AND        *      8948                 8945
BUF        *        33                   35
DFF        *      1961                 1967
INV        *      2939                 2937
NAND              1900                 1900
NOR        *      2207                 2206
OR         *      4371                 4370
WIRE                 8                    8
XNOR       *       702                  701
XOR                864                  864
--------------------------------------------
Total            23933                23933

0
// Command: report_black_box
0
// Command: set_flatten_model -seq_constant
0
// Command: set_flatten_model -seq_constant_x_to 0
0
// Command: set_flatten_model -nodff_to_dlat_zero
0
// Command: set_flatten_model -nodff_to_dlat_feedback
0
// Command: set_flatten_model -hier_seq_merge
0
// Command: add_name_alias fv/picorv32/mapv.multibit.original_name.alias.json.gz -revised
// Load 1864 alias from file 'fv/picorv32/mapv.multibit.original_name.alias.json.gz' for Revised.
0
// Command: set_mapping_method -alias -revised
// Apply alias on Revised for mapping.
0
// Command: add_renaming_rule r1alias _reg((\\\[%w\\\])*(/U\\\$%d)*)$ @1 -type dff dlat -both
0
// Command: set lec_version_required "20.10100"
20.10100
// Command: if {$lec_version >= $lec_version_required} {
//              check_verification_information
//          }
// Command: check_verification_information
Checking Sequential constant...
Checking Sequential merge...
Checking Synthesis equation...
================================================================================
Implementation Information Check Summary: 
--------------------------------------------------------------------------------
Total Sequential Constants:     0
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
--------------------------------------------------------------------------------
Total Sequential Merges:        0
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
  Merge Target:
    Name Ambiguous:             0
    Name not Found:             0
--------------------------------------------------------------------------------
Total Synthesis Equations:      2
  Module not Found:             0
  Equation Conflict:            0
  Equation Syntax Error:        0
No Equation Modules:            0
================================================================================
0
CPU time     : 2.79    seconds
Elapse time  : 7       seconds
Memory usage : 90.19   M bytes
// Command: set_analyze_option -auto -report_map
0
// Command: set_system_mode lec
// Warning: 2 sequential merge information is loaded from map.v
// Processing Golden ...
// Modeling Golden ...
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling (auto) mapped 3922 out of 3928 DFF/DLATs
// (F18) Converted 6 DFF/DLAT(s) in (R) to ZERO/ONE
CPU time     : 5.57    seconds
Elapse time  : 10      seconds
Memory usage : 123.16  M bytes
// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 2370
// Revised key points = 2376
// Mapping key points ...
// Applying alias for key point mapping
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            102    307    1961      2370    
--------------------------------------------------------------------------------
Revised           102    307    1961      2370    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       6         6       
================================================================================
CPU time     : 6.68    seconds
Elapse time  : 11      seconds
Memory usage : 130.29  M bytes
// Running automatic setup...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            102    307    1961      2370    
--------------------------------------------------------------------------------
Revised           102    307    1961      2370    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       6         6       
================================================================================
// Automatic setup finished.
0
CPU time     : 7.87    seconds
Elapse time  : 12      seconds
Memory usage : 134.60  M bytes
// Command: report_unmapped_points -summary
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       6         6       
================================================================================
0
// Command: report_unmapped_points -notmapped

0 unmapped points reported
0
// Command: add_compared_points -all
// 2268 compared points added to compare list
0
// Command: compare
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           307    1961      2268    
================================================================================
0
CPU time     : 13.80   seconds
Elapse time  : 20      seconds
Memory usage : 143.07  M bytes
// Command: report_compare_data -class nonequivalent -class abort -class notcompared
0 Non-equivalent point(s) reported
0 Abort point(s) reported
0 Not-compared point(s) reported
0 compared point(s) reported
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           307    1961      2268    
================================================================================
0
// Command: report_verification -verbose
================================================================================
                            Verification Report
--------------------------------------------------------------------------------
Category                                                                  Count
--------------------------------------------------------------------------------
1. Non-standard modeling options used:                                      0
     Tri-stated output:                                        checked
     Revised X signals set to E:                               yes
     Floating signals tied to Z:                               yes
     Command "add clock" for clock-gating:                     not used
--------------------------------------------------------------------------------
2. Incomplete verification:                                                 0
     All primary outputs are mapped:                           yes
     Not-mapped DFF/DLAT is detected:                          no
     All mapped points are added as compare points:            yes
     All compared points are compared:                         yes
     User added black box:                                     no
     Black box mapped with different module name:              no
     Empty module is not black boxed:                          no
     Command "add ignore outputs" used:                        no
     Always false constraints detected:                        no
--------------------------------------------------------------------------------
3. User modification to design:                                             0
     Change gate type:                                         no
     Change wire:                                              no
     Primary input added by user:                              no
--------------------------------------------------------------------------------
4. Conformal Constraint Designer clock domain crossing checks recommended:  0
     Multiple clocks in the design:                            no
--------------------------------------------------------------------------------
5. Design ambiguity:                                                        0
     Duplicate module definition:                              no
     Black box due to undefined cells:                         no
     Golden design has abnormal ratio of unreachable gates:    no
     Ratio of golden unreachable gates:                        0%
     Revised design has abnormal ratio of unreachable gates:   no
     Ratio of revised unreachable gates:                       0%
     All primary input bus ordering is consistent:             yes
     All primary output bus ordering is consistent:            yes
     DFF/DLAT not compared due to disabled clock port(s):        0
     Always X compared point is detected:                      not checked
--------------------------------------------------------------------------------
6. Compare Results:                                                        PASS
     Number of EQ compare points:                              2268
     Number of NON-EQ compare points:                          0
     Number of Aborted compare points:                         0
     Number of Uncompared compare points :                     0
================================================================================
pass
// Command: report_statistics
Mapping and compare statistics
================================================================================
                     Compare Result       Golden            Revised
--------------------------------------------------------------------------------
Root module name                          picorv32          picorv32          

Primary inputs                               102                102
   Mapped                                    102                102

Primary outputs                              307                307
   Mapped                                    307                307
      Equivalent                307

State key points                            1961               1967
   Mapped                                   1961               1961
      Equivalent               1961
   Unmapped                                    0                  6
      Unreachable                              0                  6
================================================================================
0
// Command: write_compared_points noneq.compared_points.picorv32.fv_map.mapv.tcl -class noneq -tclmode -replace
0
// Command: set lec_version_required "21.10100"
21.10100
// Command: if {$lec_version >= $lec_version_required} {
//              analyze_nonequivalent -source_diagnosis
//              report_nonequivalent_analysis > noneq.source_diag.picorv32.fv_map.mapv.rpt
//          }
// Command: analyze_nonequivalent -source_diagnosis
// Warning: Non-equivalent points do not exist.
// Command: report_nonequivalent_analysis > noneq.source_diag.picorv32.fv_map.mapv.rpt
0
// Command: report_test_vector -noneq > noneq.test_vector.picorv32.fv_map.mapv.rpt
0
// Command: if {![is_pass]} {
//              error "// ERROR: Compare was not equivalent."
//          }
// Command: write_verification_information
// Verification information is written to fv_map_mapv_db.
0
// Command: report_verification_information
// Generating reports on verification information at /home/p/paschalk/fv_map_mapv_db...
LEC run scores:
================================================================================
Step                Score     Range          
--------------------------------------------------------------------------------
result_status       10        10             
runtime             10        10             
mapping             10        10             
sequential_constant 10        10             
sequential_merge    5         10             
sequential_phase    5         10             
datapath_analysis   5         10             
combinational_loop  5         10             
mismatch_detection  5         10             
overall             65        90             
================================================================================
LEC results versus attributes:
================================================================================
Attribute           Total     Inconsistency  Combined Table                
--------------------------------------------------------------------------------
sequential_constant 5         0              sequential_constant.json      
sequential_merge    0         0                                            
sequential_phase    566       469            sequential_phase.json         
================================================================================
The tables can be viewed directly using web interface.
// Done with reporting verification information.
0
// Command: set lec_version_required "18.20330"
18.20330
// Command: if {$lec_version >= $lec_version_required} {
//              report_implementation_information
//          }
// Command: report_implementation_information
// Reporting implementation information...
// Information summary:
================================================================================
        Information Category     Total      Used    Unused  Rejected     Abort
--------------------------------------------------------------------------------
   Sequential instance phase      2527      3922         6         0         0
               Phase mapping         0         0         0         0         0
         Sequential constant         0         0         0         0         0
            Sequential merge         0         0         0         0         0
      Sequential unreachable         0         0         0         0         0
      Sequential duplication         0         0         0         0         0
       Boundary optimization         0         0         0         0         0
          Synthesis equation         2         2         0         0         0
  Combinational loop breaker         0         0         0         0         0
================================================================================
0
// Command: reset
// Warning: Reset the system and deleting all design data
// Warning: Existing golden design has been deleted
// Warning: Existing golden library has been deleted
// Warning: Existing revised design has been deleted
// Warning: Existing revised library has been deleted
0
// Command: set_mapping_method -sensitive
0
// Command: set_verification_information rtl_fv_map_db
// Note: Verification information rtl_fv_map_db does not exist. New directory created.
// Verification information is set to /home/p/paschalk/rtl_fv_map_db.
0
// Command: read_implementation_information fv/picorv32 -revised fv_map
// Reading implementation information from fv/picorv32 ...
// Note: Implementation information 'fv_map.fv.json' will be used
================================================================================
          Information Category                         Count
--------------------------------------------------------------------------------
     Sequential instance phase                          1961
       Sequential optimization                           165
        Sequential duplication                             0
         Boundary optimization                             0
            Synthesis equation                             2
    Combinational loop breaker                             0
                       Mapping                             0
================================================================================
// Note: Read implementation information successfully.
0
// Command: set_parallel_option -threads 1,4 -norelease_license
// Number of threads is set to 1,4.
0
// Command: set_compare_options -threads 1,4
Set computing threads of compare to 1,4.
0
// Command: set env(RC_VERSION)     "21.15-s080_1"
21.15-s080_1
// Command: set env(CDN_SYNTH_ROOT) "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86"
/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86
// Command: set CDN_SYNTH_ROOT      "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86"
/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86
// Command: set env(CW_DIR) "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86/lib/chipware"
/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86/lib/chipware
// Command: set CW_DIR      "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86/lib/chipware"
/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86/lib/chipware
// Command: set lec_version_required "21.20249"
21.20249
// Command: if { ($lec_version < $lec_version_required) &&
//              [file exists /mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86/lib/chipware/old_encrypt_sim]} {
//              set env(CW_DIR_SIM) "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86/lib/chipware/old_encrypt_sim"
//              set CW_DIR_SIM      "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86/lib/chipware/old_encrypt_sim"
//          } else {
//              set env(CW_DIR_SIM) "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86/lib/chipware/sim"
//              set CW_DIR_SIM      "/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86/lib/chipware/sim"
//          }
/mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/GENUS/tools.lnx86/lib/chipware/sim
// Command: set_multiplier_implementation boothrca -both
0
// Command: set_undefined_cell black_box -noascend -both
0
// Command: add_search_path /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing -library -both
0
// Command: read_library -liberty -both \
//              /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib \
//              /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib
// Parsing file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib ...
// Parsing file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib ...
// Warning: (RTL9.16) Duplicated operating_condition, the second one is ignored (occurrence:1)
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:10)
// Note: (RTL9.26) Liberty pin with internal_node use default input_map (occurrence:16)
// Note: Read Liberty library successfully
0
CPU time     : 14.57   seconds
Elapse time  : 22      seconds
Memory usage : 135.07  M bytes
// Command: set_undriven_signal 0 -golden
0
// Command: set lec_version_required "16.20100"
16.20100
// Command: if {$lec_version >= $lec_version_required} {
//              set_naming_style genus -golden
//          } else {
//              set_naming_style rc -golden
//          }
// Command: set_naming_style genus -golden
0
// Command: set_naming_rule "%s\[%d\]" -instance_array -golden
0
// Command: set_naming_rule "%s_reg" -register -golden
0
// Command: set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -instance -golden
0
// Command: set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -variable -golden
0
// Command: set lec_version_required "17.10200"
17.10200
// Command: if {$lec_version >= $lec_version_required} {
//              set_naming_rule -ungroup_separator {_} -golden
//          }
// Command: set_naming_rule -ungroup_separator _ -golden
0
// Command: set lec_version_required "17.20301"
17.20301
// Command: if {$lec_version >= $lec_version_required} {
//              set_hdl_options -const_port_extend
//          }
// Command: set_hdl_options -const_port_extend
0
// Command: set_hdl_options -unsigned_conversion_overflow on
0
// Command: set_hdl_option -v_to_vd on
// Command: set_hdl_options -v_to_vd on
// Note: '-v' to '-vd' option is 'ON'
0
// Command: set lec_version_required "20.20226"
20.20226
// Command: if {$lec_version >= $lec_version_required} {
//              set_hdl_options -VERILOG_INCLUDE_DIR "sep:src"
//          } else {
//              set_hdl_options -VERILOG_INCLUDE_DIR "sep:src:cwd"
//          }
// Command: set_hdl_options -VERILOG_INCLUDE_DIR sep:src
0
// Command: delete_search_path -all -design -golden
0
// Command: add_search_path Desktop/VLSI/Verilog/ -design -golden
0
// Command: read_design  -define SYNTHESIS  -merge bbox -golden -lastmod -noelab -verilog2k  Desktop/VLSI/Verilog/picorv32.v
// Parsing file Desktop/VLSI/Verilog/picorv32.v ...
0
// Command: elaborate_design -golden -root {picorv32} -rootonly -rootonly  
// Golden root module is set to 'picorv32'
// Warning: (RTL1.2) Variable/signal is assigned by multiple non-blocking assignments (occurrence:104)
// Warning: (RTL1.4) Assignment with LHS bit width is greater than RHS bit width (occurrence:19)
// Warning: (RTL1.5a) Assignment with RHS bit width is greater than LHS bit width (occurrence:12)
// Warning: (RTL1.5b) Potential loss of RHS msb or carry-out bit (occurrence:3)
// Warning: (RTL1.6) Blocking assignment is in sequential always block (occurrence:3)
// Warning: (RTL2.2) Variable is referenced but never assigned (occurrence:1)
// Warning: (RTL5.1b) Parallel case statement may have overlapping case items (occurrence:15)
// Warning: (RTL5.3) Case expressions/items are resized (occurrence:2)
// Note: (RTL5.4) Partial case items are in full case statement (occurrence:10)
// Note: (RTL5.5a) Default case item with non-X assignment(s) (occurrence:1)
// Note: (RTL5.6) Case statement with no default (occurrence:26)
// Warning: (RTL6.1) X created due to the assignment of value X (occurrence:10)
// Warning: (RTL6.1a) X created due to default case item with X assignment(s) (occurrence:1)
// Warning: (RTL7.10a) Comparison with different data sizes (occurrence:6)
// Warning: (RTL7.10b) Ternary branches have different data sizes (occurrence:2)
// Warning: (RTL7.11) Implicit signed expression is converted to unsigned (occurrence:2)
// Warning: (RTL7.13) Logical operator is applied to multiple-bit operand (occurrence:25)
// Warning: (RTL8.3) Unreachable DFF/DLAT is removed (occurrence:721)
// Warning: (RTL14) Signal has input but it has no output (occurrence:499)
// Warning: (RTL14.1) Fanout load of the signal is removed (occurrence:325)
// Warning: (RTL25) Non-automatic task/function (occurrence:1)
// Warning: (VLG3.1) Unsized constant(s) with leading X/Z value is extended beyond 32 bits (occurrence:1)
// Note: (VLG9.2) The `define macro is used (occurrence:5)
// Warning: (VLG15.2) Generate block is not named explicitly by user. LEC will use IEEE naming convention (occurrence:3)
// Warning: (DIR2.1) full_case directive is detected (occurrence:10)
// Warning: (DIR2.2) parallel_case directive is detected (occurrence:16)
// Warning: (DIR4.2) Design includes one or more HDL directives or pragmas that Conformal supports (occurrence:26)
// Warning: (DIR6.1) Ignored compiler directive is detected (occurrence:1)
// Warning: (DIR6.2) Supported compiler directive is detected (occurrence:64)
// Note: (DIR6.3) Conditional compiler directive clause is effective (occurrence:11)
// Warning: (IGN1.1) Initial construct is not supported. The entire initial construct will be ignored (occurrence:1)
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:62)
// Warning: (HRC3.16) A wire is declared, but not used in the module (occurrence:15)
0
CPU time     : 14.85   seconds
Elapse time  : 22      seconds
Memory usage : 153.94  M bytes
// Command: read_design -verilog95   -revised -lastmod -noelab fv/picorv32/fv_map.v.gz
// Parsing file fv/picorv32/fv_map.v.gz ...
0
CPU time     : 15.31   seconds
Elapse time  : 23      seconds
Memory usage : 168.23  M bytes
// Command: elaborate_design -revised -root {picorv32}
// Revised root module is set to 'picorv32'
// Warning: (RTL14) Signal has input but it has no output (occurrence:3)
// Warning: (RTL14.1) Fanout load of the signal is removed (occurrence:1)
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:32)
0
CPU time     : 15.57   seconds
Elapse time  : 23      seconds
Memory usage : 160.65  M bytes
// Command: uniquify -all -nolib -golden
Uniquified 1 instance(s) referring to module 'VDW_mult_boothrca_s33_s33_66' in Golden
Uniquified 1 module(s)
0
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules        13               3
Library-cells        404           10465
============================================
Primitives      Golden              Revised
============================================
INPUT              102                  102
OUTPUT             307                  307
--------------------------------------------
AND        *      9762                 8948
BUF        *        83                   33
DFF        *      2090                 1961
INV        *       560                 2939
MUX        *      5170                    0
NAND       *        20                 1900
NOR        *       643                 2207
OR         *      2351                 4371
WIRE       *        67                    8
XNOR       *       679                  702
XOR        *      2019                  864
------ word-level --------------------------
ADD        *        11                    0
EQ         *         1                    0
GE         *         1                    0
LE         *         1                    0
LT         *         2                    0
MULT       *         1                    0
NE         *         1                    0
SLL        *         1                    0
SUBTRACT   *         9                    0
WAND       *         4                    0
WMUX       *       244                    0
WOR        *         2                    0
WSEL       *       135                    0
WXOR       *         1                    0
------ don't care --------------------------
X-assignments     1218                    0
--------------------------------------------
Total            24662                23933

0
// Command: report_black_box
0
// Command: set_flatten_model -seq_constant
0
// Command: set_flatten_model -seq_constant_x_to 0
0
// Command: set_flatten_model -nodff_to_dlat_zero
0
// Command: set_flatten_model -nodff_to_dlat_feedback
0
// Command: set_flatten_model -hier_seq_merge
0
// Command: set_flatten_model -balanced_modeling
0
// Command: set lec_version_required "20.10100"
20.10100
// Command: if {$lec_version >= $lec_version_required} {
//              check_verification_information
//          }
// Command: check_verification_information
Checking Sequential constant...
Checking Sequential merge...
Checking Synthesis equation...
================================================================================
Implementation Information Check Summary: 
--------------------------------------------------------------------------------
Total Sequential Constants:     116
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
--------------------------------------------------------------------------------
Total Sequential Merges:        12
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
  Merge Target:
    Name Ambiguous:             0
    Name not Found:             0
--------------------------------------------------------------------------------
Total Synthesis Equations:      2
  Module not Found:             0
  Equation Conflict:            0
  Equation Syntax Error:        0
No Equation Modules:            0
================================================================================
0
// Command: set_analyze_option -auto -report_map
0
// Command: write_hier_compare_dofile hier_tmp3.lec.do -verbose -noexact_pin_match -constraint -usage \
//          -replace -balanced_extraction -input_output_pin_equivalence \
//          -prepend_string "report_design_data; report_unmapped_points -summary; report_unmapped_points -notmapped; analyze_datapath -module -verbose; eval analyze_datapath $DATAPATH_SOLVER_OPTION -verbose"
// The following settings are used for hierarchical dofile generation:
// Modeling Options:
    Auto setup disabled
    GATED_Clock modeling enabled
// Mapping Method:
    Name Only
--------------------------------------------------------------------------------
// Flattening Golden and Revised designs ...
--------------------------------------------------------------------------------
// Read in 12 merge group(s) from verification information.
// Processing Golden ...
// Modeling Golden ...
// Warning: (F34) Converted 1218 X assignment(s) as don't care(s)
// (F21) Merged 12 DFF/DLAT(s) due to added instance equivalences (flatten)
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling mapped 3922 out of 4051 DFF/DLATs
// Collected 116 sequential constant(s) via setup info for Golden
// (F18) Converted 77 DFF/DLAT(s) in (G) to ZERO/ONE
// Converted 39 DFF/DLAT(s) in (G) to ZERO/ONE
// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 2499
// Revised key points = 2370
// Warning: Automatic key point mapping is skipped
// Command: MAP KEy Points
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            102    307    1961      2370    
--------------------------------------------------------------------------------
Revised           102    307    1961      2370    
================================================================================
// Note: A key point group is counted as one key point
// Golden has 2 key point groups
Unmapped points:
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       117       117     
================================================================================
CPU time     : 19.13   seconds
Elapse time  : 31      seconds
Memory usage : 175.93  M bytes
--------------------------------------------------------------------------------
// Starting hierarchical dofile generation ...
--------------------------------------------------------------------------------
// Total Matching Module Instance Pairs =  1
// Module Instantiation Ratio in Golden = 1.00
// Module Instantiation Ratio in Revised = 1.00
// Gathering Instance Boundary Information ...
// Extracting Constraints in Golden ...
// Extracting Constraints in Revised ...
// Extracting logic-cone properties of pins ...
// Balancing Constraints ...
// Resolving Constraints ...
// Writing hierarchical dofile ...
# The following Golden modules are not written because of non-matching
# instance names in Revised:
# picorv32_pcpi_div (Instance: genblk2.pcpi_div) (G)
# picorv32_pcpi_fast_mul (Instance: genblk1.pcpi_mul) (G)
# The following Revised modules are not written because of non-matching
# instance names in Golden:
# leq_unsigned_rtlopto_model_2151 (Instance: genblk2.pcpi_div_lte_2493_16) (R)
# mult_signed (Instance: genblk1.pcpi_mul_mul_2366_47) (R)
1 module pairs are written for hierarchical comparison
0
// Command: run_hier_compare hier_tmp3.lec.do -dynamic_hierarchy
// Command: vpxmode
// Command: delete set_seq_merge
// Command: set_seq_merge /genblk2.pcpi_div/pcpi_ready_reg  /genblk2.pcpi_div/pcpi_wr_reg -Golden
// Command: set_seq_merge /decoded_imm_j_reg[20]  /decoded_imm_j_reg[21] -Golden
// Command: set_seq_merge /decoded_imm_j_reg[20]  /decoded_imm_j_reg[22] -Golden
// Command: set_seq_merge /decoded_imm_j_reg[20]  /decoded_imm_j_reg[23] -Golden
// Command: set_seq_merge /decoded_imm_j_reg[20]  /decoded_imm_j_reg[24] -Golden
// Command: set_seq_merge /decoded_imm_j_reg[20]  /decoded_imm_j_reg[25] -Golden
// Command: set_seq_merge /decoded_imm_j_reg[20]  /decoded_imm_j_reg[26] -Golden
// Command: set_seq_merge /decoded_imm_j_reg[20]  /decoded_imm_j_reg[27] -Golden
// Command: set_seq_merge /decoded_imm_j_reg[20]  /decoded_imm_j_reg[28] -Golden
// Command: set_seq_merge /decoded_imm_j_reg[20]  /decoded_imm_j_reg[29] -Golden
// Command: set_seq_merge /decoded_imm_j_reg[20]  /decoded_imm_j_reg[30] -Golden
// Command: set_seq_merge /decoded_imm_j_reg[20]  /decoded_imm_j_reg[31] -Golden
// Command: tclmode
// Running Module picorv32 and picorv32
// Command: set_root_module picorv32 -Golden
// Warning: Golden root module is already at 'picorv32'
0
// Command: set_root_module picorv32 -Revised
// Warning: Revised root module is already at 'picorv32'
0
// Command: set_module_property -instance / -Golden
0
// Command: set_module_property -instance / -Revised
0
// Command: report_black_box -NOHidden
0
// Applying constraints to module boundaries ...
// 73 Golden and 73 Revised pins constrained to constant value
// 32 Golden and 32 Revised pins marked as unreachable
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// Warning: (F34) Converted 1218 X assignment(s) as don't care(s)
// (F21) Merged 12 DFF/DLAT(s) due to added instance equivalences (flatten)
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling mapped 3922 out of 4051 DFF/DLATs
// Collected 116 sequential constant(s) via setup info for Golden
// (F18) Converted 77 DFF/DLAT(s) in (G) to ZERO/ONE
// Converted 39 DFF/DLAT(s) in (G) to ZERO/ONE
CPU time     : 21.66   seconds
Elapse time  : 33      seconds
Memory usage : 176.82  M bytes
// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 2499
// Revised key points = 2370
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            102    307    1961      2370    
--------------------------------------------------------------------------------
Revised           102    307    1961      2370    
================================================================================
// Note: A key point group is counted as one key point
// Golden has 2 key point groups
Unmapped points:
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       117       117     
================================================================================
CPU time     : 22.41   seconds
Elapse time  : 34      seconds
Memory usage : 176.83  M bytes
// Running automatic setup...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            102    307    1961      2370    
--------------------------------------------------------------------------------
Revised           102    307    1961      2370    
================================================================================
// Note: A key point group is counted as one key point
// Golden has 2 key point groups
Unmapped points:
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       117       117     
================================================================================
// Automatic setup finished.
0
CPU time     : 23.42   seconds
Elapse time  : 35      seconds
Memory usage : 176.86  M bytes
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules        13               3
Library-cells        404           10465
============================================
Primitives      Golden              Revised
============================================
INPUT              102                  102
OUTPUT             307                  307
--------------------------------------------
AND        *      9762                 8948
BUF        *        83                   33
DFF        *      2090                 1961
INV        *       560                 2939
MUX        *      5170                    0
NAND       *        20                 1900
NOR        *       643                 2207
OR         *      2351                 4371
WIRE       *        67                    8
XNOR       *       679                  702
XOR        *      2019                  864
------ word-level --------------------------
ADD        *        11                    0
EQ         *         1                    0
GE         *         1                    0
LE         *         1                    0
LT         *         2                    0
MULT       *         1                    0
NE         *         1                    0
SLL        *         1                    0
SUBTRACT   *         9                    0
WAND       *         4                    0
WMUX       *       244                    0
WOR        *         2                    0
WSEL       *       135                    0
WXOR       *         1                    0
------ don't care --------------------------
X-assignments     1218                    0
--------------------------------------------
Total            24662                23933

// Command: report_unmapped_points -summary
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       117       117     
================================================================================
// Command: report_unmapped_points -notmapped

0 unmapped points reported
// Command: analyze_datapath -module -verbose
// Note: Multithreaded module datapath analysis (MDP) is enabled
// 2 datapath modules are detected based on verification information.
// Note: genblk1.pcpi_mul_mul_2366_47 : quality evaluated 100% success 
// Note: genblk2.pcpi_div_lte_2493_16 : quality evaluated 100% success 
// Command: analyze_datapath -flowgraph -verbose
0
CPU time     : 35.41   seconds
Elapse time  : 49      seconds
Memory usage : 194.93  M bytes
// Command: add_compared_points -all
// 2268 compared points added to compare list
0
// Command: compare -noneq_stop 1  -threads 1,4
// Compare will stop on the 1st non-equivalent point
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           307    1961      2268    
================================================================================
Compare results of merged compare points                            
================================================================================
Compared points      DFF       Total   
--------------------------------------------------------------------------------
Equivalent           11        11      
================================================================================
Compare results of instance/output/pin equivalences and/or sequential merge      
================================================================================
Compared points      DFF       Total   
--------------------------------------------------------------------------------
Equivalent           67        67      
================================================================================
CPU time     : 41.33   seconds
Elapse time  : 54      seconds
Memory usage : 187.14  M bytes
// Command: analyze abort -compare
There is no abort/specified point to be analyzed.
// Command: save_hier_compare_result
0
CPU time     : 41.62   seconds
Elapse time  : 54      seconds
Memory usage : 196.29  M bytes
// Command: set_system_mode setup
0
// Command: usage
CPU time     : 41.62   seconds
Memory usage : 196.29  M bytes
0
Processed 1 out of 1 module pairs	EQ: 1	NEQ: 0	ABORT: 0

================================================================================
Module Comparison Results
--------------------------------------------------------------------------------
Equivalent                     1
--------------------------------------------------------------------------------
Total                          1
--------------------------------------------------------------------------------
Hierarchical compare : Equivalent 
================================================================================
0
// Command: report_hier_compare_result -dynamicflattened
0
// Command: report_verification -hier -verbose
================================================================================
                            Verification Report
--------------------------------------------------------------------------------
Category                                                                  Count
--------------------------------------------------------------------------------
1. Non-standard modeling options used:                                      1
     Tri-stated output:                                        checked
     Revised X signals set to E:                               yes
     Floating signals tied to Z:                               no *
     Command "add clock" for clock-gating:                     not used
--------------------------------------------------------------------------------
2. Incomplete verification:                                                 0
     All primary outputs are mapped:                           yes
     Not-mapped DFF/DLAT is detected:                          no
     All mapped points are added as compare points:            yes
     All compared points are compared:                         yes
     User added black box:                                     no
     Black box mapped with different module name:              no
     Empty module is not black boxed:                          no
     Command "add ignore outputs" used:                        no
     Always false constraints detected:                        no
--------------------------------------------------------------------------------
3. User modification to design:                                             0
     Change gate type:                                         no
     Change wire:                                              no
     Primary input added by user:                              no
--------------------------------------------------------------------------------
4. Conformal Constraint Designer clock domain crossing checks recommended:  1
     RTL5.4 Partial case items in full case statement:         used *
     Multiple clocks in the design:                            no
--------------------------------------------------------------------------------
5. Design ambiguity:                                                        0
     Duplicate module definition:                              no
     Black box due to undefined cells:                         no
     Golden design has abnormal ratio of unreachable gates:    no
     Ratio of golden unreachable gates:                        1%
     Revised design has abnormal ratio of unreachable gates:   no
     Ratio of revised unreachable gates:                       0%
     All primary input bus ordering is consistent:             yes
     All primary output bus ordering is consistent:            yes
     DFF/DLAT not compared due to disabled clock port(s):        0
     Always X compared point is detected:                      not checked
--------------------------------------------------------------------------------
6. Compare Results:                                                        PASS
     Number of EQ compare points:                              2346
     Number of NON-EQ compare points:                          0
     Number of Aborted compare points:                         0
     Number of Uncompared compare points :                     0
================================================================================
pass
// Command: set_system_mode lec
0
// Command: write_compared_points noneq.compared_points.picorv32.rtl.fv_map.tcl -class noneq -tclmode -replace
0
// Command: set lec_version_required "21.10100"
21.10100
// Command: if {$lec_version >= $lec_version_required} {
//              analyze_nonequivalent -source_diagnosis
//              report_nonequivalent_analysis > noneq.source_diag.picorv32.rtl.fv_map.rpt
//          }
// Command: analyze_nonequivalent -source_diagnosis
// Warning: Non-equivalent points do not exist.
// Command: report_nonequivalent_analysis > noneq.source_diag.picorv32.rtl.fv_map.rpt
0
// Command: report_test_vector -noneq > noneq.test_vector.picorv32.rtl.fv_map.rpt
0
// Command: set_system_mode setup
0
// Command: write_verification_information
// Verification information is written to rtl_fv_map_db.
0
// Command: report_verification_information
// Generating reports on verification information at /home/p/paschalk/rtl_fv_map_db...
LEC run scores:
================================================================================
Step                Score     Range          
--------------------------------------------------------------------------------
result_status       10        10             
runtime             10        10             
mapping             10        10             
sequential_constant 10        10             
sequential_merge    10        10             
sequential_phase    10        10             
datapath_analysis   10        10             
combinational_loop  5         10             
mismatch_detection  5         10             
overall             80        90             
================================================================================
LEC results versus attributes:
================================================================================
Attribute           Total     Inconsistency  Combined Table                
--------------------------------------------------------------------------------
sequential_constant 116       0              sequential_constant.json      
sequential_merge    12        0              sequential_merge.json         
sequential_phase    1961      0              sequential_phase.json         
================================================================================
The tables can be viewed directly using web interface.
// Done with reporting verification information.
0
// Command: set lec_version_required "18.20330"
18.20330
// Command: if {$lec_version >= $lec_version_required} {
//              report_implementation_information
//          }
// Command: report_implementation_information
// Reporting implementation information...
// Information summary:
================================================================================
        Information Category     Total      Used    Unused  Rejected     Abort
--------------------------------------------------------------------------------
   Sequential instance phase      1961      1961         0         0         0
               Phase mapping         0         0         0         0         0
         Sequential constant       116       116         0         0         0
            Sequential merge        12        12         0         0         0
      Sequential unreachable        37         1        36         0         0
      Sequential duplication         0         0         0         0         0
       Boundary optimization         0         0         0         0         0
          Synthesis equation         2         2         0         0         0
  Combinational loop breaker         0         0         0         0         0
================================================================================
0
// Command: set_system_mode lec
0
// Command: puts "No of compare points = [get_compare_points -count]"
// Command: get_compare_points -count
No of compare points = 2346
// Command: puts "No of diff points    = [get_compare_points -NONequivalent -count]"
// Command: get_compare_points -NONequivalent -count
No of diff points    = 0
// Command: puts "No of abort points   = [get_compare_points -abort -count]"
// Command: get_compare_points -abort -count
No of abort points   = 0
// Command: puts "No of unknown points = [get_compare_points -unknown -count]"
// Command: get_compare_points -unknown -count
No of unknown points = 0
// Command: if {[get_compare_points -count] == 0} {
//              puts "---------------------------------"
//              puts "ERROR: No compare points detected"
//              puts "---------------------------------"
//          }
// Command: get_compare_points -count
// Command: if {[get_compare_points -NONequivalent -count] > 0} {
//              puts "------------------------------------"
//              puts "ERROR: Different Key Points detected"
//              puts "------------------------------------"
//          }
// Command: get_compare_points -NONequivalent -count
// Command: if {[get_compare_points -abort -count] > 0} {
//              puts "-----------------------------"
//              puts "ERROR: Abort Points detected "
//              puts "-----------------------------"
//          }
// Command: get_compare_points -abort -count
// Command: if {[get_compare_points -unknown -count] > 0} {
//              puts "----------------------------------"
//              puts "ERROR: Unknown Key Points detected"
//              puts "----------------------------------"
//          }
// Command: get_compare_points -unknown -count
// Command: set lec_version_required "19.10100"
19.10100
// Command: if {$lec_version >= $lec_version_required} {
//              analyze_results -logfiles $logfile
//          }
// Command: analyze_results -logfiles rtl_map.lec.log
// Analyzing logfile 'rtl_map.lec.log'
// Warning: Analyze results collects information from the log file but does not
//          qualify the execution or completeness of the run.
// Logfile Results
================================================================================
|                  Conformal Version |22.10-s200 
|                        Root Module |picorv32 
|                           CPU Time |41 sec
|                       Elapsed Time |54 sec
|                             Memory |196.29 MB
|              Power Grid Comparison |N/A 
|               Power Intent Compare |N/A 
|           Supply Power Consistency |N/A 
|        Retention Power Consistency |N/A 
|             Compare Power Crossing |N/A 
|                     LEC Comparison |PASS 
|                 Flatten Comparison |PASS 
|            Hierarchical Comparison |PASS 
|                      Logfile Lines |1170 
|                       Logfile Name |rtl_map.lec.log 
|              Logfile Modified Time |Tue Feb 13 22:13:14 2024 
|         Implementation Information |fv/picorv32, fv/picorv32 
|       Set Verification Information |/home/p/paschalk/fv_map_mapv_db, /home/p/paschalk/rtl_fv_map_db 
|      Read Verification Information |N/A 
|                   Analysis Elapsed |0.2 sec
|                    Runtime / #Gate |0.0 sec
|Matched back-to-back isolation cell |N/A 
|            Time-consuming commands | 1. analyze datapath: 14s(25.93%) (execute 2 time(s))
|                                    | 2. compare: 13s(24.07%) (execute 2 time(s))
|                                    | 3. set system mode: 9s(16.67%) (execute 6 time(s))
================================================================================
           
// Usage Breakdown Summary
================================================================================
|Command                   |  Total Elapse Time|  Total CPU Time|    Peak Memory
--------------------------------------------------------------------------------
|read design -golden       |                0 s|             1 s|       84.05 MB
|read design -revised      |                1 s|             1 s|      168.23 MB
|read library              |                3 s|             1 s|      135.07 MB
|write hier_compare dofile |                8 s|             4 s|      175.93 MB
|analyze hier_compare      |                0 s|             0 s|        0.00 MB
|run hier_compare dofile   |                0 s|             0 s|        0.00 MB
|go hier_compare           |                0 s|             0 s|        0.00 MB
           
// Critical Warnings
================================================================================
|Occurance |Warning
--------------------------------------------------------------------------------
|6         |(RTL7.10a) Comparison with different data sizes
|2         |(RTL5.3) Case expressions/items are resized
|2         |(RTL7.10b) Ternary branches have different data sizes
================================================================================
           
           
// Flatten Comparison Summary:
--------------------------------------------------------------------------------
// Flatten Compare #1
               
// Compare result: Equivalent
// Compare commands:
  1. compare (line: 275)
--------------------------------------------------------------------------------
               
           
// Hierarchical Comparison Information
--------------------------------------------------------------------------------
// Hierarchical Run #1
             
// Write Dofile Command          : write_hier_compare_dofile hier_tmp3.lec.do -verbose -noexact_pin_match -constraint -usage -replace -balanced_extraction -input_output_pin_equivalence -prepend_string "report_design_data; report_unmapped_points -summary; report_unmapped_points -notmapped; analyze_datapath -module -verbose; eval analyze_datapath $DATAPATH_SOLVER_OPTION -verbose" (line: 717)
// Run Hier_compare Command      : run_hier_compare hier_tmp3.lec.do -dynamic_hierarchy (line: 791)
// Hierarchical Compare Result   : Equivalent
// Smart instance selection      : Disable
           
// Hierarchical Comparison Statistics
================================================================================
|     Modules|       Total|         Max|         Min|         Avg
--------------------------------------------------------------------------------
|           1|          23|          23|          23|          23
================================================================================
  Modules: Total number of modules.
  Total: Sum of all module runtimes(sec).
  Max: Runtime of module with longest runtime.
  Min: Runtime of module with shortest runtime.
  Avg: Average runtime of all modules.
           
// Bottleneck Modules: 
// Note: Report skipped due to brief overall runtime
 
// Smart LEC Parallel Hierarchical Comparison Analysis
// Note: Analysis is skipped due to brief overall runtime
--------------------------------------------------------------------------------
               
// Resource usages of analysis: Cpu=0.39s Mem=174MB
0
// Command: report_statistics
Mapping and compare statistics
================================================================================
                     Compare Result       Golden            Revised
--------------------------------------------------------------------------------
Root module name                          picorv32          picorv32          

Primary inputs                               102                102
   Mapped                                    102                102

Primary outputs                              307                307
   Mapped                                    307                307
      Equivalent                307

State key points                            2090               1961
   Mapped                                   1961               1961
      Equivalent               1961
   Unmapped                                  117                  0
      Unreachable                            117                  0
   Merged                                     12                  0
================================================================================
Compare results of merged compare points                            
================================================================================
Compared points      DFF       Total   
--------------------------------------------------------------------------------
Equivalent           11        11      
================================================================================
Compare results of instance/output/pin equivalences and/or sequential merge      
================================================================================
Compared points      DFF       Total   
--------------------------------------------------------------------------------
Equivalent           67        67      
================================================================================
0
// Command: vpxmode
// Command: exit -f
