INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jakma/project_1/project_1.srcs/Reg_Bank/imports/lab9ak.sim/TB_Reg_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Reg_Bank
