
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000276    0.351017 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.016369    0.138545    0.481241    0.832258 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.138545    0.000147    0.832405 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005652    0.189603    0.145026    0.977430 ^ _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _127_ (net)
                      0.189603    0.000113    0.977543 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004590    0.118510    0.096329    1.073872 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.118510    0.000092    1.073964 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.073964   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000276    0.351017 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451017   clock uncertainty
                                  0.000000    0.451017   clock reconvergence pessimism
                                  0.083870    0.534887   library hold time
                                              0.534887   data required time
---------------------------------------------------------------------------------------------
                                              0.534887   data required time
                                             -1.073964   data arrival time
---------------------------------------------------------------------------------------------
                                              0.539077   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620    0.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149632    0.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000405    0.351760 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015234    0.132189    0.476311    0.828071 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.132189    0.000201    0.828271 v _361_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005195    0.162971    0.131394    0.959666 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _124_ (net)
                      0.162971    0.000056    0.959722 ^ _362_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004522    0.143012    0.118141    1.077862 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.143012    0.000054    1.077916 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.077916   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620    0.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149632    0.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000405    0.351760 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451760   clock uncertainty
                                  0.000000    0.451760   clock reconvergence pessimism
                                  0.079547    0.531307   library hold time
                                              0.531307   data required time
---------------------------------------------------------------------------------------------
                                              0.531307   data required time
                                             -1.077916   data arrival time
---------------------------------------------------------------------------------------------
                                              0.546609   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000250    0.350991 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.030368    0.362294    0.697896    1.048887 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.362294    0.000343    1.049230 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004349    0.134467    0.082446    1.131676 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.134467    0.000086    1.131762 v _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.131762   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000250    0.350991 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450991   clock uncertainty
                                  0.000000    0.450991   clock reconvergence pessimism
                                  0.080993    0.531984   library hold time
                                              0.531984   data required time
---------------------------------------------------------------------------------------------
                                              0.531984   data required time
                                             -1.131762   data arrival time
---------------------------------------------------------------------------------------------
                                              0.599778   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000171    0.350911 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.026610    0.198924    0.523845    0.874756 v _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.198925    0.000358    0.875114 v _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005340    0.180851    0.180741    1.055855 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _122_ (net)
                      0.180851    0.000104    1.055959 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004103    0.112441    0.091682    1.147641 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.112441    0.000078    1.147719 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.147719   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000171    0.350911 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450911   clock uncertainty
                                  0.000000    0.450911   clock reconvergence pessimism
                                  0.084964    0.535875   library hold time
                                              0.535875   data required time
---------------------------------------------------------------------------------------------
                                              0.535875   data required time
                                             -1.147719   data arrival time
---------------------------------------------------------------------------------------------
                                              0.611844   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620    0.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149632    0.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000385    0.351740 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.021630    0.169157    0.503612    0.855352 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.169159    0.000421    0.855773 v _364_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.004017    0.096936    0.251011    1.106784 v _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _126_ (net)
                      0.096936    0.000045    1.106829 v _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.005989    0.089564    0.233273    1.340102 v _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.089564    0.000086    1.340189 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.340189   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620    0.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149632    0.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000385    0.351740 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451740   clock uncertainty
                                  0.000000    0.451740   clock reconvergence pessimism
                                  0.089532    0.541272   library hold time
                                              0.541272   data required time
---------------------------------------------------------------------------------------------
                                              0.541272   data required time
                                             -1.340189   data arrival time
---------------------------------------------------------------------------------------------
                                              0.798916   slack (MET)


Startpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000338    0.351079 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005744    0.117482    0.540090    0.891169 ^ _671_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.117482    0.000071    0.891240 ^ _353_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005942    0.105646    0.095532    0.986772 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _118_ (net)
                      0.105646    0.000065    0.986837 v _354_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016395    0.287479    0.202734    1.189571 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _119_ (net)
                      0.287479    0.000181    1.189753 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005058    0.123552    0.081729    1.271482 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.123552    0.000103    1.271585 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.005828    0.080988    0.188068    1.459652 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.080988    0.000122    1.459774 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.459774   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620    0.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149632    0.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000367    0.351722 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451722   clock uncertainty
                                  0.000000    0.451722   clock reconvergence pessimism
                                  0.091332    0.543054   library hold time
                                              0.543054   data required time
---------------------------------------------------------------------------------------------
                                              0.543054   data required time
                                             -1.459774   data arrival time
---------------------------------------------------------------------------------------------
                                              0.916720   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272593    0.001179    5.011302 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.011302   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620    0.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149632    0.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000367    0.351722 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451722   clock uncertainty
                                  0.000000    0.451722   clock reconvergence pessimism
                                  0.226221    0.677943   library removal time
                                              0.677943   data required time
---------------------------------------------------------------------------------------------
                                              0.677943   data required time
                                             -5.011302   data arrival time
---------------------------------------------------------------------------------------------
                                              4.333358   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272597    0.001279    5.011401 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.011401   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620    0.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149632    0.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000385    0.351740 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451740   clock uncertainty
                                  0.000000    0.451740   clock reconvergence pessimism
                                  0.226221    0.677961   library removal time
                                              0.677961   data required time
---------------------------------------------------------------------------------------------
                                              0.677961   data required time
                                             -5.011401   data arrival time
---------------------------------------------------------------------------------------------
                                              4.333440   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272596    0.001252    5.011374 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.011374   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000276    0.351017 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451017   clock uncertainty
                                  0.000000    0.451017   clock reconvergence pessimism
                                  0.226159    0.677176   library removal time
                                              0.677176   data required time
---------------------------------------------------------------------------------------------
                                              0.677176   data required time
                                             -5.011374   data arrival time
---------------------------------------------------------------------------------------------
                                              4.334198   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272629    0.002091    5.012213 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012213   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620    0.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149632    0.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000405    0.351760 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451760   clock uncertainty
                                  0.000000    0.451760   clock reconvergence pessimism
                                  0.226223    0.677983   library removal time
                                              0.677983   data required time
---------------------------------------------------------------------------------------------
                                              0.677983   data required time
                                             -5.012213   data arrival time
---------------------------------------------------------------------------------------------
                                              4.334231   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272635    0.002227    5.012349 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012349   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000316    0.351057 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451057   clock uncertainty
                                  0.000000    0.451057   clock reconvergence pessimism
                                  0.226161    0.677218   library removal time
                                              0.677218   data required time
---------------------------------------------------------------------------------------------
                                              0.677218   data required time
                                             -5.012349   data arrival time
---------------------------------------------------------------------------------------------
                                              4.335131   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272637    0.002256    5.012378 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012378   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000338    0.351079 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451079   clock uncertainty
                                  0.000000    0.451079   clock reconvergence pessimism
                                  0.226162    0.677241   library removal time
                                              0.677241   data required time
---------------------------------------------------------------------------------------------
                                              0.677241   data required time
                                             -5.012378   data arrival time
---------------------------------------------------------------------------------------------
                                              4.335137   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272635    0.002218    5.012340 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012340   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000205    0.350945 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450945   clock uncertainty
                                  0.000000    0.450945   clock reconvergence pessimism
                                  0.226161    0.677107   library removal time
                                              0.677107   data required time
---------------------------------------------------------------------------------------------
                                              0.677107   data required time
                                             -5.012340   data arrival time
---------------------------------------------------------------------------------------------
                                              4.335233   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272639    0.002308    5.012430 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012430   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000171    0.350911 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450911   clock uncertainty
                                  0.000000    0.450911   clock reconvergence pessimism
                                  0.226162    0.677073   library removal time
                                              0.677073   data required time
---------------------------------------------------------------------------------------------
                                              0.677073   data required time
                                             -5.012430   data arrival time
---------------------------------------------------------------------------------------------
                                              4.335357   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272646    0.002442    5.012564 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012564   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000250    0.350991 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450991   clock uncertainty
                                  0.000000    0.450991   clock reconvergence pessimism
                                  0.226162    0.677153   library removal time
                                              0.677153   data required time
---------------------------------------------------------------------------------------------
                                              0.677153   data required time
                                             -5.012564   data arrival time
---------------------------------------------------------------------------------------------
                                              4.335411   slack (MET)



