==28565== Cachegrind, a cache and branch-prediction profiler
==28565== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28565== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28565== Command: ./mser .
==28565== 
--28565-- warning: L3 cache found, using its data for the LL simulation.
--28565-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28565-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==28565== 
==28565== Process terminating with default action of signal 15 (SIGTERM)
==28565==    at 0x10CA00: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28565==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28565== 
==28565== I   refs:      1,620,564,242
==28565== I1  misses:            1,303
==28565== LLi misses:            1,195
==28565== I1  miss rate:          0.00%
==28565== LLi miss rate:          0.00%
==28565== 
==28565== D   refs:        695,234,987  (473,510,984 rd   + 221,724,003 wr)
==28565== D1  misses:        2,887,486  (  2,199,472 rd   +     688,014 wr)
==28565== LLd misses:          825,234  (    290,030 rd   +     535,204 wr)
==28565== D1  miss rate:           0.4% (        0.5%     +         0.3%  )
==28565== LLd miss rate:           0.1% (        0.1%     +         0.2%  )
==28565== 
==28565== LL refs:           2,888,789  (  2,200,775 rd   +     688,014 wr)
==28565== LL misses:           826,429  (    291,225 rd   +     535,204 wr)
==28565== LL miss rate:            0.0% (        0.0%     +         0.2%  )
