|master
A <> hyperram:hyperram_0.A
B <> hyperram:hyperram_0.B
clock => hyperram:hyperram_0.clock
clock => ram_wr_data[0].CLK
clock => ram_wr_data[1].CLK
clock => ram_wr_data[2].CLK
clock => ram_wr_data[3].CLK
clock => ram_wr_data[4].CLK
clock => ram_wr_data[5].CLK
clock => ram_wr_data[6].CLK
clock => ram_wr_data[7].CLK
clock => ram_wr_data[8].CLK
clock => ram_wr_data[9].CLK
clock => ram_wr_data[10].CLK
clock => ram_wr_data[11].CLK
clock => ram_wr_data[12].CLK
clock => ram_wr_data[13].CLK
clock => ram_wr_data[14].CLK
clock => ram_wr_data[15].CLK
clock => ram_rd_request.CLK
clock => ram_wr_request.CLK
clock => \hrddram_test:state_counter[0].CLK
clock => \hrddram_test:state_counter[1].CLK
clock => \hrddram_test:state_counter[2].CLK
clock => \hrddram_test:state_counter[3].CLK
clock => \hrddram_test:state_counter[4].CLK
clock => \hrddram_test:state_counter[5].CLK
clock => \hrddram_test:state_counter[6].CLK
clock => \hrddram_test:state_counter[7].CLK
clock => \hrddram_test:state_counter[8].CLK
clock => \hrddram_test:state_counter[9].CLK
clock => \hrddram_test:state_counter[10].CLK
clock => \hrddram_test:state_counter[11].CLK
clock => \hrddram_test:state_counter[12].CLK
reset_n => hyperram:hyperram_0.reset_n
reset_n => state_counter.OUTPUTSELECT
reset_n => state_counter.OUTPUTSELECT
reset_n => state_counter.OUTPUTSELECT
reset_n => state_counter.OUTPUTSELECT
reset_n => state_counter.OUTPUTSELECT
reset_n => state_counter.OUTPUTSELECT
reset_n => state_counter.OUTPUTSELECT
reset_n => state_counter.OUTPUTSELECT
reset_n => state_counter.OUTPUTSELECT
reset_n => state_counter.OUTPUTSELECT
reset_n => state_counter.OUTPUTSELECT
reset_n => state_counter.OUTPUTSELECT
reset_n => state_counter.OUTPUTSELECT
reset_n => ram_wr_request.OUTPUTSELECT
reset_n => ram_rd_request.OUTPUTSELECT
reset_n => ram_wr_data[2].ENA
reset_n => ram_wr_data[1].ENA
reset_n => ram_wr_data[0].ENA
reset_n => ram_wr_data[3].ENA
reset_n => ram_wr_data[4].ENA
reset_n => ram_wr_data[5].ENA
reset_n => ram_wr_data[6].ENA
reset_n => ram_wr_data[7].ENA
reset_n => ram_wr_data[8].ENA
reset_n => ram_wr_data[9].ENA
reset_n => ram_wr_data[10].ENA
reset_n => ram_wr_data[11].ENA
reset_n => ram_wr_data[12].ENA
reset_n => ram_wr_data[13].ENA
reset_n => ram_wr_data[14].ENA
reset_n => ram_wr_data[15].ENA
ram_rst << <VCC>
ram_cs_n << hyperram:hyperram_0.cs_n
ram_ck_p <> hyperram:hyperram_0.ck_p
ram_ck_n << hyperram:hyperram_0.ck_n
ram_rwds <> hyperram:hyperram_0.rwds
ram_dq[0] <> hyperram:hyperram_0.dq[0]
ram_dq[1] <> hyperram:hyperram_0.dq[1]
ram_dq[2] <> hyperram:hyperram_0.dq[2]
ram_dq[3] <> hyperram:hyperram_0.dq[3]
ram_dq[4] <> hyperram:hyperram_0.dq[4]
ram_dq[5] <> hyperram:hyperram_0.dq[5]
ram_dq[6] <> hyperram:hyperram_0.dq[6]
ram_dq[7] <> hyperram:hyperram_0.dq[7]
t_ram_rst << comb.DB_MAX_OUTPUT_PORT_TYPE
t_ram_cs_n << hyperram:hyperram_0.t_cs_n
t_ram_ck_p <> t_ram_ck_p
t_ram_ck_n << hyperram:hyperram_0.t_ck_n
t_ram_rwds <> t_ram_rwds
t_ram_dq[0] <> t_ram_dq[0]
t_ram_dq[1] <> t_ram_dq[1]
t_ram_dq[2] <> t_ram_dq[2]
t_ram_dq[3] <> t_ram_dq[3]
t_ram_dq[4] <> t_ram_dq[4]
t_ram_dq[5] <> t_ram_dq[5]
t_ram_dq[6] <> t_ram_dq[6]
t_ram_dq[7] <> t_ram_dq[7]


|master|hyperram:hyperram_0
A <> <UNC>
B <> <UNC>
clock => strobe_prev.CLK
clock => rd_data[0]~reg0.CLK
clock => rd_data[1]~reg0.CLK
clock => rd_data[2]~reg0.CLK
clock => rd_data[3]~reg0.CLK
clock => rd_data[4]~reg0.CLK
clock => rd_data[5]~reg0.CLK
clock => rd_data[6]~reg0.CLK
clock => rd_data[7]~reg0.CLK
clock => rd_data[8]~reg0.CLK
clock => rd_data[9]~reg0.CLK
clock => rd_data[10]~reg0.CLK
clock => rd_data[11]~reg0.CLK
clock => rd_data[12]~reg0.CLK
clock => rd_data[13]~reg0.CLK
clock => rd_data[14]~reg0.CLK
clock => rd_data[15]~reg0.CLK
clock => strobe~reg0.CLK
clock => latency[0].CLK
clock => latency[1].CLK
clock => internal_data_out[0].CLK
clock => internal_data_out[1].CLK
clock => internal_data_out[2].CLK
clock => internal_data_out[3].CLK
clock => internal_data_out[4].CLK
clock => internal_data_out[5].CLK
clock => internal_data_out[6].CLK
clock => internal_data_out[7].CLK
clock => read_write.CLK
clock => data_counter[0].CLK
clock => data_counter[1].CLK
clock => data_counter[2].CLK
clock => data_counter[3].CLK
clock => data_counter[4].CLK
clock => data_counter[5].CLK
clock => data_counter[6].CLK
clock => data_counter[7].CLK
clock => data_counter[8].CLK
clock => data_counter[9].CLK
clock => data_counter[10].CLK
clock => command_counter[0].CLK
clock => command_counter[1].CLK
clock => command_counter[2].CLK
clock => command_counter[3].CLK
clock => command_counter[4].CLK
clock => internal_clock_prev.CLK
clock => internal_ck_p.CLK
clock => internal_clock.CLK
clock => ddr_ck_div_counter[0].CLK
clock => ddr_ck_div_counter[1].CLK
clock => ddr_ck_div_counter[2].CLK
clock => ddr_ck_div_counter[3].CLK
clock => ddr_ck_div_counter[4].CLK
clock => state~6.DATAIN
reset_n => internal_ck_p.OUTPUTSELECT
reset_n => command_counter.OUTPUTSELECT
reset_n => command_counter.OUTPUTSELECT
reset_n => command_counter.OUTPUTSELECT
reset_n => command_counter.OUTPUTSELECT
reset_n => command_counter.OUTPUTSELECT
reset_n => data_counter.OUTPUTSELECT
reset_n => data_counter.OUTPUTSELECT
reset_n => data_counter.OUTPUTSELECT
reset_n => data_counter.OUTPUTSELECT
reset_n => data_counter.OUTPUTSELECT
reset_n => data_counter.OUTPUTSELECT
reset_n => data_counter.OUTPUTSELECT
reset_n => data_counter.OUTPUTSELECT
reset_n => data_counter.OUTPUTSELECT
reset_n => data_counter.OUTPUTSELECT
reset_n => data_counter.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => strobe.OUTPUTSELECT
reset_n => clock_divider.IN1
reset_n => rd_data[4]~reg0.ENA
reset_n => rd_data[3]~reg0.ENA
reset_n => rd_data[2]~reg0.ENA
reset_n => rd_data[1]~reg0.ENA
reset_n => rd_data[0]~reg0.ENA
reset_n => rd_data[5]~reg0.ENA
reset_n => rd_data[6]~reg0.ENA
reset_n => rd_data[7]~reg0.ENA
reset_n => rd_data[8]~reg0.ENA
reset_n => rd_data[9]~reg0.ENA
reset_n => rd_data[10]~reg0.ENA
reset_n => rd_data[11]~reg0.ENA
reset_n => rd_data[12]~reg0.ENA
reset_n => rd_data[13]~reg0.ENA
reset_n => rd_data[14]~reg0.ENA
reset_n => rd_data[15]~reg0.ENA
reset_n => latency[0].ENA
reset_n => latency[1].ENA
reset_n => internal_data_out[0].ENA
reset_n => internal_data_out[1].ENA
reset_n => internal_data_out[2].ENA
reset_n => internal_data_out[3].ENA
reset_n => internal_data_out[4].ENA
reset_n => internal_data_out[5].ENA
reset_n => internal_data_out[6].ENA
reset_n => internal_data_out[7].ENA
reset_n => read_write.ENA
rd_data[0] <= rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_request => data_counter.OUTPUTSELECT
rd_request => data_counter.OUTPUTSELECT
rd_request => data_counter.OUTPUTSELECT
rd_request => data_counter.OUTPUTSELECT
rd_request => data_counter.OUTPUTSELECT
rd_request => data_counter.OUTPUTSELECT
rd_request => data_counter.OUTPUTSELECT
rd_request => data_counter.OUTPUTSELECT
rd_request => read_write.DATAA
rd_request => state.DATAA
rd_request => state.DATAA
rd_length[0] => data_counter.DATAB
rd_length[1] => data_counter.DATAB
rd_length[2] => data_counter.DATAB
rd_length[3] => data_counter.DATAB
rd_length[4] => data_counter.DATAB
rd_length[5] => data_counter.DATAB
rd_length[6] => data_counter.DATAB
rd_length[7] => data_counter.DATAB
wr_data[0] => internal_data_out.DATAA
wr_data[1] => internal_data_out.DATAA
wr_data[2] => internal_data_out.DATAA
wr_data[3] => internal_data_out.DATAA
wr_data[4] => internal_data_out.DATAA
wr_data[5] => internal_data_out.DATAA
wr_data[6] => internal_data_out.DATAA
wr_data[7] => internal_data_out.DATAA
wr_data[8] => internal_data_out.DATAB
wr_data[9] => internal_data_out.DATAB
wr_data[10] => internal_data_out.DATAB
wr_data[11] => internal_data_out.DATAB
wr_data[12] => internal_data_out.DATAB
wr_data[13] => internal_data_out.DATAB
wr_data[14] => internal_data_out.DATAB
wr_data[15] => internal_data_out.DATAB
wr_request => data_counter.OUTPUTSELECT
wr_request => data_counter.OUTPUTSELECT
wr_request => data_counter.OUTPUTSELECT
wr_request => data_counter.OUTPUTSELECT
wr_request => data_counter.OUTPUTSELECT
wr_request => data_counter.OUTPUTSELECT
wr_request => data_counter.OUTPUTSELECT
wr_request => data_counter.OUTPUTSELECT
wr_request => read_write.OUTPUTSELECT
wr_request => state.OUTPUTSELECT
wr_request => state.OUTPUTSELECT
wr_length[0] => data_counter.DATAB
wr_length[1] => data_counter.DATAB
wr_length[2] => data_counter.DATAB
wr_length[3] => data_counter.DATAB
wr_length[4] => data_counter.DATAB
wr_length[5] => data_counter.DATAB
wr_length[6] => data_counter.DATAB
wr_length[7] => data_counter.DATAB
busy <> busy
strobe <> strobe~reg0
request_ack <= request_ack.DB_MAX_OUTPUT_PORT_TYPE
burst => Mux2.IN10
as => data_process.IN1
as => Mux1.IN9
row[0] => Mux1.IN55
row[1] => Mux0.IN53
row[2] => Mux7.IN66
row[3] => Mux6.IN66
row[4] => Mux5.IN66
row[5] => Mux4.IN66
row[6] => Mux3.IN65
row[7] => Mux2.IN64
row[8] => Mux1.IN63
row[9] => Mux0.IN61
row[10] => Mux7.IN3
row[11] => Mux6.IN3
row[12] => Mux5.IN3
col[0] => Mux7.IN16
col[1] => Mux6.IN16
col[2] => Mux5.IN16
col[3] => Mux7.IN58
col[4] => Mux6.IN58
col[5] => Mux5.IN58
col[6] => Mux4.IN58
col[7] => Mux3.IN57
col[8] => Mux2.IN56
cs_n <= busy~direct.DB_MAX_OUTPUT_PORT_TYPE
ck_p <> ck_p
ck_n <= internal_ck_p.DB_MAX_OUTPUT_PORT_TYPE
rwds <> rwds
dq[0] <> dq[0]
dq[1] <> dq[1]
dq[2] <> dq[2]
dq[3] <> dq[3]
dq[4] <> dq[4]
dq[5] <> dq[5]
dq[6] <> dq[6]
dq[7] <> dq[7]
t_cs_n <= busy~direct.DB_MAX_OUTPUT_PORT_TYPE
t_ck_p <= internal_ck_p.DB_MAX_OUTPUT_PORT_TYPE
t_ck_n <= internal_ck_p.DB_MAX_OUTPUT_PORT_TYPE
t_rwds <= t_rwds.DB_MAX_OUTPUT_PORT_TYPE
t_dq[0] <= t_dq[0].DB_MAX_OUTPUT_PORT_TYPE
t_dq[1] <= t_dq[1].DB_MAX_OUTPUT_PORT_TYPE
t_dq[2] <= t_dq[2].DB_MAX_OUTPUT_PORT_TYPE
t_dq[3] <= t_dq[3].DB_MAX_OUTPUT_PORT_TYPE
t_dq[4] <= t_dq[4].DB_MAX_OUTPUT_PORT_TYPE
t_dq[5] <= t_dq[5].DB_MAX_OUTPUT_PORT_TYPE
t_dq[6] <= t_dq[6].DB_MAX_OUTPUT_PORT_TYPE
t_dq[7] <= t_dq[7].DB_MAX_OUTPUT_PORT_TYPE


