TimeQuest Timing Analyzer report for top
Sun Jan 10 20:30:07 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'sys_clk'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'sys_clk'
 21. Slow 1200mV 85C Model Recovery: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 85C Model Removal: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. MTBF Summary
 36. Synchronizer Summary
 37. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 49. Slow 1200mV 0C Model Fmax Summary
 50. Slow 1200mV 0C Model Setup Summary
 51. Slow 1200mV 0C Model Hold Summary
 52. Slow 1200mV 0C Model Recovery Summary
 53. Slow 1200mV 0C Model Removal Summary
 54. Slow 1200mV 0C Model Minimum Pulse Width Summary
 55. Slow 1200mV 0C Model Setup: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Setup: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'
 57. Slow 1200mV 0C Model Setup: 'sys_clk'
 58. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 59. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 60. Slow 1200mV 0C Model Hold: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'
 61. Slow 1200mV 0C Model Hold: 'sys_clk'
 62. Slow 1200mV 0C Model Hold: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 63. Slow 1200mV 0C Model Recovery: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Recovery: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'
 65. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 66. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 67. Slow 1200mV 0C Model Removal: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'
 68. Slow 1200mV 0C Model Removal: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 73. Setup Times
 74. Hold Times
 75. Clock to Output Times
 76. Minimum Clock to Output Times
 77. MTBF Summary
 78. Synchronizer Summary
 79. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 91. Fast 1200mV 0C Model Setup Summary
 92. Fast 1200mV 0C Model Hold Summary
 93. Fast 1200mV 0C Model Recovery Summary
 94. Fast 1200mV 0C Model Removal Summary
 95. Fast 1200mV 0C Model Minimum Pulse Width Summary
 96. Fast 1200mV 0C Model Setup: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
 97. Fast 1200mV 0C Model Setup: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'
 98. Fast 1200mV 0C Model Setup: 'sys_clk'
 99. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
100. Fast 1200mV 0C Model Hold: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'
101. Fast 1200mV 0C Model Hold: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
102. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
103. Fast 1200mV 0C Model Hold: 'sys_clk'
104. Fast 1200mV 0C Model Recovery: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
105. Fast 1200mV 0C Model Recovery: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'
106. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
107. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
108. Fast 1200mV 0C Model Removal: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'
109. Fast 1200mV 0C Model Removal: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'
112. Fast 1200mV 0C Model Minimum Pulse Width: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
114. Setup Times
115. Hold Times
116. Clock to Output Times
117. Minimum Clock to Output Times
118. MTBF Summary
119. Synchronizer Summary
120. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
132. Multicorner Timing Analysis Summary
133. Setup Times
134. Hold Times
135. Clock to Output Times
136. Minimum Clock to Output Times
137. Board Trace Model Assignments
138. Input Transition Times
139. Signal Integrity Metrics (Slow 1200mv 0c Model)
140. Signal Integrity Metrics (Slow 1200mv 85c Model)
141. Signal Integrity Metrics (Fast 1200mv 0c Model)
142. Setup Transfers
143. Hold Transfers
144. Recovery Transfers
145. Removal Transfers
146. Report TCCS
147. Report RSKM
148. Unconstrained Paths
149. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; top                                                 ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  50.0%      ;
;     Processors 3-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------+
; SDC File List                                                   ;
+-----------------------------+--------+--------------------------+
; SDC File Path               ; Status ; Read at                  ;
+-----------------------------+--------+--------------------------+
; ../Script/fpga_training.sdc ; OK     ; Sun Jan 10 20:30:05 2021 ;
+-----------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------------------------------------+------------------------------------------------------------------------+
; Clock Name                                                         ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                               ; Targets                                                                ;
+--------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------------------------------------+------------------------------------------------------------------------+
; altera_reserved_tck                                                ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                                      ; { altera_reserved_tck }                                                ;
; sys_clk                                                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                                      ; { sys_clk }                                                            ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|inclk[0] ; { u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; 10.000 ; 20.000 ; 50.00      ; 1         ; 1           ; 180.0 ;        ;           ;            ; false    ; sys_clk ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|inclk[0] ; { u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                         ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
; 54.7 MHz   ; 54.7 MHz        ; altera_reserved_tck                                                ;                                                               ;
; 133.33 MHz ; 133.33 MHz      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 138.62 MHz ; 138.62 MHz      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 439.56 MHz ; 250.0 MHz       ; sys_clk                                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                         ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.053  ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.406  ; 0.000         ;
; sys_clk                                                            ; 17.725 ; 0.000         ;
; altera_reserved_tck                                                ; 40.859 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                         ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.425 ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.429 ; 0.000         ;
; altera_reserved_tck                                                ; 0.452 ; 0.000         ;
; sys_clk                                                            ; 0.453 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                      ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.739  ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.709 ; 0.000         ;
; altera_reserved_tck                                                ; 47.585 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                       ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; altera_reserved_tck                                                ; 1.674  ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.675  ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.001 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                           ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.718  ; 0.000         ;
; sys_clk                                                            ; 9.737  ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.718 ; 0.000         ;
; altera_reserved_tck                                                ; 49.588 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                                           ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 4.053  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.746      ;
; 4.053  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.746      ;
; 4.053  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.746      ;
; 4.053  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.746      ;
; 4.053  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.746      ;
; 4.053  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.746      ;
; 4.053  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.746      ;
; 4.053  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.746      ;
; 4.072  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.727      ;
; 4.072  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.727      ;
; 4.072  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.727      ;
; 4.072  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.727      ;
; 4.072  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.727      ;
; 4.072  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.727      ;
; 4.072  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.727      ;
; 4.072  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.727      ;
; 4.609  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 5.215      ;
; 4.609  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 5.215      ;
; 4.609  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 5.215      ;
; 4.609  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 5.215      ;
; 4.609  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 5.215      ;
; 4.609  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 5.215      ;
; 4.609  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 5.215      ;
; 4.729  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 5.098      ;
; 4.830  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_we_reg       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.201      ; 5.439      ;
; 4.830  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.201      ; 5.439      ;
; 4.832  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.208      ; 5.444      ;
; 4.860  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.964      ;
; 4.860  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.964      ;
; 4.860  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.964      ;
; 4.860  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.964      ;
; 4.860  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.964      ;
; 4.860  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.964      ;
; 4.860  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.964      ;
; 4.980  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 4.847      ;
; 5.081  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_we_reg       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.201      ; 5.188      ;
; 5.081  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.201      ; 5.188      ;
; 5.083  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.208      ; 5.193      ;
; 5.097  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.727      ;
; 5.098  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.726      ;
; 5.100  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.724      ;
; 5.100  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.724      ;
; 5.101  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.723      ;
; 5.177  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[4]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 4.650      ;
; 5.177  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[5]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 4.650      ;
; 5.348  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.476      ;
; 5.349  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.475      ;
; 5.351  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.473      ;
; 5.351  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.473      ;
; 5.352  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.472      ;
; 5.412  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg             ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 4.755      ;
; 5.418  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg             ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 4.749      ;
; 5.428  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[4]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 4.399      ;
; 5.428  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[5]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 4.399      ;
; 5.444  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 4.362      ;
; 5.450  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 4.356      ;
; 6.864  ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                    ; led_top:u_led_top|curr_st.S2                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 2.972      ;
; 6.892  ; key_top:u_key_top|key:key_lable[3].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; led_top:u_led_top|curr_st.S2                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 2.944      ;
; 6.913  ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                    ; led_top:u_led_top|curr_st.S1                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 2.923      ;
; 6.941  ; key_top:u_key_top|key:key_lable[3].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; led_top:u_led_top|curr_st.S1                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 2.895      ;
; 6.948  ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                    ; led_top:u_led_top|curr_st.S4                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 2.888      ;
; 6.976  ; key_top:u_key_top|key:key_lable[3].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; led_top:u_led_top|curr_st.S4                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 2.860      ;
; 7.253  ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                    ; led_top:u_led_top|curr_st.S3                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 2.583      ;
; 7.254  ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                    ; led_top:u_led_top|curr_st.S0                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 2.582      ;
; 7.281  ; key_top:u_key_top|key:key_lable[3].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; led_top:u_led_top|curr_st.S3                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 2.555      ;
; 7.282  ; key_top:u_key_top|key:key_lable[3].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; led_top:u_led_top|curr_st.S0                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 2.554      ;
; 32.500 ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error_temp                                                                             ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.397     ; 7.124      ;
; 35.087 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.850      ;
; 35.087 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.850      ;
; 35.087 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.850      ;
; 35.087 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.850      ;
; 35.087 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.850      ;
; 35.087 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.850      ;
; 35.087 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.850      ;
; 35.171 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.765      ;
; 35.171 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.765      ;
; 35.171 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.765      ;
; 35.171 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.765      ;
; 35.171 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.765      ;
; 35.171 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.765      ;
; 35.171 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.765      ;
; 35.180 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.760      ;
; 35.350 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.314      ; 5.032      ;
; 35.350 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_we_reg       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.314      ; 5.032      ;
; 35.351 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.321      ; 5.038      ;
; 35.397 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.544      ;
; 35.397 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.544      ;
; 35.397 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.544      ;
; 35.397 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.544      ;
; 35.397 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.544      ;
; 35.397 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.544      ;
; 35.397 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.544      ;
; 35.481 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.459      ;
; 35.481 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.459      ;
; 35.481 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.459      ;
; 35.481 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.459      ;
; 35.481 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.459      ;
; 35.481 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.459      ;
; 35.481 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.459      ;
; 35.490 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.454      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                      ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 4.406  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[2]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.492     ; 5.123      ;
; 4.410  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[1]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.486     ; 5.125      ;
; 4.433  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[3]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.492     ; 5.096      ;
; 4.536  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[0]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.486     ; 4.999      ;
; 4.540  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[7]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.492     ; 4.989      ;
; 4.563  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[6]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.492     ; 4.966      ;
; 4.564  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[5]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.492     ; 4.965      ;
; 4.584  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[4]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.492     ; 4.945      ;
; 8.766  ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                                                                                                                                                                                                                                                                                                                                                                  ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[8]                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 1.079      ;
; 8.767  ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                                                                                                                                                                                                                                                                                                                                                                  ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[12]                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 1.078      ;
; 8.950  ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                                                                                                                                                                                                                                                                                                                                                                  ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[11]                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 0.895      ;
; 8.950  ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                                                                                                                                                                                                                                                                                                                                                                  ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[9]                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 0.895      ;
; 8.951  ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                                                                                                                                                                                                                                                                                                                                                                  ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[10]                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 0.894      ;
; 12.786 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 7.156      ;
; 12.989 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 6.953      ;
; 13.007 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 6.935      ;
; 13.150 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 6.792      ;
; 13.209 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[31]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.730      ;
; 13.209 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[18]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.730      ;
; 13.209 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[16]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.730      ;
; 13.209 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[17]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.730      ;
; 13.209 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[19]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.730      ;
; 13.209 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[20]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.730      ;
; 13.209 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[22]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.730      ;
; 13.209 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[21]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.730      ;
; 13.209 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[23]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.730      ;
; 13.209 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[24]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.730      ;
; 13.209 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[30]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.730      ;
; 13.209 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.730      ;
; 13.209 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[26]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.730      ;
; 13.209 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.730      ;
; 13.209 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.730      ;
; 13.209 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[29]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.730      ;
; 13.217 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 6.721      ;
; 13.333 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 6.594      ;
; 13.337 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.602      ;
; 13.361 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 6.573      ;
; 13.444 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 6.494      ;
; 13.447 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[31]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.492      ;
; 13.447 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[18]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.492      ;
; 13.447 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[16]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.492      ;
; 13.447 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[17]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.492      ;
; 13.447 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[19]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.492      ;
; 13.447 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[20]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.492      ;
; 13.447 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[22]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.492      ;
; 13.447 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[21]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.492      ;
; 13.447 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[23]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.492      ;
; 13.447 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[24]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.492      ;
; 13.447 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[30]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.492      ;
; 13.447 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.492      ;
; 13.447 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[26]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.492      ;
; 13.447 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.492      ;
; 13.447 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.492      ;
; 13.447 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[29]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.492      ;
; 13.457 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 6.495      ;
; 13.458 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 6.490      ;
; 13.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.469      ;
; 13.478 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 6.474      ;
; 13.479 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 6.469      ;
; 13.484 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 6.443      ;
; 13.487 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 6.465      ;
; 13.488 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 6.460      ;
; 13.521 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[31]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.418      ;
; 13.521 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[18]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.418      ;
; 13.521 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[16]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.418      ;
; 13.521 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[17]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.418      ;
; 13.521 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[19]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.418      ;
; 13.521 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[20]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.418      ;
; 13.521 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[22]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.418      ;
; 13.521 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[21]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.418      ;
; 13.521 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[23]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.418      ;
; 13.521 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[24]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.418      ;
; 13.521 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[30]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.418      ;
; 13.521 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.418      ;
; 13.521 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[26]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.418      ;
; 13.521 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.418      ;
; 13.521 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.418      ;
; 13.521 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[29]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.418      ;
; 13.557 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 6.391      ;
; 13.558 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 6.386      ;
; 13.559 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.380      ;
; 13.568 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 6.359      ;
; 13.574 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 6.353      ;
; 13.577 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 6.350      ;
; 13.582 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[0]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.358      ;
; 13.582 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[1]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.358      ;
; 13.582 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[2]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.358      ;
; 13.582 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[3]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.358      ;
; 13.582 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[4]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.358      ;
; 13.582 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[5]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.358      ;
; 13.582 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[6]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.358      ;
; 13.582 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[7]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.358      ;
; 13.582 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[8]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.358      ;
; 13.582 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[9]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.358      ;
; 13.582 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[10]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.358      ;
; 13.582 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[11]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.358      ;
; 13.582 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[12]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.358      ;
; 13.582 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[13]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.358      ;
; 13.582 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[14]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.358      ;
; 13.582 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[15]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.358      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.725 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.215      ;
; 17.731 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.209      ;
; 17.731 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.209      ;
; 17.805 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.135      ;
; 17.811 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.129      ;
; 17.811 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.129      ;
; 18.000 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.940      ;
; 18.006 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.934      ;
; 18.006 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.934      ;
; 18.012 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.928      ;
; 18.106 ; clock_tree:u_clock_tree|pll_locked~reg0   ; clock_tree:u_clock_tree|pll_locked_d      ; sys_clk      ; sys_clk     ; 20.000       ; 0.263      ; 2.178      ;
; 18.200 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.740      ;
; 18.206 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.734      ;
; 18.206 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.734      ;
; 18.257 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 20.000       ; -0.443     ; 1.321      ;
; 18.343 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 20.000       ; -0.443     ; 1.235      ;
; 18.360 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.580      ;
; 18.538 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 20.000       ; -0.443     ; 1.040      ;
; 18.686 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 20.000       ; -0.443     ; 0.892      ;
; 18.722 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.218      ;
; 19.118 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 0.822      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 40.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.030      ; 9.192      ;
; 41.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.035      ; 8.427      ;
; 41.904 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.037      ; 8.154      ;
; 42.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.035      ; 7.711      ;
; 42.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.031      ; 7.679      ;
; 42.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.031      ; 7.651      ;
; 42.447 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.063      ; 7.637      ;
; 42.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.035      ; 7.529      ;
; 42.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.030      ; 7.471      ;
; 42.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.035      ; 7.446      ;
; 42.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.037      ; 7.302      ;
; 42.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.037      ; 7.300      ;
; 42.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.035      ; 7.063      ;
; 43.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.037      ; 7.040      ;
; 43.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.037      ; 7.009      ;
; 43.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.037      ; 6.994      ;
; 43.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.037      ; 6.924      ;
; 43.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.035      ; 6.732      ;
; 43.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.037      ; 6.669      ;
; 43.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.062      ; 6.664      ;
; 43.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.062      ; 6.656      ;
; 43.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.037      ; 6.588      ;
; 43.688 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.052      ; 6.385      ;
; 43.976 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.056      ; 6.101      ;
; 44.146 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.045      ; 5.920      ;
; 44.293 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.052      ; 5.780      ;
; 44.302 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.056      ; 5.775      ;
; 44.332 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 5.740      ;
; 44.376 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.052      ; 5.697      ;
; 44.619 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.053      ; 5.455      ;
; 44.744 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.059      ; 5.336      ;
; 45.039 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.058      ; 5.040      ;
; 45.076 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 4.996      ;
; 45.203 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.049      ; 4.867      ;
; 45.255 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.048      ; 4.814      ;
; 45.325 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.062      ; 4.758      ;
; 45.555 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.048      ; 4.514      ;
; 46.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.031      ; 3.397      ;
; 46.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.031      ; 3.384      ;
; 46.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.030      ; 3.341      ;
; 46.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.031      ; 3.202      ;
; 47.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.062      ; 3.076      ;
; 47.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 3.046      ;
; 47.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.026      ; 2.936      ;
; 47.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.026      ; 2.830      ;
; 47.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.026      ; 2.774      ;
; 89.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 10.410     ;
; 89.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 10.410     ;
; 89.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 10.410     ;
; 89.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 10.410     ;
; 89.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 10.410     ;
; 89.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 10.410     ;
; 89.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 10.410     ;
; 89.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 10.410     ;
; 89.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 10.410     ;
; 89.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 10.410     ;
; 89.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 10.410     ;
; 89.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 10.410     ;
; 89.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 10.410     ;
; 89.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 10.410     ;
; 89.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 10.410     ;
; 89.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 10.410     ;
; 89.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 10.400     ;
; 89.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 10.400     ;
; 89.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 10.400     ;
; 89.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 10.400     ;
; 89.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 10.400     ;
; 89.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 10.400     ;
; 89.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 10.400     ;
; 89.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 10.400     ;
; 89.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 10.400     ;
; 89.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 10.400     ;
; 89.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 10.400     ;
; 89.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 10.400     ;
; 89.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 10.400     ;
; 89.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 10.400     ;
; 89.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 10.400     ;
; 89.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 10.400     ;
; 90.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 9.853      ;
; 90.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 9.853      ;
; 90.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 9.853      ;
; 90.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 9.853      ;
; 90.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 9.853      ;
; 90.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 9.853      ;
; 90.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 9.853      ;
; 90.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 9.853      ;
; 90.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 9.853      ;
; 90.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 9.853      ;
; 90.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 9.853      ;
; 90.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 9.853      ;
; 90.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 9.853      ;
; 90.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 9.853      ;
; 90.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 9.853      ;
; 90.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 9.853      ;
; 90.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 9.843      ;
; 90.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 9.843      ;
; 90.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 9.843      ;
; 90.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 9.843      ;
; 90.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 9.843      ;
; 90.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 9.843      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.425 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.156      ;
; 0.430 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[1]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.164      ;
; 0.430 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[2]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.164      ;
; 0.443 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[7]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.177      ;
; 0.445 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[0]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.179      ;
; 0.449 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.176      ;
; 0.450 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[3]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.184      ;
; 0.452 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                                                                                                                                                                           ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                                                                                                                                                                                                                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; key_top:u_key_top|key:key_lable[2].u_key|key_value                                                                                                                                                                                                                                           ; key_top:u_key_top|key:key_lable[2].u_key|key_value                                                                                                                                                                                                                                                                                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                                                                                                                                                                           ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                                                                                                                                                                                                                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                                                                                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                                                                                                                                                                                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                                                                                                                                                                           ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                                                                                                                                                                                                                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error                                                                                                                                                                                                                        ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error                                                                                                                                                                                                                                                                                                                                             ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[0]                                                                                                                                                                                                                      ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[0]                                                                                                                                                                                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                                                                                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                                                                                                                                                                                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                                                                                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                                                                                                                                                                                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                                                                                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                                                                                                                                                                                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                                                                                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                                                                                                                                                                                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                                                                                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                                                                                                                                                                                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[0]                                                                                                                                                                                                                         ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[0]                                                                                                                                                                                                                                                                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.456 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.486      ; 1.196      ;
; 0.457 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.188      ;
; 0.457 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[5]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.191      ;
; 0.457 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.193      ;
; 0.457 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.184      ;
; 0.460 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[4]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.187      ;
; 0.465 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[0]                                                                                                                                                                                                                                              ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[0]                                                                                                                                                                                                                                                                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[4]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.200      ;
; 0.468 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.196      ;
; 0.472 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.203      ;
; 0.473 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[1]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.200      ;
; 0.477 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.205      ;
; 0.478 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[0]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.205      ;
; 0.478 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.216      ;
; 0.479 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.489      ; 1.222      ;
; 0.480 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.211      ;
; 0.480 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.208      ;
; 0.482 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.213      ;
; 0.482 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 1.208      ;
; 0.484 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.226      ;
; 0.485 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                                                                                                                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                                                                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.778      ;
; 0.486 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.217      ;
; 0.487 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[2]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.214      ;
; 0.488 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.221      ;
; 0.489 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.220      ;
; 0.489 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.230      ;
; 0.489 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.217      ;
; 0.490 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.222      ;
; 0.491 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.784      ;
; 0.491 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.233      ;
; 0.492 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                                                                                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[1]                                                                                                                                                                                                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.785      ;
; 0.493 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.785      ;
; 0.493 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.225      ;
; 0.493 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.786      ;
; 0.493 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.785      ;
; 0.494 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[6]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.228      ;
; 0.494 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.226      ;
; 0.494 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.221      ;
; 0.494 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.786      ;
; 0.494 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.786      ;
; 0.494 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.787      ;
; 0.496 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 1.222      ;
; 0.497 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.238      ;
; 0.499 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.232      ;
; 0.500 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                     ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.229      ;
; 0.502 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                     ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                     ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                     ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.233      ;
; 0.502 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                          ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.429 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[5]                                                  ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.156      ;
; 0.433 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.167      ;
; 0.439 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.173      ;
; 0.439 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.173      ;
; 0.440 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.174      ;
; 0.440 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                  ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.170      ;
; 0.445 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                  ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.175      ;
; 0.448 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.182      ;
; 0.449 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.183      ;
; 0.453 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.457 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.191      ;
; 0.462 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.196      ;
; 0.466 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.470 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                  ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.200      ;
; 0.485 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.777      ;
; 0.501 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.508 ; led_top:u_led_top|curr_st.S0                                                                                                                        ; led_top:u_led_top|curr_st.S1                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.510 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[7]                                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.511 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[5]                                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[0]                                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.803      ;
; 0.524 ; led_top:u_led_top|curr_st.S1                                                                                                                        ; led_top:u_led_top|curr_st.S2                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.818      ;
; 0.526 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.532 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.824      ;
; 0.628 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.920      ;
; 0.667 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.959      ;
; 0.674 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.966      ;
; 0.682 ; led_top:u_led_top|curr_st.S2                                                                                                                        ; led_top:u_led_top|curr_st.S3                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.976      ;
; 0.683 ; led_top:u_led_top|curr_st.S2                                                                                                                        ; led_top:u_led_top|led[1]~reg0                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.977      ;
; 0.690 ; led_top:u_led_top|curr_st.S3                                                                                                                        ; led_top:u_led_top|led[0]~reg0                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.984      ;
; 0.691 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                                  ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.418      ;
; 0.699 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.719 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.011      ;
; 0.723 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[2]                                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.015      ;
; 0.741 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.747 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                                                                                                    ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                                                                                                    ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                                                                                                    ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                                                                                                    ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.043      ;
; 0.752 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.752 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.755 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.758 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[4]                                                  ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.485      ;
; 0.762 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; led_top:u_led_top|curr_st.S1                                                                                                                        ; led_top:u_led_top|led[0]~reg0                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.768 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.060      ;
; 0.768 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.060      ;
; 0.769 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[1]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.061      ;
; 0.770 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.062      ;
; 0.770 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.063      ;
; 0.772 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                                                                                                    ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.775 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.068      ;
; 0.776 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.068      ;
; 0.776 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.068      ;
; 0.776 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.068      ;
; 0.776 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.069      ;
; 0.777 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.069      ;
; 0.780 ; led_top:u_led_top|curr_st.S4                                                                                                                        ; led_top:u_led_top|curr_st.S0                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.074      ;
; 0.786 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.078      ;
; 0.786 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.078      ;
; 0.787 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.787 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.079      ;
; 0.788 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.080      ;
; 0.790 ; led_top:u_led_top|curr_st.S3                                                                                                                        ; led_top:u_led_top|curr_st.S4                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.084      ;
; 0.791 ; led_top:u_led_top|curr_st.S3                                                                                                                        ; led_top:u_led_top|led[1]~reg0                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.085      ;
; 0.804 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.096      ;
; 0.812 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.104      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                        ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                        ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                              ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                               ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                        ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                     ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.778      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.785      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.785      ;
; 0.500 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                      ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                     ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                         ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                         ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                   ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                   ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                   ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                      ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                      ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]               ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                     ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2] ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                         ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                         ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                     ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                        ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                        ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                         ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                         ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                   ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                   ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.786 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.079      ;
; 0.805 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.098      ;
; 0.854 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 0.000        ; -0.265     ; 0.801      ;
; 0.980 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 0.000        ; -0.265     ; 0.927      ;
; 1.140 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 0.000        ; -0.265     ; 1.087      ;
; 1.175 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.468      ;
; 1.218 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.511      ;
; 1.292 ; clock_tree:u_clock_tree|pll_locked~reg0   ; clock_tree:u_clock_tree|pll_locked_d      ; sys_clk      ; sys_clk     ; 0.000        ; 0.442      ; 1.946      ;
; 1.305 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 0.000        ; -0.265     ; 1.252      ;
; 1.333 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.626      ;
; 1.397 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.690      ;
; 1.422 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.715      ;
; 1.441 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.734      ;
; 1.534 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.827      ;
; 1.722 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.015      ;
; 1.747 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.040      ;
; 1.747 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.040      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                  ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 4.739 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.060      ;
; 4.739 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.060      ;
; 4.739 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.060      ;
; 4.739 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.060      ;
; 4.739 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[1]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.060      ;
; 4.739 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.060      ;
; 4.758 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.041      ;
; 4.758 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.041      ;
; 4.758 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.041      ;
; 4.758 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.041      ;
; 4.758 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[1]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.041      ;
; 4.758 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.041      ;
; 4.967 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.223     ; 4.831      ;
; 4.967 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.223     ; 4.831      ;
; 4.967 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.223     ; 4.831      ;
; 4.967 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.223     ; 4.831      ;
; 4.967 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.223     ; 4.831      ;
; 4.967 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error_temp    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.223     ; 4.831      ;
; 4.981 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.818      ;
; 4.981 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.818      ;
; 4.981 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.818      ;
; 4.981 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.818      ;
; 4.981 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.818      ;
; 4.981 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.818      ;
; 4.981 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.818      ;
; 4.981 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.818      ;
; 4.981 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.818      ;
; 4.981 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.818      ;
; 4.981 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.818      ;
; 4.986 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 4.814      ;
; 4.986 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 4.814      ;
; 4.986 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 4.814      ;
; 4.986 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 4.814      ;
; 4.986 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 4.814      ;
; 4.986 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.223     ; 4.812      ;
; 4.986 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.223     ; 4.812      ;
; 4.986 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.223     ; 4.812      ;
; 4.986 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.223     ; 4.812      ;
; 4.986 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.223     ; 4.812      ;
; 4.986 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error_temp    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.223     ; 4.812      ;
; 5.000 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.799      ;
; 5.000 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.799      ;
; 5.000 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.799      ;
; 5.000 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.799      ;
; 5.000 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.799      ;
; 5.000 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.799      ;
; 5.000 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.799      ;
; 5.000 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.799      ;
; 5.000 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.799      ;
; 5.000 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.799      ;
; 5.000 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.799      ;
; 5.005 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 4.795      ;
; 5.005 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 4.795      ;
; 5.005 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 4.795      ;
; 5.005 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 4.795      ;
; 5.005 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 4.795      ;
; 5.370 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 4.436      ;
; 5.370 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 4.436      ;
; 5.370 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 4.436      ;
; 5.370 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 4.436      ;
; 5.370 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 4.436      ;
; 5.370 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 4.436      ;
; 5.370 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 4.436      ;
; 5.376 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 4.430      ;
; 5.376 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 4.430      ;
; 5.376 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 4.430      ;
; 5.376 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 4.430      ;
; 5.376 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 4.430      ;
; 5.376 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 4.430      ;
; 5.376 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 4.430      ;
; 5.607 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 4.220      ;
; 5.607 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 4.220      ;
; 5.607 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 4.220      ;
; 5.607 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 4.220      ;
; 5.607 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 4.220      ;
; 5.607 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 4.220      ;
; 5.607 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 4.220      ;
; 5.607 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 4.220      ;
; 5.858 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 3.969      ;
; 5.858 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 3.969      ;
; 5.858 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 3.969      ;
; 5.858 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 3.969      ;
; 5.858 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 3.969      ;
; 5.858 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 3.969      ;
; 5.858 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 3.969      ;
; 5.858 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 3.969      ;
; 5.986 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 3.837      ;
; 5.986 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 3.837      ;
; 5.986 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 3.837      ;
; 5.986 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 3.837      ;
; 5.986 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 3.837      ;
; 5.986 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 3.837      ;
; 5.986 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 3.837      ;
; 5.986 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 3.837      ;
; 6.237 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 3.586      ;
; 6.237 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 3.586      ;
; 6.237 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 3.586      ;
; 6.237 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 3.586      ;
; 6.237 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 3.586      ;
; 6.237 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 3.586      ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                         ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 14.709 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[2]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.220      ;
; 14.709 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[3]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.220      ;
; 14.709 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[5]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.220      ;
; 14.709 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[4]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.220      ;
; 14.709 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[1]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.220      ;
; 14.730 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.199      ;
; 14.731 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[0]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.199      ;
; 14.766 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.137      ;
; 14.766 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.137      ;
; 14.766 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.137      ;
; 14.766 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.137      ;
; 14.766 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.137      ;
; 14.766 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[7]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.137      ;
; 14.766 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[6]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.137      ;
; 14.766 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[5]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.137      ;
; 14.766 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.137      ;
; 14.766 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.137      ;
; 14.766 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.137      ;
; 14.766 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.137      ;
; 14.766 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.137      ;
; 14.785 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.118      ;
; 14.785 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.118      ;
; 14.785 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.118      ;
; 14.785 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.118      ;
; 14.785 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.118      ;
; 14.785 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[7]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.118      ;
; 14.785 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[6]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.118      ;
; 14.785 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[5]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.118      ;
; 14.785 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.118      ;
; 14.785 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.118      ;
; 14.785 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.118      ;
; 14.785 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.118      ;
; 14.785 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.118      ;
; 14.957 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.956      ;
; 14.957 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.956      ;
; 14.960 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[2]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.969      ;
; 14.960 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[3]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.969      ;
; 14.960 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[5]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.969      ;
; 14.960 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[4]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.969      ;
; 14.960 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[1]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.969      ;
; 14.981 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.948      ;
; 14.982 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[0]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.948      ;
; 15.007 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error_temp      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.922      ;
; 15.007 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.922      ;
; 15.007 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[7]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.922      ;
; 15.007 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.922      ;
; 15.007 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[6]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.922      ;
; 15.007 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[5]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.922      ;
; 15.007 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[4]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.922      ;
; 15.007 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.922      ;
; 15.007 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[3]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.922      ;
; 15.007 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.922      ;
; 15.007 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[2]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.922      ;
; 15.007 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.922      ;
; 15.007 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[1]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.922      ;
; 15.007 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.922      ;
; 15.021 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[0]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 4.894      ;
; 15.208 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.705      ;
; 15.208 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.705      ;
; 15.258 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error_temp      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.671      ;
; 15.258 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.671      ;
; 15.258 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[7]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.671      ;
; 15.258 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.671      ;
; 15.258 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[6]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.671      ;
; 15.258 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[5]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.671      ;
; 15.258 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[4]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.671      ;
; 15.258 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.671      ;
; 15.258 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[3]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.671      ;
; 15.258 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.671      ;
; 15.258 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[2]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.671      ;
; 15.258 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.671      ;
; 15.258 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[1]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.671      ;
; 15.258 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.671      ;
; 15.272 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[0]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 4.643      ;
; 15.701 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[5]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.219      ;
; 15.701 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[4]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.219      ;
; 15.701 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[0]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.219      ;
; 15.701 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[1]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.219      ;
; 15.701 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[3]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.219      ;
; 15.701 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[2]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.219      ;
; 15.707 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[5]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.213      ;
; 15.707 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[4]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.213      ;
; 15.707 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[0]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.213      ;
; 15.707 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[1]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.213      ;
; 15.707 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[3]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.213      ;
; 15.707 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[2]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.213      ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.037      ; 2.473      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.886      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.886      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.886      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.886      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.886      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.886      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.886      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.886      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.886      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.884      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.884      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.884      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.884      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.884      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.884      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.884      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.884      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.884      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.884      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.884      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.884      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.884      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.884      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.884      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.884      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.886      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.886      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.886      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.886      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.886      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.886      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.886      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.878      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.878      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.878      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.878      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.879      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.879      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.879      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.879      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.879      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.878      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.878      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.878      ;
; 96.046 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.878      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.885      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.885      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.885      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.885      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.885      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.885      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.885      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.885      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.885      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.886      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.886      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.886      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.886      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.886      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.886      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.886      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.886      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.886      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.886      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.886      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.885      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.885      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.885      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.885      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.885      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.885      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.885      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.885      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.885      ;
; 96.054 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.885      ;
; 96.055 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.885      ;
; 96.055 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.885      ;
; 96.055 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.885      ;
; 96.055 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.885      ;
; 96.055 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.885      ;
; 96.055 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.885      ;
; 96.055 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.885      ;
; 96.055 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.885      ;
; 96.055 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.885      ;
; 96.055 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.885      ;
; 96.055 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.885      ;
; 96.056 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.880      ;
; 96.056 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.880      ;
; 96.056 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.880      ;
; 96.056 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.880      ;
; 96.056 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.880      ;
; 96.056 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.880      ;
; 96.056 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.880      ;
; 96.056 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.879      ;
; 96.056 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.879      ;
; 96.056 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.879      ;
; 96.056 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.879      ;
; 96.056 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.879      ;
; 96.056 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.879      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.973      ;
; 1.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.973      ;
; 1.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.973      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.972      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.972      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.972      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.972      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.972      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.972      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.972      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.972      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.972      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.972      ;
; 1.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.008      ;
; 1.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.008      ;
; 1.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.008      ;
; 1.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.008      ;
; 1.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.008      ;
; 1.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.008      ;
; 1.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.008      ;
; 1.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.008      ;
; 1.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.008      ;
; 1.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.008      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.322      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.322      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.322      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.322      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.322      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.322      ;
; 2.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.348      ;
; 2.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.371      ;
; 2.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.458      ;
; 2.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.458      ;
; 2.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.458      ;
; 2.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.458      ;
; 2.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.498      ;
; 2.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.498      ;
; 2.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.613      ;
; 2.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.613      ;
; 2.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.613      ;
; 2.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.613      ;
; 2.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.613      ;
; 2.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.613      ;
; 2.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.613      ;
; 2.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.613      ;
; 2.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.613      ;
; 2.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.613      ;
; 2.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.613      ;
; 2.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.613      ;
; 2.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.613      ;
; 2.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.613      ;
; 2.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.613      ;
; 2.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.613      ;
; 2.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.723      ;
; 2.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.723      ;
; 2.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.734      ;
; 2.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.734      ;
; 2.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.734      ;
; 2.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.734      ;
; 2.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.734      ;
; 2.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.734      ;
; 2.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.734      ;
; 2.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.734      ;
; 2.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.734      ;
; 2.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.734      ;
; 2.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.734      ;
; 2.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.734      ;
; 2.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.734      ;
; 2.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.734      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.343 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.641      ;
; 3.344 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.643      ;
; 3.344 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.632      ;
; 3.344 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.632      ;
; 3.344 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.631      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                         ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 3.675 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[5]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.949      ;
; 3.675 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[4]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.949      ;
; 3.675 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[0]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.949      ;
; 3.675 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[1]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.949      ;
; 3.675 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[3]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.949      ;
; 3.675 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[2]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.949      ;
; 3.692 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[5]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.966      ;
; 3.692 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[4]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.966      ;
; 3.692 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[0]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.966      ;
; 3.692 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[1]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.966      ;
; 3.692 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[3]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.966      ;
; 3.692 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[2]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.966      ;
; 4.025 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error_temp      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.307      ;
; 4.025 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.307      ;
; 4.025 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[7]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.307      ;
; 4.025 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.307      ;
; 4.025 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[6]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.307      ;
; 4.025 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[5]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.307      ;
; 4.025 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[4]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.307      ;
; 4.025 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.307      ;
; 4.025 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[3]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.307      ;
; 4.025 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.307      ;
; 4.025 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[2]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.307      ;
; 4.025 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.307      ;
; 4.025 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[1]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.307      ;
; 4.025 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.307      ;
; 4.027 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[0]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 4.294      ;
; 4.091 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 4.356      ;
; 4.091 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 4.356      ;
; 4.219 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[0]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.502      ;
; 4.241 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.523      ;
; 4.254 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error_temp      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.536      ;
; 4.254 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.536      ;
; 4.254 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[7]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.536      ;
; 4.254 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.536      ;
; 4.254 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[6]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.536      ;
; 4.254 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[5]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.536      ;
; 4.254 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[4]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.536      ;
; 4.254 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.536      ;
; 4.254 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[3]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.536      ;
; 4.254 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.536      ;
; 4.254 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[2]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.536      ;
; 4.254 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.536      ;
; 4.254 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[1]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.536      ;
; 4.254 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.536      ;
; 4.256 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[0]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 4.523      ;
; 4.285 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[2]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.567      ;
; 4.285 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[3]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.567      ;
; 4.285 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[5]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.567      ;
; 4.285 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[4]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.567      ;
; 4.285 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[1]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.567      ;
; 4.320 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 4.585      ;
; 4.320 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 4.585      ;
; 4.448 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[0]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.731      ;
; 4.470 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.752      ;
; 4.514 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[2]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.796      ;
; 4.514 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[3]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.796      ;
; 4.514 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[5]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.796      ;
; 4.514 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[4]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.796      ;
; 4.514 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[1]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.796      ;
; 4.560 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.816      ;
; 4.560 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.816      ;
; 4.560 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.816      ;
; 4.560 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.816      ;
; 4.560 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.816      ;
; 4.560 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[7]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.816      ;
; 4.560 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[6]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.816      ;
; 4.560 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[5]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.816      ;
; 4.560 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.816      ;
; 4.560 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.816      ;
; 4.560 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.816      ;
; 4.560 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.816      ;
; 4.560 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.816      ;
; 4.572 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.828      ;
; 4.572 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.828      ;
; 4.572 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.828      ;
; 4.572 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.828      ;
; 4.572 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.828      ;
; 4.572 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[7]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.828      ;
; 4.572 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[6]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.828      ;
; 4.572 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[5]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.828      ;
; 4.572 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.828      ;
; 4.572 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.828      ;
; 4.572 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.828      ;
; 4.572 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.828      ;
; 4.572 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.828      ;
+-------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                  ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 13.001 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.162      ; 3.375      ;
; 13.001 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.162      ; 3.375      ;
; 13.001 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.162      ; 3.375      ;
; 13.001 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.162      ; 3.375      ;
; 13.001 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.162      ; 3.375      ;
; 13.001 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.162      ; 3.375      ;
; 13.001 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.162      ; 3.375      ;
; 13.001 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.162      ; 3.375      ;
; 13.230 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.162      ; 3.604      ;
; 13.230 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.162      ; 3.604      ;
; 13.230 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.162      ; 3.604      ;
; 13.230 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.162      ; 3.604      ;
; 13.230 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.162      ; 3.604      ;
; 13.230 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.162      ; 3.604      ;
; 13.230 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.162      ; 3.604      ;
; 13.230 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.162      ; 3.604      ;
; 13.333 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.166      ; 3.711      ;
; 13.333 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.166      ; 3.711      ;
; 13.333 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.166      ; 3.711      ;
; 13.333 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.166      ; 3.711      ;
; 13.333 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.166      ; 3.711      ;
; 13.333 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.166      ; 3.711      ;
; 13.333 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.166      ; 3.711      ;
; 13.333 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.166      ; 3.711      ;
; 13.562 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.166      ; 3.940      ;
; 13.562 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.166      ; 3.940      ;
; 13.562 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.166      ; 3.940      ;
; 13.562 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.166      ; 3.940      ;
; 13.562 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.166      ; 3.940      ;
; 13.562 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.166      ; 3.940      ;
; 13.562 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.166      ; 3.940      ;
; 13.562 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.166      ; 3.940      ;
; 13.836 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.145      ; 4.193      ;
; 13.836 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.145      ; 4.193      ;
; 13.836 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.145      ; 4.193      ;
; 13.836 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.145      ; 4.193      ;
; 13.836 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.145      ; 4.193      ;
; 13.836 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.145      ; 4.193      ;
; 13.836 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.145      ; 4.193      ;
; 13.853 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.145      ; 4.210      ;
; 13.853 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.145      ; 4.210      ;
; 13.853 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.145      ; 4.210      ;
; 13.853 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.145      ; 4.210      ;
; 13.853 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.145      ; 4.210      ;
; 13.853 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.145      ; 4.210      ;
; 13.853 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.145      ; 4.210      ;
; 14.192 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.140      ; 4.544      ;
; 14.192 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.140      ; 4.544      ;
; 14.192 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.140      ; 4.544      ;
; 14.192 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.140      ; 4.544      ;
; 14.192 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.140      ; 4.544      ;
; 14.193 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.543      ;
; 14.193 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.543      ;
; 14.193 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.543      ;
; 14.193 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.543      ;
; 14.193 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.543      ;
; 14.193 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.543      ;
; 14.193 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.543      ;
; 14.193 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.543      ;
; 14.193 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.543      ;
; 14.193 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.543      ;
; 14.193 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.543      ;
; 14.204 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.140      ; 4.556      ;
; 14.204 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.140      ; 4.556      ;
; 14.204 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.140      ; 4.556      ;
; 14.204 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.140      ; 4.556      ;
; 14.204 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.140      ; 4.556      ;
; 14.205 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.555      ;
; 14.205 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.555      ;
; 14.205 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.555      ;
; 14.205 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.555      ;
; 14.205 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.555      ;
; 14.205 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.555      ;
; 14.205 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.555      ;
; 14.205 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.555      ;
; 14.205 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.555      ;
; 14.205 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.555      ;
; 14.205 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.555      ;
; 14.215 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.565      ;
; 14.215 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.565      ;
; 14.215 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.565      ;
; 14.215 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.565      ;
; 14.215 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.565      ;
; 14.215 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error_temp    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.565      ;
; 14.227 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.577      ;
; 14.227 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.577      ;
; 14.227 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.577      ;
; 14.227 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.577      ;
; 14.227 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.577      ;
; 14.227 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error_temp    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.577      ;
; 14.379 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.729      ;
; 14.379 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.729      ;
; 14.379 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.729      ;
; 14.379 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.729      ;
; 14.379 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[1]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.729      ;
; 14.379 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.729      ;
; 14.391 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.741      ;
; 14.391 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.741      ;
; 14.391 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.741      ;
; 14.391 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.138      ; 4.741      ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                        ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                                ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                                ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff    ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                            ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                             ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                             ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                             ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                             ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                             ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                               ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                               ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                               ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                               ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                               ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                               ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                               ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                               ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                                                                                                          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                                                                                                          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                                                                                                          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                                                                                                          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                                                                                          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                                                                                                                                          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                                                                                                                          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                                                                                                          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff    ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff    ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff    ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                       ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                       ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                       ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                                                                                                                                       ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------+
; 9.737  ; 9.925        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked~reg0                                      ;
; 9.783  ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_d                                         ;
; 9.785  ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[0]                                    ;
; 9.785  ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[1]                                    ;
; 9.785  ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[2]                                    ;
; 9.785  ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[3]                                    ;
; 9.806  ; 9.994        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[0]                                    ;
; 9.806  ; 9.994        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[1]                                    ;
; 9.806  ; 9.994        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[2]                                    ;
; 9.806  ; 9.994        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[3]                                    ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_d                                         ;
; 9.853  ; 10.073       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked~reg0                                      ;
; 9.876  ; 9.876        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll_locked~reg0|clk                                             ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.946  ; 9.946        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[0]|clk                                           ;
; 9.946  ; 9.946        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[1]|clk                                           ;
; 9.946  ; 9.946        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[2]|clk                                           ;
; 9.946  ; 9.946        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[3]|clk                                           ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll_locked_d|clk                                                ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                              ;
; 9.967  ; 9.967        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                                ;
; 9.967  ; 9.967        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                                  ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                              ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.032 ; 10.032       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                                ;
; 10.032 ; 10.032       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                                  ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                              ;
; 10.052 ; 10.052       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll_locked_d|clk                                                ;
; 10.054 ; 10.054       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[0]|clk                                           ;
; 10.054 ; 10.054       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[1]|clk                                           ;
; 10.054 ; 10.054       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[2]|clk                                           ;
; 10.054 ; 10.054       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[3]|clk                                           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.121 ; 10.121       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll_locked~reg0|clk                                             ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                                      ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[0]                                    ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[1]                                    ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[2]                                    ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[3]                                    ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_d                                         ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked~reg0                                      ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]                                                                                     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]                                                                                     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]                                                                                     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]                                                                                     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]                                                                                     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]                                                                                     ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[2]                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[3]                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error_temp                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[0]                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[1]                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[2]                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[3]                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[4]                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[5]                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[6]                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[7]                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                                                                                                     ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[1]                                                                                                     ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                                                                                                     ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                                                                                                     ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                                                                                                     ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                                                                                                     ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[0]                                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[1]                                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[4]                                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[5]                                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                                                                                                    ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|curr_st.S0                                                                                                                        ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|curr_st.S1                                                                                                                        ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|curr_st.S2                                                                                                                        ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|curr_st.S3                                                                                                                        ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|curr_st.S4                                                                                                                        ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|led[0]~reg0                                                                                                                       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|led[1]~reg0                                                                                                                       ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                                  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[4]                                                  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[5]                                                  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                                                                                                ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                                                                                                ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                                                                                                ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                                                                                                ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                                                                                                ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                                                                                                ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                                                                                                ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                                                                                                ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                                                                                               ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                                                                                               ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                                                                                               ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                                                                                               ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                                                                                               ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                                                                                               ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                                                                                               ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                                                                                               ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_we_reg         ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.747 ; 19.982       ; 0.235          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_address_reg0         ;
; 19.747 ; 19.982       ; 0.235          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg               ;
; 19.780 ; 20.015       ; 0.235          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_address_reg0         ;
; 19.780 ; 20.015       ; 0.235          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg               ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.786 ; 20.021       ; 0.235          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.588 ; 49.823       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~portb_address_reg0                                                         ;
; 49.589 ; 49.824       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~portb_address_reg0                                                         ;
; 49.590 ; 49.825       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a53~portb_address_reg0                                                         ;
; 49.592 ; 49.827       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~portb_address_reg0                                                         ;
; 49.593 ; 49.828       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~portb_address_reg0                                                         ;
; 49.594 ; 49.829       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~portb_address_reg0                                                          ;
; 49.595 ; 49.830       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~portb_address_reg0                                                       ;
; 49.595 ; 49.830       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~portb_address_reg0                                                      ;
; 49.595 ; 49.830       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~portb_address_reg0                                                      ;
; 49.595 ; 49.830       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~portb_address_reg0                                                       ;
; 49.595 ; 49.830       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~portb_address_reg0                                                         ;
; 49.596 ; 49.831       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~portb_address_reg0                                                      ;
; 49.596 ; 49.831       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~portb_address_reg0                                                      ;
; 49.596 ; 49.831       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a53~portb_address_reg0                                                      ;
; 49.598 ; 49.833       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~portb_address_reg0                                                      ;
; 49.598 ; 49.833       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.656 ; 49.876       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                    ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.572  ; 4.029  ; Rise       ; altera_reserved_tck                                                ;
; altera_reserved_tms ; altera_reserved_tck ; 9.628  ; 9.570  ; Rise       ; altera_reserved_tck                                                ;
; key[*]              ; sys_clk             ; -5.280 ; -5.120 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[0]             ; sys_clk             ; -5.280 ; -5.120 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[1]             ; sys_clk             ; -5.404 ; -5.224 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[2]             ; sys_clk             ; -6.160 ; -5.940 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[3]             ; sys_clk             ; -5.391 ; -5.289 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.113  ; 0.963  ; Rise       ; altera_reserved_tck                                                ;
; altera_reserved_tms ; altera_reserved_tck ; -0.795 ; -0.917 ; Rise       ; altera_reserved_tck                                                ;
; key[*]              ; sys_clk             ; 8.409  ; 8.200  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[0]             ; sys_clk             ; 7.683  ; 7.528  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[1]             ; sys_clk             ; 8.015  ; 7.922  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[2]             ; sys_clk             ; 8.409  ; 8.178  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[3]             ; sys_clk             ; 8.317  ; 8.200  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.286 ; 13.873 ; Fall       ; altera_reserved_tck                                                ;
; led[*]              ; sys_clk             ; 7.672  ; 7.535  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]             ; sys_clk             ; 6.806  ; 6.576  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]             ; sys_clk             ; 7.672  ; 7.535  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]             ; sys_clk             ; 5.895  ; 5.576  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]              ; sys_clk             ; 16.507 ; 16.204 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  led[2]             ; sys_clk             ; 16.507 ; 16.204 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.921 ; 11.515 ; Fall       ; altera_reserved_tck                                                ;
; led[*]              ; sys_clk             ; 5.282  ; 4.973  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]             ; sys_clk             ; 6.154  ; 5.932  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]             ; sys_clk             ; 7.044  ; 6.915  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]             ; sys_clk             ; 5.282  ; 4.973  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]              ; sys_clk             ; 15.869 ; 15.575 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  led[2]             ; sys_clk             ; 15.869 ; 15.575 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 12
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.289 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                ; Synchronization Node                                                                                                                                ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[3] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[2] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[1] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[5] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[0] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[4] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[1]         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[3]         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[2]         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[4]         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[5]         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[0]         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 33.289                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 18.116       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 15.173       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 33.345                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 18.267       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 15.078       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 33.432                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 18.359       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 15.073       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 33.724                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 18.315       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 15.409       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 33.738                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 18.416       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 15.322       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 33.821                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 18.510       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 15.311       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 74.927                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 38.284       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 36.643       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 75.156                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 38.849       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 36.307       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 75.297                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 39.059       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 36.238       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 75.341                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 38.848       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 36.493       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 75.481                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 39.058       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 36.423       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 75.630                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 39.058       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 36.572       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                 ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                         ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
; 57.68 MHz  ; 57.68 MHz       ; altera_reserved_tck                                                ;                                                               ;
; 144.22 MHz ; 144.22 MHz      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 148.46 MHz ; 148.46 MHz      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 461.25 MHz ; 250.0 MHz       ; sys_clk                                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                          ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.405  ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.857  ; 0.000         ;
; sys_clk                                                            ; 17.832 ; 0.000         ;
; altera_reserved_tck                                                ; 41.331 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                          ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                ; 0.400 ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.400 ; 0.000         ;
; sys_clk                                                            ; 0.401 ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                       ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.033  ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.979 ; 0.000         ;
; altera_reserved_tck                                                ; 47.833 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                        ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; altera_reserved_tck                                                ; 1.502  ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.338  ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.693 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                            ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; sys_clk                                                            ; 9.696  ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.717  ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.717 ; 0.000         ;
; altera_reserved_tck                                                ; 49.484 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                                           ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 4.405  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 5.421      ;
; 4.405  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 5.421      ;
; 4.405  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 5.421      ;
; 4.405  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 5.421      ;
; 4.405  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 5.421      ;
; 4.405  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 5.421      ;
; 4.405  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 5.421      ;
; 4.405  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 5.421      ;
; 4.425  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 5.401      ;
; 4.425  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 5.401      ;
; 4.425  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 5.401      ;
; 4.425  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 5.401      ;
; 4.425  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 5.401      ;
; 4.425  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 5.401      ;
; 4.425  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 5.401      ;
; 4.425  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 5.401      ;
; 4.947  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.901      ;
; 4.947  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.901      ;
; 4.947  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.901      ;
; 4.947  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.901      ;
; 4.947  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.901      ;
; 4.947  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.901      ;
; 4.947  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.901      ;
; 5.059  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 4.794      ;
; 5.150  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_we_reg       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 5.089      ;
; 5.150  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 5.089      ;
; 5.151  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.185      ; 5.093      ;
; 5.181  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.667      ;
; 5.181  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.667      ;
; 5.181  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.667      ;
; 5.181  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.667      ;
; 5.181  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.667      ;
; 5.181  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.667      ;
; 5.181  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.667      ;
; 5.293  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 4.560      ;
; 5.384  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_we_reg       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 4.855      ;
; 5.384  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 4.855      ;
; 5.385  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.185      ; 4.859      ;
; 5.405  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.443      ;
; 5.406  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.442      ;
; 5.407  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.441      ;
; 5.408  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.440      ;
; 5.408  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.440      ;
; 5.450  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[4]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.402      ;
; 5.450  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[5]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.402      ;
; 5.639  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.209      ;
; 5.640  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.208      ;
; 5.641  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.207      ;
; 5.642  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.206      ;
; 5.642  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.206      ;
; 5.684  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[4]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.168      ;
; 5.684  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[5]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.168      ;
; 5.799  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 4.032      ;
; 5.809  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg             ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.090      ; 4.340      ;
; 5.814  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg             ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.090      ; 4.335      ;
; 5.819  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 4.012      ;
; 7.032  ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                    ; led_top:u_led_top|curr_st.S2                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 2.828      ;
; 7.076  ; key_top:u_key_top|key:key_lable[3].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; led_top:u_led_top|curr_st.S2                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 2.784      ;
; 7.078  ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                    ; led_top:u_led_top|curr_st.S1                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 2.782      ;
; 7.105  ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                    ; led_top:u_led_top|curr_st.S4                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 2.755      ;
; 7.122  ; key_top:u_key_top|key:key_lable[3].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; led_top:u_led_top|curr_st.S1                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 2.738      ;
; 7.149  ; key_top:u_key_top|key:key_lable[3].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; led_top:u_led_top|curr_st.S4                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 2.711      ;
; 7.386  ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                    ; led_top:u_led_top|curr_st.S3                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 2.474      ;
; 7.387  ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                    ; led_top:u_led_top|curr_st.S0                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 2.473      ;
; 7.430  ; key_top:u_key_top|key:key_lable[3].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; led_top:u_led_top|curr_st.S3                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 2.430      ;
; 7.431  ; key_top:u_key_top|key:key_lable[3].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; led_top:u_led_top|curr_st.S0                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 2.429      ;
; 33.066 ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error_temp                                                                             ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.350     ; 6.606      ;
; 35.344 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.601      ;
; 35.344 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.601      ;
; 35.344 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.601      ;
; 35.344 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.601      ;
; 35.344 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.601      ;
; 35.344 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.601      ;
; 35.344 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.601      ;
; 35.417 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.527      ;
; 35.417 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.527      ;
; 35.417 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.527      ;
; 35.417 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.527      ;
; 35.417 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.527      ;
; 35.417 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.527      ;
; 35.417 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.527      ;
; 35.426 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.524      ;
; 35.612 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.282      ; 4.729      ;
; 35.613 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.277      ; 4.723      ;
; 35.613 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_we_reg       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.277      ; 4.723      ;
; 35.652 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.298      ;
; 35.652 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.298      ;
; 35.652 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.298      ;
; 35.652 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.298      ;
; 35.652 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.298      ;
; 35.652 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.298      ;
; 35.652 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.298      ;
; 35.725 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.224      ;
; 35.725 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.224      ;
; 35.725 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.224      ;
; 35.725 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.224      ;
; 35.725 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.224      ;
; 35.725 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.224      ;
; 35.725 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.224      ;
; 35.734 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 4.221      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                      ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 4.857  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[1]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.429     ; 4.736      ;
; 4.861  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[2]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.433     ; 4.728      ;
; 4.880  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[3]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.433     ; 4.709      ;
; 4.979  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[0]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.429     ; 4.614      ;
; 4.981  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[7]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.433     ; 4.608      ;
; 5.002  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[6]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.433     ; 4.587      ;
; 5.006  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[5]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.433     ; 4.583      ;
; 5.026  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[4]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.433     ; 4.563      ;
; 8.888  ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                                                                                                                                                                                                                                                                                                                                                                  ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[12]                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.156     ; 0.978      ;
; 8.889  ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                                                                                                                                                                                                                                                                                                                                                                  ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[8]                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.156     ; 0.977      ;
; 9.059  ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                                                                                                                                                                                                                                                                                                                                                                  ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[11]                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.156     ; 0.807      ;
; 9.060  ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                                                                                                                                                                                                                                                                                                                                                                  ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[10]                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.156     ; 0.806      ;
; 9.060  ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                                                                                                                                                                                                                                                                                                                                                                  ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[9]                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.156     ; 0.806      ;
; 13.264 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 6.687      ;
; 13.455 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 6.496      ;
; 13.465 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 6.486      ;
; 13.609 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 6.333      ;
; 13.618 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 6.333      ;
; 13.721 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.229      ;
; 13.723 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[31]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.225      ;
; 13.723 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[18]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.225      ;
; 13.723 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[16]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.225      ;
; 13.723 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[17]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.225      ;
; 13.723 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[19]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.225      ;
; 13.723 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[20]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.225      ;
; 13.723 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[22]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.225      ;
; 13.723 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[21]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.225      ;
; 13.723 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[23]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.225      ;
; 13.723 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[24]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.225      ;
; 13.723 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[30]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.225      ;
; 13.723 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.225      ;
; 13.723 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[26]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.225      ;
; 13.723 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.225      ;
; 13.723 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.225      ;
; 13.723 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[29]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.225      ;
; 13.729 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 6.206      ;
; 13.810 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 6.152      ;
; 13.829 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 6.122      ;
; 13.831 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 6.131      ;
; 13.840 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 6.122      ;
; 13.846 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.063     ; 6.113      ;
; 13.867 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.063     ; 6.092      ;
; 13.876 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.063     ; 6.083      ;
; 13.908 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[31]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.040      ;
; 13.908 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[18]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.040      ;
; 13.908 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[16]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.040      ;
; 13.908 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[17]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.040      ;
; 13.908 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[19]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.040      ;
; 13.908 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[20]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.040      ;
; 13.908 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[22]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.040      ;
; 13.908 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[21]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.040      ;
; 13.908 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[23]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.040      ;
; 13.908 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[24]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.040      ;
; 13.908 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[30]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.040      ;
; 13.908 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.040      ;
; 13.908 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[26]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.040      ;
; 13.908 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.040      ;
; 13.908 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.040      ;
; 13.908 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[29]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 6.040      ;
; 13.916 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 6.019      ;
; 13.920 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 6.015      ;
; 13.921 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 6.036      ;
; 13.923 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 6.028      ;
; 13.925 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 6.010      ;
; 13.926 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 6.009      ;
; 13.930 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 6.005      ;
; 13.944 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.991      ;
; 13.947 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 5.987      ;
; 13.955 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.995      ;
; 13.957 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 5.997      ;
; 13.970 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.992      ;
; 13.975 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[31]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.973      ;
; 13.975 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[18]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.973      ;
; 13.975 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[16]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.973      ;
; 13.975 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[17]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.973      ;
; 13.975 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[19]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.973      ;
; 13.975 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[20]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.973      ;
; 13.975 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[22]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.973      ;
; 13.975 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[21]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.973      ;
; 13.975 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[23]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.973      ;
; 13.975 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[24]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.973      ;
; 13.975 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[30]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.973      ;
; 13.975 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.973      ;
; 13.975 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[26]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.973      ;
; 13.975 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.973      ;
; 13.975 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.973      ;
; 13.975 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[29]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.973      ;
; 13.976 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.986      ;
; 13.984 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.063     ; 5.975      ;
; 13.988 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 5.968      ;
; 13.997 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.965      ;
; 14.005 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.063     ; 5.954      ;
; 14.006 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.956      ;
; 14.006 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.063     ; 5.953      ;
; 14.014 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 5.944      ;
; 14.014 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.063     ; 5.945      ;
; 14.016 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 5.935      ;
; 14.024 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 5.929      ;
; 14.035 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 5.923      ;
; 14.036 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[0]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.914      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.832 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.117      ;
; 17.845 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.104      ;
; 17.845 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.104      ;
; 17.966 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.983      ;
; 17.979 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.970      ;
; 17.979 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.970      ;
; 18.125 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.824      ;
; 18.138 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.811      ;
; 18.138 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.811      ;
; 18.176 ; clock_tree:u_clock_tree|pll_locked~reg0   ; clock_tree:u_clock_tree|pll_locked_d      ; sys_clk      ; sys_clk     ; 20.000       ; 0.231      ; 2.077      ;
; 18.185 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.764      ;
; 18.294 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.655      ;
; 18.307 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.642      ;
; 18.307 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.642      ;
; 18.387 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 20.000       ; -0.392     ; 1.243      ;
; 18.512 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.437      ;
; 18.521 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 20.000       ; -0.392     ; 1.109      ;
; 18.680 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 20.000       ; -0.392     ; 0.950      ;
; 18.826 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 20.000       ; -0.392     ; 0.804      ;
; 18.852 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.097      ;
; 19.204 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 0.745      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 8.816      ;
; 42.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 8.088      ;
; 42.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 7.776      ;
; 42.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 7.420      ;
; 42.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 7.333      ;
; 42.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 7.307      ;
; 42.846 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 7.331      ;
; 42.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 7.227      ;
; 43.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 7.021      ;
; 43.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 6.939      ;
; 43.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 6.897      ;
; 43.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 6.714      ;
; 43.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 6.712      ;
; 43.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 6.610      ;
; 43.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 6.596      ;
; 43.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 6.590      ;
; 43.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 6.469      ;
; 43.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 6.372      ;
; 43.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 6.367      ;
; 43.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 6.384      ;
; 43.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 6.365      ;
; 43.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 6.254      ;
; 44.051 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 6.118      ;
; 44.330 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 5.840      ;
; 44.542 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 5.620      ;
; 44.640 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 5.530      ;
; 44.668 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 5.499      ;
; 44.689 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 5.480      ;
; 44.715 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 5.451      ;
; 44.958 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 5.209      ;
; 45.061 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 5.114      ;
; 45.353 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 4.822      ;
; 45.395 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 4.771      ;
; 45.562 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 4.602      ;
; 45.578 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 4.585      ;
; 45.658 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 4.519      ;
; 45.852 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 4.311      ;
; 46.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 3.186      ;
; 46.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.127      ; 3.167      ;
; 46.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 3.160      ;
; 47.160 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 2.991      ;
; 47.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.922      ;
; 47.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 2.818      ;
; 47.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 2.769      ;
; 47.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 2.622      ;
; 47.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 2.586      ;
; 89.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.996      ;
; 89.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.996      ;
; 89.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.996      ;
; 89.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.996      ;
; 89.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.996      ;
; 89.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.996      ;
; 89.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.996      ;
; 89.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.996      ;
; 89.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.996      ;
; 89.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.996      ;
; 89.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.996      ;
; 89.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.996      ;
; 89.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.996      ;
; 89.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.996      ;
; 89.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.996      ;
; 89.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.996      ;
; 89.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 9.985      ;
; 89.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 9.985      ;
; 89.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 9.985      ;
; 89.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 9.985      ;
; 89.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 9.985      ;
; 89.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 9.985      ;
; 89.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 9.985      ;
; 89.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 9.985      ;
; 89.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 9.985      ;
; 89.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 9.985      ;
; 89.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 9.985      ;
; 89.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 9.985      ;
; 89.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 9.985      ;
; 89.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 9.985      ;
; 89.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 9.985      ;
; 89.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 9.985      ;
; 90.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.328      ;
; 90.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.328      ;
; 90.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.328      ;
; 90.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.328      ;
; 90.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.328      ;
; 90.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.328      ;
; 90.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.328      ;
; 90.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.328      ;
; 90.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.328      ;
; 90.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.328      ;
; 90.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.328      ;
; 90.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.328      ;
; 90.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.328      ;
; 90.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.328      ;
; 90.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.328      ;
; 90.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.328      ;
; 90.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 9.317      ;
; 90.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 9.317      ;
; 90.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 9.317      ;
; 90.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 9.317      ;
; 90.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 9.317      ;
; 90.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 9.317      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                        ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                        ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                               ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                              ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                        ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                     ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.717      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.724      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.724      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.733      ;
; 0.469 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                      ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                      ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                      ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                     ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2] ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                         ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                         ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                     ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                        ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                        ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                         ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                         ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                         ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                         ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                   ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                   ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                   ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.400 ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                                                                                                                                                                           ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                                                                                                                                                                                                                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                                                                                                                                                                           ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                                                                                                                                                                                                                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_top:u_key_top|key:key_lable[2].u_key|key_value                                                                                                                                                                                                                                           ; key_top:u_key_top|key:key_lable[2].u_key|key_value                                                                                                                                                                                                                                                                                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                                                                                                                                                                           ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                                                                                                                                                                                                                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[0]                                                                                                                                                                                                                      ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[0]                                                                                                                                                                                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                                                                                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                                                                                                                                                                                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error                                                                                                                                                                                                                        ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error                                                                                                                                                                                                                                                                                                                                             ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[0]                                                                                                                                                                                                                         ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[0]                                                                                                                                                                                                                                                                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                                                                                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                                                                                                                                                                                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                                                                                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                                                                                                                                                                                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                                                                                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                                                                                                                                                                                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                                                                                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                                                                                                                                                                                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                                                                                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                                                                                                                                                                                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.421      ; 1.054      ;
; 0.403 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.415 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[2]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.069      ;
; 0.416 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[1]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.070      ;
; 0.416 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[0]                                                                                                                                                                                                                                              ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[0]                                                                                                                                                                                                                                                                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.427 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[0]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.081      ;
; 0.427 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[7]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.081      ;
; 0.429 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.083      ;
; 0.432 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[3]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.086      ;
; 0.432 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.092      ;
; 0.432 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.088      ;
; 0.435 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 1.082      ;
; 0.437 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[4]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.085      ;
; 0.440 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[5]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.094      ;
; 0.440 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 1.087      ;
; 0.445 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.099      ;
; 0.447 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.096      ;
; 0.448 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[1]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.096      ;
; 0.449 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[4]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.103      ;
; 0.449 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                                                                                                                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                                                                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.716      ;
; 0.452 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[0]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.100      ;
; 0.453 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.721      ;
; 0.453 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.112      ;
; 0.455 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.109      ;
; 0.456 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                                                                                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[1]                                                                                                                                                                                                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.723      ;
; 0.457 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.421      ; 1.108      ;
; 0.457 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.106      ;
; 0.457 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.723      ;
; 0.457 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.723      ;
; 0.457 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.724      ;
; 0.459 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.113      ;
; 0.460 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.109      ;
; 0.463 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.112      ;
; 0.463 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.415      ; 1.108      ;
; 0.465 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[2]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.113      ;
; 0.465 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.126      ;
; 0.469 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.118      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                     ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                     ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.129      ;
; 0.471 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                     ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                     ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                          ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                     ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[6]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.126      ;
; 0.472 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                          ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.433      ; 1.135      ;
; 0.472 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~porta_address_reg0                                                                                                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.124      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.727 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.995      ;
; 0.750 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.018      ;
; 0.782 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 0.000        ; -0.233     ; 0.744      ;
; 0.894 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 0.000        ; -0.233     ; 0.856      ;
; 1.043 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 0.000        ; -0.233     ; 1.005      ;
; 1.082 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.350      ;
; 1.140 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.408      ;
; 1.159 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 0.000        ; -0.233     ; 1.121      ;
; 1.163 ; clock_tree:u_clock_tree|pll_locked~reg0   ; clock_tree:u_clock_tree|pll_locked_d      ; sys_clk      ; sys_clk     ; 0.000        ; 0.390      ; 1.748      ;
; 1.193 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.461      ;
; 1.265 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.533      ;
; 1.292 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.560      ;
; 1.324 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.592      ;
; 1.409 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.677      ;
; 1.530 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.798      ;
; 1.557 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.825      ;
; 1.557 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.825      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[5]                                                  ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.049      ;
; 0.401 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.069      ;
; 0.416 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                  ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.068      ;
; 0.416 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                  ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.070      ;
; 0.420 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.073      ;
; 0.422 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.075      ;
; 0.423 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.076      ;
; 0.429 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.082      ;
; 0.432 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.085      ;
; 0.437 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.090      ;
; 0.440 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.093      ;
; 0.442 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                  ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.094      ;
; 0.449 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.716      ;
; 0.469 ; led_top:u_led_top|curr_st.S0                                                                                                                        ; led_top:u_led_top|curr_st.S1                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.478 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[7]                                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[5]                                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[0]                                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.490 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.757      ;
; 0.492 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.494 ; led_top:u_led_top|curr_st.S1                                                                                                                        ; led_top:u_led_top|curr_st.S2                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.762      ;
; 0.581 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.621 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.888      ;
; 0.634 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.901      ;
; 0.635 ; led_top:u_led_top|curr_st.S2                                                                                                                        ; led_top:u_led_top|curr_st.S3                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.903      ;
; 0.637 ; led_top:u_led_top|curr_st.S2                                                                                                                        ; led_top:u_led_top|led[1]~reg0                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.905      ;
; 0.640 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                                  ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.287      ;
; 0.642 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.909      ;
; 0.645 ; led_top:u_led_top|curr_st.S3                                                                                                                        ; led_top:u_led_top|led[0]~reg0                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[2]                                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.688 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.692 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.694 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                                                                                                    ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                                                                                                    ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                                                                                                    ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                                                                                                    ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.700 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.701 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.705 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; led_top:u_led_top|curr_st.S1                                                                                                                        ; led_top:u_led_top|led[0]~reg0                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.715 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.718 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.719 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.719 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.720 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.720 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[1]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.722 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                                                                                                    ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.723 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
; 0.723 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.991      ;
; 0.725 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.992      ;
; 0.726 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.727 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.995      ;
; 0.729 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[4]                                                  ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.377      ;
; 0.730 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.997      ;
; 0.731 ; led_top:u_led_top|curr_st.S4                                                                                                                        ; led_top:u_led_top|curr_st.S0                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.999      ;
; 0.733 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.000      ;
; 0.734 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.734 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.735 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.002      ;
; 0.736 ; led_top:u_led_top|curr_st.S3                                                                                                                        ; led_top:u_led_top|curr_st.S4                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.004      ;
; 0.737 ; led_top:u_led_top|curr_st.S3                                                                                                                        ; led_top:u_led_top|led[1]~reg0                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.005      ;
; 0.740 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.007      ;
; 0.745 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[6]                                                                            ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error_temp                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.012      ;
; 0.750 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.017      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                  ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 5.033 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.195     ; 4.794      ;
; 5.033 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.195     ; 4.794      ;
; 5.033 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.195     ; 4.794      ;
; 5.033 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.195     ; 4.794      ;
; 5.033 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[1]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.195     ; 4.794      ;
; 5.033 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.195     ; 4.794      ;
; 5.053 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.195     ; 4.774      ;
; 5.053 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.195     ; 4.774      ;
; 5.053 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.195     ; 4.774      ;
; 5.053 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.195     ; 4.774      ;
; 5.053 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[1]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.195     ; 4.774      ;
; 5.053 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.195     ; 4.774      ;
; 5.254 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.572      ;
; 5.254 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.572      ;
; 5.254 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.572      ;
; 5.254 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.572      ;
; 5.254 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.572      ;
; 5.254 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error_temp    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.572      ;
; 5.270 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.556      ;
; 5.270 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.556      ;
; 5.270 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.556      ;
; 5.270 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.556      ;
; 5.270 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.556      ;
; 5.270 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.556      ;
; 5.270 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.556      ;
; 5.270 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.556      ;
; 5.270 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.556      ;
; 5.270 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.556      ;
; 5.270 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.556      ;
; 5.274 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.552      ;
; 5.274 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.552      ;
; 5.274 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.552      ;
; 5.274 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.552      ;
; 5.274 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.552      ;
; 5.274 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error_temp    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.552      ;
; 5.276 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 4.553      ;
; 5.276 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 4.553      ;
; 5.276 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 4.553      ;
; 5.276 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 4.553      ;
; 5.276 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 4.553      ;
; 5.290 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.536      ;
; 5.290 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.536      ;
; 5.290 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.536      ;
; 5.290 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.536      ;
; 5.290 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.536      ;
; 5.290 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.536      ;
; 5.290 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.536      ;
; 5.290 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.536      ;
; 5.290 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.536      ;
; 5.290 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.536      ;
; 5.290 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 4.536      ;
; 5.296 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 4.533      ;
; 5.296 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 4.533      ;
; 5.296 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 4.533      ;
; 5.296 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 4.533      ;
; 5.296 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 4.533      ;
; 5.641 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 4.190      ;
; 5.641 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 4.190      ;
; 5.641 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 4.190      ;
; 5.641 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 4.190      ;
; 5.641 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 4.190      ;
; 5.641 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 4.190      ;
; 5.641 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 4.190      ;
; 5.661 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 4.170      ;
; 5.661 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 4.170      ;
; 5.661 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 4.170      ;
; 5.661 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 4.170      ;
; 5.661 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 4.170      ;
; 5.661 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 4.170      ;
; 5.661 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 4.170      ;
; 5.865 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.988      ;
; 5.865 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.988      ;
; 5.865 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.988      ;
; 5.865 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.988      ;
; 5.865 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.988      ;
; 5.865 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.988      ;
; 5.865 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.988      ;
; 5.865 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.988      ;
; 6.099 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.754      ;
; 6.099 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.754      ;
; 6.099 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.754      ;
; 6.099 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.754      ;
; 6.099 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.754      ;
; 6.099 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.754      ;
; 6.099 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.754      ;
; 6.099 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.754      ;
; 6.219 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.628      ;
; 6.219 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.628      ;
; 6.219 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.628      ;
; 6.219 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.628      ;
; 6.219 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.628      ;
; 6.219 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.628      ;
; 6.219 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.628      ;
; 6.219 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.628      ;
; 6.453 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.394      ;
; 6.453 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.394      ;
; 6.453 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.394      ;
; 6.453 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.394      ;
; 6.453 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.394      ;
; 6.453 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.394      ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                         ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 14.979 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[2]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.961      ;
; 14.979 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[3]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.961      ;
; 14.979 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[5]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.961      ;
; 14.979 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[4]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.961      ;
; 14.979 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[1]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.961      ;
; 15.003 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.938      ;
; 15.008 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[0]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.933      ;
; 15.044 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.874      ;
; 15.044 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.874      ;
; 15.044 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.874      ;
; 15.044 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.874      ;
; 15.044 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.874      ;
; 15.044 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[7]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.874      ;
; 15.044 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[6]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.874      ;
; 15.044 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[5]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.874      ;
; 15.044 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.874      ;
; 15.044 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.874      ;
; 15.044 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.874      ;
; 15.044 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.874      ;
; 15.044 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.874      ;
; 15.064 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.854      ;
; 15.064 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.854      ;
; 15.064 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.854      ;
; 15.064 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.854      ;
; 15.064 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.854      ;
; 15.064 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[7]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.854      ;
; 15.064 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[6]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.854      ;
; 15.064 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[5]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.854      ;
; 15.064 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.854      ;
; 15.064 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.854      ;
; 15.064 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.854      ;
; 15.064 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.854      ;
; 15.064 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.854      ;
; 15.213 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[2]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.727      ;
; 15.213 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[3]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.727      ;
; 15.213 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[5]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.727      ;
; 15.213 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[4]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.727      ;
; 15.213 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[1]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.727      ;
; 15.231 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 4.695      ;
; 15.231 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 4.695      ;
; 15.237 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.704      ;
; 15.242 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[0]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.699      ;
; 15.270 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error_temp      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.671      ;
; 15.270 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.671      ;
; 15.270 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[7]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.671      ;
; 15.270 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.671      ;
; 15.270 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[6]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.671      ;
; 15.270 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[5]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.671      ;
; 15.270 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[4]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.671      ;
; 15.270 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.671      ;
; 15.270 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[3]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.671      ;
; 15.270 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.671      ;
; 15.270 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[2]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.671      ;
; 15.270 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.671      ;
; 15.270 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[1]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.671      ;
; 15.270 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.671      ;
; 15.283 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[0]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 4.645      ;
; 15.465 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 4.461      ;
; 15.465 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 4.461      ;
; 15.504 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error_temp      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.437      ;
; 15.504 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.437      ;
; 15.504 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[7]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.437      ;
; 15.504 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.437      ;
; 15.504 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[6]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.437      ;
; 15.504 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[5]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.437      ;
; 15.504 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[4]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.437      ;
; 15.504 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.437      ;
; 15.504 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[3]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.437      ;
; 15.504 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.437      ;
; 15.504 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[2]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.437      ;
; 15.504 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.437      ;
; 15.504 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[1]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.437      ;
; 15.504 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.437      ;
; 15.517 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[0]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 4.411      ;
; 15.996 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[5]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.935      ;
; 15.996 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[4]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.935      ;
; 15.996 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[0]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.935      ;
; 15.996 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[1]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.935      ;
; 15.996 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[3]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.935      ;
; 15.996 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[2]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.935      ;
; 16.016 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[5]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.915      ;
; 16.016 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[4]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.915      ;
; 16.016 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[0]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.915      ;
; 16.016 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[1]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.915      ;
; 16.016 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[3]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.915      ;
; 16.016 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[2]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.915      ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 2.320      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.580      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.580      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.580      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.580      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.580      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.580      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.580      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.580      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.580      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.581      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.581      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.581      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.581      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.581      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.581      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.581      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.581      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.581      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.581      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.581      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.581      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.581      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.581      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.581      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.581      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.580      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.580      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.580      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.580      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.580      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.580      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.580      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.576      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.576      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.576      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.576      ;
; 96.364 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.576      ;
; 96.365 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.574      ;
; 96.365 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.574      ;
; 96.365 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.574      ;
; 96.365 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.574      ;
; 96.365 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.574      ;
; 96.365 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.574      ;
; 96.365 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.574      ;
; 96.365 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.574      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.577      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.577      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.577      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.577      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.577      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.577      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.577      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.577      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.577      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.575      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.575      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.575      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.575      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.575      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.575      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.575      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.575      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.575      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.575      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.575      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.574      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.574      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.574      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.574      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.574      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.574      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.574      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.574      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.574      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.574      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.574      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.579      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.579      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.579      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.579      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.579      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.579      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.579      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.579      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.579      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.579      ;
; 96.375 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.579      ;
; 96.376 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.577      ;
; 96.376 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.577      ;
; 96.376 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.577      ;
; 96.376 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.576      ;
; 96.376 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.576      ;
; 96.376 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.576      ;
; 96.376 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.576      ;
; 96.376 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.576      ;
; 96.376 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.576      ;
; 96.376 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.576      ;
; 96.376 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.576      ;
; 96.376 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.576      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.769      ;
; 1.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.769      ;
; 1.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.769      ;
; 1.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.769      ;
; 1.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.769      ;
; 1.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.769      ;
; 1.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.769      ;
; 1.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.769      ;
; 1.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.769      ;
; 1.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.769      ;
; 1.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.787      ;
; 1.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.787      ;
; 1.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.787      ;
; 1.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.815      ;
; 1.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.815      ;
; 1.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.815      ;
; 1.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.815      ;
; 1.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.815      ;
; 1.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.815      ;
; 1.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.815      ;
; 1.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.815      ;
; 1.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.815      ;
; 1.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.815      ;
; 1.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.088      ;
; 1.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.088      ;
; 1.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.088      ;
; 1.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.088      ;
; 1.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.088      ;
; 1.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.088      ;
; 1.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.111      ;
; 1.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.140      ;
; 1.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.211      ;
; 1.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.211      ;
; 1.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.211      ;
; 1.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.211      ;
; 2.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.249      ;
; 2.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.249      ;
; 2.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.352      ;
; 2.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.352      ;
; 2.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.352      ;
; 2.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.352      ;
; 2.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.352      ;
; 2.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.352      ;
; 2.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.352      ;
; 2.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.352      ;
; 2.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.352      ;
; 2.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.352      ;
; 2.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.352      ;
; 2.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.352      ;
; 2.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.352      ;
; 2.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.352      ;
; 2.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.352      ;
; 2.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.352      ;
; 2.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.440      ;
; 2.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.440      ;
; 2.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.446      ;
; 2.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.446      ;
; 2.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.446      ;
; 2.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.446      ;
; 2.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.446      ;
; 2.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.446      ;
; 2.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.446      ;
; 2.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.446      ;
; 2.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.446      ;
; 2.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.446      ;
; 2.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.446      ;
; 2.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.446      ;
; 2.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.446      ;
; 2.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.446      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.278      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.278      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.278      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.278      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.278      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.278      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.278      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.278      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.278      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.278      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.278      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.278      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.278      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.278      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.278      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.278      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.280      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.280      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.280      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.280      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.280      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.280      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.280      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.280      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.280      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.280      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.280      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.280      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.280      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.280      ;
; 3.008 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.280      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                         ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 3.338 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[5]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.588      ;
; 3.338 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[4]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.588      ;
; 3.338 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[0]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.588      ;
; 3.338 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[1]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.588      ;
; 3.338 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[3]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.588      ;
; 3.338 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[2]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.588      ;
; 3.347 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[5]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.597      ;
; 3.347 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[4]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.597      ;
; 3.347 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[0]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.597      ;
; 3.347 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[1]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.597      ;
; 3.347 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[3]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.597      ;
; 3.347 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[2]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.597      ;
; 3.602 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error_temp      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.861      ;
; 3.602 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.861      ;
; 3.602 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[7]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.861      ;
; 3.602 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.861      ;
; 3.602 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[6]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.861      ;
; 3.602 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[5]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.861      ;
; 3.602 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[4]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.861      ;
; 3.602 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.861      ;
; 3.602 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[3]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.861      ;
; 3.602 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.861      ;
; 3.602 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[2]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.861      ;
; 3.602 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.861      ;
; 3.602 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[1]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.861      ;
; 3.602 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.861      ;
; 3.603 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[0]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.849      ;
; 3.663 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 3.906      ;
; 3.663 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 3.906      ;
; 3.777 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[0]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.037      ;
; 3.792 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.051      ;
; 3.808 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error_temp      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.067      ;
; 3.808 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.067      ;
; 3.808 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[7]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.067      ;
; 3.808 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.067      ;
; 3.808 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[6]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.067      ;
; 3.808 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[5]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.067      ;
; 3.808 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[4]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.067      ;
; 3.808 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.067      ;
; 3.808 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[3]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.067      ;
; 3.808 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.067      ;
; 3.808 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[2]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.067      ;
; 3.808 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.067      ;
; 3.808 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[1]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.067      ;
; 3.808 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.067      ;
; 3.809 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[0]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 4.055      ;
; 3.827 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[2]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.086      ;
; 3.827 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[3]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.086      ;
; 3.827 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[5]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.086      ;
; 3.827 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[4]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.086      ;
; 3.827 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[1]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.086      ;
; 3.869 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 4.112      ;
; 3.869 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 4.112      ;
; 3.983 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[0]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.243      ;
; 3.998 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.257      ;
; 4.033 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[2]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.292      ;
; 4.033 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[3]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.292      ;
; 4.033 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[5]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.292      ;
; 4.033 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[4]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.292      ;
; 4.033 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[1]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 4.292      ;
; 4.078 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.314      ;
; 4.078 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.314      ;
; 4.078 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.314      ;
; 4.078 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.314      ;
; 4.078 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.314      ;
; 4.078 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[7]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.314      ;
; 4.078 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[6]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.314      ;
; 4.078 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[5]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.314      ;
; 4.078 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.314      ;
; 4.078 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.314      ;
; 4.078 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.314      ;
; 4.078 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.314      ;
; 4.078 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.314      ;
; 4.087 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.323      ;
; 4.087 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.323      ;
; 4.087 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.323      ;
; 4.087 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.323      ;
; 4.087 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.323      ;
; 4.087 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[7]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.323      ;
; 4.087 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[6]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.323      ;
; 4.087 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[5]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.323      ;
; 4.087 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.323      ;
; 4.087 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.323      ;
; 4.087 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.323      ;
; 4.087 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.323      ;
; 4.087 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 4.323      ;
+-------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                  ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 12.693 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.142      ; 3.030      ;
; 12.693 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.142      ; 3.030      ;
; 12.693 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.142      ; 3.030      ;
; 12.693 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.142      ; 3.030      ;
; 12.693 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.142      ; 3.030      ;
; 12.693 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.142      ; 3.030      ;
; 12.693 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.142      ; 3.030      ;
; 12.693 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.142      ; 3.030      ;
; 12.899 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.142      ; 3.236      ;
; 12.899 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.142      ; 3.236      ;
; 12.899 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.142      ; 3.236      ;
; 12.899 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.142      ; 3.236      ;
; 12.899 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.142      ; 3.236      ;
; 12.899 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.142      ; 3.236      ;
; 12.899 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.142      ; 3.236      ;
; 12.899 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.142      ; 3.236      ;
; 12.992 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.148      ; 3.335      ;
; 12.992 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.148      ; 3.335      ;
; 12.992 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.148      ; 3.335      ;
; 12.992 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.148      ; 3.335      ;
; 12.992 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.148      ; 3.335      ;
; 12.992 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.148      ; 3.335      ;
; 12.992 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.148      ; 3.335      ;
; 12.992 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.148      ; 3.335      ;
; 13.198 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.148      ; 3.541      ;
; 13.198 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.148      ; 3.541      ;
; 13.198 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.148      ; 3.541      ;
; 13.198 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.148      ; 3.541      ;
; 13.198 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.148      ; 3.541      ;
; 13.198 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.148      ; 3.541      ;
; 13.198 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.148      ; 3.541      ;
; 13.198 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.148      ; 3.541      ;
; 13.445 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.127      ; 3.767      ;
; 13.445 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.127      ; 3.767      ;
; 13.445 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.127      ; 3.767      ;
; 13.445 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.127      ; 3.767      ;
; 13.445 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.127      ; 3.767      ;
; 13.445 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.127      ; 3.767      ;
; 13.445 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.127      ; 3.767      ;
; 13.454 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.127      ; 3.776      ;
; 13.454 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.127      ; 3.776      ;
; 13.454 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.127      ; 3.776      ;
; 13.454 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.127      ; 3.776      ;
; 13.454 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.127      ; 3.776      ;
; 13.454 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.127      ; 3.776      ;
; 13.454 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.127      ; 3.776      ;
; 13.755 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.125      ; 4.075      ;
; 13.755 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.125      ; 4.075      ;
; 13.755 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.125      ; 4.075      ;
; 13.755 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.125      ; 4.075      ;
; 13.755 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.125      ; 4.075      ;
; 13.761 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.078      ;
; 13.761 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.078      ;
; 13.761 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.078      ;
; 13.761 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.078      ;
; 13.761 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.078      ;
; 13.761 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.078      ;
; 13.761 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.078      ;
; 13.761 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.078      ;
; 13.761 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.078      ;
; 13.761 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.078      ;
; 13.761 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.078      ;
; 13.764 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.125      ; 4.084      ;
; 13.764 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.125      ; 4.084      ;
; 13.764 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.125      ; 4.084      ;
; 13.764 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.125      ; 4.084      ;
; 13.764 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.125      ; 4.084      ;
; 13.770 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.087      ;
; 13.770 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.087      ;
; 13.770 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.087      ;
; 13.770 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.087      ;
; 13.770 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.087      ;
; 13.770 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.087      ;
; 13.770 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.087      ;
; 13.770 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.087      ;
; 13.770 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.087      ;
; 13.770 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.087      ;
; 13.770 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.087      ;
; 13.776 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.121      ; 4.092      ;
; 13.776 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.121      ; 4.092      ;
; 13.776 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.121      ; 4.092      ;
; 13.776 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.121      ; 4.092      ;
; 13.776 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.121      ; 4.092      ;
; 13.776 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error_temp    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.121      ; 4.092      ;
; 13.785 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.121      ; 4.101      ;
; 13.785 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.121      ; 4.101      ;
; 13.785 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.121      ; 4.101      ;
; 13.785 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.121      ; 4.101      ;
; 13.785 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.121      ; 4.101      ;
; 13.785 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error_temp    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.121      ; 4.101      ;
; 13.925 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.242      ;
; 13.925 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.242      ;
; 13.925 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.242      ;
; 13.925 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.242      ;
; 13.925 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[1]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.242      ;
; 13.925 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.242      ;
; 13.934 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.251      ;
; 13.934 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.251      ;
; 13.934 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.251      ;
; 13.934 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.122      ; 4.251      ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------+
; 9.696  ; 9.880        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked~reg0                                      ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_d                                         ;
; 9.773  ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[0]                                    ;
; 9.773  ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[1]                                    ;
; 9.773  ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[2]                                    ;
; 9.773  ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[3]                                    ;
; 9.825  ; 10.009       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[0]                                    ;
; 9.825  ; 10.009       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[1]                                    ;
; 9.825  ; 10.009       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[2]                                    ;
; 9.825  ; 10.009       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[3]                                    ;
; 9.825  ; 10.009       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_d                                         ;
; 9.826  ; 9.826        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll_locked~reg0|clk                                             ;
; 9.901  ; 10.117       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked~reg0                                      ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.957  ; 9.957        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[0]|clk                                           ;
; 9.957  ; 9.957        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[1]|clk                                           ;
; 9.957  ; 9.957        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[2]|clk                                           ;
; 9.957  ; 9.957        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[3]|clk                                           ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll_locked_d|clk                                                ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                              ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                                ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                                  ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                              ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                                ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                                  ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                              ;
; 10.042 ; 10.042       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[0]|clk                                           ;
; 10.042 ; 10.042       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[1]|clk                                           ;
; 10.042 ; 10.042       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[2]|clk                                           ;
; 10.042 ; 10.042       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[3]|clk                                           ;
; 10.042 ; 10.042       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll_locked_d|clk                                                ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.168 ; 10.168       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll_locked~reg0|clk                                             ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                                      ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[0]                                    ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[1]                                    ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[2]                                    ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[3]                                    ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_d                                         ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked~reg0                                      ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                             ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                             ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                          ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                          ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                   ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                   ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                          ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                          ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                          ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                          ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[16]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[17]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[18]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[19]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[20]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[21]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[22]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[23]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[24]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[26]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]                                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]                                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]                                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]                                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]                                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]                                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]                                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]                                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[0]                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[5]                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[7]                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                                                                                                     ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[1]                                                                                                     ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                                                                                                     ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                                                                                                     ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                                                                                                     ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                                                                                                     ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|curr_st.S0                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|curr_st.S1                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|curr_st.S2                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|curr_st.S3                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|curr_st.S4                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|led[0]~reg0                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|led[1]~reg0                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error_temp                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]                                                                                     ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]                                                                                     ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]                                                                                     ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]                                                                                     ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]                                                                                     ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]                                                                                     ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[1]                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[2]                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[3]                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[4]                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[6]                                                                            ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[0]                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[2]                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[3]                                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[1]                                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[4]                                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[5]                                          ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                                  ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[4]                                                  ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[5]                                                  ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                                                                                               ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                                                                                               ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                                                                                               ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                                                                                               ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                                                                                               ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                                                                                               ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                                                                                               ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                                                                                               ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                  ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                  ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                  ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                                                                                                ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                                                                                                ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                                                                                                ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                                                                                                ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                                                                                                ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                                                                                                ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                                                                                                ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                                                                                                ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_we_reg         ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_address_reg0         ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg               ;
; 19.792 ; 20.022       ; 0.230          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_address_reg0         ;
; 19.792 ; 20.022       ; 0.230          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg               ;
; 19.803 ; 20.033       ; 0.230          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.804 ; 20.034       ; 0.230          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~portb_address_reg0                                                            ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~portb_address_reg0                                                             ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~portb_address_reg0                                                         ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~portb_address_reg0                                                         ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~portb_address_reg0                                                         ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~portb_address_reg0                                                          ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~portb_address_reg0                                                            ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~portb_address_reg0                                                            ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a53~portb_address_reg0                                                            ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~portb_address_reg0                                                            ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~portb_address_reg0                                                         ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a53~portb_address_reg0                                                         ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~portb_address_reg0                                                         ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~portb_address_reg0                                                            ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~portb_address_reg0                                                             ;
; 49.575 ; 49.791       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                       ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                        ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                        ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                        ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                        ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                        ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                        ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                        ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                        ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                        ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                        ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                        ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                        ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                        ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                        ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                        ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                        ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                       ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                       ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                       ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                       ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                       ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                       ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                       ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                       ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                     ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                      ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                      ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                      ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                      ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                      ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                      ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.410  ; 4.085  ; Rise       ; altera_reserved_tck                                                ;
; altera_reserved_tms ; altera_reserved_tck ; 9.409  ; 9.208  ; Rise       ; altera_reserved_tck                                                ;
; key[*]              ; sys_clk             ; -5.741 ; -5.483 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[0]             ; sys_clk             ; -5.741 ; -5.483 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[1]             ; sys_clk             ; -5.846 ; -5.619 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[2]             ; sys_clk             ; -6.540 ; -6.233 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[3]             ; sys_clk             ; -5.808 ; -5.654 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.916  ; 0.698  ; Rise       ; altera_reserved_tck                                                ;
; altera_reserved_tms ; altera_reserved_tck ; -0.956 ; -1.144 ; Rise       ; altera_reserved_tck                                                ;
; key[*]              ; sys_clk             ; 8.651  ; 8.382  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[0]             ; sys_clk             ; 7.985  ; 7.754  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[1]             ; sys_clk             ; 8.275  ; 8.125  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[2]             ; sys_clk             ; 8.651  ; 8.334  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[3]             ; sys_clk             ; 8.552  ; 8.382  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.429 ; 12.779 ; Fall       ; altera_reserved_tck                                                ;
; led[*]              ; sys_clk             ; 7.121  ; 6.792  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]             ; sys_clk             ; 6.403  ; 6.015  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]             ; sys_clk             ; 7.121  ; 6.792  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]             ; sys_clk             ; 5.522  ; 5.115  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]              ; sys_clk             ; 16.086 ; 15.691 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  led[2]             ; sys_clk             ; 16.086 ; 15.691 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.112 ; 10.472 ; Fall       ; altera_reserved_tck                                                ;
; led[*]              ; sys_clk             ; 4.953  ; 4.560  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]             ; sys_clk             ; 5.798  ; 5.424  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]             ; sys_clk             ; 6.538  ; 6.224  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]             ; sys_clk             ; 4.953  ; 4.560  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]              ; sys_clk             ; 15.495 ; 15.114 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  led[2]             ; sys_clk             ; 15.495 ; 15.114 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 12
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.711 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                ; Synchronization Node                                                                                                                                ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[3] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[2] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[1] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[0] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[5] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[4] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[1]         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[3]         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[2]         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[4]         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[5]         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[0]         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 33.711                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 18.225       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 15.486       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 33.744                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 18.346       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 15.398       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 33.804                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 18.464       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 15.340       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 34.117                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 18.497       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 15.620       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 34.122                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 18.418       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 15.704       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 34.206                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 18.593       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 15.613       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 75.234                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 38.380       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 36.854       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 75.488                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 38.946       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 36.542       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 75.629                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 39.154       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 36.475       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 75.662                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 38.945       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 36.717       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 75.803                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 39.153       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 36.650       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 75.939                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 39.153       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 36.786       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                          ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.368  ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 7.801  ; 0.000         ;
; sys_clk                                                            ; 19.030 ; 0.000         ;
; altera_reserved_tck                                                ; 46.094 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                          ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.148 ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.153 ; 0.000         ;
; altera_reserved_tck                                                ; 0.186 ; 0.000         ;
; sys_clk                                                            ; 0.186 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                       ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.575  ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 17.592 ; 0.000         ;
; altera_reserved_tck                                                ; 49.088 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                        ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; altera_reserved_tck                                                ; 0.706  ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.519  ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 11.234 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                            ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; sys_clk                                                            ; 9.436  ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.733  ; 0.000         ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.734 ; 0.000         ;
; altera_reserved_tck                                                ; 49.483 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                                           ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 7.368  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.533      ;
; 7.368  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.533      ;
; 7.368  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.533      ;
; 7.368  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.533      ;
; 7.368  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.533      ;
; 7.368  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.533      ;
; 7.368  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.533      ;
; 7.368  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.533      ;
; 7.379  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.522      ;
; 7.379  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.522      ;
; 7.379  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.522      ;
; 7.379  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.522      ;
; 7.379  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.522      ;
; 7.379  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.522      ;
; 7.379  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.522      ;
; 7.379  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.522      ;
; 7.626  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.291      ;
; 7.626  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.291      ;
; 7.626  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.291      ;
; 7.626  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.291      ;
; 7.626  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.291      ;
; 7.626  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.291      ;
; 7.626  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.291      ;
; 7.693  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.228      ;
; 7.728  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_we_reg       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.088      ; 2.389      ;
; 7.728  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.091      ; 2.392      ;
; 7.728  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.088      ; 2.389      ;
; 7.743  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.174      ;
; 7.743  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.174      ;
; 7.743  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.174      ;
; 7.743  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.174      ;
; 7.743  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.174      ;
; 7.743  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.174      ;
; 7.743  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.174      ;
; 7.810  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.111      ;
; 7.845  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.072      ;
; 7.845  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_we_reg       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.088      ; 2.272      ;
; 7.845  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.091      ; 2.275      ;
; 7.845  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.088      ; 2.272      ;
; 7.846  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.071      ;
; 7.847  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.070      ;
; 7.847  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.070      ;
; 7.848  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.069      ;
; 7.885  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[4]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.035      ;
; 7.885  ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[5]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.035      ;
; 7.909  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg             ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.040      ; 2.160      ;
; 7.920  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg             ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.040      ; 2.149      ;
; 7.959  ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 1.948      ;
; 7.962  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 1.955      ;
; 7.963  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 1.954      ;
; 7.964  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 1.953      ;
; 7.964  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 1.953      ;
; 7.965  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 1.952      ;
; 7.970  ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 1.937      ;
; 8.002  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[4]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.918      ;
; 8.002  ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[5]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.918      ;
; 8.621  ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                    ; led_top:u_led_top|curr_st.S1                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.299      ;
; 8.633  ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                    ; led_top:u_led_top|curr_st.S2                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.287      ;
; 8.654  ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                    ; led_top:u_led_top|curr_st.S4                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.266      ;
; 8.658  ; key_top:u_key_top|key:key_lable[3].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; led_top:u_led_top|curr_st.S1                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.262      ;
; 8.670  ; key_top:u_key_top|key:key_lable[3].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; led_top:u_led_top|curr_st.S2                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.250      ;
; 8.691  ; key_top:u_key_top|key:key_lable[3].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; led_top:u_led_top|curr_st.S4                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.229      ;
; 8.790  ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                    ; led_top:u_led_top|curr_st.S3                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.130      ;
; 8.790  ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                    ; led_top:u_led_top|curr_st.S0                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.130      ;
; 8.827  ; key_top:u_key_top|key:key_lable[3].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; led_top:u_led_top|curr_st.S3                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.093      ;
; 8.827  ; key_top:u_key_top|key:key_lable[3].u_key|negedge_detect:u_negedge_detect|A_d                                                          ; led_top:u_led_top|curr_st.S0                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.093      ;
; 36.973 ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error_temp                                                                             ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.181     ; 2.853      ;
; 37.859 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.107      ;
; 37.859 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.107      ;
; 37.859 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.107      ;
; 37.859 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.107      ;
; 37.859 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.107      ;
; 37.859 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.107      ;
; 37.859 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.107      ;
; 37.909 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 2.056      ;
; 37.909 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 2.056      ;
; 37.909 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 2.056      ;
; 37.909 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 2.056      ;
; 37.909 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 2.056      ;
; 37.909 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 2.056      ;
; 37.909 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 2.056      ;
; 37.940 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.030      ;
; 37.969 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.002      ;
; 37.969 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.002      ;
; 37.969 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.002      ;
; 37.969 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.002      ;
; 37.969 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.002      ;
; 37.969 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.002      ;
; 37.969 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.002      ;
; 37.974 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.137      ; 2.192      ;
; 37.974 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_we_reg       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.137      ; 2.192      ;
; 37.976 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.140      ; 2.193      ;
; 38.019 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.951      ;
; 38.019 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.951      ;
; 38.019 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.951      ;
; 38.019 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.951      ;
; 38.019 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.951      ;
; 38.019 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.951      ;
; 38.019 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.951      ;
; 38.050 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.925      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                      ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 7.801  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[1]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.224     ; 1.982      ;
; 7.811  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[2]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.227     ; 1.969      ;
; 7.824  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[3]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.227     ; 1.956      ;
; 7.867  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[0]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.224     ; 1.916      ;
; 7.877  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[7]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.227     ; 1.903      ;
; 7.881  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[5]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.227     ; 1.899      ;
; 7.890  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[6]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.227     ; 1.890      ;
; 7.896  ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                                                             ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_data_in_reg[4]                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.227     ; 1.884      ;
; 9.470  ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                                                                                                                                                                                                                                                                                                                                                                  ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[8]                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 0.454      ;
; 9.471  ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                                                                                                                                                                                                                                                                                                                                                                  ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[12]                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 0.453      ;
; 9.543  ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                                                                                                                                                                                                                                                                                                                                                                  ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[11]                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 0.381      ;
; 9.544  ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                                                                                                                                                                                                                                                                                                                                                                  ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[9]                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 0.380      ;
; 9.545  ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                                                                                                                                                                                                                                                                                                                                                                  ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|acq_trigger_in_reg[10]                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 0.379      ;
; 16.938 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 3.035      ;
; 17.038 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.935      ;
; 17.047 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 2.917      ;
; 17.072 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.901      ;
; 17.093 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[31]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.877      ;
; 17.093 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[18]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.877      ;
; 17.093 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[16]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.877      ;
; 17.093 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[17]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.877      ;
; 17.093 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[19]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.877      ;
; 17.093 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[20]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.877      ;
; 17.093 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[22]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.877      ;
; 17.093 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[21]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.877      ;
; 17.093 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[23]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.877      ;
; 17.093 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[24]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.877      ;
; 17.093 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[30]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.877      ;
; 17.093 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.877      ;
; 17.093 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[26]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.877      ;
; 17.093 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.877      ;
; 17.093 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.877      ;
; 17.093 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[29]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.877      ;
; 17.107 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 2.857      ;
; 17.110 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.863      ;
; 17.133 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.838      ;
; 17.184 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[31]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.786      ;
; 17.184 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[18]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.786      ;
; 17.184 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[16]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.786      ;
; 17.184 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[17]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.786      ;
; 17.184 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[19]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.786      ;
; 17.184 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[20]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.786      ;
; 17.184 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[22]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.786      ;
; 17.184 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[21]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.786      ;
; 17.184 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[23]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.786      ;
; 17.184 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[24]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.786      ;
; 17.184 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[30]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.786      ;
; 17.184 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.786      ;
; 17.184 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[26]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.786      ;
; 17.184 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.786      ;
; 17.184 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.786      ;
; 17.184 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[29]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.786      ;
; 17.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 2.779      ;
; 17.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 2.788      ;
; 17.195 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 2.787      ;
; 17.198 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 2.766      ;
; 17.201 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 2.763      ;
; 17.201 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 2.781      ;
; 17.208 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 2.756      ;
; 17.209 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 2.755      ;
; 17.210 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[31]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.760      ;
; 17.210 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[18]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.760      ;
; 17.210 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[16]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.760      ;
; 17.210 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[17]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.760      ;
; 17.210 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[19]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.760      ;
; 17.210 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[20]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.760      ;
; 17.210 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[22]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.760      ;
; 17.210 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[21]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.760      ;
; 17.210 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[23]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.760      ;
; 17.210 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[24]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.760      ;
; 17.210 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[30]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.760      ;
; 17.210 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.760      ;
; 17.210 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[26]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.760      ;
; 17.210 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.760      ;
; 17.210 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.760      ;
; 17.210 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[29]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.760      ;
; 17.217 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 2.747      ;
; 17.221 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 2.761      ;
; 17.239 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 2.739      ;
; 17.241 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 2.723      ;
; 17.241 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.738      ;
; 17.242 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.737      ;
; 17.245 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[0]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.726      ;
; 17.245 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[1]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.726      ;
; 17.245 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[2]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.726      ;
; 17.245 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[3]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.726      ;
; 17.245 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[4]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.726      ;
; 17.245 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[5]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.726      ;
; 17.245 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[6]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.726      ;
; 17.245 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[7]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.726      ;
; 17.245 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[8]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.726      ;
; 17.245 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[9]                                                                                                                                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.726      ;
; 17.245 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[10]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.726      ;
; 17.245 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[11]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.726      ;
; 17.245 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[12]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.726      ;
; 17.245 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[13]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.726      ;
; 17.245 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[14]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.726      ;
; 17.245 ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                                                                                                                                            ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[15]                                                                                                                                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.726      ;
; 17.248 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.731      ;
; 17.253 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.718      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.030 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.940      ;
; 19.034 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.936      ;
; 19.034 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.936      ;
; 19.095 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.875      ;
; 19.095 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.875      ;
; 19.106 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.864      ;
; 19.164 ; clock_tree:u_clock_tree|pll_locked~reg0   ; clock_tree:u_clock_tree|pll_locked_d      ; sys_clk      ; sys_clk     ; 20.000       ; 0.130      ; 0.973      ;
; 19.168 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.802      ;
; 19.197 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.773      ;
; 19.197 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.773      ;
; 19.200 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.770      ;
; 19.220 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 20.000       ; -0.215     ; 0.572      ;
; 19.224 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.746      ;
; 19.228 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.742      ;
; 19.228 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.742      ;
; 19.264 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 20.000       ; -0.215     ; 0.528      ;
; 19.294 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.676      ;
; 19.366 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 20.000       ; -0.215     ; 0.426      ;
; 19.414 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 20.000       ; -0.215     ; 0.378      ;
; 19.452 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.518      ;
; 19.620 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.350      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 4.147      ;
; 46.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.757      ;
; 46.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.667      ;
; 46.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.430      ;
; 46.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.395      ;
; 46.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.391      ;
; 46.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 3.362      ;
; 46.898 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 3.360      ;
; 46.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.311      ;
; 46.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.266      ;
; 47.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.245      ;
; 47.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.131      ;
; 47.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.104      ;
; 47.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.088      ;
; 47.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.049      ;
; 47.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.032      ;
; 47.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.031      ;
; 47.286 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.960      ;
; 47.291 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.957      ;
; 47.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.938      ;
; 47.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.929      ;
; 47.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.900      ;
; 47.427 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.823      ;
; 47.548 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.703      ;
; 47.593 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.658      ;
; 47.697 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.553      ;
; 47.703 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 2.551      ;
; 47.713 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 2.542      ;
; 47.740 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.510      ;
; 47.886 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.370      ;
; 47.910 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 2.345      ;
; 48.049 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 2.206      ;
; 48.074 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 2.180      ;
; 48.152 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.101      ;
; 48.154 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.098      ;
; 48.206 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.050      ;
; 48.308 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.944      ;
; 48.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.510      ;
; 48.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 1.493      ;
; 48.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.491      ;
; 48.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.440      ;
; 48.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 1.431      ;
; 48.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.336      ;
; 48.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 1.271      ;
; 48.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 1.259      ;
; 49.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 1.221      ;
; 95.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.734      ;
; 95.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.734      ;
; 95.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.734      ;
; 95.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.734      ;
; 95.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.734      ;
; 95.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.734      ;
; 95.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.734      ;
; 95.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.734      ;
; 95.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.734      ;
; 95.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.734      ;
; 95.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.734      ;
; 95.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.734      ;
; 95.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.734      ;
; 95.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.734      ;
; 95.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.734      ;
; 95.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.734      ;
; 95.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.722      ;
; 95.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.722      ;
; 95.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.722      ;
; 95.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.722      ;
; 95.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.722      ;
; 95.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.722      ;
; 95.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.722      ;
; 95.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.722      ;
; 95.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.722      ;
; 95.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.722      ;
; 95.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.722      ;
; 95.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.722      ;
; 95.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.722      ;
; 95.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.722      ;
; 95.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.722      ;
; 95.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.722      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.349      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.349      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.349      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.349      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.349      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.349      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.349      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.349      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.349      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.349      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.349      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.349      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.349      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.349      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.349      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.349      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.337      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.337      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.337      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.337      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.337      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.337      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.148 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[2]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.473      ;
; 0.149 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~porta_address_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.476      ;
; 0.149 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[1]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.474      ;
; 0.154 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[7]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.479      ;
; 0.156 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.479      ;
; 0.157 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.482      ;
; 0.159 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[3]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_datain_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.485      ;
; 0.161 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[0]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.486      ;
; 0.161 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.486      ;
; 0.162 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_datain_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.493      ;
; 0.162 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_address_reg0  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.485      ;
; 0.163 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[4]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.488      ;
; 0.163 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_address_reg0  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.487      ;
; 0.164 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.490      ;
; 0.164 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[1]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.487      ;
; 0.164 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[4]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.487      ;
; 0.164 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[5]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.489      ;
; 0.165 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_address_reg0  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.486      ;
; 0.166 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.492      ;
; 0.166 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.490      ;
; 0.167 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[0]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.490      ;
; 0.167 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_address_reg0  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.491      ;
; 0.168 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_datain_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.497      ;
; 0.168 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.499      ;
; 0.169 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_address_reg0     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.495      ;
; 0.171 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.497      ;
; 0.171 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.497      ;
; 0.172 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[2]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.495      ;
; 0.172 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.497      ;
; 0.173 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~porta_address_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.500      ;
; 0.173 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[6]                                                                                                                                                                                                                                             ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.498      ;
; 0.173 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.498      ;
; 0.173 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_address_reg0  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.494      ;
; 0.174 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.503      ;
; 0.174 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.507      ;
; 0.174 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.499      ;
; 0.175 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.502      ;
; 0.175 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_address_reg0  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.496      ;
; 0.175 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_address_reg0  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.497      ;
; 0.176 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.502      ;
; 0.177 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.501      ;
; 0.178 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.507      ;
; 0.179 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.512      ;
; 0.179 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.505      ;
; 0.180 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.511      ;
; 0.181 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.507      ;
; 0.181 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_address_reg0     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.516      ;
; 0.181 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.508      ;
; 0.182 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_address_reg0  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.504      ;
; 0.184 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.509      ;
; 0.184 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.511      ;
; 0.185 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~porta_address_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.512      ;
; 0.185 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.516      ;
; 0.185 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.518      ;
; 0.185 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.512      ;
; 0.186 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                                                                                                                                                                           ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                                                                                                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                                                                                                                                                                           ; key_top:u_key_top|key:key_lable[3].u_key|key_value                                                                                                                                                                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; key_top:u_key_top|key:key_lable[2].u_key|key_value                                                                                                                                                                                                                                           ; key_top:u_key_top|key:key_lable[2].u_key|key_value                                                                                                                                                                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                                                                                                                                                                           ; key_top:u_key_top|key:key_lable[1].u_key|key_value                                                                                                                                                                                                                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error                                                                                                                                                                                                                        ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error                                                                                                                                                                                                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[0]                                                                                                                                                                                                                         ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[0]                                                                                                                                                                                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                              ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.512      ;
; 0.187 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_address_reg0  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.510      ;
; 0.187 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_wrapped                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                                                                                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                                                                                                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[0]                                                                                                                                                                                                                      ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[0]                                                                                                                                                                                                                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                                                                                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                                                                                                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                                                                                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                                                                                                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                                                                                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                                                                                                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                                                                                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                                                                                                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                                                                                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                                                                                                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_address_reg0  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.512      ;
; 0.191 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                              ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.524      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[0]                                                                                                                                                                                                                                              ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[0]                                                                                                                                                                                                                                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                          ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                             ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                     ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                     ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                     ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                      ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                          ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                             ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.153 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.477      ;
; 0.154 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.478      ;
; 0.154 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                  ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.480      ;
; 0.154 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[5]                                                  ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.477      ;
; 0.156 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                  ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.482      ;
; 0.158 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.482      ;
; 0.159 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.483      ;
; 0.160 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.161 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.485      ;
; 0.164 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.488      ;
; 0.165 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                                                                                               ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.489      ;
; 0.165 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                  ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.491      ;
; 0.186 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error                                                                                    ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.199 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[7]                                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[5]                                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[0]                                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.205 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; led_top:u_led_top|curr_st.S1                                                                                                                        ; led_top:u_led_top|curr_st.S2                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.208 ; led_top:u_led_top|curr_st.S0                                                                                                                        ; led_top:u_led_top|curr_st.S1                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.219 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.339      ;
; 0.254 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.262 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                                  ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.584      ;
; 0.267 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.272 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[4]                                                  ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.595      ;
; 0.272 ; led_top:u_led_top|curr_st.S2                                                                                                                        ; led_top:u_led_top|curr_st.S3                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.274 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; led_top:u_led_top|curr_st.S2                                                                                                                        ; led_top:u_led_top|led[1]~reg0                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.276 ; led_top:u_led_top|curr_st.S3                                                                                                                        ; led_top:u_led_top|led[0]~reg0                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.397      ;
; 0.276 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[2]                                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.284 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.291 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.411      ;
; 0.291 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.411      ;
; 0.298 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                                                                                                    ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                                                                                                    ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                                                                                                    ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                                                                                                    ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.304 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; led_top:u_led_top|curr_st.S1                                                                                                                        ; led_top:u_led_top|led[0]~reg0                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[1]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]                                                                                  ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]                                                                                  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                                                                                                    ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                                                                                                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.313 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                                                                                                ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                                                                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.313 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                                                                                                     ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; led_top:u_led_top|curr_st.S4                                                                                                                        ; led_top:u_led_top|curr_st.S0                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.317 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]                                                                                     ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]                                                                                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                                                                                               ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                                                                                               ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.320 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.320 ; led_top:u_led_top|curr_st.S3                                                                                                                        ; led_top:u_led_top|curr_st.S4                                                                                                                        ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.441      ;
; 0.321 ; led_top:u_led_top|curr_st.S3                                                                                                                        ; led_top:u_led_top|led[1]~reg0                                                                                                                       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.323 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.444      ;
; 0.329 ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.449      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                              ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                           ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                        ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                        ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                               ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                     ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                        ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                   ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                   ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                   ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                      ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                      ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                     ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                     ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                     ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                         ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                         ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                         ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                   ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                   ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                     ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                  ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                      ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]               ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                      ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                     ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2] ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                        ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                    ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.320 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.441      ;
; 0.325 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.446      ;
; 0.366 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 0.000        ; -0.132     ; 0.318      ;
; 0.426 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 0.000        ; -0.132     ; 0.378      ;
; 0.462 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.583      ;
; 0.484 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.605      ;
; 0.495 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 0.000        ; -0.132     ; 0.447      ;
; 0.523 ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.644      ;
; 0.530 ; clock_tree:u_clock_tree|pll_locked~reg0   ; clock_tree:u_clock_tree|pll_locked_d      ; sys_clk      ; sys_clk     ; 0.000        ; 0.213      ; 0.827      ;
; 0.537 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked~reg0   ; sys_clk      ; sys_clk     ; 0.000        ; -0.132     ; 0.489      ;
; 0.602 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.723      ;
; 0.609 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.730      ;
; 0.613 ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.734      ;
; 0.645 ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.766      ;
; 0.690 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.811      ;
; 0.694 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.815      ;
; 0.694 ; clock_tree:u_clock_tree|pll_locked_cnt[3] ; clock_tree:u_clock_tree|pll_locked_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.815      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                  ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 7.575 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.326      ;
; 7.575 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.326      ;
; 7.575 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.326      ;
; 7.575 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.326      ;
; 7.575 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[1]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.326      ;
; 7.575 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.326      ;
; 7.586 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.315      ;
; 7.586 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.315      ;
; 7.586 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.315      ;
; 7.586 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.315      ;
; 7.586 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[1]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.315      ;
; 7.586 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.315      ;
; 7.657 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.244      ;
; 7.657 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.244      ;
; 7.657 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.244      ;
; 7.657 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.244      ;
; 7.657 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.244      ;
; 7.657 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error_temp    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.244      ;
; 7.666 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.235      ;
; 7.666 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.235      ;
; 7.666 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.235      ;
; 7.666 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.235      ;
; 7.666 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.235      ;
; 7.666 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.235      ;
; 7.666 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.235      ;
; 7.666 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.235      ;
; 7.666 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.235      ;
; 7.666 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.235      ;
; 7.666 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.235      ;
; 7.668 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.233      ;
; 7.668 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.233      ;
; 7.668 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.233      ;
; 7.668 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.233      ;
; 7.668 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.233      ;
; 7.668 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error_temp    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.233      ;
; 7.677 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 2.228      ;
; 7.677 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 2.228      ;
; 7.677 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 2.228      ;
; 7.677 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 2.228      ;
; 7.677 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 2.228      ;
; 7.677 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.224      ;
; 7.677 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.224      ;
; 7.677 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.224      ;
; 7.677 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.224      ;
; 7.677 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.224      ;
; 7.677 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.224      ;
; 7.677 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.224      ;
; 7.677 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.224      ;
; 7.677 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.224      ;
; 7.677 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.224      ;
; 7.677 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.224      ;
; 7.688 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 2.217      ;
; 7.688 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 2.217      ;
; 7.688 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 2.217      ;
; 7.688 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 2.217      ;
; 7.688 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 2.217      ;
; 7.863 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 2.044      ;
; 7.863 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 2.044      ;
; 7.863 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 2.044      ;
; 7.863 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 2.044      ;
; 7.863 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 2.044      ;
; 7.863 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 2.044      ;
; 7.863 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 2.044      ;
; 7.874 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 2.033      ;
; 7.874 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 2.033      ;
; 7.874 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 2.033      ;
; 7.874 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 2.033      ;
; 7.874 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 2.033      ;
; 7.874 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 2.033      ;
; 7.874 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 2.033      ;
; 8.019 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.902      ;
; 8.019 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.902      ;
; 8.019 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.902      ;
; 8.019 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.902      ;
; 8.019 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.902      ;
; 8.019 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.902      ;
; 8.019 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.902      ;
; 8.019 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.902      ;
; 8.136 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.785      ;
; 8.136 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.785      ;
; 8.136 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.785      ;
; 8.136 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.785      ;
; 8.136 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.785      ;
; 8.136 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.785      ;
; 8.136 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.785      ;
; 8.136 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.785      ;
; 8.201 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.715      ;
; 8.201 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.715      ;
; 8.201 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.715      ;
; 8.201 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.715      ;
; 8.201 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.715      ;
; 8.201 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.715      ;
; 8.201 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.715      ;
; 8.201 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.715      ;
; 8.318 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.598      ;
; 8.318 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.598      ;
; 8.318 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.598      ;
; 8.318 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.598      ;
; 8.318 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.598      ;
; 8.318 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.598      ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                         ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 17.592 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.362      ;
; 17.592 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.362      ;
; 17.592 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.362      ;
; 17.592 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.362      ;
; 17.592 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.362      ;
; 17.592 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[7]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.362      ;
; 17.592 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[6]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.362      ;
; 17.592 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[5]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.362      ;
; 17.592 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.362      ;
; 17.592 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.362      ;
; 17.592 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.362      ;
; 17.592 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.362      ;
; 17.592 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.362      ;
; 17.603 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.351      ;
; 17.603 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.351      ;
; 17.603 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.351      ;
; 17.603 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.351      ;
; 17.603 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.351      ;
; 17.603 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[7]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.351      ;
; 17.603 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[6]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.351      ;
; 17.603 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[5]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.351      ;
; 17.603 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.351      ;
; 17.603 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.351      ;
; 17.603 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.351      ;
; 17.603 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.351      ;
; 17.603 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.351      ;
; 17.631 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[2]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.338      ;
; 17.631 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[3]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.338      ;
; 17.631 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[5]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.338      ;
; 17.631 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[4]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.338      ;
; 17.631 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[1]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.338      ;
; 17.651 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.319      ;
; 17.662 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[0]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.309      ;
; 17.733 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.228      ;
; 17.733 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.228      ;
; 17.748 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[2]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.221      ;
; 17.748 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[3]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.221      ;
; 17.748 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[5]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.221      ;
; 17.748 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[4]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.221      ;
; 17.748 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[1]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.221      ;
; 17.752 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[0]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 2.210      ;
; 17.757 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error_temp      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.213      ;
; 17.757 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.213      ;
; 17.757 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[7]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.213      ;
; 17.757 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.213      ;
; 17.757 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[6]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.213      ;
; 17.757 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[5]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.213      ;
; 17.757 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[4]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.213      ;
; 17.757 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.213      ;
; 17.757 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[3]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.213      ;
; 17.757 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.213      ;
; 17.757 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[2]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.213      ;
; 17.757 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.213      ;
; 17.757 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[1]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.213      ;
; 17.757 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.213      ;
; 17.768 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.202      ;
; 17.779 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[0]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.192      ;
; 17.850 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.111      ;
; 17.850 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.111      ;
; 17.869 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[0]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 2.093      ;
; 17.874 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error_temp      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.096      ;
; 17.874 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.096      ;
; 17.874 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[7]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.096      ;
; 17.874 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.096      ;
; 17.874 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[6]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.096      ;
; 17.874 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[5]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.096      ;
; 17.874 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[4]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.096      ;
; 17.874 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.096      ;
; 17.874 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[3]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.096      ;
; 17.874 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.096      ;
; 17.874 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[2]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.096      ;
; 17.874 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.096      ;
; 17.874 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[1]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.096      ;
; 17.874 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.096      ;
; 18.021 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[5]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 1.941      ;
; 18.021 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[4]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 1.941      ;
; 18.021 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[0]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 1.941      ;
; 18.021 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[1]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 1.941      ;
; 18.021 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[3]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 1.941      ;
; 18.021 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[2]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 1.941      ;
; 18.032 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[5]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 1.930      ;
; 18.032 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[4]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 1.930      ;
; 18.032 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[0]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 1.930      ;
; 18.032 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[1]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 1.930      ;
; 18.032 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[3]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 1.930      ;
; 18.032 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[2]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 1.930      ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.160      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.812      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.812      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.812      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.812      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.812      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.812      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.812      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.812      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.812      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.814      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.814      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.814      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.814      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.814      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.814      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.814      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.814      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.814      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.814      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.814      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.814      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.814      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.814      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.814      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.814      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.812      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.812      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.812      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.812      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.812      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.812      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.812      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.806      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.806      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.806      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.806      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.806      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.806      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.806      ;
; 98.157 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.806      ;
; 98.158 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.808      ;
; 98.158 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.808      ;
; 98.158 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.808      ;
; 98.158 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.808      ;
; 98.158 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.808      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.811      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.811      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.811      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.811      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.811      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.811      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.811      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.811      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.811      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.811      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.811      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.811      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.811      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.811      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.811      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.811      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
; 98.162 ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.812      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.825      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.825      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.825      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.825      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.825      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.825      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.825      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.825      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.825      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.825      ;
; 0.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.836      ;
; 0.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.836      ;
; 0.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.836      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.971      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.971      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.971      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.971      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.971      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.971      ;
; 0.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.009      ;
; 0.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.017      ;
; 0.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.039      ;
; 0.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.039      ;
; 0.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.039      ;
; 0.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.039      ;
; 0.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.082      ;
; 0.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.082      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.109      ;
; 1.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.138      ;
; 1.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.138      ;
; 1.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.138      ;
; 1.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.138      ;
; 1.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.138      ;
; 1.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.138      ;
; 1.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.138      ;
; 1.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.138      ;
; 1.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.138      ;
; 1.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.138      ;
; 1.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.138      ;
; 1.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.138      ;
; 1.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.138      ;
; 1.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.138      ;
; 1.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.155      ;
; 1.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.155      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.614      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.614      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.614      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.614      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.614      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.614      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.614      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.614      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.610      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.610      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.610      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.610      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.610      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.613      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.613      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.613      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.613      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.613      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.613      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.613      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.613      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.613      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.615      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.615      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.615      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.615      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.616      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.616      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.616      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.616      ;
; 1.492 ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.616      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                         ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.519 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[5]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.632      ;
; 1.519 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[4]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.632      ;
; 1.519 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[0]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.632      ;
; 1.519 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[1]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.632      ;
; 1.519 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[3]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.632      ;
; 1.519 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[2]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.632      ;
; 1.530 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[5]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.643      ;
; 1.530 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[4]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.643      ;
; 1.530 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[0]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.643      ;
; 1.530 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[1]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.643      ;
; 1.530 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[3]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.643      ;
; 1.530 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_cnt[2]                                 ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.643      ;
; 1.695 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error_temp      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.815      ;
; 1.695 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.815      ;
; 1.695 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[7]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.815      ;
; 1.695 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.815      ;
; 1.695 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[6]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.815      ;
; 1.695 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[5]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.815      ;
; 1.695 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[4]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.815      ;
; 1.695 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.815      ;
; 1.695 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[3]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.815      ;
; 1.695 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.815      ;
; 1.695 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[2]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.815      ;
; 1.695 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.815      ;
; 1.695 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[1]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.815      ;
; 1.695 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.815      ;
; 1.702 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[0]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.815      ;
; 1.723 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.834      ;
; 1.723 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.834      ;
; 1.786 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error_temp      ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.906      ;
; 1.786 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.906      ;
; 1.786 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[7]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.906      ;
; 1.786 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.906      ;
; 1.786 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[6]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.906      ;
; 1.786 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[5]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.906      ;
; 1.786 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[4]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.906      ;
; 1.786 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.906      ;
; 1.786 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[3]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.906      ;
; 1.786 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.906      ;
; 1.786 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[2]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.906      ;
; 1.786 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.906      ;
; 1.786 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[1]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.906      ;
; 1.786 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.906      ;
; 1.790 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.911      ;
; 1.792 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[0]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.913      ;
; 1.793 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[0]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.906      ;
; 1.803 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[2]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.923      ;
; 1.803 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[3]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.923      ;
; 1.803 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[5]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.923      ;
; 1.803 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[4]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.923      ;
; 1.803 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[1]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.923      ;
; 1.814 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.925      ;
; 1.814 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.925      ;
; 1.881 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_error           ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 2.002      ;
; 1.883 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_data_temp[0]         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 2.004      ;
; 1.884 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.988      ;
; 1.884 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.988      ;
; 1.884 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.988      ;
; 1.884 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.988      ;
; 1.884 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.988      ;
; 1.884 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[7]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.988      ;
; 1.884 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[6]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.988      ;
; 1.884 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[5]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.988      ;
; 1.884 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.988      ;
; 1.884 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.988      ;
; 1.884 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.988      ;
; 1.884 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.988      ;
; 1.884 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.988      ;
; 1.894 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[2]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.014      ;
; 1.894 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[3]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.014      ;
; 1.894 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[5]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.014      ;
; 1.894 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[4]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.014      ;
; 1.894 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|fifo_rd_cnt[1]            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.014      ;
; 1.895 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.999      ;
; 1.895 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.999      ;
; 1.895 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.999      ;
; 1.895 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.999      ;
; 1.895 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_addr[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.999      ;
; 1.895 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[7]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.999      ;
; 1.895 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[6]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.999      ;
; 1.895 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[5]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.999      ;
; 1.895 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[4]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.999      ;
; 1.895 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[3]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.999      ;
; 1.895 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[2]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.999      ;
; 1.895 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[1]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.999      ;
; 1.895 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_wr:u_ram_wr|ram_wr_data[0]                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.999      ;
+-------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                  ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 11.234 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.079      ; 1.397      ;
; 11.234 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.079      ; 1.397      ;
; 11.234 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.079      ; 1.397      ;
; 11.234 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.079      ; 1.397      ;
; 11.234 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.079      ; 1.397      ;
; 11.234 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.079      ; 1.397      ;
; 11.234 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.079      ; 1.397      ;
; 11.234 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.079      ; 1.397      ;
; 11.325 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.079      ; 1.488      ;
; 11.325 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.079      ; 1.488      ;
; 11.325 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.079      ; 1.488      ;
; 11.325 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.079      ; 1.488      ;
; 11.325 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.079      ; 1.488      ;
; 11.325 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.079      ; 1.488      ;
; 11.325 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.079      ; 1.488      ;
; 11.325 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                     ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.079      ; 1.488      ;
; 11.391 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.083      ; 1.558      ;
; 11.391 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.083      ; 1.558      ;
; 11.391 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.083      ; 1.558      ;
; 11.391 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.083      ; 1.558      ;
; 11.391 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.083      ; 1.558      ;
; 11.391 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.083      ; 1.558      ;
; 11.391 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.083      ; 1.558      ;
; 11.391 ; key_top:u_key_top|key:key_lable[1].u_key|key_value                           ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.083      ; 1.558      ;
; 11.482 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.083      ; 1.649      ;
; 11.482 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.083      ; 1.649      ;
; 11.482 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.083      ; 1.649      ;
; 11.482 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.083      ; 1.649      ;
; 11.482 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.083      ; 1.649      ;
; 11.482 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.083      ; 1.649      ;
; 11.482 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.083      ; 1.649      ;
; 11.482 ; key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect|A_d ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.083      ; 1.649      ;
; 11.564 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.069      ; 1.717      ;
; 11.564 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.069      ; 1.717      ;
; 11.564 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.069      ; 1.717      ;
; 11.564 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.069      ; 1.717      ;
; 11.564 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.069      ; 1.717      ;
; 11.564 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.069      ; 1.717      ;
; 11.564 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.069      ; 1.717      ;
; 11.575 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.069      ; 1.728      ;
; 11.575 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.069      ; 1.728      ;
; 11.575 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.069      ; 1.728      ;
; 11.575 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.069      ; 1.728      ;
; 11.575 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.069      ; 1.728      ;
; 11.575 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.069      ; 1.728      ;
; 11.575 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.069      ; 1.728      ;
; 11.718 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.067      ; 1.869      ;
; 11.718 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.067      ; 1.869      ;
; 11.718 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.067      ; 1.869      ;
; 11.718 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.067      ; 1.869      ;
; 11.718 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.067      ; 1.869      ;
; 11.727 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.874      ;
; 11.727 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.874      ;
; 11.727 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.874      ;
; 11.727 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.874      ;
; 11.727 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.874      ;
; 11.727 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.874      ;
; 11.727 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.874      ;
; 11.727 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.874      ;
; 11.727 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.874      ;
; 11.727 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.874      ;
; 11.727 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.874      ;
; 11.729 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.067      ; 1.880      ;
; 11.729 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.067      ; 1.880      ;
; 11.729 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.067      ; 1.880      ;
; 11.729 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.067      ; 1.880      ;
; 11.729 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[4]                         ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.067      ; 1.880      ;
; 11.732 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.879      ;
; 11.732 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.879      ;
; 11.732 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.879      ;
; 11.732 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.879      ;
; 11.732 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.879      ;
; 11.732 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error_temp    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.879      ;
; 11.738 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.885      ;
; 11.738 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.885      ;
; 11.738 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.885      ;
; 11.738 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.885      ;
; 11.738 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.885      ;
; 11.738 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.885      ;
; 11.738 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.885      ;
; 11.738 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.885      ;
; 11.738 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[7] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.885      ;
; 11.738 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[5] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.885      ;
; 11.738 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.885      ;
; 11.743 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[6] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.890      ;
; 11.743 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[4] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.890      ;
; 11.743 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.890      ;
; 11.743 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[3] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.890      ;
; 11.743 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[2] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.890      ;
; 11.743 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error_temp    ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.890      ;
; 11.811 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.958      ;
; 11.811 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.958      ;
; 11.811 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.958      ;
; 11.811 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.958      ;
; 11.811 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[1]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.958      ;
; 11.811 ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.958      ;
; 11.822 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.969      ;
; 11.822 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.969      ;
; 11.822 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.969      ;
; 11.822 ; key_top:u_key_top|key:key_lable[0].u_key|key_value                           ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                          ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 0.063      ; 1.969      ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------+
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[0]                                    ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[1]                                    ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[2]                                    ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[3]                                    ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_d                                         ;
; 9.483  ; 9.667        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked~reg0                                      ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[0]|clk                                           ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[1]|clk                                           ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[2]|clk                                           ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[3]|clk                                           ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll_locked_d|clk                                                ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                              ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                                ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                                  ;
; 9.661  ; 9.661        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clock_tree|pll_locked~reg0|clk                                             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                              ;
; 10.117 ; 10.333       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked~reg0                                      ;
; 10.162 ; 10.378       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[0]                                    ;
; 10.162 ; 10.378       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[1]                                    ;
; 10.162 ; 10.378       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[2]                                    ;
; 10.162 ; 10.378       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[3]                                    ;
; 10.162 ; 10.378       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_d                                         ;
; 10.337 ; 10.337       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll_locked~reg0|clk                                             ;
; 10.361 ; 10.361       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                                ;
; 10.361 ; 10.361       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                                  ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                              ;
; 10.384 ; 10.384       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[0]|clk                                           ;
; 10.384 ; 10.384       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[1]|clk                                           ;
; 10.384 ; 10.384       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[2]|clk                                           ;
; 10.384 ; 10.384       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll_locked_cnt[3]|clk                                           ;
; 10.384 ; 10.384       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll_locked_d|clk                                                ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[0]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[1]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[2]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_cnt[3]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked_d                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; clock_tree:u_clock_tree|pll_locked~reg0                                      ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0 ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_we_reg       ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~porta_address_reg0 ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~porta_we_reg       ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_address_reg0     ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_we_reg           ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~porta_address_reg0    ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~porta_we_reg          ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~porta_we_reg       ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~porta_we_reg       ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a53~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a53~porta_we_reg       ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~porta_address_reg0    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~porta_we_reg          ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~porta_address_reg0    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~porta_we_reg          ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_address_reg0    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_we_reg          ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~porta_address_reg0    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~porta_we_reg          ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|q_b[0]                                                                                                                                                                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|q_b[1]                                                                                                                                                                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|q_b[2]                                                                                                                                                                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|q_b[3]                                                                                                                                                                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|q_b[4]                                                                                                                                                                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|q_b[5]                                                                                                                                                                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|q_b[6]                                                                                                                                                                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|q_b[7]                                                                                                                                                                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                                               ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~porta_address_reg0 ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~porta_we_reg       ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_datain_reg0  ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~porta_datain_reg0  ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_datain_reg0      ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~porta_datain_reg0     ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a53~porta_address_reg0    ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a53~porta_we_reg          ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                     ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                           ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a53~porta_datain_reg0  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~porta_datain_reg0     ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~porta_datain_reg0     ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~porta_datain_reg0     ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~porta_datain_reg0     ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_address_reg0     ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_we_reg           ;
; 9.737 ; 9.967        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~porta_datain_reg0  ;
; 9.737 ; 9.967        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a53~porta_datain_reg0     ;
; 9.737 ; 9.967        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ;
; 9.738 ; 9.968        ; 0.230          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~porta_datain_reg0      ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[0]                                                                                                                                                                                                                                           ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[10]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[11]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[12]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[13]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[14]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[15]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[16]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[17]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[18]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[19]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[1]                                                                                                                                                                                                                                           ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[20]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[21]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[22]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[23]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[24]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[25]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[26]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[27]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[28]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[29]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[2]                                                                                                                                                                                                                                           ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[30]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[31]                                                                                                                                                                                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[3]                                                                                                                                                                                                                                           ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[4]                                                                                                                                                                                                                                           ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[5]                                                                                                                                                                                                                                           ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[6]                                                                                                                                                                                                                                           ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[7]                                                                                                                                                                                                                                           ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[8]                                                                                                                                                                                                                                           ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|delay_cnt[9]                                                                                                                                                                                                                                           ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|key_reg                                                                                                                                                                                                                                                ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|key_value                                                                                                                                                                                                                                              ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect|A_d                                                                                                                                                                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                        ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                        ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                        ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                        ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                        ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_we_reg         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_address_reg0         ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[0]                                                                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[1]                                                                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[2]                                                                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[3]                                                                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[4]                                                                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[5]                                                                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[6]                                                                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_data[7]                                                                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[0]                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[1]                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[2]                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[3]                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[4]                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[5]                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[0]                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[1]                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[2]                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[3]                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[4]                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|wrptr_g[5]                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[0]                                                                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[1]                                                                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[2]                                                                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[3]                                                                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[4]                                                                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[5]                                                                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[6]                                                                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_top:u_fifo_top|fifo_wr:u_fifo_wr|fifo_wr_cnt[7]                                                                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|curr_st.S0                                                                                                                        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|curr_st.S1                                                                                                                        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|curr_st.S2                                                                                                                        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|curr_st.S3                                                                                                                        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|curr_st.S4                                                                                                                        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|led[0]~reg0                                                                                                                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_top:u_led_top|led[1]~reg0                                                                                                                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[0]                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[1]                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[2]                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[3]                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[4]                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[5]                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[6]                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_temp[7]                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[0]                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[5]                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[7]                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[0]                                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[1]                                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[2]                                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[3]                                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[4]                                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_cnt[5]                                                                                                     ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_address_reg0         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated|ram_block1a0~portb_re_reg               ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_data_error_temp                                                                               ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[0]                                                                                     ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[1]                                                                                     ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[2]                                                                                     ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[3]                                                                                     ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[4]                                                                                     ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|ram_rd_cnt[5]                                                                                     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[1]                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[2]                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[3]                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[4]                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff|Y[6]                                                                            ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[0]                                                                                                    ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[1]                                                                                                    ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[2]                                                                                                    ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_top:u_ram_top|ram_rd:u_ram_rd|ram_rd_addr[3]                                                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~portb_address_reg0                                                      ;
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~portb_address_reg0                                                         ;
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~portb_address_reg0                                                         ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~portb_address_reg0                                                       ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a26~portb_address_reg0                                                      ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~portb_address_reg0                                                      ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a44~portb_address_reg0                                                      ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a53~portb_address_reg0                                                      ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~portb_address_reg0                                                      ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~portb_address_reg0                                                       ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a17~portb_address_reg0                                                         ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a53~portb_address_reg0                                                         ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a62~portb_address_reg0                                                         ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a35~portb_address_reg0                                                         ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8~portb_address_reg0                                                          ;
; 49.498 ; 49.714       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                             ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                             ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                             ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                             ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                             ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                             ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                             ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                             ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                             ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                             ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                         ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                         ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                         ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                         ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                         ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.593  ; 1.710  ; Rise       ; altera_reserved_tck                                                ;
; altera_reserved_tms ; altera_reserved_tck ; 3.758  ; 4.206  ; Rise       ; altera_reserved_tck                                                ;
; key[*]              ; sys_clk             ; -7.705 ; -7.454 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[0]             ; sys_clk             ; -7.724 ; -7.454 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[1]             ; sys_clk             ; -7.705 ; -7.495 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[2]             ; sys_clk             ; -8.183 ; -7.863 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[3]             ; sys_clk             ; -7.769 ; -7.477 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.749  ; 0.457  ; Rise       ; altera_reserved_tck                                                ;
; altera_reserved_tms ; altera_reserved_tck ; -0.031 ; -0.321 ; Rise       ; altera_reserved_tck                                                ;
; key[*]              ; sys_clk             ; 9.145  ; 8.821  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[0]             ; sys_clk             ; 8.760  ; 8.480  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[1]             ; sys_clk             ; 8.868  ; 8.615  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[2]             ; sys_clk             ; 9.145  ; 8.821  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[3]             ; sys_clk             ; 9.049  ; 8.751  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.445  ; 6.929  ; Fall       ; altera_reserved_tck                                                ;
; led[*]              ; sys_clk             ; 3.680  ; 3.868  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]             ; sys_clk             ; 3.015  ; 3.200  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]             ; sys_clk             ; 3.680  ; 3.868  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]             ; sys_clk             ; 2.611  ; 2.634  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]              ; sys_clk             ; 12.900 ; 12.968 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  led[2]             ; sys_clk             ; 12.900 ; 12.968 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.262  ; 5.746  ; Fall       ; altera_reserved_tck                                                ;
; led[*]              ; sys_clk             ; 2.327  ; 2.350  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]             ; sys_clk             ; 2.714  ; 2.892  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]             ; sys_clk             ; 3.390  ; 3.574  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]             ; sys_clk             ; 2.327  ; 2.350  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]              ; sys_clk             ; 12.605 ; 12.670 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  led[2]             ; sys_clk             ; 12.605 ; 12.670 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 12
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.073 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                ; Synchronization Node                                                                                                                                ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[3] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[2] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[1] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[0] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[5] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[4] ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[1]         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[3]         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[2]         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[4]         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[5]         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[0]         ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 37.073                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 19.198       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 17.875       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 37.087                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 19.237       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 17.850       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 37.139                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 19.296       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 17.843       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 37.244                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 19.300       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 17.944       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 37.267                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 19.272       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 17.995       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 37.307                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 19.339       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 17.968       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 77.821                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 39.261       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 38.560       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 77.921                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 39.532       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 38.389       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 77.973                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 39.597       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 38.376       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 78.015                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 39.530       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 38.485       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 78.066                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 39.595       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 38.471       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 78.141                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                  ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 39.595       ;
;  fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 38.546       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                             ;
+---------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                               ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                    ; 4.053  ; 0.148 ; 4.739    ; 0.706   ; 9.436               ;
;  altera_reserved_tck                                                ; 40.859 ; 0.186 ; 47.585   ; 0.706   ; 49.483              ;
;  sys_clk                                                            ; 17.725 ; 0.186 ; N/A      ; N/A     ; 9.436               ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.053  ; 0.153 ; 4.739    ; 11.234  ; 19.717              ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.406  ; 0.148 ; 14.709   ; 1.519   ; 9.717               ;
; Design-wide TNS                                                     ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                                ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sys_clk                                                            ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.572  ; 4.085  ; Rise       ; altera_reserved_tck                                                ;
; altera_reserved_tms ; altera_reserved_tck ; 9.628  ; 9.570  ; Rise       ; altera_reserved_tck                                                ;
; key[*]              ; sys_clk             ; -5.280 ; -5.120 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[0]             ; sys_clk             ; -5.280 ; -5.120 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[1]             ; sys_clk             ; -5.404 ; -5.224 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[2]             ; sys_clk             ; -6.160 ; -5.940 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[3]             ; sys_clk             ; -5.391 ; -5.289 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.113  ; 0.963  ; Rise       ; altera_reserved_tck                                                ;
; altera_reserved_tms ; altera_reserved_tck ; -0.031 ; -0.321 ; Rise       ; altera_reserved_tck                                                ;
; key[*]              ; sys_clk             ; 9.145  ; 8.821  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[0]             ; sys_clk             ; 8.760  ; 8.480  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[1]             ; sys_clk             ; 8.868  ; 8.615  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[2]             ; sys_clk             ; 9.145  ; 8.821  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  key[3]             ; sys_clk             ; 9.049  ; 8.751  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.286 ; 13.873 ; Fall       ; altera_reserved_tck                                                ;
; led[*]              ; sys_clk             ; 7.672  ; 7.535  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]             ; sys_clk             ; 6.806  ; 6.576  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]             ; sys_clk             ; 7.672  ; 7.535  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]             ; sys_clk             ; 5.895  ; 5.576  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]              ; sys_clk             ; 16.507 ; 16.204 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  led[2]             ; sys_clk             ; 16.507 ; 16.204 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.262  ; 5.746  ; Fall       ; altera_reserved_tck                                                ;
; led[*]              ; sys_clk             ; 2.327  ; 2.350  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[0]             ; sys_clk             ; 2.714  ; 2.892  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[1]             ; sys_clk             ; 3.390  ; 3.574  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]             ; sys_clk             ; 2.327  ; 2.350  ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]              ; sys_clk             ; 12.605 ; 12.670 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  led[2]             ; sys_clk             ; 12.605 ; 12.670 ; Rise       ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rstn                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                       ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                ; altera_reserved_tck                                                ; 13109      ; 0        ; 88       ; 0        ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                                                ; false path ; 0        ; 0        ; 0        ;
; sys_clk                                                            ; sys_clk                                                            ; 27         ; 0        ; 0        ; 0        ;
; sys_clk                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1023       ; 0        ; 0        ; 0        ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 74         ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; sys_clk                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 19         ; 0        ; 0        ; 0        ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 13583      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                ; altera_reserved_tck                                                ; 13109      ; 0        ; 88       ; 0        ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                                                ; false path ; 0        ; 0        ; 0        ;
; sys_clk                                                            ; sys_clk                                                            ; 27         ; 0        ; 0        ; 0        ;
; sys_clk                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1023       ; 0        ; 0        ; 0        ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 74         ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; sys_clk                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 19         ; 0        ; 0        ; 0        ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 13583      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                    ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                ; altera_reserved_tck                                                ; 715        ; 0        ; 1        ; 0        ;
; sys_clk                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 102        ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; sys_clk                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 86         ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                     ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                ; altera_reserved_tck                                                ; 715        ; 0        ; 1        ; 0        ;
; sys_clk                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] ; 102        ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; sys_clk                                                            ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] ; 86         ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 223   ; 223  ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Jan 10 20:30:04 2021
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_4ii1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_vu8:dffpipe13|dffe14a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../Script/fpga_training.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]} {u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|inclk[0]} -phase 180.00 -duty_cycle 50.00 -name {u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]} {u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1]}
Warning (332060): Node: sys_rstn was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.053
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.053               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.406               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    17.725               0.000 sys_clk 
    Info (332119):    40.859               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.425
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.425               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.429               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 altera_reserved_tck 
    Info (332119):     0.453               0.000 sys_clk 
Info (332146): Worst-case recovery slack is 4.739
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.739               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.709               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    47.585               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.674
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.674               0.000 altera_reserved_tck 
    Info (332119):     3.675               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.001               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.718               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.737               0.000 sys_clk 
    Info (332119):    19.718               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.588               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 12
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.289 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: sys_rstn was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 4.405
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.405               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.857               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    17.832               0.000 sys_clk 
    Info (332119):    41.331               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 altera_reserved_tck 
    Info (332119):     0.400               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401               0.000 sys_clk 
    Info (332119):     0.401               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 5.033
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.033               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.979               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    47.833               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.502
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.502               0.000 altera_reserved_tck 
    Info (332119):     3.338               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.693               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.696
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.696               0.000 sys_clk 
    Info (332119):     9.717               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.717               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.484               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 12
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.711 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: sys_rstn was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 7.368
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.368               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.801               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.030               0.000 sys_clk 
    Info (332119):    46.094               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.148               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.153               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.186               0.000 sys_clk 
Info (332146): Worst-case recovery slack is 7.575
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.575               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.592               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.088               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.706
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.706               0.000 altera_reserved_tck 
    Info (332119):     1.519               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    11.234               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.436
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.436               0.000 sys_clk 
    Info (332119):     9.733               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.734               0.000 u_clock_tree|pll1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.483               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 12
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 37.073 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4736 megabytes
    Info: Processing ended: Sun Jan 10 20:30:07 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


