# compile verilog/system verilog design source files
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv"
verilog blk_mem_gen_v8_3_4  "../../../FPGA_Space_Invaders.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_3.v"
verilog xil_defaultlib  "../../../FPGA_Space_Invaders.srcs/sources_1/ip/framebuffer/sim/framebuffer.v"
verilog xil_defaultlib  "../../../FPGA_Space_Invaders.srcs/sources_1/imports/ee178_fall2016_lab6/vga_timing.v"
verilog xil_defaultlib  "../../../FPGA_Space_Invaders.srcs/sources_1/imports/ee178_fall2016_lab6/linedraw.v"
verilog xil_defaultlib  "../../../FPGA_Space_Invaders.srcs/sources_1/imports/ee178_fall2016_lab8/vga_example.v"
verilog xil_defaultlib  "../../../software/software.v"
verilog xil_defaultlib  "../../../FPGA_Space_Invaders.srcs/sources_1/imports/new/quad_seven_seg.v"
verilog xil_defaultlib  "../../../FPGA_Space_Invaders.srcs/sources_1/imports/ee178_fall2016_lab8/kcpsm6.v"
verilog xil_defaultlib  "../../../FPGA_Space_Invaders.srcs/sources_1/imports/ee178_fall2016_lab8/project.v"
verilog xil_defaultlib  "../../../FPGA_Space_Invaders.srcs/sim_1/imports/ee178_fall2016_lab6/tiff_writer.v"
verilog xil_defaultlib  "../../../FPGA_Space_Invaders.srcs/sim_1/imports/ee178_fall2016_lab8/testbench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
