#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May  2 17:07:33 2025
# Process ID         : 11314
# Current directory  : /home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.runs/design_1_noc_sim_trig_0_synth_1
# Command line       : vivado -log design_1_noc_sim_trig_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_noc_sim_trig_0.tcl
# Log file           : /home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.runs/design_1_noc_sim_trig_0_synth_1/design_1_noc_sim_trig_0.vds
# Journal file       : /home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.runs/design_1_noc_sim_trig_0_synth_1/vivado.jou
# Running On         : younas-Latitude-7280
# Platform           : Ubuntu
# Operating System   : Ubuntu 20.04.6 LTS
# Processor Detail   : Intel(R) Core(TM) i7-7600U CPU @ 2.80GHz
# CPU Frequency      : 3099.999 MHz
# CPU Physical cores : 2
# CPU Logical cores  : 4
# Host memory        : 16358 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18506 MB
# Available Virtual  : 12662 MB
#-----------------------------------------------------------
source design_1_noc_sim_trig_0.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1504.914 ; gain = 68.773 ; free physical = 5733 ; free virtual = 10359
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_sim_trig_0
Command: synth_design -top design_1_noc_sim_trig_0 -part xcvh1582-vsva3697-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Device 21-403] Loading part xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11450
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 3351.602 ; gain = 75.875 ; free physical = 634 ; free virtual = 2162
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_sim_trig_0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0.sv:4]
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_sim_trig_0_top' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:4]
	Parameter NUM_AXI_TG bound to: 4 - type: integer 
	Parameter DEBUG_INTERFACE bound to: 10 - type: integer 
	Parameter c_sub_core1_name bound to: design_1_noc_sim_trig_0_axi_apb_bridge - type: string 
	Parameter c_sub_core2_name bound to: design_1_noc_sim_trig_0_vio - type: string 
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_sim_trig_0_traffic_shapping' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:94]
	Parameter NUM_TGS bound to: 4 - type: integer 
	Parameter VIO_AXI4_MCS_SELECTION bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sim_trig_synchronizer' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/9cb8/hdl/sim_trig_v1_0_vl_rfs.sv:640]
	Parameter SYNC_MTBF bound to: 3 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sim_trig_synchronizer' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/9cb8/hdl/sim_trig_v1_0_vl_rfs.sv:640]
INFO: [Synth 8-226] default block is never used [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_sim_trig_0_traffic_shapping' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_sim_trig_0_top' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_sim_trig_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0.sv:4]
WARNING: [Synth 8-6014] Unused sequential element rst_n_ff1_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:178]
WARNING: [Synth 8-6014] Unused sequential element rst_n_pclk_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:179]
WARNING: [Synth 8-3848] Net Addr_Strobe in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:106]
WARNING: [Synth 8-3848] Net Write_Strobe in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:108]
WARNING: [Synth 8-3848] Net Read_Strobe in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:109]
WARNING: [Synth 8-3848] Net Address[3] in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:110]
WARNING: [Synth 8-3848] Net Address[2] in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:110]
WARNING: [Synth 8-3848] Net Address[1] in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:110]
WARNING: [Synth 8-3848] Net Address[0] in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:110]
WARNING: [Synth 8-3848] Net Write_Data[3] in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:111]
WARNING: [Synth 8-3848] Net Write_Data[2] in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:111]
WARNING: [Synth 8-3848] Net Write_Data[1] in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:111]
WARNING: [Synth 8-3848] Net Write_Data[0] in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:111]
WARNING: [Synth 8-3848] Net s_axi_awready in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:114]
WARNING: [Synth 8-3848] Net s_axi_wready in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:117]
WARNING: [Synth 8-3848] Net s_axi_bresp in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:118]
WARNING: [Synth 8-3848] Net s_axi_bvalid in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:119]
WARNING: [Synth 8-3848] Net s_axi_arready in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:123]
WARNING: [Synth 8-3848] Net s_axi_rdata in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:124]
WARNING: [Synth 8-3848] Net s_axi_rresp in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:125]
WARNING: [Synth 8-3848] Net s_axi_rvalid in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:126]
WARNING: [Synth 8-3848] Net m_axis_vio_tvalid in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:131]
WARNING: [Synth 8-3848] Net m_axis_vio_tdata in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:132]
WARNING: [Synth 8-3848] Net m_axis_vio_tlast in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:133]
WARNING: [Synth 8-3848] Net s_axis_vio_tready in module/entity design_1_noc_sim_trig_0_traffic_shapping does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv:138]
WARNING: [Synth 8-3848] Net m_addr_strobe_63 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:212]
WARNING: [Synth 8-3848] Net m_addr_strobe_62 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:220]
WARNING: [Synth 8-3848] Net m_addr_strobe_61 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:228]
WARNING: [Synth 8-3848] Net m_addr_strobe_60 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:236]
WARNING: [Synth 8-3848] Net m_addr_strobe_59 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:244]
WARNING: [Synth 8-3848] Net m_addr_strobe_58 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:252]
WARNING: [Synth 8-3848] Net m_addr_strobe_57 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:260]
WARNING: [Synth 8-3848] Net m_addr_strobe_56 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:268]
WARNING: [Synth 8-3848] Net m_addr_strobe_55 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:276]
WARNING: [Synth 8-3848] Net m_addr_strobe_54 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:284]
WARNING: [Synth 8-3848] Net m_addr_strobe_53 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:292]
WARNING: [Synth 8-3848] Net m_addr_strobe_52 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:300]
WARNING: [Synth 8-3848] Net m_addr_strobe_51 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:308]
WARNING: [Synth 8-3848] Net m_addr_strobe_50 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:316]
WARNING: [Synth 8-3848] Net m_addr_strobe_49 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:324]
WARNING: [Synth 8-3848] Net m_addr_strobe_48 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:332]
WARNING: [Synth 8-3848] Net m_addr_strobe_47 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:340]
WARNING: [Synth 8-3848] Net m_addr_strobe_46 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:348]
WARNING: [Synth 8-3848] Net m_addr_strobe_45 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:356]
WARNING: [Synth 8-3848] Net m_addr_strobe_44 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:364]
WARNING: [Synth 8-3848] Net m_addr_strobe_43 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:372]
WARNING: [Synth 8-3848] Net m_addr_strobe_42 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:380]
WARNING: [Synth 8-3848] Net m_addr_strobe_41 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:388]
WARNING: [Synth 8-3848] Net m_addr_strobe_40 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:396]
WARNING: [Synth 8-3848] Net m_addr_strobe_39 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:404]
WARNING: [Synth 8-3848] Net m_addr_strobe_38 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:412]
WARNING: [Synth 8-3848] Net m_addr_strobe_37 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:420]
WARNING: [Synth 8-3848] Net m_addr_strobe_36 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:428]
WARNING: [Synth 8-3848] Net m_addr_strobe_35 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:436]
WARNING: [Synth 8-3848] Net m_addr_strobe_34 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:444]
WARNING: [Synth 8-3848] Net m_addr_strobe_33 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:452]
WARNING: [Synth 8-3848] Net m_addr_strobe_32 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:460]
WARNING: [Synth 8-3848] Net m_addr_strobe_31 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:468]
WARNING: [Synth 8-3848] Net m_addr_strobe_30 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:476]
WARNING: [Synth 8-3848] Net m_addr_strobe_29 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:484]
WARNING: [Synth 8-3848] Net m_addr_strobe_28 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:493]
WARNING: [Synth 8-3848] Net m_addr_strobe_27 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:501]
WARNING: [Synth 8-3848] Net m_addr_strobe_26 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:509]
WARNING: [Synth 8-3848] Net m_addr_strobe_25 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:517]
WARNING: [Synth 8-3848] Net m_addr_strobe_24 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:525]
WARNING: [Synth 8-3848] Net m_addr_strobe_23 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:533]
WARNING: [Synth 8-3848] Net m_addr_strobe_22 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:541]
WARNING: [Synth 8-3848] Net m_addr_strobe_21 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:549]
WARNING: [Synth 8-3848] Net m_addr_strobe_20 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:557]
WARNING: [Synth 8-3848] Net m_addr_strobe_19 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:565]
WARNING: [Synth 8-3848] Net m_addr_strobe_18 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:574]
WARNING: [Synth 8-3848] Net m_addr_strobe_17 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:582]
WARNING: [Synth 8-3848] Net m_addr_strobe_16 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:590]
WARNING: [Synth 8-3848] Net m_addr_strobe_15 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:598]
WARNING: [Synth 8-3848] Net m_addr_strobe_14 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:606]
WARNING: [Synth 8-3848] Net m_addr_strobe_13 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:614]
WARNING: [Synth 8-3848] Net m_addr_strobe_12 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:622]
WARNING: [Synth 8-3848] Net m_addr_strobe_11 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:630]
WARNING: [Synth 8-3848] Net m_addr_strobe_10 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:638]
WARNING: [Synth 8-3848] Net m_addr_strobe_9 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:646]
WARNING: [Synth 8-3848] Net m_addr_strobe_8 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:655]
WARNING: [Synth 8-3848] Net m_addr_strobe_7 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:663]
WARNING: [Synth 8-3848] Net m_addr_strobe_6 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:671]
WARNING: [Synth 8-3848] Net m_addr_strobe_5 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:679]
WARNING: [Synth 8-3848] Net m_addr_strobe_4 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:687]
WARNING: [Synth 8-3848] Net m_addr_strobe_3 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:695]
WARNING: [Synth 8-3848] Net m_addr_strobe_2 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:703]
WARNING: [Synth 8-3848] Net m_addr_strobe_1 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:711]
WARNING: [Synth 8-3848] Net m_addr_strobe_0 in module/entity design_1_noc_sim_trig_0_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv:719]
WARNING: [Synth 8-7129] Port Addr_Strobe in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Strobe[3] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Strobe[2] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Strobe[1] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Strobe[0] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read_Strobe[3] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read_Strobe[2] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read_Strobe[1] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read_Strobe[0] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][29] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][28] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][27] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][26] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][25] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][24] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][23] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][22] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][21] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][20] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][19] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][18] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][17] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][16] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][15] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][14] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][13] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][12] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][11] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][10] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][9] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][8] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][7] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][6] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][5] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][4] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][3] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][2] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][1] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[3][0] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][29] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][28] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][27] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][26] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][25] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][24] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][23] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][22] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][21] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][20] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][19] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][18] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][17] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][16] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][15] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][14] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][13] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][12] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][11] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][10] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][9] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][8] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][7] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][6] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][5] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][4] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][3] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][2] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][1] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[2][0] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][29] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][28] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][27] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][26] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][25] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][24] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][23] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][22] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][21] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][20] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][19] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][18] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][17] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][16] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][15] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][14] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][13] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][12] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][11] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][10] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][9] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][8] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][7] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][6] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][5] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][4] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][3] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][2] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][1] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1][0] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[0][29] in module design_1_noc_sim_trig_0_traffic_shapping is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 3435.539 ; gain = 159.812 ; free physical = 242 ; free virtual = 1791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 3447.414 ; gain = 171.688 ; free physical = 238 ; free virtual = 1787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 3447.414 ; gain = 171.688 ; free physical = 238 ; free virtual = 1787
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3447.414 ; gain = 0.000 ; free physical = 207 ; free virtual = 1779
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Device 21-9335] Optimized delay calculation is enabled for this device.
INFO: [Constraints 18-13227] Created floorplan with Advanced Flow Feature Set
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/par/design_1_noc_sim_trig_0_ip.xdc] for cell 'inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/par/design_1_noc_sim_trig_0_ip.xdc] for cell 'inst'
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.runs/design_1_noc_sim_trig_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.runs/design_1_noc_sim_trig_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). 0 error slaves
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3719.383 ; gain = 0.000 ; free physical = 165 ; free virtual = 1336
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3725.320 ; gain = 5.938 ; free physical = 162 ; free virtual = 1334
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 3725.320 ; gain = 449.594 ; free physical = 150 ; free virtual = 1049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 3733.324 ; gain = 457.598 ; free physical = 150 ; free virtual = 1049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.runs/design_1_noc_sim_trig_0_synth_1/dont_touch.xdc, line 14).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 3733.324 ; gain = 457.598 ; free physical = 149 ; free virtual = 1051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 3733.324 ; gain = 457.598 ; free physical = 161 ; free virtual = 1040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 7392 (col length:154)
BRAMs: 5082 (col length: RAMB18 312 RAMB36 156)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 3827.355 ; gain = 551.629 ; free physical = 155 ; free virtual = 558
---------------------------------------------------------------------------------
