/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_WKUPAON_PRM_H
#define CSLR_WKUPAON_PRM_H

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for __ALL__
**************************************************************************/
typedef struct {
    volatile Uint8  RSVD0[36];
    volatile Uint32 RM_WKUPAON_L4_WKUP_CONTEXT_REG;
    volatile Uint32 PM_WKUPAON_WD_TIMER1_WKDEP_REG;
    volatile Uint32 RM_WKUPAON_WD_TIMER1_CONTEXT_REG;
    volatile Uint32 PM_WKUPAON_WD_TIMER2_WKDEP_REG;
    volatile Uint32 RM_WKUPAON_WD_TIMER2_CONTEXT_REG;
    volatile Uint32 PM_WKUPAON_GPIO1_WKDEP_REG;
    volatile Uint32 RM_WKUPAON_GPIO1_CONTEXT_REG;
    volatile Uint32 PM_WKUPAON_TIMER1_WKDEP_REG;
    volatile Uint32 RM_WKUPAON_TIMER1_CONTEXT_REG;
    volatile Uint32 PM_WKUPAON_TIMER12_WKDEP_REG;
    volatile Uint32 RM_WKUPAON_TIMER12_CONTEXT_REG;
    volatile Uint8  RSVD1[4];
    volatile Uint32 RM_WKUPAON_COUNTER_32K_CONTEXT_REG;
    volatile Uint8  RSVD2[12];
    volatile Uint32 RM_WKUPAON_SAR_RAM_CONTEXT_REG;
    volatile Uint8  RSVD3[16];
    volatile Uint32 PM_WKUPAON_KBD_WKDEP_REG;
    volatile Uint32 RM_WKUPAON_KBD_CONTEXT_REG;
    volatile Uint32 PM_WKUPAON_UART10_WKDEP_REG;
    volatile Uint32 RM_WKUPAON_UART10_CONTEXT_REG;
    volatile Uint32 PM_WKUPAON_DCAN1_WKDEP_REG;
    volatile Uint32 RM_WKUPAON_DCAN1_CONTEXT_REG;
    volatile Uint8  RSVD4[16];
    volatile Uint32 PM_WKUPAON_ADC_WKDEP_REG;
    volatile Uint32 RM_WKUPAON_ADC_CONTEXT_REG;
    volatile Uint8  RSVD5[12];
    volatile Uint32 RM_WKUPAON_SPARE_SAFETY1_CONTEXT_REG;
    volatile Uint8  RSVD6[4];
    volatile Uint32 RM_WKUPAON_SPARE_SAFETY2_CONTEXT_REG;
    volatile Uint8  RSVD7[4];
    volatile Uint32 RM_WKUPAON_SPARE_SAFETY3_CONTEXT_REG;
    volatile Uint8  RSVD8[4];
    volatile Uint32 RM_WKUPAON_SPARE_SAFETY4_CONTEXT_REG;
    volatile Uint8  RSVD9[4];
    volatile Uint32 RM_WKUPAON_SPARE_UNKNOWN2_CONTEXT_REG;
    volatile Uint8  RSVD10[4];
    volatile Uint32 RM_WKUPAON_SPARE_UNKNOWN3_CONTEXT_REG;
} CSL_wkupaon_prmRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

/* This register contains dedicated L4_WKUP context statuses. [warm reset
 * insensitive] */
#define CSL_WKUPAON_PRM_RM_WKUPAON_L4_WKUP_CONTEXT_REG          (0x24U)
/* Below define for backward compatibility */
#define RM_WKUPAON_L4_WKUP_CONTEXT  (CSL_WKUPAON_PRM_RM_WKUPAON_L4_WKUP_CONTEXT_REG)


/* This register controls wakeup dependency based on WD_TIMER1 service
 * requests. */
#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG          (0x28U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG)


/* This register contains dedicated WD_TIMER1 context statuses. [warm reset
 * insensitive] */
#define CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER1_CONTEXT_REG        (0x2CU)
/* Below define for backward compatibility */
#define RM_WKUPAON_WD_TIMER1_CONTEXT  (CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER1_CONTEXT_REG)


/* This register controls wakeup dependency based on WD_TIMER2 service
 * requests. */
#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG          (0x30U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG)


/* This register contains dedicated WD_TIMER2 context statuses. [warm reset
 * insensitive] */
#define CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER2_CONTEXT_REG        (0x34U)
/* Below define for backward compatibility */
#define RM_WKUPAON_WD_TIMER2_CONTEXT  (CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER2_CONTEXT_REG)


/* This register controls wakeup dependency based on GPIO1 service requests. */
#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG              (0x38U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG)


/* This register contains dedicated GPIO1 context statuses. [warm reset
 * insensitive] */
#define CSL_WKUPAON_PRM_RM_WKUPAON_GPIO1_CONTEXT_REG            (0x3CU)
/* Below define for backward compatibility */
#define RM_WKUPAON_GPIO1_CONTEXT  (CSL_WKUPAON_PRM_RM_WKUPAON_GPIO1_CONTEXT_REG)


/* This register controls wakeup dependency based on TIMER1 service requests. */
#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG             (0x40U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG)


/* This register contains dedicated TIMER1 context statuses. [warm reset
 * insensitive] */
#define CSL_WKUPAON_PRM_RM_WKUPAON_TIMER1_CONTEXT_REG           (0x44U)
/* Below define for backward compatibility */
#define RM_WKUPAON_TIMER1_CONTEXT  (CSL_WKUPAON_PRM_RM_WKUPAON_TIMER1_CONTEXT_REG)


/* This register controls wakeup dependency based on TIMER12 service requests. */
#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG            (0x48U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG)


/* This register contains dedicated TIMER12 context statuses. [warm reset
 * insensitive] */
#define CSL_WKUPAON_PRM_RM_WKUPAON_TIMER12_CONTEXT_REG          (0x4CU)
/* Below define for backward compatibility */
#define RM_WKUPAON_TIMER12_CONTEXT  (CSL_WKUPAON_PRM_RM_WKUPAON_TIMER12_CONTEXT_REG)


/* This register contains dedicated COUNTER_32K context statuses. This
 * bit-field is only sensitive to the external power-on reset (SYS_PWRON_RST
 * reset line) */
#define CSL_WKUPAON_PRM_RM_WKUPAON_COUNTER_32K_CONTEXT_REG      (0x54U)
/* Below define for backward compatibility */
#define RM_WKUPAON_COUNTER_32K_CONTEXT  (CSL_WKUPAON_PRM_RM_WKUPAON_COUNTER_32K_CONTEXT_REG)


/* This register contains dedicated SAR_RAM context statuses. [warm reset
 * insensitive] */
#define CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG          (0x64U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SAR_RAM_CONTEXT  (CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG)


/* This register controls wakeup dependency based on KBD service requests. */
#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG                (0x78U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP  (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG)


/* This register contains dedicated KBD context statuses. [warm reset
 * insensitive] */
#define CSL_WKUPAON_PRM_RM_WKUPAON_KBD_CONTEXT_REG              (0x7CU)
/* Below define for backward compatibility */
#define RM_WKUPAON_KBD_CONTEXT  (CSL_WKUPAON_PRM_RM_WKUPAON_KBD_CONTEXT_REG)


/* This register controls wakeup dependency based on UART10 service requests. */
#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG             (0x80U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG)


/* This register contains dedicated UART10 context statuses. [warm reset
 * insensitive] */
#define CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG           (0x84U)
/* Below define for backward compatibility */
#define RM_WKUPAON_UART10_CONTEXT  (CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG)


/* This register controls wakeup dependency based on DCAN1 service requests. */
#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG              (0x88U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG)


/* This register contains dedicated DCAN1 context statuses. [warm reset
 * insensitive] */
#define CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG            (0x8CU)
/* Below define for backward compatibility */
#define RM_WKUPAON_DCAN1_CONTEXT  (CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG)


/* This register controls wakeup dependency based on ADC service requests. */
#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG                (0xA0U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP  (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG)


/* This register contains dedicated ADC context statuses. [warm reset
 * insensitive] */
#define CSL_WKUPAON_PRM_RM_WKUPAON_ADC_CONTEXT_REG              (0xA4U)
/* Below define for backward compatibility */
#define RM_WKUPAON_ADC_CONTEXT  (CSL_WKUPAON_PRM_RM_WKUPAON_ADC_CONTEXT_REG)


/* This register contains dedicated SPARE_SAFETY1 context statuses. [warm
 * reset insensitive] */
#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY1_CONTEXT_REG    (0xB4U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_SAFETY1_CONTEXT  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY1_CONTEXT_REG)


/* This register contains dedicated SPARE_SAFETY2 context statuses. [warm
 * reset insensitive] */
#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY2_CONTEXT_REG    (0xBCU)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_SAFETY2_CONTEXT  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY2_CONTEXT_REG)


/* This register contains dedicated SPARE_SAFETY3 context statuses. [warm
 * reset insensitive] */
#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY3_CONTEXT_REG    (0xC4U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_SAFETY3_CONTEXT  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY3_CONTEXT_REG)


/* This register contains dedicated SPARE_SAFETY4 context statuses. [warm
 * reset insensitive] */
#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY4_CONTEXT_REG    (0xCCU)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_SAFETY4_CONTEXT  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY4_CONTEXT_REG)


/* This register contains dedicated SPARE_UNKNOWN2 context statuses. [warm
 * reset insensitive] */
#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN2_CONTEXT_REG   (0xD4U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_UNKNOWN2_CONTEXT  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN2_CONTEXT_REG)


/* This register contains dedicated SPARE_UNKNOWN3 context statuses. [warm
 * reset insensitive] */
#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN3_CONTEXT_REG   (0xDCU)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_UNKNOWN3_CONTEXT  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN3_CONTEXT_REG)



/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* RM_WKUPAON_L4_WKUP_CONTEXT_REG */

#define CSL_WKUPAON_PRM_RM_WKUPAON_L4_WKUP_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_L4_WKUP_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_WKUPAON_PRM_RM_WKUPAON_L4_WKUP_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_L4_WKUP_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_L4_WKUP_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_WKUPAON_L4_WKUP_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_L4_WKUP_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_L4_WKUP_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_L4_WKUP_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_WKUPAON_PRM_RM_WKUPAON_L4_WKUP_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_L4_WKUP_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_L4_WKUP_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_L4_WKUP_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_L4_WKUP_CONTEXT_REG_RESETVAL  (0x00000001U)

/* PM_WKUPAON_WD_TIMER1_WKDEP_REG */

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_MPU_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_MPU_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_MPU_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_MPU_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_MPU_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_MPU_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_MPU_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_MPU_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_MPU_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_IPU2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_IPU2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_IPU2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_IPU2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_IPU2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_IPU2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_IPU2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_IPU2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_IPU2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_DSP1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_DSP1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_DSP1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_DSP1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_DSP1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_DSP1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_DSP1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_DSP1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_DSP1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_IPU1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_IPU1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_IPU1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_IPU1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_IPU1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_IPU1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_IPU1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_IPU1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_IPU1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_DSP2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_DSP2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_DSP2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_DSP2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_DSP2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_DSP2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_DSP2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_DSP2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_DSP2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_EVE1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_EVE1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_EVE1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_EVE1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_EVE2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_EVE2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_EVE2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_EVE2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_EVE3_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE3_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE3_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_EVE3_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE3_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_EVE3_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE3_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_EVE3_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE3_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_EVE4_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE4_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE4_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_EVE4_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE4_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_EVE4_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE4_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER1_WKDEP_WKUPDEP_WD_TIMER1_EVE4_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_WKUPDEP_WD_TIMER1_EVE4_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER1_WKDEP_REG_RESETVAL  (0x00000000U)

/* RM_WKUPAON_WD_TIMER1_CONTEXT_REG */

#define CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER1_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_WD_TIMER1_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER1_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER1_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER1_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_WKUPAON_WD_TIMER1_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER1_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER1_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_WD_TIMER1_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER1_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER1_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_WD_TIMER1_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER1_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER1_CONTEXT_REG_RESETVAL  (0x00000001U)

/* PM_WKUPAON_WD_TIMER2_WKDEP_REG */

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_MPU_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_MPU_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_MPU_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_MPU_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_MPU_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_MPU_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_MPU_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_MPU_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_MPU_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_IPU2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_IPU2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_IPU2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_IPU2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_IPU2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_IPU2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_IPU2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_IPU2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_IPU2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_DSP1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_DSP1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_DSP1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_DSP1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_DSP1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_DSP1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_DSP1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_DSP1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_DSP1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_IPU1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_IPU1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_IPU1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_IPU1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_IPU1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_IPU1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_IPU1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_IPU1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_IPU1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_DSP2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_DSP2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_DSP2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_DSP2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_DSP2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_DSP2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_DSP2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_DSP2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_DSP2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_EVE1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_EVE1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_EVE1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_EVE1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_EVE2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_EVE2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_EVE2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_EVE2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_EVE3_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE3_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE3_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_EVE3_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE3_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_EVE3_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE3_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_EVE3_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE3_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_EVE4_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE4_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE4_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_EVE4_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE4_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_EVE4_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE4_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_WD_TIMER2_WKDEP_WKUPDEP_WD_TIMER2_EVE4_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_WKUPDEP_WD_TIMER2_EVE4_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_WD_TIMER2_WKDEP_REG_RESETVAL  (0x00000000U)

/* RM_WKUPAON_WD_TIMER2_CONTEXT_REG */

#define CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER2_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_WD_TIMER2_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER2_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER2_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER2_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_WKUPAON_WD_TIMER2_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER2_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER2_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_WD_TIMER2_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER2_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER2_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_WD_TIMER2_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER2_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_WD_TIMER2_CONTEXT_REG_RESETVAL  (0x00000001U)

/* PM_WKUPAON_GPIO1_WKDEP_REG */

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_MPU_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_MPU_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_MPU_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_MPU_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_MPU_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_MPU_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_MPU_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_MPU_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_MPU_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_IPU2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_IPU2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_IPU2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_IPU2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_IPU2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_IPU2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_IPU2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_IPU2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_IPU2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_DSP1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_DSP1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_DSP1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_DSP1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_DSP1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_DSP1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_DSP1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_DSP1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_DSP1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_IPU1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_IPU1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_IPU1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_IPU1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_IPU1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_IPU1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_IPU1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_IPU1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_IPU1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_DSP2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_DSP2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_DSP2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_DSP2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_DSP2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_DSP2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_DSP2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_DSP2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_DSP2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_EVE1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_EVE1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_EVE1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_EVE1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_EVE2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_EVE2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_EVE2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_EVE2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_EVE3_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE3_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE3_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_EVE3_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE3_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_EVE3_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE3_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_EVE3_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE3_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_EVE4_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE4_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE4_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_EVE4_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE4_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_EVE4_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE4_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ1_EVE4_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ1_EVE4_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_MPU_MASK  (0x00000400U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_MPU_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_MPU_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_MPU_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_MPU_SHIFT  (10U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_MPU_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_MPU_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_MPU_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_MPU_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_MPU_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_MPU_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_IPU2_MASK  (0x00000800U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_IPU2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_IPU2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_IPU2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_IPU2_SHIFT  (11U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_IPU2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_IPU2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_IPU2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_IPU2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_IPU2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_IPU2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_DSP1_MASK  (0x00001000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_DSP1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_DSP1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_DSP1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_DSP1_SHIFT  (12U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_DSP1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_DSP1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_DSP1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_DSP1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_DSP1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_DSP1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_IPU1_MASK  (0x00004000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_IPU1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_IPU1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_IPU1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_IPU1_SHIFT  (14U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_IPU1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_IPU1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_IPU1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_IPU1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_IPU1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_IPU1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_DSP2_MASK  (0x00008000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_DSP2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_DSP2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_DSP2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_DSP2_SHIFT  (15U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_DSP2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_DSP2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_DSP2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_DSP2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_DSP2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_DSP2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE1_MASK  (0x00010000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_EVE1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE1_SHIFT  (16U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_EVE1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_EVE1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_EVE1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE2_MASK  (0x00020000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_EVE2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE2_SHIFT  (17U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_EVE2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_EVE2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_EVE2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE3_MASK  (0x00040000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_EVE3_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE3_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE3_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE3_SHIFT  (18U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_EVE3_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE3_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_EVE3_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE3_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_EVE3_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE3_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE4_MASK  (0x00080000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_EVE4_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE4_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE4_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE4_SHIFT  (19U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_EVE4_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE4_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_EVE4_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE4_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_GPIO1_WKDEP_WKUPDEP_GPIO1_IRQ2_EVE4_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_WKUPDEP_GPIO1_IRQ2_EVE4_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_GPIO1_WKDEP_REG_RESETVAL     (0x00000000U)

/* RM_WKUPAON_GPIO1_CONTEXT_REG */

#define CSL_WKUPAON_PRM_RM_WKUPAON_GPIO1_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_GPIO1_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_WKUPAON_PRM_RM_WKUPAON_GPIO1_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_GPIO1_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_GPIO1_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_WKUPAON_GPIO1_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_GPIO1_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_GPIO1_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_GPIO1_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_WKUPAON_PRM_RM_WKUPAON_GPIO1_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_GPIO1_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_GPIO1_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_GPIO1_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_GPIO1_CONTEXT_REG_RESETVAL   (0x00000001U)

/* PM_WKUPAON_TIMER1_WKDEP_REG */

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_MPU_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_MPU_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_MPU_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_MPU_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_MPU_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_MPU_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_MPU_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_MPU_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_MPU_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_IPU2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_IPU2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_IPU2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_IPU2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_IPU2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_IPU2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_IPU2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_IPU2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_IPU2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_DSP1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_DSP1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_DSP1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_DSP1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_DSP1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_DSP1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_DSP1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_DSP1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_DSP1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_IPU1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_IPU1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_IPU1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_IPU1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_IPU1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_IPU1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_IPU1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_IPU1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_IPU1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_DSP2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_DSP2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_DSP2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_DSP2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_DSP2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_DSP2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_DSP2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_DSP2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_DSP2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_EVE1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_EVE1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_EVE1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_EVE1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_EVE2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_EVE2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_EVE2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_EVE2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_EVE3_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE3_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE3_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_EVE3_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE3_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_EVE3_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE3_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_EVE3_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE3_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_EVE4_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE4_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE4_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_EVE4_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE4_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_EVE4_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE4_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER1_WKDEP_WKUPDEP_TIMER1_EVE4_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_WKUPDEP_TIMER1_EVE4_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER1_WKDEP_REG_RESETVAL    (0x00000000U)

/* RM_WKUPAON_TIMER1_CONTEXT_REG */

#define CSL_WKUPAON_PRM_RM_WKUPAON_TIMER1_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_TIMER1_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_WKUPAON_PRM_RM_WKUPAON_TIMER1_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_TIMER1_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_TIMER1_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_WKUPAON_TIMER1_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_TIMER1_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_TIMER1_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_TIMER1_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_WKUPAON_PRM_RM_WKUPAON_TIMER1_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_TIMER1_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_TIMER1_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_TIMER1_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_TIMER1_CONTEXT_REG_RESETVAL  (0x00000001U)

/* PM_WKUPAON_TIMER12_WKDEP_REG */

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_MPU_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_MPU_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_MPU_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_MPU_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_MPU_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_MPU_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_MPU_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_MPU_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_MPU_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_IPU2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_IPU2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_IPU2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_IPU2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_IPU2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_IPU2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_IPU2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_IPU2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_IPU2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_DSP1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_DSP1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_DSP1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_DSP1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_DSP1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_DSP1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_DSP1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_DSP1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_DSP1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_IPU1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_IPU1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_IPU1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_IPU1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_IPU1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_IPU1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_IPU1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_IPU1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_IPU1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_DSP2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_DSP2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_DSP2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_DSP2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_DSP2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_DSP2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_DSP2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_DSP2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_DSP2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_EVE1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_EVE1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_EVE1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_EVE1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_EVE2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_EVE2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_EVE2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_EVE2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_EVE3_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE3_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE3_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_EVE3_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE3_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_EVE3_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE3_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_EVE3_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE3_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_EVE4_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE4_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE4_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_EVE4_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE4_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_EVE4_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE4_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_TIMER12_WKDEP_WKUPDEP_TIMER12_EVE4_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_WKUPDEP_TIMER12_EVE4_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_TIMER12_WKDEP_REG_RESETVAL   (0x00000000U)

/* RM_WKUPAON_TIMER12_CONTEXT_REG */

#define CSL_WKUPAON_PRM_RM_WKUPAON_TIMER12_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_TIMER12_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_WKUPAON_PRM_RM_WKUPAON_TIMER12_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_TIMER12_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_TIMER12_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_WKUPAON_TIMER12_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_TIMER12_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_TIMER12_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_TIMER12_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_WKUPAON_PRM_RM_WKUPAON_TIMER12_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_TIMER12_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_TIMER12_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_TIMER12_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_TIMER12_CONTEXT_REG_RESETVAL  (0x00000001U)

/* RM_WKUPAON_COUNTER_32K_CONTEXT_REG */

#define CSL_WKUPAON_PRM_RM_WKUPAON_COUNTER_32K_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_COUNTER_32K_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_WKUPAON_PRM_RM_WKUPAON_COUNTER_32K_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_COUNTER_32K_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_COUNTER_32K_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_WKUPAON_COUNTER_32K_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_COUNTER_32K_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_COUNTER_32K_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_COUNTER_32K_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_WKUPAON_PRM_RM_WKUPAON_COUNTER_32K_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_COUNTER_32K_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_COUNTER_32K_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_COUNTER_32K_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_COUNTER_32K_CONTEXT_REG_RESETVAL  (0x00000001U)

/* RM_WKUPAON_SAR_RAM_CONTEXT_REG */

#define CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SAR_RAM_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SAR_RAM_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SAR_RAM_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SAR_RAM_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG_LOSTMEM_WKUP_BANK_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SAR_RAM_CONTEXT_LOSTMEM_WKUP_BANK_MASK  (CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG_LOSTMEM_WKUP_BANK_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG_LOSTMEM_WKUP_BANK_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG_LOSTMEM_WKUP_BANK_SHIFT  (8U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SAR_RAM_CONTEXT_LOSTMEM_WKUP_BANK_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG_LOSTMEM_WKUP_BANK_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG_LOSTMEM_WKUP_BANK_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SAR_RAM_CONTEXT_LOSTMEM_WKUP_BANK_LOST  (CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG_LOSTMEM_WKUP_BANK_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG_LOSTMEM_WKUP_BANK_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SAR_RAM_CONTEXT_LOSTMEM_WKUP_BANK_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG_LOSTMEM_WKUP_BANK_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_SAR_RAM_CONTEXT_REG_RESETVAL  (0x00000101U)

/* PM_WKUPAON_KBD_WKDEP_REG */

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_MPU_MASK     (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_MPU_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_MPU_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_MPU_SHIFT    (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_MPU_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_MPU_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_MPU_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_MPU_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_MPU_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_IPU2_MASK    (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_IPU2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_IPU2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_IPU2_SHIFT   (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_IPU2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_IPU2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_IPU2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_IPU2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_IPU2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_DSP1_MASK    (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_DSP1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_DSP1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_DSP1_SHIFT   (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_DSP1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_DSP1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_DSP1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_DSP1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_DSP1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_IPU1_MASK    (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_IPU1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_IPU1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_IPU1_SHIFT   (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_IPU1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_IPU1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_IPU1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_IPU1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_IPU1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_DSP2_MASK    (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_DSP2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_DSP2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_DSP2_SHIFT   (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_DSP2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_DSP2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_DSP2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_DSP2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_DSP2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_EVE1_MASK    (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_EVE1_SHIFT   (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_EVE1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_EVE1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_EVE2_MASK    (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_EVE2_SHIFT   (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_EVE2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_EVE2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_EVE3_MASK    (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE3_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE3_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_EVE3_SHIFT   (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE3_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_EVE3_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE3_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_EVE3_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE3_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_EVE4_MASK    (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE4_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE4_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_EVE4_SHIFT   (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE4_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_EVE4_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE4_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_KBD_WKDEP_WKUPDEP_KBD_EVE4_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_WKUPDEP_KBD_EVE4_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_KBD_WKDEP_REG_RESETVAL       (0x00000000U)

/* RM_WKUPAON_KBD_CONTEXT_REG */

#define CSL_WKUPAON_PRM_RM_WKUPAON_KBD_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_KBD_CONTEXT_LOSTCONTEXT_DFF_MASK   (CSL_WKUPAON_PRM_RM_WKUPAON_KBD_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_KBD_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_KBD_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_WKUPAON_KBD_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_KBD_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_KBD_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_KBD_CONTEXT_LOSTCONTEXT_DFF_LOST   (CSL_WKUPAON_PRM_RM_WKUPAON_KBD_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_KBD_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_KBD_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_KBD_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_KBD_CONTEXT_REG_RESETVAL     (0x00000001U)

/* PM_WKUPAON_UART10_WKDEP_REG */

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_MPU_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_MPU_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_MPU_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_MPU_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_MPU_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_MPU_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_MPU_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_MPU_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_MPU_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_IPU2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_IPU2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_IPU2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_IPU2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_IPU2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_IPU2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_IPU2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_IPU2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_IPU2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_DSP1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_DSP1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_DSP1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_DSP1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_DSP1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_DSP1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_DSP1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_DSP1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_DSP1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_SDMA_MASK  (0x00000008U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_SDMA_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_SDMA_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_SDMA_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_SDMA_SHIFT  (3U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_SDMA_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_SDMA_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_SDMA_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_SDMA_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_SDMA_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_SDMA_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_SDMA_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_SDMA_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_IPU1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_IPU1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_IPU1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_IPU1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_IPU1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_IPU1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_IPU1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_IPU1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_IPU1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_DSP2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_DSP2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_DSP2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_DSP2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_DSP2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_DSP2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_DSP2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_DSP2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_DSP2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_EVE1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_EVE1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_EVE1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_EVE1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_EVE2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_EVE2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_EVE2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_EVE2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_EVE3_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE3_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE3_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_EVE3_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE3_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_EVE3_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE3_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_EVE3_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE3_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_EVE4_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE4_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE4_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_EVE4_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE4_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_EVE4_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE4_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_UART10_WKDEP_WKUPDEP_UART10_EVE4_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_WKUPDEP_UART10_EVE4_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_UART10_WKDEP_REG_RESETVAL    (0x00000000U)

/* RM_WKUPAON_UART10_CONTEXT_REG */

#define CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG_LOSTMEM_RETAINED_BANK_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define RM_WKUPAON_UART10_CONTEXT_LOSTMEM_RETAINED_BANK_MASK  (CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG_LOSTMEM_RETAINED_BANK_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG_LOSTMEM_RETAINED_BANK_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG_LOSTMEM_RETAINED_BANK_SHIFT  (8U)
/* Below define for backward compatibility */
#define RM_WKUPAON_UART10_CONTEXT_LOSTMEM_RETAINED_BANK_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG_LOSTMEM_RETAINED_BANK_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG_LOSTMEM_RETAINED_BANK_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_UART10_CONTEXT_LOSTMEM_RETAINED_BANK_LOST  (CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG_LOSTMEM_RETAINED_BANK_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG_LOSTMEM_RETAINED_BANK_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_UART10_CONTEXT_LOSTMEM_RETAINED_BANK_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG_LOSTMEM_RETAINED_BANK_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_UART10_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_WKUPAON_UART10_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_UART10_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_UART10_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_UART10_CONTEXT_REG_RESETVAL  (0x00000101U)

/* PM_WKUPAON_DCAN1_WKDEP_REG */

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_MPU_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_MPU_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_MPU_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_MPU_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_MPU_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_MPU_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_MPU_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_MPU_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_MPU_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_DSP1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_DSP1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_DSP1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_DSP1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_DSP1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_DSP1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_DSP1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_DSP1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_DSP1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_IPU2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_IPU2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_IPU2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_IPU2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_IPU2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_IPU2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_IPU2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_IPU2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_IPU2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_SDMA_MASK  (0x00000008U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_SDMA_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_SDMA_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_SDMA_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_SDMA_SHIFT  (3U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_SDMA_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_SDMA_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_SDMA_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_SDMA_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_SDMA_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_SDMA_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_SDMA_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_SDMA_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_IPU1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_IPU1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_IPU1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_IPU1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_IPU1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_IPU1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_IPU1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_IPU1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_IPU1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_DSP2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_DSP2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_DSP2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_DSP2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_DSP2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_DSP2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_DSP2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_DSP2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_DSP2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_EVE1_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_EVE1_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_EVE1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_EVE1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_EVE2_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_EVE2_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_EVE2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_EVE2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_EVE3_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE3_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE3_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_EVE3_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE3_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_EVE3_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE3_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_EVE3_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE3_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_EVE4_MASK  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE4_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE4_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_EVE4_SHIFT  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE4_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_EVE4_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE4_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_DCAN1_WKDEP_WKUPDEP_DCAN1_EVE4_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_WKUPDEP_DCAN1_EVE4_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_DCAN1_WKDEP_REG_RESETVAL     (0x00000000U)

/* RM_WKUPAON_DCAN1_CONTEXT_REG */

#define CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG_LOSTMEM_DCAN_MEM_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define RM_WKUPAON_DCAN1_CONTEXT_LOSTMEM_DCAN_MEM_MASK  (CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG_LOSTMEM_DCAN_MEM_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG_LOSTMEM_DCAN_MEM_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG_LOSTMEM_DCAN_MEM_SHIFT  (8U)
/* Below define for backward compatibility */
#define RM_WKUPAON_DCAN1_CONTEXT_LOSTMEM_DCAN_MEM_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG_LOSTMEM_DCAN_MEM_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG_LOSTMEM_DCAN_MEM_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_DCAN1_CONTEXT_LOSTMEM_DCAN_MEM_LOST  (CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG_LOSTMEM_DCAN_MEM_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG_LOSTMEM_DCAN_MEM_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_DCAN1_CONTEXT_LOSTMEM_DCAN_MEM_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG_LOSTMEM_DCAN_MEM_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_DCAN1_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_WKUPAON_DCAN1_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_DCAN1_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_DCAN1_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_DCAN1_CONTEXT_REG_RESETVAL   (0x00000101U)

/* PM_WKUPAON_ADC_WKDEP_REG */

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_MPU_MASK     (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_MPU_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_MPU_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_MPU_SHIFT    (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_MPU_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_MPU_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_MPU_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_MPU_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_MPU_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_DSP1_MASK    (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_DSP1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_DSP1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_DSP1_SHIFT   (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_DSP1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_DSP1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_DSP1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_DSP1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_DSP1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_IPU2_MASK    (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_IPU2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_IPU2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_IPU2_SHIFT   (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_IPU2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_IPU2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_IPU2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_IPU2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_IPU2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_IPU1_MASK    (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_IPU1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_IPU1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_IPU1_SHIFT   (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_IPU1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_IPU1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_IPU1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_IPU1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_IPU1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_DSP2_MASK    (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_DSP2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_DSP2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_DSP2_SHIFT   (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_DSP2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_DSP2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_DSP2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_DSP2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_DSP2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_EVE1_MASK    (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE1_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE1_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_EVE1_SHIFT   (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE1_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_EVE1_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE1_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_EVE1_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE1_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_EVE2_MASK    (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE2_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE2_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_EVE2_SHIFT   (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE2_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_EVE2_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE2_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_EVE2_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE2_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_EVE3_MASK    (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE3_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE3_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_EVE3_SHIFT   (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE3_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_EVE3_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE3_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_EVE3_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE3_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_EVE4_MASK    (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE4_MASK)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE4_RESETVAL  (0x00000000U)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_EVE4_SHIFT   (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE4_SHIFT)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_EVE4_ENABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE4_ENABLED)

#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_WKUPAON_ADC_WKDEP_WKUPDEP_ADC_EVE4_DISABLED  (CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_WKUPDEP_ADC_EVE4_DISABLED)


#define CSL_WKUPAON_PRM_PM_WKUPAON_ADC_WKDEP_REG_RESETVAL       (0x00000000U)

/* RM_WKUPAON_ADC_CONTEXT_REG */

#define CSL_WKUPAON_PRM_RM_WKUPAON_ADC_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_ADC_CONTEXT_LOSTCONTEXT_DFF_MASK   (CSL_WKUPAON_PRM_RM_WKUPAON_ADC_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_ADC_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_ADC_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_WKUPAON_ADC_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_ADC_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_ADC_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_ADC_CONTEXT_LOSTCONTEXT_DFF_LOST   (CSL_WKUPAON_PRM_RM_WKUPAON_ADC_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_ADC_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_ADC_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_ADC_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_ADC_CONTEXT_REG_RESETVAL     (0x00000001U)

/* RM_WKUPAON_SPARE_SAFETY1_CONTEXT_REG */

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY1_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_SAFETY1_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY1_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY1_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY1_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_SAFETY1_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY1_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY1_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_SAFETY1_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY1_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY1_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_SAFETY1_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY1_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY1_CONTEXT_REG_RESETVAL  (0x00000001U)

/* RM_WKUPAON_SPARE_SAFETY2_CONTEXT_REG */

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY2_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_SAFETY2_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY2_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY2_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY2_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_SAFETY2_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY2_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY2_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_SAFETY2_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY2_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY2_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_SAFETY2_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY2_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY2_CONTEXT_REG_RESETVAL  (0x00000001U)

/* RM_WKUPAON_SPARE_SAFETY3_CONTEXT_REG */

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY3_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_SAFETY3_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY3_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY3_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY3_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_SAFETY3_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY3_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY3_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_SAFETY3_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY3_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY3_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_SAFETY3_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY3_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY3_CONTEXT_REG_RESETVAL  (0x00000001U)

/* RM_WKUPAON_SPARE_SAFETY4_CONTEXT_REG */

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY4_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_SAFETY4_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY4_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY4_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY4_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_SAFETY4_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY4_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY4_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_SAFETY4_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY4_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY4_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_SAFETY4_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY4_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_SAFETY4_CONTEXT_REG_RESETVAL  (0x00000001U)

/* RM_WKUPAON_SPARE_UNKNOWN2_CONTEXT_REG */

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN2_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_UNKNOWN2_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN2_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN2_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN2_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_UNKNOWN2_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN2_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN2_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_UNKNOWN2_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN2_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN2_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_UNKNOWN2_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN2_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN2_CONTEXT_REG_RESETVAL  (0x00000001U)

/* RM_WKUPAON_SPARE_UNKNOWN3_CONTEXT_REG */

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN3_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_UNKNOWN3_CONTEXT_LOSTCONTEXT_DFF_MASK  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN3_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN3_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN3_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_UNKNOWN3_CONTEXT_LOSTCONTEXT_DFF_SHIFT  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN3_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN3_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_UNKNOWN3_CONTEXT_LOSTCONTEXT_DFF_LOST  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN3_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN3_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_WKUPAON_SPARE_UNKNOWN3_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN3_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_WKUPAON_PRM_RM_WKUPAON_SPARE_UNKNOWN3_CONTEXT_REG_RESETVAL  (0x00000001U)

#ifdef __cplusplus
}
#endif
#endif
