#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb 11 12:49:20 2023
# Process ID: 8016
# Current directory: C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14312 C:\Users\liuzhouquan\Desktop\LPR\liuzhouquan_lizhaoyang\vivado\verilog\project_1.xpr
# Log file: C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/vivado.log
# Journal file: C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/liuzhouquan/Desktop/remotes/liuzhouquan_lizhaoyang/vivado/verilog' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for tul.com.tw:pynq-z2:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/FPGA/vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 732.379 ; gain = 108.285
update_compile_order -fileset sources_1
set_property top conv_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/fc_tb_behav.wcfg]
set_property is_enabled true [get_files  C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/conv_tb_behav.wcfg]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sources_1/imports/rtl/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sources_1/imports/rtl/window.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 634ab9dbf64044458d0d349d9172c458 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot conv_tb_behav xil_defaultlib.conv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sources_1/imports/rtl/window.v" Line 1. Module window doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sources_1/imports/rtl/conv.v" Line 1. Module conv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.window
Compiling module xil_defaultlib.conv
Compiling module xil_defaultlib.conv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim/xsim.dir/conv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 12:51:19 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 758.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "conv_tb_behav -key {Behavioral:sim_1:Functional:conv_tb} -tclbatch {conv_tb.tcl} -view {C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/conv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/conv_tb_behav.wcfg
source conv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file C:/Users/liuzhouquan/Desktop/cnn_accelerator-main/cnn_accelerator-main/sim/test/num3_0.txt could not be opened
WARNING: file C:/Users/liuzhouquan/Desktop/cnn_accelerator-main/cnn_accelerator-main/sim/test/3.bmp could not be opened
ERROR: File descriptor (0) passed to $fread in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 159 is not valid.
WARNING: file C:/Users/liuzhouquan/Desktop/cnn_accelerator-main/cnn_accelerator-main/sim/test/test.bmp could not be opened
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v at line 88 is not valid.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'conv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 768.211 ; gain = 9.508
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sources_1/imports/rtl/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sources_1/imports/rtl/window.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 634ab9dbf64044458d0d349d9172c458 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot conv_tb_behav xil_defaultlib.conv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sources_1/imports/rtl/window.v" Line 1. Module window doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sources_1/imports/rtl/conv.v" Line 1. Module conv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.window
Compiling module xil_defaultlib.conv
Compiling module xil_defaultlib.conv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "conv_tb_behav -key {Behavioral:sim_1:Functional:conv_tb} -tclbatch {conv_tb.tcl} -view {C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/conv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/conv_tb_behav.wcfg
source conv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Insufficient data from the input file for $fread
INFO: [USF-XSim-96] XSim completed. Design snapshot 'conv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 792.312 ; gain = 1.008
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Insufficient data from the input file for $fread
picture read over
conv complete
          0 :         0          0          0          0          0          0          0          0         10        158        410        610        640        630        482        230         30          0          0          0          0          0          0          0  
          1 :         0          0          0          0          0          0          0          0         46        444        946       1398       1534       1488       1090        588        136          0          0          0          0          0          0          0  
          2 :         0          0          0          0          0          0          0         20        262        910       1662       2366       2588       2346       1698        946        242          0          0          0          0          0          0          0  
          3 :         0          0          0          0          0          0        108        316        808       1706       2708       3556       3758       3374       2536       1534        578        168         60          0          0          0          0          0  
          4 :         0          0          0          0          0          0        360        818       1560       2708       3960       4808       5010       4626       3756       2554       1346        686        328         50          0          0          0          0  
          5 :         0          0          0          0          0        180        794       1504       2488       3740       4812       5438       5578       5204       4482       3532       2292       1442        832        302          0          0          0          0  
          6 :         0          0          0          0         62        462       1328       2288       3486       4676       5424       5622       5466       5004       4532       3936       2976       2172       1436        656        104          0          0          0  
          7 :         0          0          0         30        322        972       2090       3280       4470       5316       5572       5266       4774       4320       4190       4086       3620       3034       2272       1264        462        116          4          0  
          8 :         0          0          0         66        608       1508       2770       3958       4880       5226       4982       4280       3622       3292       3460       3856       3894       3726       3106       2050        998        400         38          0  
          9 :         0          0          0        102        894       2044       3254       4220       4856       4702       3958       3056       2370       2040       2270       3064       3606       3938       3602       2734       1534        684         72          0  
         10 :         0          0          0        138       1182       2404       3360       4074       4422       3764       2696       1816       1162        832       1092       2086       3114       3918       3996       3350       2202       1098        234          0  
         11 :         0          0          0        276       1508       2760       3464       3928       3888       2792       1548        844        380        174        542       1682       2934       4048       4286       3782       2634       1382        268          0  
         12 :         0          0          0        462       1714       2966       3418       3632       3188       1936        684        232         38         82        588       1736       2998       4208       4438       3932       2784       1522        292          0  
         13 :         0          0          0        642       1894       3146       3346       3374       2732       1480        228         28        162        474       1122       2270       3500       4378       4324       3676       2528       1298        258          0  
         14 :         0          0          0        822       2074       3326       3326       3326       2504       1252          0        180        562       1124       1992       3192       4168       4576       4238       3370       2170       1014        224          0  
         15 :         0          0          0       1002       2254       3506       3578       3650       2874       1874        874       1236       1798       2386       3224       4224       4692       4596       3844       2754       1502        600         62          0  
         16 :         0          0          0        976       2228       3480       3804       4126       3626       2876       2126       2488       3050       3638       4368       5014       4978       4382       3346       2114        966        316         28          0  
         17 :         0          0          0        790       2020       3272       3848       4420       4356       3878       3378       3740       4260       4724       5008       5162       4622       3590       2400       1364        458         60          0          0  
         18 :         0          0          0        574       1614       2756       3584       4406       4808       4770       4630       4992       5226       5190       4974       4628       3616       2560       1620        834        178          0          0          0  
         19 :         0          0          0        358       1148       2040       2938       3932       4800       5184       5364       5546       5416       4880       4242       3576       2496       1632        942        406          0          0          0          0  
         20 :         0          0          0        142        680       1320       2146       3068       3926       4310       4490       4490       4180       3618       2980       2314       1488        876        438        154          0          0          0          0  
         21 :         0          0          0         30        318        708       1282       1954       2674       3058       3238       3238       2928       2366       1728       1166        592        230         42          8          0          0          0          0  
         22 :         0          0          0          0         60        200        522        944       1444       1806       1986       1986       1698       1198        776        456        134          0          0          0          0          0          0          0  
         23 :         0          0          0          0          0          0         70        242        492        664        734        734        590        340        168         98         28          0          0          0          0          0          0          0  
         24 :picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
picture read over
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 867.492 ; gain = 75.180
current_wave_config {conv_tb_behav.wcfg}
conv_tb_behav.wcfg
add_wave {{/conv_tb/u_conv/clk}} {{/conv_tb/u_conv/rstn}} {{/conv_tb/u_conv/start}} {{/conv_tb/u_conv/weight_en}} {{/conv_tb/u_conv/weight}} {{/conv_tb/u_conv/taps}} {{/conv_tb/u_conv/state}} {{/conv_tb/u_conv/dout}} {{/conv_tb/u_conv/ovalid}} {{/conv_tb/u_conv/done}} {{/conv_tb/u_conv/weight_addr}} {{/conv_tb/u_conv/cnt1}} {{/conv_tb/u_conv/cnt2}} {{/conv_tb/u_conv/cnt2s}} {{/conv_tb/u_conv/cnt3s}} {{/conv_tb/u_conv/wr_data}} {{/conv_tb/u_conv/sum_valid}} {{/conv_tb/u_conv/sum_valid_ff}} {{/conv_tb/u_conv/Ni}} {{/conv_tb/u_conv/k00}} {{/conv_tb/u_conv/k01}} {{/conv_tb/u_conv/k02}} {{/conv_tb/u_conv/k03}} {{/conv_tb/u_conv/k04}} {{/conv_tb/u_conv/k10}} {{/conv_tb/u_conv/k11}} {{/conv_tb/u_conv/k12}} {{/conv_tb/u_conv/k13}} {{/conv_tb/u_conv/k14}} {{/conv_tb/u_conv/k20}} {{/conv_tb/u_conv/k21}} {{/conv_tb/u_conv/k22}} {{/conv_tb/u_conv/k23}} {{/conv_tb/u_conv/k24}} {{/conv_tb/u_conv/k30}} {{/conv_tb/u_conv/k31}} {{/conv_tb/u_conv/k32}} {{/conv_tb/u_conv/k33}} {{/conv_tb/u_conv/k34}} {{/conv_tb/u_conv/k40}} {{/conv_tb/u_conv/k41}} {{/conv_tb/u_conv/k42}} {{/conv_tb/u_conv/k43}} {{/conv_tb/u_conv/k44}} {{/conv_tb/u_conv/m04}} {{/conv_tb/u_conv/m14}} {{/conv_tb/u_conv/m24}} {{/conv_tb/u_conv/m34}} {{/conv_tb/u_conv/m44}} {{/conv_tb/u_conv/m00}} {{/conv_tb/u_conv/m01}} {{/conv_tb/u_conv/m02}} {{/conv_tb/u_conv/m03}} {{/conv_tb/u_conv/m10}} {{/conv_tb/u_conv/m11}} {{/conv_tb/u_conv/m12}} {{/conv_tb/u_conv/m13}} {{/conv_tb/u_conv/m20}} {{/conv_tb/u_conv/m21}} {{/conv_tb/u_conv/m22}} {{/conv_tb/u_conv/m23}} {{/conv_tb/u_conv/m30}} {{/conv_tb/u_conv/m31}} {{/conv_tb/u_conv/m32}} {{/conv_tb/u_conv/m33}} {{/conv_tb/u_conv/m40}} {{/conv_tb/u_conv/m41}} {{/conv_tb/u_conv/m42}} {{/conv_tb/u_conv/m43}} {{/conv_tb/u_conv/p00}} {{/conv_tb/u_conv/p01}} {{/conv_tb/u_conv/p02}} {{/conv_tb/u_conv/p03}} {{/conv_tb/u_conv/p04}} {{/conv_tb/u_conv/p10}} {{/conv_tb/u_conv/p11}} {{/conv_tb/u_conv/p12}} {{/conv_tb/u_conv/p13}} {{/conv_tb/u_conv/p14}} {{/conv_tb/u_conv/p20}} {{/conv_tb/u_conv/p21}} {{/conv_tb/u_conv/p22}} {{/conv_tb/u_conv/p23}} {{/conv_tb/u_conv/p24}} {{/conv_tb/u_conv/p30}} {{/conv_tb/u_conv/p31}} {{/conv_tb/u_conv/p32}} {{/conv_tb/u_conv/p33}} {{/conv_tb/u_conv/p34}} {{/conv_tb/u_conv/p40}} {{/conv_tb/u_conv/p41}} {{/conv_tb/u_conv/p42}} {{/conv_tb/u_conv/p43}} {{/conv_tb/u_conv/p44}} {{/conv_tb/u_conv/sum00}} {{/conv_tb/u_conv/sum01}} {{/conv_tb/u_conv/sum02}} {{/conv_tb/u_conv/sum03}} {{/conv_tb/u_conv/sum04}} {{/conv_tb/u_conv/sum05}} {{/conv_tb/u_conv/sum06}} {{/conv_tb/u_conv/sum07}} {{/conv_tb/u_conv/sum08}} {{/conv_tb/u_conv/sum09}} {{/conv_tb/u_conv/sum10}} {{/conv_tb/u_conv/sum11}} {{/conv_tb/u_conv/sum12}} {{/conv_tb/u_conv/sum13}} {{/conv_tb/u_conv/sum14}} {{/conv_tb/u_conv/sum15}} {{/conv_tb/u_conv/sum16}} {{/conv_tb/u_conv/sum17}} {{/conv_tb/u_conv/sum18}} {{/conv_tb/u_conv/sum19}} {{/conv_tb/u_conv/sum20}} {{/conv_tb/u_conv/sum21}} {{/conv_tb/u_conv/sum22}} {{/conv_tb/u_conv/sum23}} {{/conv_tb/u_conv/sum24}} {{/conv_tb/u_conv/sum0}} {{/conv_tb/u_conv/sum1}} {{/conv_tb/u_conv/sum2}} {{/conv_tb/u_conv/sum3}} {{/conv_tb/u_conv/sum4}} {{/conv_tb/u_conv/sum100}} {{/conv_tb/u_conv/sum101}} {{/conv_tb/u_conv/sum102}} {{/conv_tb/u_conv/sum110}} {{/conv_tb/u_conv/sum120}} {{/conv_tb/u_conv/K}} {{/conv_tb/u_conv/S}} 
current_wave_config {conv_tb_behav.wcfg}
conv_tb_behav.wcfg
add_wave {{/conv_tb/clk}} {{/conv_tb/rstn}} {{/conv_tb/start_conv}} {{/conv_tb/weight_en}} {{/conv_tb/weight_c}} {{/conv_tb/state}} {{/conv_tb/start_window}} {{/conv_tb/image_in}} {{/conv_tb/conv_result}} {{/conv_tb/conv_ovalid}} {{/conv_tb/conv_done}} {{/conv_tb/taps}} {{/conv_tb/fp_i}} {{/conv_tb/count_w}} {{/conv_tb/STATE}} {{/conv_tb/cnt_line}} {{/conv_tb/conv_result_r}} {{/conv_tb/cnt_conv}} {{/conv_tb/i}} {{/conv_tb/display_line}} {{/conv_tb/iIndex}} {{/conv_tb/iBmpWidth}} {{/conv_tb/iBmpHight}} {{/conv_tb/iBmpSize}} {{/conv_tb/iDataStartIndex}} {{/conv_tb/iBmpFileId}} {{/conv_tb/iCode}} {{/conv_tb/oBmpFileId_1}} {{/conv_tb/rBmpData}} {{/conv_tb/conv_pixel_data_1}} {{/conv_tb/conv_BmpData_1}} {{/conv_tb/k}} {{/conv_tb/cycle}} 
save_wave_config {C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/conv_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 634ab9dbf64044458d0d349d9172c458 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot conv_tb_behav xil_defaultlib.conv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "conv_tb_behav -key {Behavioral:sim_1:Functional:conv_tb} -tclbatch {conv_tb.tcl} -view {C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/conv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/conv_tb_behav.wcfg
source conv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Insufficient data from the input file for $fread
INFO: [USF-XSim-96] XSim completed. Design snapshot 'conv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1109.754 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 16700 ns
WARNING: Insufficient data from the input file for $fread
picture read over
conv complete
          0 :         0          0          0          0          0          0          0          0         10        158        410        610        640        630        482        230         30          0          0          0          0          0          0          0  
          1 :         0          0          0          0          0          0          0          0         46        444        946       1398       1534       1488       1090        588        136          0          0          0          0          0          0          0  
          2 :         0          0          0          0          0          0          0         20        262        910       1662       2366       2588       2346       1698        946        242          0          0          0          0          0          0          0  
          3 :         0          0          0          0          0          0        108        316        808       1706       2708       3556       3758       3374       2536       1534        578        168         60          0          0          0          0          0  
          4 :         0          0          0          0          0          0        360        818       1560       2708       3960       4808       5010       4626       3756       2554       1346        686        328         50          0          0          0          0  
          5 :         0          0          0          0          0        180        794       1504       2488       3740       4812       5438       5578       5204       4482       3532       2292       1442        832        302          0          0          0          0  
          6 :         0          0          0          0         62        462       1328       2288       3486       4676       5424       5622       5466       5004       4532       3936       2976       2172       1436        656        104          0          0          0  
          7 :         0          0          0         30        322        972       2090       3280       4470       5316       5572       5266       4774       4320       4190       4086       3620       3034       2272       1264        462        116          4          0  
          8 :         0          0          0         66        608       1508       2770       3958       4880       5226       4982       4280       3622       3292       3460       3856       3894       3726       3106       2050        998        400         38          0  
          9 :         0          0          0        102        894       2044       3254       4220       4856       4702       3958       3056       2370       2040       2270       3064       3606       3938       3602       2734       1534        684         72          0  
         10 :         0          0          0        138       1182       2404       3360       4074       4422       3764       2696       1816       1162        832       1092       2086       3114       3918       3996       3350       2202       1098        234          0  
         11 :         0          0          0        276       1508       2760       3464       3928       3888       2792       1548        844        380        174        542       1682       2934       4048       4286       3782       2634       1382        268          0  
         12 :         0          0          0        462       1714       2966       3418       3632       3188       1936        684        232         38         82        588       1736       2998       4208       4438       3932       2784       1522        292          0  
         13 :         0          0          0        642       1894       3146       3346       3374       2732       1480        228         28        162        474       1122       2270       3500       4378       4324       3676       2528       1298        258          0  
         14 :         0          0          0        822       2074       3326       3326       3326       2504       1252          0        180        562       1124       1992       3192       4168       4576       4238       3370       2170       1014        224          0  
         15 :         0          0          0       1002       2254       3506       3578       3650       2874       1874        874       1236       1798       2386       3224       4224       4692       4596       3844       2754       1502        600         62          0  
         16 :         0          0          0        976       2228       3480       3804       4126       3626       2876       2126       2488       3050       3638       4368       5014       4978       4382       3346       2114        966        316         28          0  
         17 :         0          0          0        790       2020       3272       3848       4420       4356       3878       3378       3740       4260       4724       5008       5162       4622       3590       2400       1364        458         60          0          0  
         18 :         0          0          0        574       1614       2756       3584       4406       4808       4770       4630       4992       5226       5190       4974       4628       3616       2560       1620        834        178          0          0          0  
         19 :         0          0          0        358       1148       2040       2938       3932       4800       5184       5364       5546       5416       4880       4242       3576       2496       1632        942        406          0          0          0          0  
         20 :         0          0          0        142        680       1320       2146       3068       3926       4310       4490       4490       4180       3618       2980       2314       1488        876        438        154          0          0          0          0  
         21 :         0          0          0         30        318        708       1282       1954       2674       3058       3238       3238       2928       2366       1728       1166        592        230         42          8          0          0          0          0  
         22 :         0          0          0          0         60        200        522        944       1444       1806       1986       1986       1698       1198        776        456        134          0          0          0          0          0          0          0  
         23 :         0          0          0          0          0          0         70        242        492        664        734        734        590        340        168         98         28          0          0          0          0          0          0          0  
         24 :close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sources_1/imports/rtl/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sources_1/imports/rtl/window.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 634ab9dbf64044458d0d349d9172c458 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot conv_tb_behav xil_defaultlib.conv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sources_1/imports/rtl/window.v" Line 1. Module window doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sources_1/imports/rtl/conv.v" Line 1. Module conv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.window
Compiling module xil_defaultlib.conv
Compiling module xil_defaultlib.conv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "conv_tb_behav -key {Behavioral:sim_1:Functional:conv_tb} -tclbatch {conv_tb.tcl} -view {C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/conv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/conv_tb_behav.wcfg
source conv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Insufficient data from the input file for $fread
INFO: [USF-XSim-96] XSim completed. Design snapshot 'conv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1109.754 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 16700 ns
WARNING: Insufficient data from the input file for $fread
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sources_1/imports/rtl/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sources_1/imports/rtl/window.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/conv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 634ab9dbf64044458d0d349d9172c458 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot conv_tb_behav xil_defaultlib.conv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sources_1/imports/rtl/window.v" Line 1. Module window doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sources_1/imports/rtl/conv.v" Line 1. Module conv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.window
Compiling module xil_defaultlib.conv
Compiling module xil_defaultlib.conv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "conv_tb_behav -key {Behavioral:sim_1:Functional:conv_tb} -tclbatch {conv_tb.tcl} -view {C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/conv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/conv_tb_behav.wcfg
source conv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Insufficient data from the input file for $fread
INFO: [USF-XSim-96] XSim completed. Design snapshot 'conv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1109.754 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 16700 ns
WARNING: Insufficient data from the input file for $fread
picture read over
conv complete
          0 :         0          0          0          0          0          0          0          0         10        158        410        610        640        630        482        230         30          0          0          0          0          0          0          0  
          1 :         0          0          0          0          0          0          0          0         46        444        946       1398       1534       1488       1090        588        136          0          0          0          0          0          0          0  
          2 :         0          0          0          0          0          0          0         20        262        910       1662       2366       2588       2346       1698        946        242          0          0          0          0          0          0          0  
          3 :         0          0          0          0          0          0        108        316        808       1706       2708       3556       3758       3374       2536       1534        578        168         60          0          0          0          0          0  
          4 :         0          0          0          0          0          0        360        818       1560       2708       3960       4808       5010       4626       3756       2554       1346        686        328         50          0          0          0          0  
          5 :         0          0          0          0          0        180        794       1504       2488       3740       4812       5438       5578       5204       4482       3532       2292       1442        832        302          0          0          0          0  
          6 :         0          0          0          0         62        462       1328       2288       3486       4676       5424       5622       5466       5004       4532       3936       2976       2172       1436        656        104          0          0          0  
          7 :         0          0          0         30        322        972       2090       3280       4470       5316       5572       5266       4774       4320       4190       4086       3620       3034       2272       1264        462        116          4          0  
          8 :         0          0          0         66        608       1508       2770       3958       4880       5226       4982       4280       3622       3292       3460       3856       3894       3726       3106       2050        998        400         38          0  
          9 :         0          0          0        102        894       2044       3254       4220       4856       4702       3958       3056       2370       2040       2270       3064       3606       3938       3602       2734       1534        684         72          0  
         10 :         0          0          0        138       1182       2404       3360       4074       4422       3764       2696       1816       1162        832       1092       2086       3114       3918       3996       3350       2202       1098        234          0  
         11 :         0          0          0        276       1508       2760       3464       3928       3888       2792       1548        844        380        174        542       1682       2934       4048       4286       3782       2634       1382        268          0  
         12 :         0          0          0        462       1714       2966       3418       3632       3188       1936        684        232         38         82        588       1736       2998       4208       4438       3932       2784       1522        292          0  
         13 :         0          0          0        642       1894       3146       3346       3374       2732       1480        228         28        162        474       1122       2270       3500       4378       4324       3676       2528       1298        258          0  
         14 :         0          0          0        822       2074       3326       3326       3326       2504       1252          0        180        562       1124       1992       3192       4168       4576       4238       3370       2170       1014        224          0  
         15 :         0          0          0       1002       2254       3506       3578       3650       2874       1874        874       1236       1798       2386       3224       4224       4692       4596       3844       2754       1502        600         62          0  
         16 :         0          0          0        976       2228       3480       3804       4126       3626       2876       2126       2488       3050       3638       4368       5014       4978       4382       3346       2114        966        316         28          0  
         17 :         0          0          0        790       2020       3272       3848       4420       4356       3878       3378       3740       4260       4724       5008       5162       4622       3590       2400       1364        458         60          0          0  
         18 :         0          0          0        574       1614       2756       3584       4406       4808       4770       4630       4992       5226       5190       4974       4628       3616       2560       1620        834        178          0          0          0  
         19 :         0          0          0        358       1148       2040       2938       3932       4800       5184       5364       5546       5416       4880       4242       3576       2496       1632        942        406          0          0          0          0  
         20 :         0          0          0        142        680       1320       2146       3068       3926       4310       4490       4490       4180       3618       2980       2314       1488        876        438        154          0          0          0          0  
         21 :         0          0          0         30        318        708       1282       1954       2674       3058       3238       3238       2928       2366       1728       1166        592        230         42          8          0          0          0          0  
         22 :         0          0          0          0         60        200        522        944       1444       1806       1986       1986       1698       1198        776        456        134          0          0          0          0          0          0          0  
         23 :         0          0          0          0          0          0         70        242        492        664        734        734        590        340        168         98         28          0          0          0          0          0          0          0  
         24 :relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 634ab9dbf64044458d0d349d9172c458 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot conv_tb_behav xil_defaultlib.conv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.754 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 16700 ns
WARNING: Insufficient data from the input file for $fread
picture read over
conv complete
          0 :         0          0          0          0          0          0          0          0         10        158        410        610        640        630        482        230         30          0          0          0          0          0          0          0  
          1 :         0          0          0          0          0          0          0          0         46        444        946       1398       1534       1488       1090        588        136          0          0          0          0          0          0          0  
          2 :         0          0          0          0          0          0          0         20        262        910       1662       2366       2588       2346       1698        946        242          0          0          0          0          0          0          0  
          3 :         0          0          0          0          0          0        108        316        808       1706       2708       3556       3758       3374       2536       1534        578        168         60          0          0          0          0          0  
          4 :         0          0          0          0          0          0        360        818       1560       2708       3960       4808       5010       4626       3756       2554       1346        686        328         50          0          0          0          0  
          5 :         0          0          0          0          0        180        794       1504       2488       3740       4812       5438       5578       5204       4482       3532       2292       1442        832        302          0          0          0          0  
          6 :         0          0          0          0         62        462       1328       2288       3486       4676       5424       5622       5466       5004       4532       3936       2976       2172       1436        656        104          0          0          0  
          7 :         0          0          0         30        322        972       2090       3280       4470       5316       5572       5266       4774       4320       4190       4086       3620       3034       2272       1264        462        116          4          0  
          8 :         0          0          0         66        608       1508       2770       3958       4880       5226       4982       4280       3622       3292       3460       3856       3894       3726       3106       2050        998        400         38          0  
          9 :         0          0          0        102        894       2044       3254       4220       4856       4702       3958       3056       2370       2040       2270       3064       3606       3938       3602       2734       1534        684         72          0  
         10 :         0          0          0        138       1182       2404       3360       4074       4422       3764       2696       1816       1162        832       1092       2086       3114       3918       3996       3350       2202       1098        234          0  
         11 :         0          0          0        276       1508       2760       3464       3928       3888       2792       1548        844        380        174        542       1682       2934       4048       4286       3782       2634       1382        268          0  
         12 :         0          0          0        462       1714       2966       3418       3632       3188       1936        684        232         38         82        588       1736       2998       4208       4438       3932       2784       1522        292          0  
         13 :         0          0          0        642       1894       3146       3346       3374       2732       1480        228         28        162        474       1122       2270       3500       4378       4324       3676       2528       1298        258          0  
         14 :         0          0          0        822       2074       3326       3326       3326       2504       1252          0        180        562       1124       1992       3192       4168       4576       4238       3370       2170       1014        224          0  
         15 :         0          0          0       1002       2254       3506       3578       3650       2874       1874        874       1236       1798       2386       3224       4224       4692       4596       3844       2754       1502        600         62          0  
         16 :         0          0          0        976       2228       3480       3804       4126       3626       2876       2126       2488       3050       3638       4368       5014       4978       4382       3346       2114        966        316         28          0  
         17 :         0          0          0        790       2020       3272       3848       4420       4356       3878       3378       3740       4260       4724       5008       5162       4622       3590       2400       1364        458         60          0          0  
         18 :         0          0          0        574       1614       2756       3584       4406       4808       4770       4630       4992       5226       5190       4974       4628       3616       2560       1620        834        178          0          0          0  
         19 :         0          0          0        358       1148       2040       2938       3932       4800       5184       5364       5546       5416       4880       4242       3576       2496       1632        942        406          0          0          0          0  
         20 :         0          0          0        142        680       1320       2146       3068       3926       4310       4490       4490       4180       3618       2980       2314       1488        876        438        154          0          0          0          0  
         21 :         0          0          0         30        318        708       1282       1954       2674       3058       3238       3238       2928       2366       1728       1166        592        230         42          8          0          0          0          0  
         22 :         0          0          0          0         60        200        522        944       1444       1806       1986       1986       1698       1198        776        456        134          0          0          0          0          0          0          0  
         23 :         0          0          0          0          0          0         70        242        492        664        734        734        590        340        168         98         28          0          0          0          0          0          0          0  
         24 :save_wave_config {C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/conv_tb_behav.wcfg}
set_property top maxpooling_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'maxpooling_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj maxpooling_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sources_1/imports/rtl/maxpooling_24X24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxpooling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/maxpooling_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxpooling_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 634ab9dbf64044458d0d349d9172c458 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot maxpooling_tb_behav xil_defaultlib.maxpooling_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sources_1/imports/rtl/maxpooling_24X24.v" Line 1. Module maxpooling doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maxpooling
Compiling module xil_defaultlib.maxpooling_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot maxpooling_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim/xsim.dir/maxpooling_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 11 22:10:40 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "maxpooling_tb_behav -key {Behavioral:sim_1:Functional:maxpooling_tb} -tclbatch {maxpooling_tb.tcl} -view {C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/conv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/conv_tb_behav.wcfg
WARNING: Simulation object /conv_tb/clk was not found in the design.
WARNING: Simulation object /conv_tb/rstn was not found in the design.
WARNING: Simulation object /conv_tb/start_conv was not found in the design.
WARNING: Simulation object /conv_tb/weight_en was not found in the design.
WARNING: Simulation object /conv_tb/weight_c was not found in the design.
WARNING: Simulation object /conv_tb/state was not found in the design.
WARNING: Simulation object /conv_tb/start_window was not found in the design.
WARNING: Simulation object /conv_tb/image_in was not found in the design.
WARNING: Simulation object /conv_tb/conv_result was not found in the design.
WARNING: Simulation object /conv_tb/conv_ovalid was not found in the design.
WARNING: Simulation object /conv_tb/conv_done was not found in the design.
WARNING: Simulation object /conv_tb/taps was not found in the design.
WARNING: Simulation object /conv_tb/fp_i was not found in the design.
WARNING: Simulation object /conv_tb/count_w was not found in the design.
WARNING: Simulation object /conv_tb/STATE was not found in the design.
WARNING: Simulation object /conv_tb/cnt_line was not found in the design.
WARNING: Simulation object /conv_tb/conv_result_r was not found in the design.
WARNING: Simulation object /conv_tb/cnt_conv was not found in the design.
WARNING: Simulation object /conv_tb/i was not found in the design.
WARNING: Simulation object /conv_tb/display_line was not found in the design.
WARNING: Simulation object /conv_tb/iIndex was not found in the design.
WARNING: Simulation object /conv_tb/iBmpWidth was not found in the design.
WARNING: Simulation object /conv_tb/iBmpHight was not found in the design.
WARNING: Simulation object /conv_tb/iBmpSize was not found in the design.
WARNING: Simulation object /conv_tb/iDataStartIndex was not found in the design.
WARNING: Simulation object /conv_tb/iBmpFileId was not found in the design.
WARNING: Simulation object /conv_tb/iCode was not found in the design.
WARNING: Simulation object /conv_tb/oBmpFileId_1 was not found in the design.
WARNING: Simulation object /conv_tb/rBmpData was not found in the design.
WARNING: Simulation object /conv_tb/conv_pixel_data_1 was not found in the design.
WARNING: Simulation object /conv_tb/conv_BmpData_1 was not found in the design.
WARNING: Simulation object /conv_tb/k was not found in the design.
WARNING: Simulation object /conv_tb/cycle was not found in the design.
WARNING: Simulation object /conv_tb/u_conv/cnt1 was not found in the design.
source maxpooling_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'maxpooling_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1109.754 ; gain = 0.000
current_wave_config {conv_tb_behav.wcfg}
conv_tb_behav.wcfg
add_wave {{/maxpooling_tb/clk}} {{/maxpooling_tb/rstn}} {{/maxpooling_tb/ivalid}} {{/maxpooling_tb/state}} {{/maxpooling_tb/din}} {{/maxpooling_tb/dout}} {{/maxpooling_tb/ovalid}} {{/maxpooling_tb/STATE}} {{/maxpooling_tb/cnt_line}} {{/maxpooling_tb/count_w}} {{/maxpooling_tb/fp_i}} {{/maxpooling_tb/pool_result_tb}} {{/maxpooling_tb/cnt_pool}} {{/maxpooling_tb/i}} {{/maxpooling_tb/display_line}} 
run 16700 ns
picture read over
maxpooling complete
          0 :  0   0   0   0   0   0   0   0   0   0   0   0  
          1 :  0   0   0   0   0   0 101  69   0   0   0   0  
          2 :  0   0   0   0  70 255 255 255 252   1   0   0  
          3 :  0   0   0  16 255 255 216 163 255  15   0   0  
          4 :  0   0   0 116 255 102   0  17 255 178   0   0  
          5 :  0   0   0 255 255  40   0  18 255 161   0   0  
          6 :  0   0   2 255 255   1   0 174 255 134   0   0  
          7 :  0   0   0 255 255  15  29 255 255  12   0   0  
          8 :  0   0   0 255 255  91 255 255 192   0   0   0  
          9 :  0   0   0  78 255 255 255 108   0   0   0   0  
         10 :  0   0   0   0 105 149   0   0   0   0   0   0  
         11 :  0   0   0   0   0   0   0   0   0   0   0   0  
         12 :$finish called at time : 11560 ns : File "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/maxpooling_tb.v" Line 108
restart
INFO: [Simtcl 6-17] Simulation restarted
run 16700 ns
picture read over
maxpooling complete
          0 :  0   0   0   0   0   0   0   0   0   0   0   0  
          1 :  0   0   0   0   0   0 101  69   0   0   0   0  
          2 :  0   0   0   0  70 255 255 255 252   1   0   0  
          3 :  0   0   0  16 255 255 216 163 255  15   0   0  
          4 :  0   0   0 116 255 102   0  17 255 178   0   0  
          5 :  0   0   0 255 255  40   0  18 255 161   0   0  
          6 :  0   0   2 255 255   1   0 174 255 134   0   0  
          7 :  0   0   0 255 255  15  29 255 255  12   0   0  
          8 :  0   0   0 255 255  91 255 255 192   0   0   0  
          9 :  0   0   0  78 255 255 255 108   0   0   0   0  
         10 :  0   0   0   0 105 149   0   0   0   0   0   0  
         11 :  0   0   0   0   0   0   0   0   0   0   0   0  
         12 :$finish called at time : 11560 ns : File "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/maxpooling_tb.v" Line 108
restart
INFO: [Simtcl 6-17] Simulation restarted
run 16700 ns
picture read over
maxpooling complete
          0 :  0   0   0   0   0   0   0   0   0   0   0   0  
          1 :  0   0   0   0   0   0 101  69   0   0   0   0  
          2 :  0   0   0   0  70 255 255 255 252   1   0   0  
          3 :  0   0   0  16 255 255 216 163 255  15   0   0  
          4 :  0   0   0 116 255 102   0  17 255 178   0   0  
          5 :  0   0   0 255 255  40   0  18 255 161   0   0  
          6 :  0   0   2 255 255   1   0 174 255 134   0   0  
          7 :  0   0   0 255 255  15  29 255 255  12   0   0  
          8 :  0   0   0 255 255  91 255 255 192   0   0   0  
          9 :  0   0   0  78 255 255 255 108   0   0   0   0  
         10 :  0   0   0   0 105 149   0   0   0   0   0   0  
         11 :  0   0   0   0   0   0   0   0   0   0   0   0  
         12 :$finish called at time : 11560 ns : File "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/maxpooling_tb.v" Line 108
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top fc_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sources_1/imports/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/fc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 634ab9dbf64044458d0d349d9172c458 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fc_tb_behav xil_defaultlib.fc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sources_1/imports/rtl/fc.v" Line 1. Module fc doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fc
Compiling module xil_defaultlib.fc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fc_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.754 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property is_enabled false [get_files  C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/conv_tb_behav.wcfg]
set_property is_enabled true [get_files  C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/fc_tb_behav.wcfg]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 634ab9dbf64044458d0d349d9172c458 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fc_tb_behav xil_defaultlib.fc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fc_tb_behav -key {Behavioral:sim_1:Functional:fc_tb} -tclbatch {fc_tb.tcl} -view {C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/fc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/fc_tb_behav.wcfg
source fc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.754 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 16700 ns
cnt_fc:    0  
fc_result_tb:         560  
$finish called at time : 5240 ns : File "C:/Users/liuzhouquan/Desktop/LPR/liuzhouquan_lizhaoyang/vivado/verilog/project_1.srcs/sim_1/imports/sim/fc_tb.v" Line 120
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.754 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 11 23:46:03 2023...
