Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/FPGA/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Board_behav xil_defaultlib.Board xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Shift_Data' [E:/VivadoProject/CSON/src/cpu.v:124]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.fetch_instruction
Compiling module xil_defaultlib.translation
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.barrelshifter32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.Board
Compiling module xil_defaultlib.glbl
Built simulation snapshot Board_behav
