--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml RAM.twx RAM.ncd -o RAM.twr RAM.pcf

Design file:              RAM.ncd
Physical constraint file: RAM.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
addr_b<0>   |    1.679(R)|    1.447(R)|clk_BUFGP         |   0.000|
addr_b<1>   |    0.956(R)|    0.954(R)|clk_BUFGP         |   0.000|
addr_b<2>   |    0.529(R)|    1.314(R)|clk_BUFGP         |   0.000|
addr_b<3>   |    1.060(R)|    1.265(R)|clk_BUFGP         |   0.000|
in_data<0>  |   -0.215(R)|    1.564(R)|clk_BUFGP         |   0.000|
in_data<1>  |    0.235(R)|    1.206(R)|clk_BUFGP         |   0.000|
in_data<2>  |   -0.028(R)|    1.415(R)|clk_BUFGP         |   0.000|
in_data<3>  |    0.201(R)|    1.233(R)|clk_BUFGP         |   0.000|
in_data<4>  |    0.026(R)|    1.373(R)|clk_BUFGP         |   0.000|
in_data<5>  |    0.375(R)|    1.091(R)|clk_BUFGP         |   0.000|
in_data<6>  |    0.170(R)|    1.256(R)|clk_BUFGP         |   0.000|
in_data<7>  |    0.277(R)|    1.171(R)|clk_BUFGP         |   0.000|
write_en    |    1.697(R)|    1.255(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
data_a<0>   |    7.786(R)|clk_BUFGP         |   0.000|
data_a<1>   |    8.004(R)|clk_BUFGP         |   0.000|
data_a<2>   |    8.029(R)|clk_BUFGP         |   0.000|
data_a<3>   |    8.033(R)|clk_BUFGP         |   0.000|
data_a<4>   |    8.305(R)|clk_BUFGP         |   0.000|
data_a<5>   |    8.036(R)|clk_BUFGP         |   0.000|
data_a<6>   |    8.265(R)|clk_BUFGP         |   0.000|
data_a<7>   |    8.283(R)|clk_BUFGP         |   0.000|
data_b<0>   |    8.060(R)|clk_BUFGP         |   0.000|
data_b<1>   |    8.004(R)|clk_BUFGP         |   0.000|
data_b<2>   |    8.002(R)|clk_BUFGP         |   0.000|
data_b<3>   |    7.790(R)|clk_BUFGP         |   0.000|
data_b<4>   |    8.270(R)|clk_BUFGP         |   0.000|
data_b<5>   |    8.263(R)|clk_BUFGP         |   0.000|
data_b<6>   |    8.561(R)|clk_BUFGP         |   0.000|
data_b<7>   |    8.243(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
addr_a<0>      |data_a<0>      |    6.749|
addr_a<0>      |data_a<1>      |    7.187|
addr_a<0>      |data_a<2>      |    7.627|
addr_a<0>      |data_a<3>      |    7.216|
addr_a<0>      |data_a<4>      |    7.179|
addr_a<0>      |data_a<5>      |    7.417|
addr_a<0>      |data_a<6>      |    7.870|
addr_a<0>      |data_a<7>      |    7.154|
addr_a<1>      |data_a<0>      |    6.339|
addr_a<1>      |data_a<1>      |    6.296|
addr_a<1>      |data_a<2>      |    6.084|
addr_a<1>      |data_a<3>      |    6.325|
addr_a<1>      |data_a<4>      |    6.713|
addr_a<1>      |data_a<5>      |    6.097|
addr_a<1>      |data_a<6>      |    6.579|
addr_a<1>      |data_a<7>      |    6.911|
addr_a<2>      |data_a<0>      |    6.554|
addr_a<2>      |data_a<1>      |    6.253|
addr_a<2>      |data_a<2>      |    6.043|
addr_a<2>      |data_a<3>      |    6.282|
addr_a<2>      |data_a<4>      |    6.631|
addr_a<2>      |data_a<5>      |    6.056|
addr_a<2>      |data_a<6>      |    6.538|
addr_a<2>      |data_a<7>      |    6.582|
addr_a<3>      |data_a<0>      |    6.411|
addr_a<3>      |data_a<1>      |    6.905|
addr_a<3>      |data_a<2>      |    6.855|
addr_a<3>      |data_a<3>      |    6.934|
addr_a<3>      |data_a<4>      |    6.829|
addr_a<3>      |data_a<5>      |    7.084|
addr_a<3>      |data_a<6>      |    7.100|
addr_a<3>      |data_a<7>      |    6.813|
addr_b<0>      |data_b<0>      |    5.876|
addr_b<0>      |data_b<1>      |    6.499|
addr_b<0>      |data_b<2>      |    7.408|
addr_b<0>      |data_b<3>      |    6.285|
addr_b<0>      |data_b<4>      |    7.688|
addr_b<0>      |data_b<5>      |    7.658|
addr_b<0>      |data_b<6>      |    8.212|
addr_b<0>      |data_b<7>      |    7.651|
addr_b<1>      |data_b<0>      |    6.629|
addr_b<1>      |data_b<1>      |    6.472|
addr_b<1>      |data_b<2>      |    6.673|
addr_b<1>      |data_b<3>      |    6.258|
addr_b<1>      |data_b<4>      |    6.703|
addr_b<1>      |data_b<5>      |    6.940|
addr_b<1>      |data_b<6>      |    7.489|
addr_b<1>      |data_b<7>      |    6.898|
addr_b<2>      |data_b<0>      |    6.308|
addr_b<2>      |data_b<1>      |    5.994|
addr_b<2>      |data_b<2>      |    6.243|
addr_b<2>      |data_b<3>      |    5.780|
addr_b<2>      |data_b<4>      |    6.279|
addr_b<2>      |data_b<5>      |    6.764|
addr_b<2>      |data_b<6>      |    7.043|
addr_b<2>      |data_b<7>      |    6.226|
addr_b<3>      |data_b<0>      |    6.687|
addr_b<3>      |data_b<1>      |    7.035|
addr_b<3>      |data_b<2>      |    6.303|
addr_b<3>      |data_b<3>      |    6.821|
addr_b<3>      |data_b<4>      |    6.316|
addr_b<3>      |data_b<5>      |    6.570|
addr_b<3>      |data_b<6>      |    7.120|
addr_b<3>      |data_b<7>      |    6.511|
---------------+---------------+---------+


Analysis completed Sun Jul 23 23:11:59 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 160 MB



