/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/examples/p10_acs.C $      */
/*                                                                        */
/* OpenPOWER sbe Project                                                  */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019                             */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
#include "fapi2.H"
#include "p10_acs.H"
#include "p10_scom_c.H"
#include "p10_scom_eq.H"
#include "p10_scom_iohs.H"
#include "p10_scom_mc.H"
#include "p10_scom_mcc.H"
#include "p10_scom_omi.H"
#include "p10_scom_phb.H"
#include "p10_scom_perv.H"
#include "p10_scom_pec.H"
#include "p10_scom_omic.H"

fapi2::ReturnCode p10_acs(
    const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target)
{
    using namespace scomt;
    using namespace scomt::perv;

    fapi2::buffer<uint64_t> l_data;

    FAPI_TRY(init(i_target));

    FAPI_TRY(GET_ASSIST_INTERRUPT_REG(i_target, l_data));
    FAPI_TRY(PUT_ASSIST_INTERRUPT_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_ATOMIC_LOCK_REG(i_target));
    SET_ATOMIC_LOCK_REG_LOCK_ENABLE(l_data);
    SET_ATOMIC_LOCK_REG_ID(0xFull, l_data);
    SET_ATOMIC_LOCK_REG_ACTIVITY(0xFull, l_data);
    FAPI_TRY(PUT_ATOMIC_LOCK_REG(i_target, l_data));

    FAPI_TRY(GET_ATTN_INTERRUPT_REG(i_target, l_data));
    FAPI_TRY(PUT_ATTN_INTERRUPT_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_BIST(i_target));
    SET_BIST_TC_BIST_START_TEST_DC(l_data);
    SET_BIST_TC_SRAM_ABIST_MODE_DC(l_data);
    SET_BIST_UNUSED_BC2(l_data);
    SET_BIST_TC_IOBIST_MODE_DC(l_data);
    SET_BIST_BIST_PERV(l_data);
    SET_BIST_BIST_UNIT1(l_data);
    SET_BIST_BIST_UNIT2(l_data);
    SET_BIST_BIST_UNIT3(l_data);
    SET_BIST_BIST_UNIT4(l_data);
    SET_BIST_BIST_UNIT5(l_data);
    SET_BIST_BIST_UNIT6(l_data);
    SET_BIST_BIST_UNIT7(l_data);
    SET_BIST_BIST_UNIT8(l_data);
    SET_BIST_BIST_UNIT9(l_data);
    SET_BIST_BIST_UNIT10(l_data);
    SET_BIST_BIST_UNIT11(l_data);
    SET_BIST_BIST_UNIT12(l_data);
    SET_BIST_BIST_UNIT13(l_data);
    SET_BIST_BIST_UNIT14(l_data);
    SET_BIST_BIST_STROBE_WINDOW_EN(l_data);
    FAPI_TRY(PUT_BIST(i_target, l_data));

    FAPI_TRY(GET_CC_ATOMIC_LOCK_REG(i_target, l_data));
    SET_CC_ATOMIC_LOCK_REG_LOCK_ENABLE(l_data);
    SET_CC_ATOMIC_LOCK_REG_ID(0xFull, l_data);
    SET_CC_ATOMIC_LOCK_REG_ACTIVITY(0xFull, l_data);
    FAPI_TRY(PUT_CC_ATOMIC_LOCK_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_CC_PROTECT_MODE_REG(i_target));
    SET_CC_PROTECT_MODE_REG_READ_PROTECT_ENABLE(l_data);
    SET_CC_PROTECT_MODE_REG_WRITE_PROTECT_ENABLE(l_data);
    FAPI_TRY(PUT_CC_PROTECT_MODE_REG(i_target, l_data));

    FAPI_TRY(GET_CLK_REGION(i_target, l_data));
    SET_CLK_REGION_CLOCK_CMD(0xFull, l_data);
    SET_CLK_REGION_SLAVE_MODE(l_data);
    SET_CLK_REGION_MASTER_MODE(l_data);
    SET_CLK_REGION_CLOCK_REGION_PERV(l_data);
    SET_CLK_REGION_CLOCK_REGION_UNIT1(l_data);
    SET_CLK_REGION_CLOCK_REGION_UNIT2(l_data);
    SET_CLK_REGION_CLOCK_REGION_UNIT3(l_data);
    SET_CLK_REGION_CLOCK_REGION_UNIT4(l_data);
    SET_CLK_REGION_CLOCK_REGION_UNIT5(l_data);
    SET_CLK_REGION_CLOCK_REGION_UNIT6(l_data);
    SET_CLK_REGION_CLOCK_REGION_UNIT7(l_data);
    SET_CLK_REGION_CLOCK_REGION_UNIT8(l_data);
    SET_CLK_REGION_CLOCK_REGION_UNIT9(l_data);
    SET_CLK_REGION_CLOCK_REGION_UNIT10(l_data);
    SET_CLK_REGION_CLOCK_REGION_UNIT11(l_data);
    SET_CLK_REGION_CLOCK_REGION_UNIT12(l_data);
    SET_CLK_REGION_CLOCK_REGION_UNIT13(l_data);
    SET_CLK_REGION_CLOCK_REGION_UNIT14(l_data);
    SET_CLK_REGION_SEL_THOLD_SL(l_data);
    SET_CLK_REGION_SEL_THOLD_NSL(l_data);
    SET_CLK_REGION_SEL_THOLD_ARY(l_data);
    SET_CLK_REGION_CLOCK_PULSE_USE_EVEN(l_data);
    SET_CLK_REGION_CLOCK_START_RUNN_SUPPR_FIRST_CLK(l_data);
    SET_CLK_REGION_CLOCK_STOP_RUNN_SUPPR_LAST_CLK(l_data);
    FAPI_TRY(PUT_CLK_REGION(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_CLOCK_STAT_ARY(i_target));
    SET_CLOCK_STAT_ARY_PERV_ARY(l_data);
    SET_CLOCK_STAT_ARY_UNIT1_ARY(l_data);
    SET_CLOCK_STAT_ARY_UNIT2_ARY(l_data);
    SET_CLOCK_STAT_ARY_UNIT3_ARY(l_data);
    SET_CLOCK_STAT_ARY_UNIT4_ARY(l_data);
    SET_CLOCK_STAT_ARY_UNIT5_ARY(l_data);
    SET_CLOCK_STAT_ARY_UNIT6_ARY(l_data);
    SET_CLOCK_STAT_ARY_UNIT7_ARY(l_data);
    SET_CLOCK_STAT_ARY_UNIT8_ARY(l_data);
    SET_CLOCK_STAT_ARY_UNIT9_ARY(l_data);
    SET_CLOCK_STAT_ARY_UNIT10_ARY(l_data);
    SET_CLOCK_STAT_ARY_UNIT11_ARY(l_data);
    SET_CLOCK_STAT_ARY_UNIT12_ARY(l_data);
    SET_CLOCK_STAT_ARY_UNIT13_ARY(l_data);
    SET_CLOCK_STAT_ARY_UNIT14_ARY(l_data);
    FAPI_TRY(PUT_CLOCK_STAT_ARY(i_target, l_data));

    FAPI_TRY(GET_CLOCK_STAT_NSL(i_target, l_data));
    SET_CLOCK_STAT_NSL_PERV_NSL(l_data);
    SET_CLOCK_STAT_NSL_UNIT1_NSL(l_data);
    SET_CLOCK_STAT_NSL_UNIT2_NSL(l_data);
    SET_CLOCK_STAT_NSL_UNIT3_NSL(l_data);
    SET_CLOCK_STAT_NSL_UNIT4_NSL(l_data);
    SET_CLOCK_STAT_NSL_UNIT5_NSL(l_data);
    SET_CLOCK_STAT_NSL_UNIT6_NSL(l_data);
    SET_CLOCK_STAT_NSL_UNIT7_NSL(l_data);
    SET_CLOCK_STAT_NSL_UNIT8_NSL(l_data);
    SET_CLOCK_STAT_NSL_UNIT9_NSL(l_data);
    SET_CLOCK_STAT_NSL_UNIT10_NSL(l_data);
    SET_CLOCK_STAT_NSL_UNIT11_NSL(l_data);
    SET_CLOCK_STAT_NSL_UNIT12_NSL(l_data);
    SET_CLOCK_STAT_NSL_UNIT13_NSL(l_data);
    SET_CLOCK_STAT_NSL_UNIT14_NSL(l_data);
    FAPI_TRY(PUT_CLOCK_STAT_NSL(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_CLOCK_STAT_SL(i_target));
    SET_CLOCK_STAT_SL_PERV_SL(l_data);
    SET_CLOCK_STAT_SL_UNIT1_SL(l_data);
    SET_CLOCK_STAT_SL_UNIT2_SL(l_data);
    SET_CLOCK_STAT_SL_UNIT3_SL(l_data);
    SET_CLOCK_STAT_SL_UNIT4_SL(l_data);
    SET_CLOCK_STAT_SL_UNIT5_SL(l_data);
    SET_CLOCK_STAT_SL_UNIT6_SL(l_data);
    SET_CLOCK_STAT_SL_UNIT7_SL(l_data);
    SET_CLOCK_STAT_SL_UNIT8_SL(l_data);
    SET_CLOCK_STAT_SL_UNIT9_SL(l_data);
    SET_CLOCK_STAT_SL_UNIT10_SL(l_data);
    SET_CLOCK_STAT_SL_UNIT11_SL(l_data);
    SET_CLOCK_STAT_SL_UNIT12_SL(l_data);
    SET_CLOCK_STAT_SL_UNIT13_SL(l_data);
    SET_CLOCK_STAT_SL_UNIT14_SL(l_data);
    FAPI_TRY(PUT_CLOCK_STAT_SL(i_target, l_data));

    FAPI_TRY(GET_CPLT_CONF0_RW(i_target, l_data));
    FAPI_TRY(PUT_CPLT_CONF0_RW(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_CPLT_CONF0_WO_CLEAR(i_target));
    FAPI_TRY(PUT_CPLT_CONF0_WO_CLEAR(i_target, l_data));

    FAPI_TRY(GET_CPLT_CONF0_WO_OR(i_target, l_data));
    FAPI_TRY(PUT_CPLT_CONF0_WO_OR(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_CPLT_CONF1_RW(i_target));
    FAPI_TRY(PUT_CPLT_CONF1_RW(i_target, l_data));

    FAPI_TRY(GET_CPLT_CONF1_WO_CLEAR(i_target, l_data));
    FAPI_TRY(PUT_CPLT_CONF1_WO_CLEAR(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_CPLT_CONF1_WO_OR(i_target));
    FAPI_TRY(PUT_CPLT_CONF1_WO_OR(i_target, l_data));

    FAPI_TRY(GET_CPLT_CTRL0_RW(i_target, l_data));
    FAPI_TRY(PUT_CPLT_CTRL0_RW(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_CPLT_CTRL0_WO_CLEAR(i_target));
    FAPI_TRY(PUT_CPLT_CTRL0_WO_CLEAR(i_target, l_data));

    FAPI_TRY(GET_CPLT_CTRL0_WO_OR(i_target, l_data));
    FAPI_TRY(PUT_CPLT_CTRL0_WO_OR(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_CPLT_CTRL1_RW(i_target));
    FAPI_TRY(PUT_CPLT_CTRL1_RW(i_target, l_data));

    FAPI_TRY(GET_CPLT_CTRL1_WO_CLEAR(i_target, l_data));
    FAPI_TRY(PUT_CPLT_CTRL1_WO_CLEAR(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_CPLT_CTRL1_WO_OR(i_target));
    FAPI_TRY(PUT_CPLT_CTRL1_WO_OR(i_target, l_data));

    FAPI_TRY(GET_CPLT_CTRL2_RW(i_target, l_data));
    FAPI_TRY(PUT_CPLT_CTRL2_RW(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_CPLT_CTRL2_WO_CLEAR(i_target));
    FAPI_TRY(PUT_CPLT_CTRL2_WO_CLEAR(i_target, l_data));

    FAPI_TRY(GET_CPLT_CTRL2_WO_OR(i_target, l_data));
    FAPI_TRY(PUT_CPLT_CTRL2_WO_OR(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_CPLT_CTRL3_RW(i_target));
    FAPI_TRY(PUT_CPLT_CTRL3_RW(i_target, l_data));

    FAPI_TRY(GET_CPLT_CTRL3_WO_CLEAR(i_target, l_data));
    FAPI_TRY(PUT_CPLT_CTRL3_WO_CLEAR(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_CPLT_CTRL3_WO_OR(i_target));
    FAPI_TRY(PUT_CPLT_CTRL3_WO_OR(i_target, l_data));

    FAPI_TRY(GET_CPLT_CTRL4_RW(i_target, l_data));
    FAPI_TRY(PUT_CPLT_CTRL4_RW(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_CPLT_CTRL4_WO_CLEAR(i_target));
    FAPI_TRY(PUT_CPLT_CTRL4_WO_CLEAR(i_target, l_data));

    FAPI_TRY(GET_CPLT_CTRL4_WO_OR(i_target, l_data));
    FAPI_TRY(PUT_CPLT_CTRL4_WO_OR(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_CPLT_CTRL5_RW(i_target));
    FAPI_TRY(PUT_CPLT_CTRL5_RW(i_target, l_data));

    FAPI_TRY(GET_CPLT_CTRL5_WO_CLEAR(i_target, l_data));
    FAPI_TRY(PUT_CPLT_CTRL5_WO_CLEAR(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_CPLT_CTRL5_WO_OR(i_target));
    FAPI_TRY(PUT_CPLT_CTRL5_WO_OR(i_target, l_data));

    FAPI_TRY(GET_CPLT_MASK0(i_target, l_data));
    SET_CPLT_MASK0_CPLTMASK0(0xFull, l_data);
    FAPI_TRY(PUT_CPLT_MASK0(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_CPLT_STAT0(i_target));
    SET_CPLT_STAT0_ABIST_DONE_DC(l_data);
    SET_CPLT_STAT0_EBIST_DONE_DC(l_data);
    SET_CPLT_STAT0_UNUSED(l_data);
    SET_CPLT_STAT0_UNUSED_1I(l_data);
    SET_CPLT_STAT0_RESERVED_2I(l_data);
    SET_CPLT_STAT0_RESERVED_3I(l_data);
    SET_CPLT_STAT0_TC_DIAG_PORT0_OUT(l_data);
    SET_CPLT_STAT0_TC_DIAG_PORT1_OUT(l_data);
    SET_CPLT_STAT0_RESERVED_6I(l_data);
    SET_CPLT_STAT0_PLL_DESTOUT(l_data);
    SET_CPLT_STAT0_UNUSED_7I(l_data);
    SET_CPLT_STAT0_CC_CTRL_OPCG_DONE_DC(l_data);
    SET_CPLT_STAT0_CC_CTRL_CHIPLET_IS_ALIGNED_DC(l_data);
    SET_CPLT_STAT0_CC_CTRL_PARALLEL_SCAN_COMPARE_ERR(l_data);
    SET_CPLT_STAT0_FREE_USAGE_10I(l_data);
    SET_CPLT_STAT0_IOPCI_TC_HSSPRTREADYA(l_data);
    SET_CPLT_STAT0_CC_CTRL_PARALLEL_SCAN_COMPARE_HEADER_ERR(l_data);
    SET_CPLT_STAT0_FREE_USAGE_11I(l_data);
    SET_CPLT_STAT0_IOPCI_TC_HSSPRTREADYB(l_data);
    SET_CPLT_STAT0_FREE_USAGE_12I(l_data);
    SET_CPLT_STAT0_MC_TC_0_FIR_HOST_ATTN(l_data);
    SET_CPLT_STAT0_FREE_USAGE_13I(l_data);
    SET_CPLT_STAT0_MC_TC_1_FIR_HOST_ATTN(l_data);
    SET_CPLT_STAT0_FREE_USAGE_14I(l_data);
    SET_CPLT_STAT0_MC_TC_2_FIR_HOST_ATTN(l_data);
    SET_CPLT_STAT0_FREE_USAGE_15I(l_data);
    SET_CPLT_STAT0_MC_TC_3_FIR_HOST_ATTN(l_data);
    SET_CPLT_STAT0_FREE_USAGE_16I(l_data);
    SET_CPLT_STAT0_MC_TC_4_FIR_HOST_ATTN(l_data);
    SET_CPLT_STAT0_FREE_USAGE_17I(l_data);
    SET_CPLT_STAT0_MC_TC_5_FIR_HOST_ATTN(l_data);
    SET_CPLT_STAT0_FREE_USAGE_18I(l_data);
    SET_CPLT_STAT0_MC_TC_6_FIR_HOST_ATTN(l_data);
    SET_CPLT_STAT0_FREE_USAGE_19I(l_data);
    SET_CPLT_STAT0_MC_TC_7_FIR_HOST_ATTN(l_data);
    SET_CPLT_STAT0_FREE_USAGE_20I(l_data);
    SET_CPLT_STAT0_MC_TC_8_FIR_HOST_ATTN(l_data);
    SET_CPLT_STAT0_FREE_USAGE_21I(l_data);
    SET_CPLT_STAT0_FREE_USAGE_22I(l_data);
    SET_CPLT_STAT0_FREE_USAGE_23I(l_data);
    FAPI_TRY(PUT_CPLT_STAT0(i_target, l_data));

    FAPI_TRY(GET_CTRL_ATOMIC_LOCK_REG(i_target, l_data));
    SET_CTRL_ATOMIC_LOCK_REG_LOCK_ENABLE(l_data);
    SET_CTRL_ATOMIC_LOCK_REG_ID(0xFull, l_data);
    SET_CTRL_ATOMIC_LOCK_REG_ACTIVITY(0xFull, l_data);
    FAPI_TRY(PUT_CTRL_ATOMIC_LOCK_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_CTRL_PROTECT_MODE_REG(i_target));
    SET_CTRL_PROTECT_MODE_REG_READ_PROTECT_ENABLE(l_data);
    SET_CTRL_PROTECT_MODE_REG_WRITE_PROTECT_ENABLE(l_data);
    FAPI_TRY(PUT_CTRL_PROTECT_MODE_REG(i_target, l_data));

    FAPI_TRY(GET_DBG_CBS_CC(i_target, l_data));
    SET_DBG_CBS_CC_DBG_RESET_EP(l_data);
    SET_DBG_CBS_CC_DBG_OPCG_IP(l_data);
    SET_DBG_CBS_CC_DBG_VITL_CLKOFF(l_data);
    SET_DBG_CBS_CC_DBG_TEST_ENABLE(l_data);
    SET_DBG_CBS_CC_DBG_CBS_REQ(l_data);
    SET_DBG_CBS_CC_DBG_CBS_CMD(0xFull, l_data);
    SET_DBG_CBS_CC_DBG_CBS_STATE(0xFull, l_data);
    SET_DBG_CBS_CC_DBG_SECURITY_DEBUG_MODE(l_data);
    SET_DBG_CBS_CC_DBG_CBS_PROTOCOL_ERROR(l_data);
    SET_DBG_CBS_CC_DBG_PCB_IDLE(l_data);
    SET_DBG_CBS_CC_DBG_CURRENT_OPCG_MODE(0xFull, l_data);
    SET_DBG_CBS_CC_DBG_LAST_OPCG_MODE(0xFull, l_data);
    SET_DBG_CBS_CC_DBG_PCB_ERROR(l_data);
    SET_DBG_CBS_CC_DBG_PARITY_ERROR(l_data);
    SET_DBG_CBS_CC_DBG_CC_ERROR(l_data);
    SET_DBG_CBS_CC_DBG_CHIPLET_IS_ALIGNED(l_data);
    SET_DBG_CBS_CC_DBG_PCB_REQUEST_SINCE_RESET(l_data);
    SET_DBG_CBS_CC_DBG_PARANOIA_TEST_ENABLE_CHANGE(l_data);
    SET_DBG_CBS_CC_DBG_PARANOIA_VITL_CLKOFF_CHANGE(l_data);
    SET_DBG_CBS_CC_TP_TPFSI_CBS_ACK(l_data);
    FAPI_TRY(PUT_DBG_CBS_CC(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_DPLL_CNTL_NEST_REGS_CTRL_RW(i_target));
    FAPI_TRY(PUT_DPLL_CNTL_NEST_REGS_CTRL_RW(i_target, l_data));

    FAPI_TRY(GET_DPLL_CNTL_NEST_REGS_CTRL_WO_CLEAR(i_target, l_data));
    FAPI_TRY(PUT_DPLL_CNTL_NEST_REGS_CTRL_WO_CLEAR(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_DPLL_CNTL_NEST_REGS_CTRL_WO_OR(i_target));
    FAPI_TRY(PUT_DPLL_CNTL_NEST_REGS_CTRL_WO_OR(i_target, l_data));

    FAPI_TRY(GET_DPLL_CNTL_NEST_REGS_ECHAR(i_target, l_data));
    SET_DPLL_CNTL_NEST_REGS_ECHAR_DYNAMIC_ENCODED_DATA(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_ECHAR_MIN_ENCODED_DATA(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_ECHAR_MAX_ENCODED_DATA(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_ECHAR_INVERTED_DYNAMIC_ENCODE_INJECT(0xFull, l_data);
    FAPI_TRY(PUT_DPLL_CNTL_NEST_REGS_ECHAR(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_DPLL_CNTL_NEST_REGS_FREQ(i_target));
    SET_DPLL_CNTL_NEST_REGS_FREQ_FMAX(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_FREQ_HIRES_FMAX(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_FREQ_FF_MAX_MULT_FRAC7(l_data);
    SET_DPLL_CNTL_NEST_REGS_FREQ_FMULT(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_FREQ_HIRES_FMULT(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_FREQ_MULT_FRAC7(l_data);
    SET_DPLL_CNTL_NEST_REGS_FREQ_FMIN(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_FREQ_HIRES_FMIN(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_FREQ_FF_MIN_MULT_FRAC7(l_data);
    FAPI_TRY(PUT_DPLL_CNTL_NEST_REGS_FREQ(i_target, l_data));

    FAPI_TRY(GET_DPLL_CNTL_NEST_REGS_ICHAR(i_target, l_data));
    SET_DPLL_CNTL_NEST_REGS_ICHAR_FREQIN_AVG(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_ICHAR_HIRES_FREQIN_AVG(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_ICHAR_FREQIN_MAX(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_ICHAR_HIRES_FREQIN_MAX(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_ICHAR_FREQIN_MIN(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_ICHAR_HIRES_FREQIN_MIN(0xFull, l_data);
    FAPI_TRY(PUT_DPLL_CNTL_NEST_REGS_ICHAR(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_DPLL_CNTL_NEST_REGS_OCHAR(i_target));
    SET_DPLL_CNTL_NEST_REGS_OCHAR_FREQOUT_MAX(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_OCHAR_HIRES_FREQOUT_MAX(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_OCHAR_FREQOUT_AVG(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_OCHAR_HIRES_FREQOUT_AVG(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_OCHAR_FREQOUT_MIN(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_OCHAR_HIRES_FREQOUT_MIN(0xFull, l_data);
    FAPI_TRY(PUT_DPLL_CNTL_NEST_REGS_OCHAR(i_target, l_data));

    FAPI_TRY(GET_DPLL_CNTL_NEST_REGS_STAT(i_target, l_data));
    SET_DPLL_CNTL_NEST_REGS_STAT_FREQOUT(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_STAT_HIRES_FREQOUT(0xFull, l_data);
    SET_DPLL_CNTL_NEST_REGS_STAT_UPDATE_COMPLETE(l_data);
    SET_DPLL_CNTL_NEST_REGS_STAT_FREQ_CHANGE(l_data);
    SET_DPLL_CNTL_NEST_REGS_STAT_BLOCK_ACTIVE(l_data);
    SET_DPLL_CNTL_NEST_REGS_STAT_LOCK(l_data);
    FAPI_TRY(PUT_DPLL_CNTL_NEST_REGS_STAT(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_DPLL_CNTL_NEST_REGS_TESTSEL(i_target));
    SET_DPLL_CNTL_NEST_REGS_TESTSEL_DPLL_TESTSEL_TEST_SEL(0xFull, l_data);
    FAPI_TRY(PUT_DPLL_CNTL_NEST_REGS_TESTSEL(i_target, l_data));

    FAPI_TRY(GET_DPLL_CNTL_PAU_REGS_CTRL_RW(i_target, l_data));
    FAPI_TRY(PUT_DPLL_CNTL_PAU_REGS_CTRL_RW(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_DPLL_CNTL_PAU_REGS_CTRL_WO_CLEAR(i_target));
    FAPI_TRY(PUT_DPLL_CNTL_PAU_REGS_CTRL_WO_CLEAR(i_target, l_data));

    FAPI_TRY(GET_DPLL_CNTL_PAU_REGS_CTRL_WO_OR(i_target, l_data));
    FAPI_TRY(PUT_DPLL_CNTL_PAU_REGS_CTRL_WO_OR(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_DPLL_CNTL_PAU_REGS_ECHAR(i_target));
    SET_DPLL_CNTL_PAU_REGS_ECHAR_DYNAMIC_ENCODED_DATA(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_ECHAR_MIN_ENCODED_DATA(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_ECHAR_MAX_ENCODED_DATA(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_ECHAR_INVERTED_DYNAMIC_ENCODE_INJECT(0xFull, l_data);
    FAPI_TRY(PUT_DPLL_CNTL_PAU_REGS_ECHAR(i_target, l_data));

    FAPI_TRY(GET_DPLL_CNTL_PAU_REGS_FREQ(i_target, l_data));
    SET_DPLL_CNTL_PAU_REGS_FREQ_FMAX(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_FREQ_HIRES_FMAX(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_FREQ_FF_MAX_MULT_FRAC7(l_data);
    SET_DPLL_CNTL_PAU_REGS_FREQ_FMULT(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_FREQ_HIRES_FMULT(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_FREQ_MULT_FRAC7(l_data);
    SET_DPLL_CNTL_PAU_REGS_FREQ_FMIN(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_FREQ_HIRES_FMIN(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_FREQ_FF_MIN_MULT_FRAC7(l_data);
    FAPI_TRY(PUT_DPLL_CNTL_PAU_REGS_FREQ(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_DPLL_CNTL_PAU_REGS_ICHAR(i_target));
    SET_DPLL_CNTL_PAU_REGS_ICHAR_FREQIN_AVG(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_ICHAR_HIRES_FREQIN_AVG(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_ICHAR_FREQIN_MAX(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_ICHAR_HIRES_FREQIN_MAX(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_ICHAR_FREQIN_MIN(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_ICHAR_HIRES_FREQIN_MIN(0xFull, l_data);
    FAPI_TRY(PUT_DPLL_CNTL_PAU_REGS_ICHAR(i_target, l_data));

    FAPI_TRY(GET_DPLL_CNTL_PAU_REGS_OCHAR(i_target, l_data));
    SET_DPLL_CNTL_PAU_REGS_OCHAR_FREQOUT_MAX(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_OCHAR_HIRES_FREQOUT_MAX(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_OCHAR_FREQOUT_AVG(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_OCHAR_HIRES_FREQOUT_AVG(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_OCHAR_FREQOUT_MIN(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_OCHAR_HIRES_FREQOUT_MIN(0xFull, l_data);
    FAPI_TRY(PUT_DPLL_CNTL_PAU_REGS_OCHAR(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_DPLL_CNTL_PAU_REGS_STAT(i_target));
    SET_DPLL_CNTL_PAU_REGS_STAT_FREQOUT(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_STAT_HIRES_FREQOUT(0xFull, l_data);
    SET_DPLL_CNTL_PAU_REGS_STAT_UPDATE_COMPLETE(l_data);
    SET_DPLL_CNTL_PAU_REGS_STAT_FREQ_CHANGE(l_data);
    SET_DPLL_CNTL_PAU_REGS_STAT_BLOCK_ACTIVE(l_data);
    SET_DPLL_CNTL_PAU_REGS_STAT_LOCK(l_data);
    FAPI_TRY(PUT_DPLL_CNTL_PAU_REGS_STAT(i_target, l_data));

    FAPI_TRY(GET_DPLL_CNTL_PAU_REGS_TESTSEL(i_target, l_data));
    SET_DPLL_CNTL_PAU_REGS_TESTSEL_DPLL_TESTSEL_TEST_SEL(0xFull, l_data);
    FAPI_TRY(PUT_DPLL_CNTL_PAU_REGS_TESTSEL(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EDRAM_STATUS(i_target));
    SET_EDRAM_STATUS_EDRAM_STAT(0xFull, l_data);
    FAPI_TRY(PUT_EDRAM_STATUS(i_target, l_data));

    FAPI_TRY(GET_EPS_DBG_INST1_COND_REG_1(i_target, l_data));
    SET_EPS_DBG_INST1_COND_REG_1_COND1_SEL_A(0xFull, l_data);
    SET_EPS_DBG_INST1_COND_REG_1_COND1_SEL_B(0xFull, l_data);
    SET_EPS_DBG_INST1_COND_REG_1_COND2_SEL_A(0xFull, l_data);
    SET_EPS_DBG_INST1_COND_REG_1_COND2_SEL_B(0xFull, l_data);
    SET_EPS_DBG_INST1_COND_REG_1_C1_INAROW_MODE(l_data);
    SET_EPS_DBG_INST1_COND_REG_1_AND_TRIGGER_MODE1(l_data);
    SET_EPS_DBG_INST1_COND_REG_1_NOT_TRIGGER_MODE1(l_data);
    SET_EPS_DBG_INST1_COND_REG_1_EDGE_TRIGGER_MODE1(l_data);
    SET_EPS_DBG_INST1_COND_REG_1_UNUSED_1(0xFull, l_data);
    SET_EPS_DBG_INST1_COND_REG_1_C2_INAROW_MODE(l_data);
    SET_EPS_DBG_INST1_COND_REG_1_AND_TRIGGER_MODE2(l_data);
    SET_EPS_DBG_INST1_COND_REG_1_NOT_TRIGGER_MODE2(l_data);
    SET_EPS_DBG_INST1_COND_REG_1_EDGE_TRIGGER_MODE2(l_data);
    SET_EPS_DBG_INST1_COND_REG_1_UNUSED_2(0xFull, l_data);
    SET_EPS_DBG_INST1_COND_REG_1_COND3_ENABLE_RESET(l_data);
    SET_EPS_DBG_INST1_COND_REG_1_EXACT_TO_MODE(l_data);
    SET_EPS_DBG_INST1_COND_REG_1_RESET_C2TIMER_ON_C1(l_data);
    SET_EPS_DBG_INST1_COND_REG_1_RESET_C3_ON_C0(l_data);
    SET_EPS_DBG_INST1_COND_REG_1_SLOW_TO_MODE(l_data);
    SET_EPS_DBG_INST1_COND_REG_1_EXACT_RESET_C3_ON_TO(l_data);
    SET_EPS_DBG_INST1_COND_REG_1_C1_COUNT_LT(0xFull, l_data);
    SET_EPS_DBG_INST1_COND_REG_1_C2_COUNT_LT(0xFull, l_data);
    SET_EPS_DBG_INST1_COND_REG_1_RESET_C3_SELECT(0xFull, l_data);
    FAPI_TRY(PUT_EPS_DBG_INST1_COND_REG_1(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_DBG_INST1_COND_REG_2(i_target));
    SET_EPS_DBG_INST1_COND_REG_2_CROSS_COUPLE_SELECT_1_A(0xFull, l_data);
    SET_EPS_DBG_INST1_COND_REG_2_CROSS_COUPLE_SELECT_1_B(0xFull, l_data);
    SET_EPS_DBG_INST1_COND_REG_2_CROSS_COUPLE_SELECT_2_A(0xFull, l_data);
    SET_EPS_DBG_INST1_COND_REG_2_CROSS_COUPLE_SELECT_2_B(0xFull, l_data);
    SET_EPS_DBG_INST1_COND_REG_2_TO_CMP_LT(0xFull, l_data);
    FAPI_TRY(PUT_EPS_DBG_INST1_COND_REG_2(i_target, l_data));

    FAPI_TRY(GET_EPS_DBG_INST1_COND_REG_3(i_target, l_data));
    FAPI_TRY(PUT_EPS_DBG_INST1_COND_REG_3(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_DBG_INST2_COND_REG_1(i_target));
    SET_EPS_DBG_INST2_COND_REG_1_COND1_SEL_A(0xFull, l_data);
    SET_EPS_DBG_INST2_COND_REG_1_COND1_SEL_B(0xFull, l_data);
    SET_EPS_DBG_INST2_COND_REG_1_COND2_SEL_A(0xFull, l_data);
    SET_EPS_DBG_INST2_COND_REG_1_COND2_SEL_B(0xFull, l_data);
    SET_EPS_DBG_INST2_COND_REG_1_C1_INAROW_MODE(l_data);
    SET_EPS_DBG_INST2_COND_REG_1_AND_TRIGGER_MODE1(l_data);
    SET_EPS_DBG_INST2_COND_REG_1_NOT_TRIGGER_MODE1(l_data);
    SET_EPS_DBG_INST2_COND_REG_1_EDGE_TRIGGER_MODE1(l_data);
    SET_EPS_DBG_INST2_COND_REG_1_UNUSED_1(0xFull, l_data);
    SET_EPS_DBG_INST2_COND_REG_1_C2_INAROW_MODE(l_data);
    SET_EPS_DBG_INST2_COND_REG_1_AND_TRIGGER_MODE2(l_data);
    SET_EPS_DBG_INST2_COND_REG_1_NOT_TRIGGER_MODE2(l_data);
    SET_EPS_DBG_INST2_COND_REG_1_EDGE_TRIGGER_MODE2(l_data);
    SET_EPS_DBG_INST2_COND_REG_1_UNUSED_2(0xFull, l_data);
    SET_EPS_DBG_INST2_COND_REG_1_COND3_ENABLE_RESET(l_data);
    SET_EPS_DBG_INST2_COND_REG_1_EXACT_TO_MODE(l_data);
    SET_EPS_DBG_INST2_COND_REG_1_RESET_C2TIMER_ON_C1(l_data);
    SET_EPS_DBG_INST2_COND_REG_1_RESET_C3_ON_C0(l_data);
    SET_EPS_DBG_INST2_COND_REG_1_SLOW_TO_MODE(l_data);
    SET_EPS_DBG_INST2_COND_REG_1_EXACT_RESET_C3_ON_TO(l_data);
    SET_EPS_DBG_INST2_COND_REG_1_C1_COUNT_LT(0xFull, l_data);
    SET_EPS_DBG_INST2_COND_REG_1_C2_COUNT_LT(0xFull, l_data);
    SET_EPS_DBG_INST2_COND_REG_1_RESET_C3_SELECT(0xFull, l_data);
    FAPI_TRY(PUT_EPS_DBG_INST2_COND_REG_1(i_target, l_data));

    FAPI_TRY(GET_EPS_DBG_INST2_COND_REG_2(i_target, l_data));
    SET_EPS_DBG_INST2_COND_REG_2_CROSS_COUPLE_SELECT_1_A(0xFull, l_data);
    SET_EPS_DBG_INST2_COND_REG_2_CROSS_COUPLE_SELECT_1_B(0xFull, l_data);
    SET_EPS_DBG_INST2_COND_REG_2_CROSS_COUPLE_SELECT_2_A(0xFull, l_data);
    SET_EPS_DBG_INST2_COND_REG_2_CROSS_COUPLE_SELECT_2_B(0xFull, l_data);
    SET_EPS_DBG_INST2_COND_REG_2_TO_CMP_LT(0xFull, l_data);
    FAPI_TRY(PUT_EPS_DBG_INST2_COND_REG_2(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_DBG_INST2_COND_REG_3(i_target));
    FAPI_TRY(PUT_EPS_DBG_INST2_COND_REG_3(i_target, l_data));

    FAPI_TRY(GET_EPS_DBG_MODE_REG(i_target, l_data));
    SET_EPS_DBG_MODE_REG_GLB_BRCST_MODE(0xFull, l_data);
    SET_EPS_DBG_MODE_REG_TRACE_SEL_MODE(0xFull, l_data);
    SET_EPS_DBG_MODE_REG_TRIG_SEL_MODE(0xFull, l_data);
    SET_EPS_DBG_MODE_REG_STOP_ON_XSTOP_SELECTION(l_data);
    SET_EPS_DBG_MODE_REG_STOP_ON_RECOV_ERR_SELECTION(l_data);
    SET_EPS_DBG_MODE_REG_STOP_ON_SPATTN_SELECTION(l_data);
    SET_EPS_DBG_MODE_REG_FREEZE_SEL_MODE(l_data);
    SET_EPS_DBG_MODE_REG_SYNC_BRCST_MODE(0xFull, l_data);
    SET_EPS_DBG_MODE_REG_TRACE_RUN_STATUS(0xFull, l_data);
    SET_EPS_DBG_MODE_REG_IS_FROZEN_STATUS(l_data);
    SET_EPS_DBG_MODE_REG_INST1_CONDITION_HISTORY_STATUS(0xFull, l_data);
    SET_EPS_DBG_MODE_REG_INST2_CONDITION_HISTORY_STATUS(0xFull, l_data);
    FAPI_TRY(PUT_EPS_DBG_MODE_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_DBG_TRACE_MODE_REG_2(i_target));
    SET_EPS_DBG_TRACE_MODE_REG_2_RUNN_COUNT_COMPARE_VALUE(0xFull, l_data);
    SET_EPS_DBG_TRACE_MODE_REG_2_IMM_FREEZE_MODE(l_data);
    SET_EPS_DBG_TRACE_MODE_REG_2_STOP_ON_ERR(l_data);
    SET_EPS_DBG_TRACE_MODE_REG_2_BANK_ON_RUNN_MATCH(l_data);
    SET_EPS_DBG_TRACE_MODE_REG_2_FORCE_TEST_MODE(l_data);
    SET_EPS_DBG_TRACE_MODE_REG_2_ACCUM_HIST_MODE(l_data);
    SET_EPS_DBG_TRACE_MODE_REG_2_FRZ_COUNT_ON(l_data);
    SET_EPS_DBG_TRACE_MODE_REG_2_EXTEND_BANK(0xFull, l_data);
    FAPI_TRY(PUT_EPS_DBG_TRACE_MODE_REG_2(i_target, l_data));

    FAPI_TRY(GET_EPS_DBG_TRACE_REG_0(i_target, l_data));
    SET_EPS_DBG_TRACE_REG_0_INST1_COND3_ENABLE(l_data);
    SET_EPS_DBG_TRACE_REG_0_INST2_COND3_ENABLE(l_data);
    SET_EPS_DBG_TRACE_REG_0_INST3_COND3_ENABLE(l_data);
    SET_EPS_DBG_TRACE_REG_0_INST4_COND3_ENABLE(l_data);
    SET_EPS_DBG_TRACE_REG_0_INST1_SLOW_LFSR_MODE(l_data);
    SET_EPS_DBG_TRACE_REG_0_INST2_SLOW_LFSR_MODE(l_data);
    SET_EPS_DBG_TRACE_REG_0_INST3_SLOW_LFSR_MODE(l_data);
    SET_EPS_DBG_TRACE_REG_0_INST4_SLOW_LFSR_MODE(l_data);
    SET_EPS_DBG_TRACE_REG_0_INST1_CONDITION1_TRIG_SEL(0xFull, l_data);
    SET_EPS_DBG_TRACE_REG_0_INST1_CONDITION2_TRIG_SEL(0xFull, l_data);
    SET_EPS_DBG_TRACE_REG_0_INST1_C2_TIMEOUT_TRIG_SEL(0xFull, l_data);
    SET_EPS_DBG_TRACE_REG_0_INST2_CONDITION1_TRIG_SEL(0xFull, l_data);
    SET_EPS_DBG_TRACE_REG_0_INST2_CONDITION2_TRIG_SEL(0xFull, l_data);
    SET_EPS_DBG_TRACE_REG_0_INST2_C2_TIMEOUT_TRIG_SEL(0xFull, l_data);
    SET_EPS_DBG_TRACE_REG_0_EXT_TRIG_ON_STOP(l_data);
    SET_EPS_DBG_TRACE_REG_0_EXT_TRIG_ON_FREEZE(l_data);
    SET_EPS_DBG_TRACE_REG_0_CORE_RAS0_TRIG_SEL(0xFull, l_data);
    SET_EPS_DBG_TRACE_REG_0_CORE_RAS1_TRIG_SEL(0xFull, l_data);
    SET_EPS_DBG_TRACE_REG_0_PC_TP_TRIG_SEL(0xFull, l_data);
    SET_EPS_DBG_TRACE_REG_0_DBG_ARM_SEL(0xFull, l_data);
    SET_EPS_DBG_TRACE_REG_0_TRIG0_LEVEL_SEL(0xFull, l_data);
    SET_EPS_DBG_TRACE_REG_0_TRIG1_LEVEL_SEL(0xFull, l_data);
    FAPI_TRY(PUT_EPS_DBG_TRACE_REG_0(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_DBG_TRACE_REG_1(i_target));
    SET_EPS_DBG_TRACE_REG_1_1_CONDITION1_ACTION_DO(0xFull, l_data);
    SET_EPS_DBG_TRACE_REG_1_1_CONDITION2_ACTION_DO(0xFull, l_data);
    SET_EPS_DBG_TRACE_REG_1_1_C2_TIMEOUT_ACTION_DO(0xFull, l_data);
    SET_EPS_DBG_TRACE_REG_1_2_CONDITION1_ACTION_DO(0xFull, l_data);
    SET_EPS_DBG_TRACE_REG_1_2_CONDITION2_ACTION_DO(0xFull, l_data);
    SET_EPS_DBG_TRACE_REG_1_2_C2_TIMEOUT_ACTION_DO(0xFull, l_data);
    SET_EPS_DBG_TRACE_REG_1_1_CONDITION1_ACTION_WAITN(l_data);
    SET_EPS_DBG_TRACE_REG_1_1_CONDITION2_ACTION_WAITN(l_data);
    SET_EPS_DBG_TRACE_REG_1_1_C2_TIMEOUT_ACTION_WAITN(l_data);
    SET_EPS_DBG_TRACE_REG_1_2_CONDITION1_ACTION_WAITN(l_data);
    SET_EPS_DBG_TRACE_REG_1_2_CONDITION2_ACTION_WAITN(l_data);
    SET_EPS_DBG_TRACE_REG_1_2_C2_TIMEOUT_ACTION_WAITN(l_data);
    SET_EPS_DBG_TRACE_REG_1_1_CONDITION1_ACTION_BANK(l_data);
    SET_EPS_DBG_TRACE_REG_1_1_CONDITION2_ACTION_BANK(l_data);
    SET_EPS_DBG_TRACE_REG_1_1_C2_TIMEOUT_ACTION_BANK(l_data);
    SET_EPS_DBG_TRACE_REG_1_2_CONDITION1_ACTION_BANK(l_data);
    SET_EPS_DBG_TRACE_REG_1_2_CONDITION2_ACTION_BANK(l_data);
    SET_EPS_DBG_TRACE_REG_1_2_C2_TIMEOUT_ACTION_BANK(l_data);
    SET_EPS_DBG_TRACE_REG_1_1_CHECKSTOP_MODE_LT(0xFull, l_data);
    SET_EPS_DBG_TRACE_REG_1_1_CHECKSTOP_MODE_SELECTOR(l_data);
    SET_EPS_DBG_TRACE_REG_1_2_CHECKSTOP_MODE_LT(0xFull, l_data);
    SET_EPS_DBG_TRACE_REG_1_2_CHECKSTOP_MODE_SELECTOR(l_data);
    FAPI_TRY(PUT_EPS_DBG_TRACE_REG_1(i_target, l_data));

    FAPI_TRY(GET_EPS_DBG_DEBUG_TRACE_CONTROL(i_target, l_data));
    FAPI_TRY(PUT_EPS_DBG_DEBUG_TRACE_CONTROL(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_DBG_XTRA_TRACE_MODE(i_target));
    SET_EPS_DBG_XTRA_TRACE_MODE_XTRA_TRACE_MODE_DATA(0xFull, l_data);
    FAPI_TRY(PUT_EPS_DBG_XTRA_TRACE_MODE(i_target, l_data));

    FAPI_TRY(GET_EPS_FIR_GXSTOP0_MASK_REG(i_target, l_data));
    SET_EPS_FIR_GXSTOP0_MASK_REG_GXSTP0_XSTOP_MASK_IN(0xFull, l_data);
    FAPI_TRY(PUT_EPS_FIR_GXSTOP0_MASK_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_FIR_GXSTOP1_MASK_REG(i_target));
    SET_EPS_FIR_GXSTOP1_MASK_REG_GXSTP1_XSTOP_MASK_IN(0xFull, l_data);
    FAPI_TRY(PUT_EPS_FIR_GXSTOP1_MASK_REG(i_target, l_data));

    FAPI_TRY(GET_EPS_FIR_GXSTOP2_MASK_REG(i_target, l_data));
    SET_EPS_FIR_GXSTOP2_MASK_REG_GXSTP2_XSTOP_MASK_IN(0xFull, l_data);
    FAPI_TRY(PUT_EPS_FIR_GXSTOP2_MASK_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_FIR_GXSTOP_TRIG_REG(i_target));
    SET_EPS_FIR_GXSTOP_TRIG_REG_GXSTP_TRIG_IN(0xFull, l_data);
    FAPI_TRY(PUT_EPS_FIR_GXSTOP_TRIG_REG(i_target, l_data));

    FAPI_TRY(GET_EPS_FIR_LOCAL_ACTION0(i_target, l_data));
    SET_EPS_FIR_LOCAL_ACTION0_FIR_ACTION0_IN(0xFull, l_data);
    FAPI_TRY(PUT_EPS_FIR_LOCAL_ACTION0(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_FIR_LOCAL_ACTION1(i_target));
    SET_EPS_FIR_LOCAL_ACTION1_FIR_ACTION1_IN(0xFull, l_data);
    FAPI_TRY(PUT_EPS_FIR_LOCAL_ACTION1(i_target, l_data));

    FAPI_TRY(GET_EPS_FIR_LOCAL_MASK_RW(i_target, l_data));
    FAPI_TRY(PUT_EPS_FIR_LOCAL_MASK_RW(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_FIR_LOCAL_MASK_WO_AND(i_target));
    FAPI_TRY(PUT_EPS_FIR_LOCAL_MASK_WO_AND(i_target, l_data));

    FAPI_TRY(GET_EPS_FIR_LOCAL_MASK_WO_OR(i_target, l_data));
    FAPI_TRY(PUT_EPS_FIR_LOCAL_MASK_WO_OR(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_FIR_MODE_REG(i_target));
    SET_EPS_FIR_MODE_REG_MODE_IN0(l_data);
    SET_EPS_FIR_MODE_REG_MODE_IN1(l_data);
    SET_EPS_FIR_MODE_REG_MODE_IN2(l_data);
    SET_EPS_FIR_MODE_REG_MODE_IN3(l_data);
    SET_EPS_FIR_MODE_REG_MODE_IN4(l_data);
    SET_EPS_FIR_MODE_REG_MODE_IN5(l_data);
    SET_EPS_FIR_MODE_REG_MODE_IN6(l_data);
    SET_EPS_FIR_MODE_REG_MODE_IN7(l_data);
    SET_EPS_FIR_MODE_REG_MODE_IN8(l_data);
    SET_EPS_FIR_MODE_REG_MODE_IN9(l_data);
    SET_EPS_FIR_MODE_REG_MODE_IN10(l_data);
    SET_EPS_FIR_MODE_REG_MODE_IN11(l_data);
    SET_EPS_FIR_MODE_REG_MODE_IN(0xFull, l_data);
    FAPI_TRY(PUT_EPS_FIR_MODE_REG(i_target, l_data));

    FAPI_TRY(GET_EPS_FIR_SUM_MASK_REG(i_target, l_data));
    SET_EPS_FIR_SUM_MASK_REG_SMASK_IN(0xFull, l_data);
    FAPI_TRY(PUT_EPS_FIR_SUM_MASK_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_PSC_ADDR_TRAP_REG(i_target));
    SET_EPS_PSC_ADDR_TRAP_REG_PCB_ADDRESS_OF_LAST_TRANSACTION_WITH_ERROR(0xFull, l_data);
    SET_EPS_PSC_ADDR_TRAP_REG_PCB_READ_NOTWRITE_OF_LAST_TRANSACTION_WITH_ERROR(l_data);
    SET_EPS_PSC_ADDR_TRAP_REG_RESERVED_ADDR_LAST_TRAP_LT(l_data);
    SET_EPS_PSC_ADDR_TRAP_REG_SERIAL2PARALLEL_STATE_MACHINE_AT_TIME_OF_ERROR(0xFull, l_data);
    SET_EPS_PSC_ADDR_TRAP_REG_SATELLITE_ACKNOWLEDGE_BIT_RETURN_PARITY(l_data);
    SET_EPS_PSC_ADDR_TRAP_REG_SATELLITE_ACKNOWLEDGE_BIT_WRITE_PARITY_ERROR(l_data);
    SET_EPS_PSC_ADDR_TRAP_REG_SATELLITE_ACKNOWLEDGE_BIT_ACCESS_VIOLATION(l_data);
    SET_EPS_PSC_ADDR_TRAP_REG_SATELLITE_ACKNOWLEDGE_BIT_INVALID_REGISTER(l_data);
    SET_EPS_PSC_ADDR_TRAP_REG_LAST_MASTERID(0xFull, l_data);
    FAPI_TRY(PUT_EPS_PSC_ADDR_TRAP_REG(i_target, l_data));

    FAPI_TRY(GET_EPS_PSC_ATOMIC_LOCK_MASK_LATCH_REG(i_target, l_data));
    SET_EPS_PSC_ATOMIC_LOCK_MASK_LATCH_REG_ATOMIC_LOCK_MASK(0xFull, l_data);
    FAPI_TRY(PUT_EPS_PSC_ATOMIC_LOCK_MASK_LATCH_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_PSC_PSCOM_ERROR_MASK(i_target));
    SET_EPS_PSC_PSCOM_ERROR_MASK_PCB_WDATA_PARITY_ERROR(l_data);
    SET_EPS_PSC_PSCOM_ERROR_MASK_PCB_ADDRESS_PARITY_ERROR(l_data);
    SET_EPS_PSC_PSCOM_ERROR_MASK_DL_RETURN_WDATA_PARITY_ERROR(l_data);
    SET_EPS_PSC_PSCOM_ERROR_MASK_DL_RETURN_P0_ERROR(l_data);
    SET_EPS_PSC_PSCOM_ERROR_MASK_UL_RDATA_PARITY_ERROR(l_data);
    SET_EPS_PSC_PSCOM_ERROR_MASK_UL_P0_ERROR(l_data);
    SET_EPS_PSC_PSCOM_ERROR_MASK_PARITY_ERROR_ON_INTERFACE_MACHINE(l_data);
    SET_EPS_PSC_PSCOM_ERROR_MASK_PARITY_ERROR_ON_P2S_MACHINE(l_data);
    SET_EPS_PSC_PSCOM_ERROR_MASK_TIMEOUT_WHILE_WAITING_FOR_ULCCH(l_data);
    SET_EPS_PSC_PSCOM_ERROR_MASK_TIMEOUT_WHILE_WAITING_FOR_DLDCH_RETURN(l_data);
    SET_EPS_PSC_PSCOM_ERROR_MASK_TIMEOUT_WHILE_WAITING_FOR_ULDCH(l_data);
    SET_EPS_PSC_PSCOM_ERROR_MASK_PSCOM_PARALLEL_WRITE_NVLD(l_data);
    SET_EPS_PSC_PSCOM_ERROR_MASK_PSCOM_PARALLEL_READ_NVLD(l_data);
    SET_EPS_PSC_PSCOM_ERROR_MASK_PSCOM_PARALLEL_ADDR_INVALID(l_data);
    SET_EPS_PSC_PSCOM_ERROR_MASK_PCB_COMMAND_PARITY_ERROR(l_data);
    SET_EPS_PSC_PSCOM_ERROR_MASK_GENERAL_TIMEOUT(l_data);
    SET_EPS_PSC_PSCOM_ERROR_MASK_SATELLITE_ACKNOWLEDGE_ACCESS_VIOLATION(l_data);
    SET_EPS_PSC_PSCOM_ERROR_MASK_SATELLITE_ACKNOWLEDGE_INVALID_REGISTER(l_data);
    FAPI_TRY(PUT_EPS_PSC_PSCOM_ERROR_MASK(i_target, l_data));

    FAPI_TRY(GET_EPS_PSC_PSCOM_MODE_REG(i_target, l_data));
    SET_EPS_PSC_PSCOM_MODE_REG_ABORT_ON_PCB_ADDR_PARITY_ERROR(l_data);
    SET_EPS_PSC_PSCOM_MODE_REG_ABORT_ON_PCB_WDATA_PARITY_ERROR(l_data);
    SET_EPS_PSC_PSCOM_MODE_REG_UNUSED_MODE_REG_BIT_2(l_data);
    SET_EPS_PSC_PSCOM_MODE_REG_ABORT_ON_DL_RETURN_WDATA_PARITY_ERROR(l_data);
    SET_EPS_PSC_PSCOM_MODE_REG_WATCHDOG_ENABLE(l_data);
    SET_EPS_PSC_PSCOM_MODE_REG_SCOM_HANG_LIMIT(0xFull, l_data);
    SET_EPS_PSC_PSCOM_MODE_REG_FORCE_ALL_RINGS(l_data);
    SET_EPS_PSC_PSCOM_MODE_REG_FSM_SELFRESET_ON_STATEVEC_PARITYERROR_ENABLE(l_data);
    SET_EPS_PSC_PSCOM_MODE_REG_RESERVED_PSCOM_MODE_LT(0xFull, l_data);
    FAPI_TRY(PUT_EPS_PSC_PSCOM_MODE_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_PSC_PSCOM_STATUS_ERROR_REG(i_target));
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_PCB_WDATA_PARITY_ERROR(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_PCB_ADDRESS_PARITY_ERROR(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_DL_RETURN_WDATA_PARITY_ERROR(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_DL_RETURN_P0_ERROR(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_UL_RDATA_PARITY_ERROR(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_UL_P0_ERROR(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_PARITY_ERROR_ON_INTERFACE_MACHINE(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_PARITY_ERROR_ON_P2S_MACHINE(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_TIMEOUT_WHILE_WAITING_FOR_ULCCH(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_TIMEOUT_WHILE_WAITING_FOR_DLDCH_RETURN(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_TIMEOUT_WHILE_WAITING_FOR_ULDCH(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_PSCOM_PARALLEL_WRITE_NVLD(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_PSCOM_PARALLEL_READ_NVLD(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_PSCOM_PARALLEL_ADDR_INVALID(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_PCB_COMMAND_PARITY_ERROR(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_GENERAL_TIMEOUT(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_SATELLITE_ACKNOWLEDGE_ACCESS_VIOLATION(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_ACCUMULATED_SATELLITE_ACKNOWLEDGE_INVALID_REGISTER(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_PCB_WDATA_PARITY_ERROR(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_PCB_ADDRESS_PARITY_ERROR(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_DL_RETURN_WDATA_PARITY_ERROR(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_DL_RETURN_P0_ERROR(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_UL_RDATA_PARITY_ERROR(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_UL_P0_ERROR(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_PARITY_ERROR_ON_INTERFACE_MACHINE(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_PARITY_ERROR_ON_P2S_MACHINE(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_TIMEOUT_WHILE_WAITING_FOR_ULCCH(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_TIMEOUT_WHILE_WAITING_FOR_DLDCH_RETURN(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_TIMEOUT_WHILE_WAITING_FOR_ULDCH(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_PSCOM_PARALLEL_WRITE_NVLD(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_PSCOM_PARALLEL_READ_NVLD(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_PSCOM_PARALLEL_ADDR_INVALID(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_PCB_COMMAND_PARITY_ERROR(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_GENERAL_TIMEOUT(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_SATELLITE_ACKNOWLEDGE_ACCESS_VIOLATION(l_data);
    SET_EPS_PSC_PSCOM_STATUS_ERROR_REG_TRAPPED_SATELLITE_ACKNOWLEDGE_INVALID_REGISTER(l_data);
    FAPI_TRY(PUT_EPS_PSC_PSCOM_STATUS_ERROR_REG(i_target, l_data));

    FAPI_TRY(GET_EPS_PSC_RING_FENCE_MASK_LATCH_REG(i_target, l_data));
    SET_EPS_PSC_RING_FENCE_MASK_LATCH_REG_RING_FENCE_ENABLE_MASK(0xFull, l_data);
    FAPI_TRY(PUT_EPS_PSC_RING_FENCE_MASK_LATCH_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_PSC_WRITE_PROTECT_ENABLE_REG(i_target));
    SET_EPS_PSC_WRITE_PROTECT_ENABLE_REG_ENABLE_RING_LOCKING(l_data);
    SET_EPS_PSC_WRITE_PROTECT_ENABLE_REG_RESERVED_RING_LOCKING(l_data);
    FAPI_TRY(PUT_EPS_PSC_WRITE_PROTECT_ENABLE_REG(i_target, l_data));

    FAPI_TRY(GET_EPS_PSC_WRITE_PROTECT_RINGS_REG(i_target, l_data));
    SET_EPS_PSC_WRITE_PROTECT_RINGS_REG_WRITE_PROTECT_RINGS(0xFull, l_data);
    FAPI_TRY(PUT_EPS_PSC_WRITE_PROTECT_RINGS_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_THERM_WSUB_CONTROL_REG(i_target));
    FAPI_TRY(PUT_EPS_THERM_WSUB_CONTROL_REG(i_target, l_data));

    FAPI_TRY(GET_EPS_THERM_WSUB_DTS_RESULT0(i_target, l_data));
    SET_EPS_THERM_WSUB_DTS_RESULT0_0_RESULT(0xFull, l_data);
    SET_EPS_THERM_WSUB_DTS_RESULT0_1_RESULT(0xFull, l_data);
    SET_EPS_THERM_WSUB_DTS_RESULT0_2_RESULT(0xFull, l_data);
    FAPI_TRY(PUT_EPS_THERM_WSUB_DTS_RESULT0(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_THERM_WSUB_DTS_RESULT1(i_target));
    SET_EPS_THERM_WSUB_DTS_RESULT1_4_RESULT(0xFull, l_data);
    SET_EPS_THERM_WSUB_DTS_RESULT1_5_RESULT(0xFull, l_data);
    SET_EPS_THERM_WSUB_DTS_RESULT1_6_RESULT(0xFull, l_data);
    FAPI_TRY(PUT_EPS_THERM_WSUB_DTS_RESULT1(i_target, l_data));

    FAPI_TRY(GET_EPS_THERM_WSUB_DTS_RESULT2(i_target, l_data));
    SET_EPS_THERM_WSUB_DTS_RESULT2_DTS_8_RESULT(0xFull, l_data);
    FAPI_TRY(PUT_EPS_THERM_WSUB_DTS_RESULT2(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_THERM_WSUB_DTS_TRC_RESULT(i_target));
    SET_EPS_THERM_WSUB_DTS_TRC_RESULT_TIMESTAMP_COUNTER_VALUE(0xFull, l_data);
    SET_EPS_THERM_WSUB_DTS_TRC_RESULT_TIMESTAMP_COUNTER_OVERFLOW_ERR(l_data);
    SET_EPS_THERM_WSUB_DTS_TRC_RESULT_DTS_1_RESULT(0xFull, l_data);
    FAPI_TRY(PUT_EPS_THERM_WSUB_DTS_TRC_RESULT(i_target, l_data));

    FAPI_TRY(GET_EPS_THERM_WSUB_ERR_STATUS_REG(i_target, l_data));
    FAPI_TRY(PUT_EPS_THERM_WSUB_ERR_STATUS_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_THERM_WSUB_INJECT_REG(i_target));
    SET_EPS_THERM_WSUB_INJECT_REG_TRIP(0xFull, l_data);
    SET_EPS_THERM_WSUB_INJECT_REG_MODE(0xFull, l_data);
    FAPI_TRY(PUT_EPS_THERM_WSUB_INJECT_REG(i_target, l_data));

    FAPI_TRY(GET_EPS_THERM_WSUB_SKITTER_CLKSRC_REG(i_target, l_data));
    SET_EPS_THERM_WSUB_SKITTER_CLKSRC_REG_CLKSRC(0xFull, l_data);
    SET_EPS_THERM_WSUB_SKITTER_CLKSRC_REG_DELAY_SELECT(0xFull, l_data);
    FAPI_TRY(PUT_EPS_THERM_WSUB_SKITTER_CLKSRC_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_THERM_WSUB_SKITTER_DATA0(i_target));
    FAPI_TRY(PUT_EPS_THERM_WSUB_SKITTER_DATA0(i_target, l_data));

    FAPI_TRY(GET_EPS_THERM_WSUB_SKITTER_DATA1(i_target, l_data));
    FAPI_TRY(PUT_EPS_THERM_WSUB_SKITTER_DATA1(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_THERM_WSUB_SKITTER_DATA2(i_target));
    FAPI_TRY(PUT_EPS_THERM_WSUB_SKITTER_DATA2(i_target, l_data));

    FAPI_TRY(GET_EPS_THERM_WSUB_SKITTER_FORCE_REG(i_target, l_data));
    SET_EPS_THERM_WSUB_SKITTER_FORCE_REG_F_SKITTER_READ(l_data);
    FAPI_TRY(PUT_EPS_THERM_WSUB_SKITTER_FORCE_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_THERM_WSUB_SKITTER_MODE_REG(i_target));
    SET_EPS_THERM_WSUB_SKITTER_MODE_REG_SKITTER_HOLD_SAMPLE(l_data);
    SET_EPS_THERM_WSUB_SKITTER_MODE_REG_DISABLE_SKITTER_STICKINESS(l_data);
    SET_EPS_THERM_WSUB_SKITTER_MODE_REG_SKITTER_MODE_UNUSED1(0xFull, l_data);
    SET_EPS_THERM_WSUB_SKITTER_MODE_REG_SKITTER_HOLD_DBGTRIG_SEL(0xFull, l_data);
    SET_EPS_THERM_WSUB_SKITTER_MODE_REG_SKITTER_RESET_TRIG_SEL(0xFull, l_data);
    SET_EPS_THERM_WSUB_SKITTER_MODE_REG_SKITTER_SAMPLE_GUTS(0xFull, l_data);
    SET_EPS_THERM_WSUB_SKITTER_MODE_REG_SKITTER_HOLD_SAMPLE_WITH_TRIGGER(l_data);
    SET_EPS_THERM_WSUB_SKITTER_MODE_REG_SKITTER_DATA_V_LT(l_data);
    FAPI_TRY(PUT_EPS_THERM_WSUB_SKITTER_MODE_REG(i_target, l_data));

    FAPI_TRY(GET_EPS_THERM_WSUB_MODE_REG(i_target, l_data));
    SET_EPS_THERM_WSUB_MODE_REG_THERM_DIS_CPM_BUBBLE_CORR(l_data);
    SET_EPS_THERM_WSUB_MODE_REG_THERM_FORCE_THRES_ACT(l_data);
    SET_EPS_THERM_WSUB_MODE_REG_THERM_THRES_TRIP_ENA(0xFull, l_data);
    SET_EPS_THERM_WSUB_MODE_REG_THERM_DTS_SAMPLE_ENA(l_data);
    SET_EPS_THERM_WSUB_MODE_REG_THERM_SAMPLE_PULSE_CNT(0xFull, l_data);
    SET_EPS_THERM_WSUB_MODE_REG_THERM_THRES_MODE_ENA(0xFull, l_data);
    SET_EPS_THERM_WSUB_MODE_REG_DTS_TRIGGER_MODE(l_data);
    SET_EPS_THERM_WSUB_MODE_REG_DTS_TRIGGER_SEL(l_data);
    SET_EPS_THERM_WSUB_MODE_REG_THERM_THRES_OVERFLOW_MASK(l_data);
    SET_EPS_THERM_WSUB_MODE_REG_THERM_MODE_UNUSED(l_data);
    SET_EPS_THERM_WSUB_MODE_REG_THERM_DTS_READ_SEL(0xFull, l_data);
    SET_EPS_THERM_WSUB_MODE_REG_THERM_DTS_ENABLE_L1(0xFull, l_data);
    SET_EPS_THERM_WSUB_MODE_REG_THERM_DTS_ENABLE_L2(0xFull, l_data);
    SET_EPS_THERM_WSUB_MODE_REG_THERM_DTS_ENABLE_L3(l_data);
    FAPI_TRY(PUT_EPS_THERM_WSUB_MODE_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_THERM_WSUB_TIMESTAMP_COUNTER_READ(i_target));
    SET_EPS_THERM_WSUB_TIMESTAMP_COUNTER_READ_VALUE(0xFull, l_data);
    SET_EPS_THERM_WSUB_TIMESTAMP_COUNTER_READ_OVERFLOW_ERR(l_data);
    FAPI_TRY(PUT_EPS_THERM_WSUB_TIMESTAMP_COUNTER_READ(i_target, l_data));

    FAPI_TRY(GET_EPS_THERM_WSUB2_CONTROL_REG(i_target, l_data));
    FAPI_TRY(PUT_EPS_THERM_WSUB2_CONTROL_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_THERM_WSUB2_DTS_RESULT0(i_target));
    SET_EPS_THERM_WSUB2_DTS_RESULT0_0_RESULT(0xFull, l_data);
    SET_EPS_THERM_WSUB2_DTS_RESULT0_1_RESULT(0xFull, l_data);
    SET_EPS_THERM_WSUB2_DTS_RESULT0_2_RESULT(0xFull, l_data);
    FAPI_TRY(PUT_EPS_THERM_WSUB2_DTS_RESULT0(i_target, l_data));

    FAPI_TRY(GET_EPS_THERM_WSUB2_DTS_RESULT1(i_target, l_data));
    SET_EPS_THERM_WSUB2_DTS_RESULT1_4_RESULT(0xFull, l_data);
    SET_EPS_THERM_WSUB2_DTS_RESULT1_5_RESULT(0xFull, l_data);
    SET_EPS_THERM_WSUB2_DTS_RESULT1_6_RESULT(0xFull, l_data);
    FAPI_TRY(PUT_EPS_THERM_WSUB2_DTS_RESULT1(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_THERM_WSUB2_DTS_RESULT2(i_target));
    SET_EPS_THERM_WSUB2_DTS_RESULT2_DTS_8_RESULT(0xFull, l_data);
    FAPI_TRY(PUT_EPS_THERM_WSUB2_DTS_RESULT2(i_target, l_data));

    FAPI_TRY(GET_EPS_THERM_WSUB2_DTS_TRC_RESULT(i_target, l_data));
    SET_EPS_THERM_WSUB2_DTS_TRC_RESULT_TIMESTAMP_COUNTER_VALUE(0xFull, l_data);
    SET_EPS_THERM_WSUB2_DTS_TRC_RESULT_TIMESTAMP_COUNTER_OVERFLOW_ERR(l_data);
    SET_EPS_THERM_WSUB2_DTS_TRC_RESULT_DTS_1_RESULT(0xFull, l_data);
    FAPI_TRY(PUT_EPS_THERM_WSUB2_DTS_TRC_RESULT(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_THERM_WSUB2_ERR_STATUS_REG(i_target));
    FAPI_TRY(PUT_EPS_THERM_WSUB2_ERR_STATUS_REG(i_target, l_data));

    FAPI_TRY(GET_EPS_THERM_WSUB2_INJECT_REG(i_target, l_data));
    SET_EPS_THERM_WSUB2_INJECT_REG_TRIP(0xFull, l_data);
    SET_EPS_THERM_WSUB2_INJECT_REG_MODE(0xFull, l_data);
    FAPI_TRY(PUT_EPS_THERM_WSUB2_INJECT_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_THERM_WSUB2_SKITTER_CLKSRC_REG(i_target));
    SET_EPS_THERM_WSUB2_SKITTER_CLKSRC_REG_CLKSRC(0xFull, l_data);
    SET_EPS_THERM_WSUB2_SKITTER_CLKSRC_REG_DELAY_SELECT(0xFull, l_data);
    FAPI_TRY(PUT_EPS_THERM_WSUB2_SKITTER_CLKSRC_REG(i_target, l_data));

    FAPI_TRY(GET_EPS_THERM_WSUB2_SKITTER_DATA0(i_target, l_data));
    FAPI_TRY(PUT_EPS_THERM_WSUB2_SKITTER_DATA0(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_THERM_WSUB2_SKITTER_DATA1(i_target));
    FAPI_TRY(PUT_EPS_THERM_WSUB2_SKITTER_DATA1(i_target, l_data));

    FAPI_TRY(GET_EPS_THERM_WSUB2_SKITTER_DATA2(i_target, l_data));
    FAPI_TRY(PUT_EPS_THERM_WSUB2_SKITTER_DATA2(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_THERM_WSUB2_SKITTER_FORCE_REG(i_target));
    SET_EPS_THERM_WSUB2_SKITTER_FORCE_REG_F_SKITTER_READ(l_data);
    FAPI_TRY(PUT_EPS_THERM_WSUB2_SKITTER_FORCE_REG(i_target, l_data));

    FAPI_TRY(GET_EPS_THERM_WSUB2_SKITTER_MODE_REG(i_target, l_data));
    SET_EPS_THERM_WSUB2_SKITTER_MODE_REG_SKITTER_HOLD_SAMPLE(l_data);
    SET_EPS_THERM_WSUB2_SKITTER_MODE_REG_DISABLE_SKITTER_STICKINESS(l_data);
    SET_EPS_THERM_WSUB2_SKITTER_MODE_REG_SKITTER_MODE_UNUSED1(0xFull, l_data);
    SET_EPS_THERM_WSUB2_SKITTER_MODE_REG_SKITTER_HOLD_DBGTRIG_SEL(0xFull, l_data);
    SET_EPS_THERM_WSUB2_SKITTER_MODE_REG_SKITTER_RESET_TRIG_SEL(0xFull, l_data);
    SET_EPS_THERM_WSUB2_SKITTER_MODE_REG_SKITTER_SAMPLE_GUTS(0xFull, l_data);
    SET_EPS_THERM_WSUB2_SKITTER_MODE_REG_SKITTER_HOLD_SAMPLE_WITH_TRIGGER(l_data);
    SET_EPS_THERM_WSUB2_SKITTER_MODE_REG_SKITTER_DATA_V_LT(l_data);
    FAPI_TRY(PUT_EPS_THERM_WSUB2_SKITTER_MODE_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_EPS_THERM_WSUB2_MODE_REG(i_target));
    SET_EPS_THERM_WSUB2_MODE_REG_THERM_DIS_CPM_BUBBLE_CORR(l_data);
    SET_EPS_THERM_WSUB2_MODE_REG_THERM_FORCE_THRES_ACT(l_data);
    SET_EPS_THERM_WSUB2_MODE_REG_THERM_THRES_TRIP_ENA(0xFull, l_data);
    SET_EPS_THERM_WSUB2_MODE_REG_THERM_DTS_SAMPLE_ENA(l_data);
    SET_EPS_THERM_WSUB2_MODE_REG_THERM_SAMPLE_PULSE_CNT(0xFull, l_data);
    SET_EPS_THERM_WSUB2_MODE_REG_THERM_THRES_MODE_ENA(0xFull, l_data);
    SET_EPS_THERM_WSUB2_MODE_REG_DTS_TRIGGER_MODE(l_data);
    SET_EPS_THERM_WSUB2_MODE_REG_DTS_TRIGGER_SEL(l_data);
    SET_EPS_THERM_WSUB2_MODE_REG_THERM_THRES_OVERFLOW_MASK(l_data);
    SET_EPS_THERM_WSUB2_MODE_REG_THERM_MODE_UNUSED(l_data);
    SET_EPS_THERM_WSUB2_MODE_REG_THERM_DTS_READ_SEL(0xFull, l_data);
    SET_EPS_THERM_WSUB2_MODE_REG_THERM_DTS_ENABLE_L1(0xFull, l_data);
    SET_EPS_THERM_WSUB2_MODE_REG_THERM_DTS_ENABLE_L2(0xFull, l_data);
    SET_EPS_THERM_WSUB2_MODE_REG_THERM_DTS_ENABLE_L3(l_data);
    FAPI_TRY(PUT_EPS_THERM_WSUB2_MODE_REG(i_target, l_data));

    FAPI_TRY(GET_EPS_THERM_WSUB2_TIMESTAMP_COUNTER_READ(i_target, l_data));
    SET_EPS_THERM_WSUB2_TIMESTAMP_COUNTER_READ_VALUE(0xFull, l_data);
    SET_EPS_THERM_WSUB2_TIMESTAMP_COUNTER_READ_OVERFLOW_ERR(l_data);
    FAPI_TRY(PUT_EPS_THERM_WSUB2_TIMESTAMP_COUNTER_READ(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_ERROR_REG(i_target));
    SET_ERROR_REG_CE_ERROR(l_data);
    SET_ERROR_REG_CHIPLET_ERRORS(0xFull, l_data);
    SET_ERROR_REG_PARITY_ERROR(l_data);
    SET_ERROR_REG_DATA_BUFFER_ERROR(l_data);
    SET_ERROR_REG_ADDR_BUFFER_ERROR(l_data);
    SET_ERROR_REG_PCB_FSM_ERROR(l_data);
    SET_ERROR_REG_CL_FSM_ERROR(l_data);
    SET_ERROR_REG_INT_RX_FSM_ERROR(l_data);
    SET_ERROR_REG_INT_TX_FSM_ERROR(l_data);
    SET_ERROR_REG_INT_TYPE_ERROR(l_data);
    SET_ERROR_REG_CL_DATA_ERROR(l_data);
    SET_ERROR_REG_INFO_ERROR(l_data);
    SET_ERROR_REG_UNUSED_0(l_data);
    SET_ERROR_REG_CHIPLET_ATOMIC_LOCK_ERROR(l_data);
    SET_ERROR_REG_PCB_INTERFACE_ERROR(l_data);
    SET_ERROR_REG_CHIPLET_OFFLINE(l_data);
    SET_ERROR_REG_EDRAM_SEQUENCE_ERR(l_data);
    SET_ERROR_REG_CTRL_REG_PARITY_ERROR(l_data);
    SET_ERROR_REG_ADDRESS_REG_PARITY_ERROR(l_data);
    SET_ERROR_REG_TIMEOUT_REG_PARITY_ERROR(l_data);
    SET_ERROR_REG_CONFIG_REG_PARITY_ERROR(l_data);
    SET_ERROR_REG_DIV_REG_PARITY_ERROR(l_data);
    SET_ERROR_REG_PLL_UNLOCK_ERROR(0xFull, l_data);
    FAPI_TRY(PUT_ERROR_REG(i_target, l_data));

    FAPI_TRY(GET_ERROR_STATUS(i_target, l_data));
    SET_ERROR_STATUS_PCB_WRITE_NOT_ALLOWED_ERR(l_data);
    SET_ERROR_STATUS_PCB_READ_NOT_ALLOWED_ERR(l_data);
    SET_ERROR_STATUS_PCB_PARITY_ON_CMD_ERR(l_data);
    SET_ERROR_STATUS_PCB_ADDRESS_NOT_VALID_ERR(l_data);
    SET_ERROR_STATUS_PCB_PARITY_ON_ADDR_ERR(l_data);
    SET_ERROR_STATUS_PCB_PARITY_ON_DATA_ERR(l_data);
    SET_ERROR_STATUS_PCB_PROTECTED_ACCESS_INVALID_ERR(l_data);
    SET_ERROR_STATUS_PCB_PARITY_ON_SPCIF_ERR(l_data);
    SET_ERROR_STATUS_PCB_WRITE_AND_OPCG_IP_ERR(l_data);
    SET_ERROR_STATUS_SCAN_READ_AND_OPCG_IP_ERR(l_data);
    SET_ERROR_STATUS_CLOCK_CMD_CONFLICT_ERR(l_data);
    SET_ERROR_STATUS_SCAN_COLLISION_ERR(l_data);
    SET_ERROR_STATUS_PREVENTED_SCAN_COLLISION_ERR(l_data);
    SET_ERROR_STATUS_OPCG_TRIGGER_ERR(l_data);
    SET_ERROR_STATUS_PHASE_CNT_CORRUPTION_ERR(l_data);
    SET_ERROR_STATUS_CLOCK_CMD_PREVENTED_ERR(l_data);
    SET_ERROR_STATUS_PARITY_ON_OPCG_SM_ERR(l_data);
    SET_ERROR_STATUS_PARITY_ON_CLOCK_MUX_REG_ERR(l_data);
    SET_ERROR_STATUS_PARITY_ON_OPCG_REG_ERR(l_data);
    SET_ERROR_STATUS_PARITY_ON_SYNC_CONFIG_REG_ERR(l_data);
    SET_ERROR_STATUS_PARITY_ON_XSTOP_REG_ERR(l_data);
    SET_ERROR_STATUS_PARITY_ON_GPIO_REG_ERR(l_data);
    SET_ERROR_STATUS_CLKCMD_REQUEST_ERR(l_data);
    SET_ERROR_STATUS_CBS_PROTOCOL_ERR(l_data);
    SET_ERROR_STATUS_VITL_ALIGN_ERR(l_data);
    SET_ERROR_STATUS_UNIT_SYNC_LVL_ERR(l_data);
    SET_ERROR_STATUS_PARITY_ON_SELFBOOT_CMD_STATE_ERR(l_data);
    SET_ERROR_STATUS_OPCG_STOPPED_BY_PCB_ERR(l_data);
    SET_ERROR_STATUS_UNUSED_ERROR28(l_data);
    SET_ERROR_STATUS_UNUSED_ERROR29(l_data);
    SET_ERROR_STATUS_UNUSED_ERROR30(l_data);
    SET_ERROR_STATUS_UNUSED_ERROR31(l_data);
    FAPI_TRY(PUT_ERROR_STATUS(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_FIR_MASK(i_target));
    SET_FIR_MASK_0(l_data);
    SET_FIR_MASK_1(l_data);
    SET_FIR_MASK_2(l_data);
    SET_FIR_MASK_3(l_data);
    SET_FIR_MASK_4(l_data);
    SET_FIR_MASK_5(l_data);
    SET_FIR_MASK_6(l_data);
    SET_FIR_MASK_7(0xFull, l_data);
    SET_FIR_MASK_8(l_data);
    SET_FIR_MASK_9(l_data);
    SET_FIR_MASK_10(l_data);
    SET_FIR_MASK_11(l_data);
    SET_FIR_MASK_12(l_data);
    SET_FIR_MASK_13(l_data);
    SET_FIR_MASK_14(0xFull, l_data);
    SET_FIR_MASK_15(0xFull, l_data);
    SET_FIR_MASK_16(l_data);
    SET_FIR_MASK_17(l_data);
    SET_FIR_MASK_18(l_data);
    SET_FIR_MASK_19(l_data);
    SET_FIR_MASK_20(l_data);
    SET_FIR_MASK_21(0xFull, l_data);
    SET_FIR_MASK_26(l_data);
    SET_FIR_MASK_27(0xFull, l_data);
    FAPI_TRY(PUT_FIR_MASK(i_target, l_data));

    FAPI_TRY(GET_GSD_GROUPSEL_RWX(i_target, l_data));
    FAPI_TRY(PUT_GSD_GROUPSEL_RWX(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_GSD_GROUPSEL_RWX_WAND(i_target));
    FAPI_TRY(PUT_GSD_GROUPSEL_RWX_WAND(i_target, l_data));

    FAPI_TRY(GET_GSD_GROUPSEL_RWX_WOR(i_target, l_data));
    FAPI_TRY(PUT_GSD_GROUPSEL_RWX_WOR(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_HANG_PULSE_0_REG(i_target));
    SET_HANG_PULSE_0_REG_HANG_PULSE_REG_0(0xFull, l_data);
    SET_HANG_PULSE_0_REG_SUPPRESS_HANG_0(l_data);
    FAPI_TRY(PUT_HANG_PULSE_0_REG(i_target, l_data));

    FAPI_TRY(GET_HANG_PULSE_1_REG(i_target, l_data));
    SET_HANG_PULSE_1_REG_HANG_PULSE_REG_1(0xFull, l_data);
    SET_HANG_PULSE_1_REG_SUPPRESS_HANG_1(l_data);
    FAPI_TRY(PUT_HANG_PULSE_1_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_HANG_PULSE_2_REG(i_target));
    SET_HANG_PULSE_2_REG_HANG_PULSE_REG_2(0xFull, l_data);
    SET_HANG_PULSE_2_REG_SUPPRESS_HANG_2(l_data);
    FAPI_TRY(PUT_HANG_PULSE_2_REG(i_target, l_data));

    FAPI_TRY(GET_HANG_PULSE_3_REG(i_target, l_data));
    SET_HANG_PULSE_3_REG_HANG_PULSE_REG_3(0xFull, l_data);
    SET_HANG_PULSE_3_REG_SUPPRESS_HANG_3(l_data);
    FAPI_TRY(PUT_HANG_PULSE_3_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_HANG_PULSE_4_REG(i_target));
    SET_HANG_PULSE_4_REG_HANG_PULSE_REG_4(0xFull, l_data);
    SET_HANG_PULSE_4_REG_SUPPRESS_HANG_4(l_data);
    FAPI_TRY(PUT_HANG_PULSE_4_REG(i_target, l_data));

    FAPI_TRY(GET_HANG_PULSE_5_REG(i_target, l_data));
    SET_HANG_PULSE_5_REG_HANG_PULSE_REG_5(0xFull, l_data);
    SET_HANG_PULSE_5_REG_SUPPRESS_HANG_5(l_data);
    FAPI_TRY(PUT_HANG_PULSE_5_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_HANG_PULSE_6_REG(i_target));
    SET_HANG_PULSE_6_REG_HANG_PULSE_REG_6(0xFull, l_data);
    SET_HANG_PULSE_6_REG_SUPPRESS_HANG_6(l_data);
    FAPI_TRY(PUT_HANG_PULSE_6_REG(i_target, l_data));

    FAPI_TRY(GET_HEARTBEAT_REG(i_target, l_data));
    SET_HEARTBEAT_REG_HEARTBEAT_DEAD(l_data);
    FAPI_TRY(PUT_HEARTBEAT_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_HOSTATTN(i_target));
    SET_HOSTATTN_0(l_data);
    SET_HOSTATTN_1(l_data);
    SET_HOSTATTN_2(l_data);
    SET_HOSTATTN_3(l_data);
    SET_HOSTATTN_4(l_data);
    SET_HOSTATTN_5(l_data);
    SET_HOSTATTN_6(l_data);
    SET_HOSTATTN_7(l_data);
    SET_HOSTATTN_8(l_data);
    SET_HOSTATTN_9(l_data);
    SET_HOSTATTN_10(l_data);
    SET_HOSTATTN_11(l_data);
    SET_HOSTATTN_12(l_data);
    SET_HOSTATTN_13(l_data);
    SET_HOSTATTN_14(l_data);
    SET_HOSTATTN_15(l_data);
    SET_HOSTATTN_16(l_data);
    SET_HOSTATTN_17(l_data);
    SET_HOSTATTN_18(l_data);
    SET_HOSTATTN_19(l_data);
    SET_HOSTATTN_20(l_data);
    SET_HOSTATTN_21(l_data);
    SET_HOSTATTN_22(l_data);
    FAPI_TRY(PUT_HOSTATTN(i_target, l_data));

    FAPI_TRY(GET_HOSTATTN_MASK(i_target, l_data));
    SET_HOSTATTN_MASK_HOSTATTN_MASK_IN(0xFull, l_data);
    FAPI_TRY(PUT_HOSTATTN_MASK(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_LOCAL_FIR_RWX(i_target));
    FAPI_TRY(PUT_LOCAL_FIR_RWX(i_target, l_data));

    FAPI_TRY(GET_LOCAL_FIR_WOX_AND(i_target, l_data));
    FAPI_TRY(PUT_LOCAL_FIR_WOX_AND(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_LOCAL_FIR_WOX_OR(i_target));
    FAPI_TRY(PUT_LOCAL_FIR_WOX_OR(i_target, l_data));

    FAPI_TRY(GET_LOCAL_XSTOP_ERR(i_target, l_data));
    SET_LOCAL_XSTOP_ERR_0(l_data);
    SET_LOCAL_XSTOP_ERR_1(l_data);
    SET_LOCAL_XSTOP_ERR_2(l_data);
    SET_LOCAL_XSTOP_ERR_3(l_data);
    SET_LOCAL_XSTOP_ERR_4(l_data);
    SET_LOCAL_XSTOP_ERR_5(l_data);
    SET_LOCAL_XSTOP_ERR_6(l_data);
    SET_LOCAL_XSTOP_ERR_7(l_data);
    SET_LOCAL_XSTOP_ERR_8(l_data);
    SET_LOCAL_XSTOP_ERR_9(l_data);
    SET_LOCAL_XSTOP_ERR_10(l_data);
    SET_LOCAL_XSTOP_ERR_11(l_data);
    SET_LOCAL_XSTOP_ERR_12(l_data);
    SET_LOCAL_XSTOP_ERR_13(l_data);
    SET_LOCAL_XSTOP_ERR_14(l_data);
    SET_LOCAL_XSTOP_ERR_15(l_data);
    SET_LOCAL_XSTOP_ERR_16(l_data);
    SET_LOCAL_XSTOP_ERR_17(l_data);
    SET_LOCAL_XSTOP_ERR_18(l_data);
    SET_LOCAL_XSTOP_ERR_19(l_data);
    SET_LOCAL_XSTOP_ERR_20(l_data);
    SET_LOCAL_XSTOP_ERR_21(l_data);
    SET_LOCAL_XSTOP_ERR_22(l_data);
    FAPI_TRY(PUT_LOCAL_XSTOP_ERR(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_LOCAL_XSTOP_MASK(i_target));
    SET_LOCAL_XSTOP_MASK_LOCAL_XSTOP_MASK_IN(0xFull, l_data);
    FAPI_TRY(PUT_LOCAL_XSTOP_MASK(i_target, l_data));

    FAPI_TRY(GET_MULTICAST_GROUP_1(i_target, l_data));
    SET_MULTICAST_GROUP_1_MULTICAST1_GROUP(0xFull, l_data);
    FAPI_TRY(PUT_MULTICAST_GROUP_1(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_MULTICAST_GROUP_2(i_target));
    SET_MULTICAST_GROUP_2_MULTICAST2_GROUP(0xFull, l_data);
    FAPI_TRY(PUT_MULTICAST_GROUP_2(i_target, l_data));

    FAPI_TRY(GET_MULTICAST_GROUP_3(i_target, l_data));
    SET_MULTICAST_GROUP_3_MULTICAST3_GROUP(0xFull, l_data);
    FAPI_TRY(PUT_MULTICAST_GROUP_3(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_MULTICAST_GROUP_4(i_target));
    SET_MULTICAST_GROUP_4_MULTICAST4_GROUP(0xFull, l_data);
    FAPI_TRY(PUT_MULTICAST_GROUP_4(i_target, l_data));

    FAPI_TRY(GET_NET_CTRL0_RWX(i_target, l_data));
    FAPI_TRY(PUT_NET_CTRL0_RWX(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_NET_CTRL0_RWX_WAND(i_target));
    FAPI_TRY(PUT_NET_CTRL0_RWX_WAND(i_target, l_data));

    FAPI_TRY(GET_NET_CTRL0_RWX_WOR(i_target, l_data));
    FAPI_TRY(PUT_NET_CTRL0_RWX_WOR(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_NET_CTRL1_RWX(i_target));
    FAPI_TRY(PUT_NET_CTRL1_RWX(i_target, l_data));

    FAPI_TRY(GET_NET_CTRL1_RWX_WAND(i_target, l_data));
    FAPI_TRY(PUT_NET_CTRL1_RWX_WAND(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_NET_CTRL1_RWX_WOR(i_target));
    FAPI_TRY(PUT_NET_CTRL1_RWX_WOR(i_target, l_data));

    FAPI_TRY(GET_OPCG_ALIGN(i_target, l_data));
    SET_OPCG_ALIGN_INOP_ALIGN(0xFull, l_data);
    SET_OPCG_ALIGN_SNOP_ALIGN(0xFull, l_data);
    SET_OPCG_ALIGN_ENOP_ALIGN(0xFull, l_data);
    SET_OPCG_ALIGN_INOP_WAIT(0xFull, l_data);
    SET_OPCG_ALIGN_SNOP_WAIT(0xFull, l_data);
    SET_OPCG_ALIGN_ENOP_WAIT(0xFull, l_data);
    SET_OPCG_ALIGN_INOP_FORCE_SG(l_data);
    SET_OPCG_ALIGN_SNOP_FORCE_SG(l_data);
    SET_OPCG_ALIGN_ENOP_FORCE_SG(l_data);
    SET_OPCG_ALIGN_NO_WAIT_ON_CLK_CMD(l_data);
    SET_OPCG_ALIGN_ALIGN_SOURCE_SELECT(0xFull, l_data);
    SET_OPCG_ALIGN_UNUSED46(l_data);
    SET_OPCG_ALIGN_SCAN_RATIO(0xFull, l_data);
    SET_OPCG_ALIGN_OPCG_WAIT_CYCLES(0xFull, l_data);
    FAPI_TRY(PUT_OPCG_ALIGN(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_OPCG_CAPT1(i_target));
    SET_OPCG_CAPT1_COUNT(0xFull, l_data);
    SET_OPCG_CAPT1_SEQ_01(0xFull, l_data);
    SET_OPCG_CAPT1_SEQ_02(0xFull, l_data);
    SET_OPCG_CAPT1_SEQ_03(0xFull, l_data);
    SET_OPCG_CAPT1_SEQ_04(0xFull, l_data);
    SET_OPCG_CAPT1_SEQ_05(0xFull, l_data);
    SET_OPCG_CAPT1_SEQ_06(0xFull, l_data);
    SET_OPCG_CAPT1_SEQ_07(0xFull, l_data);
    SET_OPCG_CAPT1_SEQ_08(0xFull, l_data);
    SET_OPCG_CAPT1_SEQ_09(0xFull, l_data);
    SET_OPCG_CAPT1_SEQ_10(0xFull, l_data);
    SET_OPCG_CAPT1_SEQ_11(0xFull, l_data);
    SET_OPCG_CAPT1_SEQ_12(0xFull, l_data);
    FAPI_TRY(PUT_OPCG_CAPT1(i_target, l_data));

    FAPI_TRY(GET_OPCG_CAPT2(i_target, l_data));
    SET_OPCG_CAPT2_UNUSED_CAPT2(0xFull, l_data);
    SET_OPCG_CAPT2_SEQ_13_01EVEN(0xFull, l_data);
    SET_OPCG_CAPT2_SEQ_14_01ODD(0xFull, l_data);
    SET_OPCG_CAPT2_SEQ_15_02EVEN(0xFull, l_data);
    SET_OPCG_CAPT2_SEQ_16_02ODD(0xFull, l_data);
    SET_OPCG_CAPT2_SEQ_17_03EVEN(0xFull, l_data);
    SET_OPCG_CAPT2_SEQ_18_03ODD(0xFull, l_data);
    SET_OPCG_CAPT2_SEQ_19_04EVEN(0xFull, l_data);
    SET_OPCG_CAPT2_SEQ_20_04ODD(0xFull, l_data);
    SET_OPCG_CAPT2_SEQ_21_05EVEN(0xFull, l_data);
    SET_OPCG_CAPT2_SEQ_22_05ODD(0xFull, l_data);
    SET_OPCG_CAPT2_SEQ_23_06EVEN(0xFull, l_data);
    SET_OPCG_CAPT2_SEQ_24_06ODD(0xFull, l_data);
    FAPI_TRY(PUT_OPCG_CAPT2(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_OPCG_CAPT3(i_target));
    SET_OPCG_CAPT3_UNUSED_CAPT3(0xFull, l_data);
    SET_OPCG_CAPT3_SEQ_07EVEN(0xFull, l_data);
    SET_OPCG_CAPT3_SEQ_07ODD(0xFull, l_data);
    SET_OPCG_CAPT3_SEQ_08EVEN(0xFull, l_data);
    SET_OPCG_CAPT3_SEQ_08ODD(0xFull, l_data);
    SET_OPCG_CAPT3_SEQ_09EVEN(0xFull, l_data);
    SET_OPCG_CAPT3_SEQ_09ODD(0xFull, l_data);
    SET_OPCG_CAPT3_SEQ_10EVEN(0xFull, l_data);
    SET_OPCG_CAPT3_SEQ_10ODD(0xFull, l_data);
    SET_OPCG_CAPT3_SEQ_11EVEN(0xFull, l_data);
    SET_OPCG_CAPT3_SEQ_11ODD(0xFull, l_data);
    SET_OPCG_CAPT3_SEQ_12EVEN(0xFull, l_data);
    SET_OPCG_CAPT3_SEQ_12ODD(0xFull, l_data);
    FAPI_TRY(PUT_OPCG_CAPT3(i_target, l_data));

    FAPI_TRY(GET_OPCG_REG0(i_target, l_data));
    SET_OPCG_REG0_RUNN_MODE(l_data);
    SET_OPCG_REG0_OPCG_GO(l_data);
    SET_OPCG_REG0_RUN_SCAN0(l_data);
    SET_OPCG_REG0_SCAN0_MODE(l_data);
    SET_OPCG_REG0_OPCG_IN_SLAVE_MODE(l_data);
    SET_OPCG_REG0_OPCG_IN_MASTER_MODE(l_data);
    SET_OPCG_REG0_KEEP_MS_MODE(l_data);
    SET_OPCG_REG0_TRIGGER_OPCG_ON_UNIT0_SYNC_LVL(l_data);
    SET_OPCG_REG0_TRIGGER_OPCG_ON_UNIT1_SYNC_LVL(l_data);
    SET_OPCG_REG0_UNUSED910(l_data);
    SET_OPCG_REG0_RUN_OPCG_ON_UPDATE_DR(l_data);
    SET_OPCG_REG0_RUN_OPCG_ON_CAPTURE_DR(l_data);
    SET_OPCG_REG0_STOP_RUNN_ON_XSTOP(l_data);
    SET_OPCG_REG0_OPCG_STARTS_BIST(l_data);
    SET_OPCG_REG0_UNUSED1520(0xFull, l_data);
    SET_OPCG_REG0_LOOP_COUNT(0xFull, l_data);
    FAPI_TRY(PUT_OPCG_REG0(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_OPCG_REG1(i_target));
    SET_OPCG_REG1_SCAN_COUNT(0xFull, l_data);
    SET_OPCG_REG1_MISR_A_VAL(0xFull, l_data);
    SET_OPCG_REG1_MISR_B_VAL(0xFull, l_data);
    SET_OPCG_REG1_MISR_INIT_WAIT(0xFull, l_data);
    SET_OPCG_REG1_UNUSED48(l_data);
    SET_OPCG_REG1_SCAN_CLK_USE_EVEN(l_data);
    SET_OPCG_REG1_UNUSED5051(0xFull, l_data);
    SET_OPCG_REG1_RTIM_THOLD_FORCE(l_data);
    SET_OPCG_REG1_DISABLE_ARY_CLK_DURING_FILL(l_data);
    SET_OPCG_REG1_SG_HIGH_DURING_FILL(l_data);
    SET_OPCG_REG1_LBIST_SKITTER_CTL(0xFull, l_data);
    SET_OPCG_REG1_MISR_MODE(l_data);
    SET_OPCG_REG1_INFINITE_MODE(l_data);
    SET_OPCG_REG1_NSL_FILL_COUNT(0xFull, l_data);
    FAPI_TRY(PUT_OPCG_REG1(i_target, l_data));

    FAPI_TRY(GET_OPCG_REG2(i_target, l_data));
    SET_OPCG_REG2_OPCG_GO2(l_data);
    SET_OPCG_REG2_PRPG_WEIGHTING(0xFull, l_data);
    SET_OPCG_REG2_PRPG_VALUE(0xFull, l_data);
    SET_OPCG_REG2_PRPG_A_VAL(0xFull, l_data);
    SET_OPCG_REG2_PRPG_B_VAL(0xFull, l_data);
    SET_OPCG_REG2_PRPG_MODE(l_data);
    SET_OPCG_REG2_UNUSED41_47(0xFull, l_data);
    SET_OPCG_REG2_SM_LBIST_CNTRL(0xFull, l_data);
    FAPI_TRY(PUT_OPCG_REG2(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_PCB_OPCG_GO(i_target));
    SET_PCB_OPCG_GO_PCB_OPCGGO(l_data);
    FAPI_TRY(PUT_PCB_OPCG_GO(i_target, l_data));

    FAPI_TRY(GET_PCB_OPCG_STOP(i_target, l_data));
    SET_PCB_OPCG_STOP_PCB_OPCGSTOP(l_data);
    FAPI_TRY(PUT_PCB_OPCG_STOP(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_PHASE_COUNTER_RESET(i_target));
    SET_PHASE_COUNTER_RESET_PHASECOUNTER_RESET(l_data);
    FAPI_TRY(PUT_PHASE_COUNTER_RESET(i_target, l_data));

    FAPI_TRY(GET_PLL_LOCK_REG(i_target, l_data));
    FAPI_TRY(PUT_PLL_LOCK_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_PRE_COUNTER_REG(i_target));
    SET_PRE_COUNTER_REG_PRE_COUNTER(0xFull, l_data);
    FAPI_TRY(PUT_PRE_COUNTER_REG(i_target, l_data));

    FAPI_TRY(GET_PRIMARY_ADDRESS_REG(i_target, l_data));
    FAPI_TRY(PUT_PRIMARY_ADDRESS_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_PROTECT_MODE_REG(i_target));
    SET_PROTECT_MODE_REG_READ_PROTECT_ENABLE(l_data);
    SET_PROTECT_MODE_REG_WRITE_PROTECT_ENABLE(l_data);
    FAPI_TRY(PUT_PROTECT_MODE_REG(i_target, l_data));

    FAPI_TRY(GET_RECOV_INTERRUPT_REG(i_target, l_data));
    FAPI_TRY(PUT_RECOV_INTERRUPT_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_RFIR(i_target));
    SET_RFIR_RFIR_IN0(l_data);
    SET_RFIR_LFIR_RECOV_ERR(l_data);
    SET_RFIR_RFIR_IN4(l_data);
    SET_RFIR_RFIR_IN5(l_data);
    SET_RFIR_RFIR_IN6(l_data);
    SET_RFIR_RFIR_IN7(0xFull, l_data);
    SET_RFIR_RFIR_IN8(l_data);
    SET_RFIR_RFIR_IN9(l_data);
    SET_RFIR_RFIR_IN10(l_data);
    SET_RFIR_RFIR_IN11(l_data);
    SET_RFIR_RFIR_IN12(l_data);
    SET_RFIR_RFIR_IN13(l_data);
    SET_RFIR_RFIR_IN14(0xFull, l_data);
    SET_RFIR_RFIR_IN15(l_data);
    SET_RFIR_RFIR_IN16(l_data);
    SET_RFIR_RFIR_IN17(l_data);
    SET_RFIR_RFIR_IN18(l_data);
    SET_RFIR_RFIR_IN19(l_data);
    SET_RFIR_RFIR_IN20(l_data);
    SET_RFIR_RFIR_IN21(l_data);
    SET_RFIR_RFIR_IN22(0xFull, l_data);
    FAPI_TRY(PUT_RFIR(i_target, l_data));

    FAPI_TRY(GET_SCAN32(i_target, l_data));
    FAPI_TRY(PUT_SCAN32(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_SCAN64(i_target));
    FAPI_TRY(PUT_SCAN64(i_target, l_data));

    FAPI_TRY(GET_SCAN_CAPTUREDR(i_target, l_data));
    FAPI_TRY(PUT_SCAN_CAPTUREDR(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_SCAN_CAPTUREDR_LONG(i_target));
    FAPI_TRY(PUT_SCAN_CAPTUREDR_LONG(i_target, l_data));

    FAPI_TRY(GET_SCAN_LONG_ROTATE(i_target, l_data));
    FAPI_TRY(PUT_SCAN_LONG_ROTATE(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_SCAN_REGION_TYPE(i_target));
    SET_SCAN_REGION_TYPE_SYSTEM_FAST_INIT(l_data);
    SET_SCAN_REGION_TYPE_PARALLEL_SCAN(l_data);
    SET_SCAN_REGION_TYPE_PARALLEL_SCAN_AND_NOTOR(l_data);
    SET_SCAN_REGION_TYPE_SCAN_REGION_VITL(l_data);
    SET_SCAN_REGION_TYPE_SCAN_REGION_PERV(l_data);
    SET_SCAN_REGION_TYPE_SCAN_REGION_UNIT1(l_data);
    SET_SCAN_REGION_TYPE_SCAN_REGION_UNIT2(l_data);
    SET_SCAN_REGION_TYPE_SCAN_REGION_UNIT3(l_data);
    SET_SCAN_REGION_TYPE_SCAN_REGION_UNIT4(l_data);
    SET_SCAN_REGION_TYPE_SCAN_REGION_UNIT5(l_data);
    SET_SCAN_REGION_TYPE_SCAN_REGION_UNIT6(l_data);
    SET_SCAN_REGION_TYPE_SCAN_REGION_UNIT7(l_data);
    SET_SCAN_REGION_TYPE_SCAN_REGION_UNIT8(l_data);
    SET_SCAN_REGION_TYPE_SCAN_REGION_UNIT9(l_data);
    SET_SCAN_REGION_TYPE_SCAN_REGION_UNIT10(l_data);
    SET_SCAN_REGION_TYPE_SCAN_REGION_UNIT11(l_data);
    SET_SCAN_REGION_TYPE_SCAN_REGION_UNIT12(l_data);
    SET_SCAN_REGION_TYPE_SCAN_REGION_UNIT13(l_data);
    SET_SCAN_REGION_TYPE_SCAN_REGION_UNIT14(l_data);
    SET_SCAN_REGION_TYPE_SCAN_TYPE_FUNC(l_data);
    SET_SCAN_REGION_TYPE_SCAN_TYPE_CFG(l_data);
    SET_SCAN_REGION_TYPE_SCAN_TYPE_CCFG_GPTR(l_data);
    SET_SCAN_REGION_TYPE_SCAN_TYPE_REGF(l_data);
    SET_SCAN_REGION_TYPE_SCAN_TYPE_LBIST(l_data);
    SET_SCAN_REGION_TYPE_SCAN_TYPE_ABIST(l_data);
    SET_SCAN_REGION_TYPE_SCAN_TYPE_REPR(l_data);
    SET_SCAN_REGION_TYPE_SCAN_TYPE_TIME(l_data);
    SET_SCAN_REGION_TYPE_SCAN_TYPE_BNDY(l_data);
    SET_SCAN_REGION_TYPE_SCAN_TYPE_FARR(l_data);
    SET_SCAN_REGION_TYPE_SCAN_TYPE_CMSK(l_data);
    SET_SCAN_REGION_TYPE_SCAN_TYPE_INEX(l_data);
    FAPI_TRY(PUT_SCAN_REGION_TYPE(i_target, l_data));

    FAPI_TRY(GET_SCAN_UPDATEDR(i_target, l_data));
    FAPI_TRY(PUT_SCAN_UPDATEDR(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_SCAN_UPDATEDR_LONG(i_target));
    FAPI_TRY(PUT_SCAN_UPDATEDR_LONG(i_target, l_data));

    FAPI_TRY(GET_SLAVE_CONFIG_REG(i_target, l_data));
    SET_SLAVE_CONFIG_REG_DISABLE_PERV_THOLD_CHECK(l_data);
    SET_SLAVE_CONFIG_REG_DISABLE_MALF_PULSE_GEN(l_data);
    SET_SLAVE_CONFIG_REG_STOP_HANG_CNT_SYS_XSTP(l_data);
    SET_SLAVE_CONFIG_REG_DISABLE_CL_ATOMIC_LOCK(l_data);
    SET_SLAVE_CONFIG_REG_DISABLE_HEARTBEAT(l_data);
    SET_SLAVE_CONFIG_REG_DISABLE_FORCE_TO_ZERO(l_data);
    SET_SLAVE_CONFIG_REG_PM_DISABLE(l_data);
    SET_SLAVE_CONFIG_REG_PM_MUX_DISABLE(l_data);
    SET_SLAVE_CONFIG_REG_MASK_REG_PARITY_ERRS(l_data);
    SET_SLAVE_CONFIG_REG_MASK_PCB_IF_ERRS(l_data);
    SET_SLAVE_CONFIG_REG_MASK_HEARTBEAT_ERRS(l_data);
    SET_SLAVE_CONFIG_REG_MASK_PCBSL_ERRS(l_data);
    SET_SLAVE_CONFIG_REG_MASK_PLL_ERRS(0xFull, l_data);
    FAPI_TRY(PUT_SLAVE_CONFIG_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_SPATTN_NCX(i_target));
    FAPI_TRY(PUT_SPATTN_NCX(i_target, l_data));

    FAPI_TRY(GET_SPATTN_ROX(i_target, l_data));
    FAPI_TRY(PUT_SPATTN_ROX(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_SPA_MASK(i_target));
    SET_SPA_MASK_SPA_MASK_IN(0xFull, l_data);
    FAPI_TRY(PUT_SPA_MASK(i_target, l_data));

    FAPI_TRY(GET_SYNC_CONFIG(i_target, l_data));
    SET_SYNC_CONFIG_SYNC_PULSE_DELAY(0xFull, l_data);
    SET_SYNC_CONFIG_LISTEN_TO_SYNC_PULSE_DIS(l_data);
    SET_SYNC_CONFIG_SYNC_PULSE_INPUT_SEL(l_data);
    SET_SYNC_CONFIG_USE_SYNC_FOR_SCAN(l_data);
    SET_SYNC_CONFIG_CLEAR_CHIPLET_IS_ALIGNED(l_data);
    SET_SYNC_CONFIG_UNIT_REGION_CLKCMD_ENABLE(l_data);
    SET_SYNC_CONFIG_DISABLE_PCB_ITR(l_data);
    SET_SYNC_CONFIG_CONT_SCAN_DISABLE(l_data);
    SET_SYNC_CONFIG_SYNC_PULSE_OUT_DIS(l_data);
    SET_SYNC_CONFIG_REGION_PGOOD_OVERRIDE(l_data);
    SET_SYNC_CONFIG_UNUSED1314(0xFull, l_data);
    SET_SYNC_CONFIG_PHASE_COUNTER_ON_CLKCHANGE_EN(l_data);
    SET_SYNC_CONFIG_PHASE_COUNTER_ON_CLKCHANGE(0xFull, l_data);
    FAPI_TRY(PUT_SYNC_CONFIG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TIMEOUT_REG(i_target));
    FAPI_TRY(PUT_TIMEOUT_REG(i_target, l_data));

    FAPI_TRY(GET_TRA0_TR0_TRACE_HI_DATA_REG(i_target, l_data));
    SET_TRA0_TR0_TRACE_HI_DATA_REG_TRACE_HI_DATA(0xFull, l_data);
    FAPI_TRY(PUT_TRA0_TR0_TRACE_HI_DATA_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA0_TR0_TRACE_LO_DATA_REG(i_target));
    SET_TRA0_TR0_TRACE_LO_DATA_REG_LO_DATA(0xFull, l_data);
    SET_TRA0_TR0_TRACE_LO_DATA_REG_ADDRESS(0xFull, l_data);
    SET_TRA0_TR0_TRACE_LO_DATA_REG_LAST_BANK(0xFull, l_data);
    SET_TRA0_TR0_TRACE_LO_DATA_REG_LAST_BANK_VALID(l_data);
    SET_TRA0_TR0_TRACE_LO_DATA_REG_WRITE_ON_RUN(l_data);
    SET_TRA0_TR0_TRACE_LO_DATA_REG_RUNNING(l_data);
    SET_TRA0_TR0_TRACE_LO_DATA_REG_HOLD_ADDRESS(0xFull, l_data);
    FAPI_TRY(PUT_TRA0_TR0_TRACE_LO_DATA_REG(i_target, l_data));

    FAPI_TRY(GET_TRA0_TR0_CONFIG(i_target, l_data));
    SET_TRA0_TR0_CONFIG_STORE_ON_TRIG_MODE(l_data);
    SET_TRA0_TR0_CONFIG_WRITE_ON_RUN_MODE(l_data);
    SET_TRA0_TR0_CONFIG_EXTEND_TRIG_MODE(0xFull, l_data);
    SET_TRA0_TR0_CONFIG_BANK_MODE(l_data);
    SET_TRA0_TR0_CONFIG_ENH_TRACE_MODE(l_data);
    SET_TRA0_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL(0xFull, l_data);
    SET_TRA0_TR0_CONFIG_TRACE_SELECT_CONTROL(0xFull, l_data);
    SET_TRA0_TR0_CONFIG_TRACE_RUN_HOLD_OFF(l_data);
    SET_TRA0_TR0_CONFIG_TRACE_RUN_STATUS(l_data);
    SET_TRA0_TR0_CONFIG_TRACE_RUN_STICKY(l_data);
    SET_TRA0_TR0_CONFIG_DISABLE_BANK_EDGE_DETECT(l_data);
    SET_TRA0_TR0_CONFIG_TRACE_CONTROL_UNUSED(0xFull, l_data);
    FAPI_TRY(PUT_TRA0_TR0_CONFIG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA0_TR0_CONFIG_0(i_target));
    SET_TRA0_TR0_CONFIG_0_CMP_MSK_LT_B_0_TO_63(0xFull, l_data);
    FAPI_TRY(PUT_TRA0_TR0_CONFIG_0(i_target, l_data));

    FAPI_TRY(GET_TRA0_TR0_CONFIG_1(i_target, l_data));
    SET_TRA0_TR0_CONFIG_1_CMP_MSK_LT_B_64_TO_87(0xFull, l_data);
    FAPI_TRY(PUT_TRA0_TR0_CONFIG_1(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA0_TR0_CONFIG_2(i_target));
    SET_TRA0_TR0_CONFIG_2_A(0xFull, l_data);
    SET_TRA0_TR0_CONFIG_2_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA0_TR0_CONFIG_2(i_target, l_data));

    FAPI_TRY(GET_TRA0_TR0_CONFIG_3(i_target, l_data));
    SET_TRA0_TR0_CONFIG_3_C(0xFull, l_data);
    SET_TRA0_TR0_CONFIG_3_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA0_TR0_CONFIG_3(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA0_TR0_CONFIG_4(i_target));
    SET_TRA0_TR0_CONFIG_4_A(0xFull, l_data);
    SET_TRA0_TR0_CONFIG_4_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA0_TR0_CONFIG_4(i_target, l_data));

    FAPI_TRY(GET_TRA0_TR0_CONFIG_5(i_target, l_data));
    SET_TRA0_TR0_CONFIG_5_C(0xFull, l_data);
    SET_TRA0_TR0_CONFIG_5_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA0_TR0_CONFIG_5(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA0_TR0_CONFIG_9(i_target));
    SET_TRA0_TR0_CONFIG_9_DISABLE_COMPRESSION(l_data);
    SET_TRA0_TR0_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK(l_data);
    SET_TRA0_TR0_CONFIG_9_MATCHA_MUXSEL(0xFull, l_data);
    SET_TRA0_TR0_CONFIG_9_MATCHB_MUXSEL(0xFull, l_data);
    SET_TRA0_TR0_CONFIG_9_MATCHC_MUXSEL(0xFull, l_data);
    SET_TRA0_TR0_CONFIG_9_MATCHD_MUXSEL(0xFull, l_data);
    SET_TRA0_TR0_CONFIG_9_TRIG0_OR_MASK(0xFull, l_data);
    SET_TRA0_TR0_CONFIG_9_TRIG0_AND_MASK(0xFull, l_data);
    SET_TRA0_TR0_CONFIG_9_TRIG1_OR_MASK(0xFull, l_data);
    SET_TRA0_TR0_CONFIG_9_TRIG1_AND_MASK(0xFull, l_data);
    SET_TRA0_TR0_CONFIG_9_TRIG0_NOT_MODE(l_data);
    SET_TRA0_TR0_CONFIG_9_TRIG1_NOT_MODE(l_data);
    SET_TRA0_TR0_CONFIG_9_MATCH_NOT_MODE(0xFull, l_data);
    SET_TRA0_TR0_CONFIG_9_ERROR_CMP_MASK(l_data);
    SET_TRA0_TR0_CONFIG_9_ERROR_CMP_PATTERN(l_data);
    SET_TRA0_TR0_CONFIG_9_TRIG0_ERR_CMP(l_data);
    SET_TRA0_TR0_CONFIG_9_TRIG1_ERR_CMP(l_data);
    SET_TRA0_TR0_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES(l_data);
    FAPI_TRY(PUT_TRA0_TR0_CONFIG_9(i_target, l_data));

    FAPI_TRY(GET_TRA0_TR1_TRACE_HI_DATA_REG(i_target, l_data));
    SET_TRA0_TR1_TRACE_HI_DATA_REG_TRACE_HI_DATA(0xFull, l_data);
    FAPI_TRY(PUT_TRA0_TR1_TRACE_HI_DATA_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA0_TR1_TRACE_LO_DATA_REG(i_target));
    SET_TRA0_TR1_TRACE_LO_DATA_REG_LO_DATA(0xFull, l_data);
    SET_TRA0_TR1_TRACE_LO_DATA_REG_ADDRESS(0xFull, l_data);
    SET_TRA0_TR1_TRACE_LO_DATA_REG_LAST_BANK(0xFull, l_data);
    SET_TRA0_TR1_TRACE_LO_DATA_REG_LAST_BANK_VALID(l_data);
    SET_TRA0_TR1_TRACE_LO_DATA_REG_WRITE_ON_RUN(l_data);
    SET_TRA0_TR1_TRACE_LO_DATA_REG_RUNNING(l_data);
    SET_TRA0_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS(0xFull, l_data);
    FAPI_TRY(PUT_TRA0_TR1_TRACE_LO_DATA_REG(i_target, l_data));

    FAPI_TRY(GET_TRA0_TR1_CONFIG(i_target, l_data));
    SET_TRA0_TR1_CONFIG_STORE_ON_TRIG_MODE(l_data);
    SET_TRA0_TR1_CONFIG_WRITE_ON_RUN_MODE(l_data);
    SET_TRA0_TR1_CONFIG_EXTEND_TRIG_MODE(0xFull, l_data);
    SET_TRA0_TR1_CONFIG_BANK_MODE(l_data);
    SET_TRA0_TR1_CONFIG_ENH_TRACE_MODE(l_data);
    SET_TRA0_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL(0xFull, l_data);
    SET_TRA0_TR1_CONFIG_TRACE_SELECT_CONTROL(0xFull, l_data);
    SET_TRA0_TR1_CONFIG_TRACE_RUN_HOLD_OFF(l_data);
    SET_TRA0_TR1_CONFIG_TRACE_RUN_STATUS(l_data);
    SET_TRA0_TR1_CONFIG_TRACE_RUN_STICKY(l_data);
    SET_TRA0_TR1_CONFIG_DISABLE_BANK_EDGE_DETECT(l_data);
    SET_TRA0_TR1_CONFIG_TRACE_CONTROL_UNUSED(0xFull, l_data);
    FAPI_TRY(PUT_TRA0_TR1_CONFIG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA0_TR1_CONFIG_0(i_target));
    SET_TRA0_TR1_CONFIG_0_CMP_MSK_LT_B_0_TO_63(0xFull, l_data);
    FAPI_TRY(PUT_TRA0_TR1_CONFIG_0(i_target, l_data));

    FAPI_TRY(GET_TRA0_TR1_CONFIG_1(i_target, l_data));
    SET_TRA0_TR1_CONFIG_1_CMP_MSK_LT_B_64_TO_87(0xFull, l_data);
    FAPI_TRY(PUT_TRA0_TR1_CONFIG_1(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA0_TR1_CONFIG_2(i_target));
    SET_TRA0_TR1_CONFIG_2_A(0xFull, l_data);
    SET_TRA0_TR1_CONFIG_2_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA0_TR1_CONFIG_2(i_target, l_data));

    FAPI_TRY(GET_TRA0_TR1_CONFIG_3(i_target, l_data));
    SET_TRA0_TR1_CONFIG_3_C(0xFull, l_data);
    SET_TRA0_TR1_CONFIG_3_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA0_TR1_CONFIG_3(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA0_TR1_CONFIG_4(i_target));
    SET_TRA0_TR1_CONFIG_4_A(0xFull, l_data);
    SET_TRA0_TR1_CONFIG_4_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA0_TR1_CONFIG_4(i_target, l_data));

    FAPI_TRY(GET_TRA0_TR1_CONFIG_5(i_target, l_data));
    SET_TRA0_TR1_CONFIG_5_C(0xFull, l_data);
    SET_TRA0_TR1_CONFIG_5_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA0_TR1_CONFIG_5(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA0_TR1_CONFIG_9(i_target));
    SET_TRA0_TR1_CONFIG_9_DISABLE_COMPRESSION(l_data);
    SET_TRA0_TR1_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK(l_data);
    SET_TRA0_TR1_CONFIG_9_MATCHA_MUXSEL(0xFull, l_data);
    SET_TRA0_TR1_CONFIG_9_MATCHB_MUXSEL(0xFull, l_data);
    SET_TRA0_TR1_CONFIG_9_MATCHC_MUXSEL(0xFull, l_data);
    SET_TRA0_TR1_CONFIG_9_MATCHD_MUXSEL(0xFull, l_data);
    SET_TRA0_TR1_CONFIG_9_TRIG0_OR_MASK(0xFull, l_data);
    SET_TRA0_TR1_CONFIG_9_TRIG0_AND_MASK(0xFull, l_data);
    SET_TRA0_TR1_CONFIG_9_TRIG1_OR_MASK(0xFull, l_data);
    SET_TRA0_TR1_CONFIG_9_TRIG1_AND_MASK(0xFull, l_data);
    SET_TRA0_TR1_CONFIG_9_TRIG0_NOT_MODE(l_data);
    SET_TRA0_TR1_CONFIG_9_TRIG1_NOT_MODE(l_data);
    SET_TRA0_TR1_CONFIG_9_MATCH_NOT_MODE(0xFull, l_data);
    SET_TRA0_TR1_CONFIG_9_ERROR_CMP_MASK(l_data);
    SET_TRA0_TR1_CONFIG_9_ERROR_CMP_PATTERN(l_data);
    SET_TRA0_TR1_CONFIG_9_TRIG0_ERR_CMP(l_data);
    SET_TRA0_TR1_CONFIG_9_TRIG1_ERR_CMP(l_data);
    SET_TRA0_TR1_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES(l_data);
    FAPI_TRY(PUT_TRA0_TR1_CONFIG_9(i_target, l_data));

    FAPI_TRY(GET_TRA1_TR0_TRACE_HI_DATA_REG(i_target, l_data));
    SET_TRA1_TR0_TRACE_HI_DATA_REG_TRACE_HI_DATA(0xFull, l_data);
    FAPI_TRY(PUT_TRA1_TR0_TRACE_HI_DATA_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA1_TR0_TRACE_LO_DATA_REG(i_target));
    SET_TRA1_TR0_TRACE_LO_DATA_REG_LO_DATA(0xFull, l_data);
    SET_TRA1_TR0_TRACE_LO_DATA_REG_ADDRESS(0xFull, l_data);
    SET_TRA1_TR0_TRACE_LO_DATA_REG_LAST_BANK(0xFull, l_data);
    SET_TRA1_TR0_TRACE_LO_DATA_REG_LAST_BANK_VALID(l_data);
    SET_TRA1_TR0_TRACE_LO_DATA_REG_WRITE_ON_RUN(l_data);
    SET_TRA1_TR0_TRACE_LO_DATA_REG_RUNNING(l_data);
    SET_TRA1_TR0_TRACE_LO_DATA_REG_HOLD_ADDRESS(0xFull, l_data);
    FAPI_TRY(PUT_TRA1_TR0_TRACE_LO_DATA_REG(i_target, l_data));

    FAPI_TRY(GET_TRA1_TR0_CONFIG(i_target, l_data));
    SET_TRA1_TR0_CONFIG_STORE_ON_TRIG_MODE(l_data);
    SET_TRA1_TR0_CONFIG_WRITE_ON_RUN_MODE(l_data);
    SET_TRA1_TR0_CONFIG_EXTEND_TRIG_MODE(0xFull, l_data);
    SET_TRA1_TR0_CONFIG_BANK_MODE(l_data);
    SET_TRA1_TR0_CONFIG_ENH_TRACE_MODE(l_data);
    SET_TRA1_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL(0xFull, l_data);
    SET_TRA1_TR0_CONFIG_TRACE_SELECT_CONTROL(0xFull, l_data);
    SET_TRA1_TR0_CONFIG_TRACE_RUN_HOLD_OFF(l_data);
    SET_TRA1_TR0_CONFIG_TRACE_RUN_STATUS(l_data);
    SET_TRA1_TR0_CONFIG_TRACE_RUN_STICKY(l_data);
    SET_TRA1_TR0_CONFIG_DISABLE_BANK_EDGE_DETECT(l_data);
    SET_TRA1_TR0_CONFIG_TRACE_CONTROL_UNUSED(0xFull, l_data);
    FAPI_TRY(PUT_TRA1_TR0_CONFIG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA1_TR0_CONFIG_0(i_target));
    SET_TRA1_TR0_CONFIG_0_CMP_MSK_LT_B_0_TO_63(0xFull, l_data);
    FAPI_TRY(PUT_TRA1_TR0_CONFIG_0(i_target, l_data));

    FAPI_TRY(GET_TRA1_TR0_CONFIG_1(i_target, l_data));
    SET_TRA1_TR0_CONFIG_1_CMP_MSK_LT_B_64_TO_87(0xFull, l_data);
    FAPI_TRY(PUT_TRA1_TR0_CONFIG_1(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA1_TR0_CONFIG_2(i_target));
    SET_TRA1_TR0_CONFIG_2_A(0xFull, l_data);
    SET_TRA1_TR0_CONFIG_2_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA1_TR0_CONFIG_2(i_target, l_data));

    FAPI_TRY(GET_TRA1_TR0_CONFIG_3(i_target, l_data));
    SET_TRA1_TR0_CONFIG_3_C(0xFull, l_data);
    SET_TRA1_TR0_CONFIG_3_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA1_TR0_CONFIG_3(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA1_TR0_CONFIG_4(i_target));
    SET_TRA1_TR0_CONFIG_4_A(0xFull, l_data);
    SET_TRA1_TR0_CONFIG_4_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA1_TR0_CONFIG_4(i_target, l_data));

    FAPI_TRY(GET_TRA1_TR0_CONFIG_5(i_target, l_data));
    SET_TRA1_TR0_CONFIG_5_C(0xFull, l_data);
    SET_TRA1_TR0_CONFIG_5_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA1_TR0_CONFIG_5(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA1_TR0_CONFIG_9(i_target));
    SET_TRA1_TR0_CONFIG_9_DISABLE_COMPRESSION(l_data);
    SET_TRA1_TR0_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK(l_data);
    SET_TRA1_TR0_CONFIG_9_MATCHA_MUXSEL(0xFull, l_data);
    SET_TRA1_TR0_CONFIG_9_MATCHB_MUXSEL(0xFull, l_data);
    SET_TRA1_TR0_CONFIG_9_MATCHC_MUXSEL(0xFull, l_data);
    SET_TRA1_TR0_CONFIG_9_MATCHD_MUXSEL(0xFull, l_data);
    SET_TRA1_TR0_CONFIG_9_TRIG0_OR_MASK(0xFull, l_data);
    SET_TRA1_TR0_CONFIG_9_TRIG0_AND_MASK(0xFull, l_data);
    SET_TRA1_TR0_CONFIG_9_TRIG1_OR_MASK(0xFull, l_data);
    SET_TRA1_TR0_CONFIG_9_TRIG1_AND_MASK(0xFull, l_data);
    SET_TRA1_TR0_CONFIG_9_TRIG0_NOT_MODE(l_data);
    SET_TRA1_TR0_CONFIG_9_TRIG1_NOT_MODE(l_data);
    SET_TRA1_TR0_CONFIG_9_MATCH_NOT_MODE(0xFull, l_data);
    SET_TRA1_TR0_CONFIG_9_ERROR_CMP_MASK(l_data);
    SET_TRA1_TR0_CONFIG_9_ERROR_CMP_PATTERN(l_data);
    SET_TRA1_TR0_CONFIG_9_TRIG0_ERR_CMP(l_data);
    SET_TRA1_TR0_CONFIG_9_TRIG1_ERR_CMP(l_data);
    SET_TRA1_TR0_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES(l_data);
    FAPI_TRY(PUT_TRA1_TR0_CONFIG_9(i_target, l_data));

    FAPI_TRY(GET_TRA1_TR1_TRACE_HI_DATA_REG(i_target, l_data));
    SET_TRA1_TR1_TRACE_HI_DATA_REG_TRACE_HI_DATA(0xFull, l_data);
    FAPI_TRY(PUT_TRA1_TR1_TRACE_HI_DATA_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA1_TR1_TRACE_LO_DATA_REG(i_target));
    SET_TRA1_TR1_TRACE_LO_DATA_REG_LO_DATA(0xFull, l_data);
    SET_TRA1_TR1_TRACE_LO_DATA_REG_ADDRESS(0xFull, l_data);
    SET_TRA1_TR1_TRACE_LO_DATA_REG_LAST_BANK(0xFull, l_data);
    SET_TRA1_TR1_TRACE_LO_DATA_REG_LAST_BANK_VALID(l_data);
    SET_TRA1_TR1_TRACE_LO_DATA_REG_WRITE_ON_RUN(l_data);
    SET_TRA1_TR1_TRACE_LO_DATA_REG_RUNNING(l_data);
    SET_TRA1_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS(0xFull, l_data);
    FAPI_TRY(PUT_TRA1_TR1_TRACE_LO_DATA_REG(i_target, l_data));

    FAPI_TRY(GET_TRA1_TR1_CONFIG(i_target, l_data));
    SET_TRA1_TR1_CONFIG_STORE_ON_TRIG_MODE(l_data);
    SET_TRA1_TR1_CONFIG_WRITE_ON_RUN_MODE(l_data);
    SET_TRA1_TR1_CONFIG_EXTEND_TRIG_MODE(0xFull, l_data);
    SET_TRA1_TR1_CONFIG_BANK_MODE(l_data);
    SET_TRA1_TR1_CONFIG_ENH_TRACE_MODE(l_data);
    SET_TRA1_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL(0xFull, l_data);
    SET_TRA1_TR1_CONFIG_TRACE_SELECT_CONTROL(0xFull, l_data);
    SET_TRA1_TR1_CONFIG_TRACE_RUN_HOLD_OFF(l_data);
    SET_TRA1_TR1_CONFIG_TRACE_RUN_STATUS(l_data);
    SET_TRA1_TR1_CONFIG_TRACE_RUN_STICKY(l_data);
    SET_TRA1_TR1_CONFIG_DISABLE_BANK_EDGE_DETECT(l_data);
    SET_TRA1_TR1_CONFIG_TRACE_CONTROL_UNUSED(0xFull, l_data);
    FAPI_TRY(PUT_TRA1_TR1_CONFIG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA1_TR1_CONFIG_0(i_target));
    SET_TRA1_TR1_CONFIG_0_CMP_MSK_LT_B_0_TO_63(0xFull, l_data);
    FAPI_TRY(PUT_TRA1_TR1_CONFIG_0(i_target, l_data));

    FAPI_TRY(GET_TRA1_TR1_CONFIG_1(i_target, l_data));
    SET_TRA1_TR1_CONFIG_1_CMP_MSK_LT_B_64_TO_87(0xFull, l_data);
    FAPI_TRY(PUT_TRA1_TR1_CONFIG_1(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA1_TR1_CONFIG_2(i_target));
    SET_TRA1_TR1_CONFIG_2_A(0xFull, l_data);
    SET_TRA1_TR1_CONFIG_2_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA1_TR1_CONFIG_2(i_target, l_data));

    FAPI_TRY(GET_TRA1_TR1_CONFIG_3(i_target, l_data));
    SET_TRA1_TR1_CONFIG_3_C(0xFull, l_data);
    SET_TRA1_TR1_CONFIG_3_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA1_TR1_CONFIG_3(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA1_TR1_CONFIG_4(i_target));
    SET_TRA1_TR1_CONFIG_4_A(0xFull, l_data);
    SET_TRA1_TR1_CONFIG_4_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA1_TR1_CONFIG_4(i_target, l_data));

    FAPI_TRY(GET_TRA1_TR1_CONFIG_5(i_target, l_data));
    SET_TRA1_TR1_CONFIG_5_C(0xFull, l_data);
    SET_TRA1_TR1_CONFIG_5_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA1_TR1_CONFIG_5(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA1_TR1_CONFIG_9(i_target));
    SET_TRA1_TR1_CONFIG_9_DISABLE_COMPRESSION(l_data);
    SET_TRA1_TR1_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK(l_data);
    SET_TRA1_TR1_CONFIG_9_MATCHA_MUXSEL(0xFull, l_data);
    SET_TRA1_TR1_CONFIG_9_MATCHB_MUXSEL(0xFull, l_data);
    SET_TRA1_TR1_CONFIG_9_MATCHC_MUXSEL(0xFull, l_data);
    SET_TRA1_TR1_CONFIG_9_MATCHD_MUXSEL(0xFull, l_data);
    SET_TRA1_TR1_CONFIG_9_TRIG0_OR_MASK(0xFull, l_data);
    SET_TRA1_TR1_CONFIG_9_TRIG0_AND_MASK(0xFull, l_data);
    SET_TRA1_TR1_CONFIG_9_TRIG1_OR_MASK(0xFull, l_data);
    SET_TRA1_TR1_CONFIG_9_TRIG1_AND_MASK(0xFull, l_data);
    SET_TRA1_TR1_CONFIG_9_TRIG0_NOT_MODE(l_data);
    SET_TRA1_TR1_CONFIG_9_TRIG1_NOT_MODE(l_data);
    SET_TRA1_TR1_CONFIG_9_MATCH_NOT_MODE(0xFull, l_data);
    SET_TRA1_TR1_CONFIG_9_ERROR_CMP_MASK(l_data);
    SET_TRA1_TR1_CONFIG_9_ERROR_CMP_PATTERN(l_data);
    SET_TRA1_TR1_CONFIG_9_TRIG0_ERR_CMP(l_data);
    SET_TRA1_TR1_CONFIG_9_TRIG1_ERR_CMP(l_data);
    SET_TRA1_TR1_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES(l_data);
    FAPI_TRY(PUT_TRA1_TR1_CONFIG_9(i_target, l_data));

    FAPI_TRY(GET_TRA2_TR0_TRACE_HI_DATA_REG(i_target, l_data));
    SET_TRA2_TR0_TRACE_HI_DATA_REG_TRACE_HI_DATA(0xFull, l_data);
    FAPI_TRY(PUT_TRA2_TR0_TRACE_HI_DATA_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA2_TR0_TRACE_LO_DATA_REG(i_target));
    SET_TRA2_TR0_TRACE_LO_DATA_REG_LO_DATA(0xFull, l_data);
    SET_TRA2_TR0_TRACE_LO_DATA_REG_ADDRESS(0xFull, l_data);
    SET_TRA2_TR0_TRACE_LO_DATA_REG_LAST_BANK(0xFull, l_data);
    SET_TRA2_TR0_TRACE_LO_DATA_REG_LAST_BANK_VALID(l_data);
    SET_TRA2_TR0_TRACE_LO_DATA_REG_WRITE_ON_RUN(l_data);
    SET_TRA2_TR0_TRACE_LO_DATA_REG_RUNNING(l_data);
    SET_TRA2_TR0_TRACE_LO_DATA_REG_HOLD_ADDRESS(0xFull, l_data);
    FAPI_TRY(PUT_TRA2_TR0_TRACE_LO_DATA_REG(i_target, l_data));

    FAPI_TRY(GET_TRA2_TR0_CONFIG(i_target, l_data));
    SET_TRA2_TR0_CONFIG_STORE_ON_TRIG_MODE(l_data);
    SET_TRA2_TR0_CONFIG_WRITE_ON_RUN_MODE(l_data);
    SET_TRA2_TR0_CONFIG_EXTEND_TRIG_MODE(0xFull, l_data);
    SET_TRA2_TR0_CONFIG_BANK_MODE(l_data);
    SET_TRA2_TR0_CONFIG_ENH_TRACE_MODE(l_data);
    SET_TRA2_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL(0xFull, l_data);
    SET_TRA2_TR0_CONFIG_TRACE_SELECT_CONTROL(0xFull, l_data);
    SET_TRA2_TR0_CONFIG_TRACE_RUN_HOLD_OFF(l_data);
    SET_TRA2_TR0_CONFIG_TRACE_RUN_STATUS(l_data);
    SET_TRA2_TR0_CONFIG_TRACE_RUN_STICKY(l_data);
    SET_TRA2_TR0_CONFIG_DISABLE_BANK_EDGE_DETECT(l_data);
    SET_TRA2_TR0_CONFIG_TRACE_CONTROL_UNUSED(0xFull, l_data);
    FAPI_TRY(PUT_TRA2_TR0_CONFIG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA2_TR0_CONFIG_0(i_target));
    SET_TRA2_TR0_CONFIG_0_CMP_MSK_LT_B_0_TO_63(0xFull, l_data);
    FAPI_TRY(PUT_TRA2_TR0_CONFIG_0(i_target, l_data));

    FAPI_TRY(GET_TRA2_TR0_CONFIG_1(i_target, l_data));
    SET_TRA2_TR0_CONFIG_1_CMP_MSK_LT_B_64_TO_87(0xFull, l_data);
    FAPI_TRY(PUT_TRA2_TR0_CONFIG_1(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA2_TR0_CONFIG_2(i_target));
    SET_TRA2_TR0_CONFIG_2_A(0xFull, l_data);
    SET_TRA2_TR0_CONFIG_2_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA2_TR0_CONFIG_2(i_target, l_data));

    FAPI_TRY(GET_TRA2_TR0_CONFIG_3(i_target, l_data));
    SET_TRA2_TR0_CONFIG_3_C(0xFull, l_data);
    SET_TRA2_TR0_CONFIG_3_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA2_TR0_CONFIG_3(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA2_TR0_CONFIG_4(i_target));
    SET_TRA2_TR0_CONFIG_4_A(0xFull, l_data);
    SET_TRA2_TR0_CONFIG_4_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA2_TR0_CONFIG_4(i_target, l_data));

    FAPI_TRY(GET_TRA2_TR0_CONFIG_5(i_target, l_data));
    SET_TRA2_TR0_CONFIG_5_C(0xFull, l_data);
    SET_TRA2_TR0_CONFIG_5_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA2_TR0_CONFIG_5(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA2_TR0_CONFIG_9(i_target));
    SET_TRA2_TR0_CONFIG_9_DISABLE_COMPRESSION(l_data);
    SET_TRA2_TR0_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK(l_data);
    SET_TRA2_TR0_CONFIG_9_MATCHA_MUXSEL(0xFull, l_data);
    SET_TRA2_TR0_CONFIG_9_MATCHB_MUXSEL(0xFull, l_data);
    SET_TRA2_TR0_CONFIG_9_MATCHC_MUXSEL(0xFull, l_data);
    SET_TRA2_TR0_CONFIG_9_MATCHD_MUXSEL(0xFull, l_data);
    SET_TRA2_TR0_CONFIG_9_TRIG0_OR_MASK(0xFull, l_data);
    SET_TRA2_TR0_CONFIG_9_TRIG0_AND_MASK(0xFull, l_data);
    SET_TRA2_TR0_CONFIG_9_TRIG1_OR_MASK(0xFull, l_data);
    SET_TRA2_TR0_CONFIG_9_TRIG1_AND_MASK(0xFull, l_data);
    SET_TRA2_TR0_CONFIG_9_TRIG0_NOT_MODE(l_data);
    SET_TRA2_TR0_CONFIG_9_TRIG1_NOT_MODE(l_data);
    SET_TRA2_TR0_CONFIG_9_MATCH_NOT_MODE(0xFull, l_data);
    SET_TRA2_TR0_CONFIG_9_ERROR_CMP_MASK(l_data);
    SET_TRA2_TR0_CONFIG_9_ERROR_CMP_PATTERN(l_data);
    SET_TRA2_TR0_CONFIG_9_TRIG0_ERR_CMP(l_data);
    SET_TRA2_TR0_CONFIG_9_TRIG1_ERR_CMP(l_data);
    SET_TRA2_TR0_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES(l_data);
    FAPI_TRY(PUT_TRA2_TR0_CONFIG_9(i_target, l_data));

    FAPI_TRY(GET_TRA2_TR1_TRACE_HI_DATA_REG(i_target, l_data));
    SET_TRA2_TR1_TRACE_HI_DATA_REG_TRACE_HI_DATA(0xFull, l_data);
    FAPI_TRY(PUT_TRA2_TR1_TRACE_HI_DATA_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA2_TR1_TRACE_LO_DATA_REG(i_target));
    SET_TRA2_TR1_TRACE_LO_DATA_REG_LO_DATA(0xFull, l_data);
    SET_TRA2_TR1_TRACE_LO_DATA_REG_ADDRESS(0xFull, l_data);
    SET_TRA2_TR1_TRACE_LO_DATA_REG_LAST_BANK(0xFull, l_data);
    SET_TRA2_TR1_TRACE_LO_DATA_REG_LAST_BANK_VALID(l_data);
    SET_TRA2_TR1_TRACE_LO_DATA_REG_WRITE_ON_RUN(l_data);
    SET_TRA2_TR1_TRACE_LO_DATA_REG_RUNNING(l_data);
    SET_TRA2_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS(0xFull, l_data);
    FAPI_TRY(PUT_TRA2_TR1_TRACE_LO_DATA_REG(i_target, l_data));

    FAPI_TRY(GET_TRA2_TR1_CONFIG(i_target, l_data));
    SET_TRA2_TR1_CONFIG_STORE_ON_TRIG_MODE(l_data);
    SET_TRA2_TR1_CONFIG_WRITE_ON_RUN_MODE(l_data);
    SET_TRA2_TR1_CONFIG_EXTEND_TRIG_MODE(0xFull, l_data);
    SET_TRA2_TR1_CONFIG_BANK_MODE(l_data);
    SET_TRA2_TR1_CONFIG_ENH_TRACE_MODE(l_data);
    SET_TRA2_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL(0xFull, l_data);
    SET_TRA2_TR1_CONFIG_TRACE_SELECT_CONTROL(0xFull, l_data);
    SET_TRA2_TR1_CONFIG_TRACE_RUN_HOLD_OFF(l_data);
    SET_TRA2_TR1_CONFIG_TRACE_RUN_STATUS(l_data);
    SET_TRA2_TR1_CONFIG_TRACE_RUN_STICKY(l_data);
    SET_TRA2_TR1_CONFIG_DISABLE_BANK_EDGE_DETECT(l_data);
    SET_TRA2_TR1_CONFIG_TRACE_CONTROL_UNUSED(0xFull, l_data);
    FAPI_TRY(PUT_TRA2_TR1_CONFIG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA2_TR1_CONFIG_0(i_target));
    SET_TRA2_TR1_CONFIG_0_CMP_MSK_LT_B_0_TO_63(0xFull, l_data);
    FAPI_TRY(PUT_TRA2_TR1_CONFIG_0(i_target, l_data));

    FAPI_TRY(GET_TRA2_TR1_CONFIG_1(i_target, l_data));
    SET_TRA2_TR1_CONFIG_1_CMP_MSK_LT_B_64_TO_87(0xFull, l_data);
    FAPI_TRY(PUT_TRA2_TR1_CONFIG_1(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA2_TR1_CONFIG_2(i_target));
    SET_TRA2_TR1_CONFIG_2_A(0xFull, l_data);
    SET_TRA2_TR1_CONFIG_2_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA2_TR1_CONFIG_2(i_target, l_data));

    FAPI_TRY(GET_TRA2_TR1_CONFIG_3(i_target, l_data));
    SET_TRA2_TR1_CONFIG_3_C(0xFull, l_data);
    SET_TRA2_TR1_CONFIG_3_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA2_TR1_CONFIG_3(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA2_TR1_CONFIG_4(i_target));
    SET_TRA2_TR1_CONFIG_4_A(0xFull, l_data);
    SET_TRA2_TR1_CONFIG_4_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA2_TR1_CONFIG_4(i_target, l_data));

    FAPI_TRY(GET_TRA2_TR1_CONFIG_5(i_target, l_data));
    SET_TRA2_TR1_CONFIG_5_C(0xFull, l_data);
    SET_TRA2_TR1_CONFIG_5_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA2_TR1_CONFIG_5(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA2_TR1_CONFIG_9(i_target));
    SET_TRA2_TR1_CONFIG_9_DISABLE_COMPRESSION(l_data);
    SET_TRA2_TR1_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK(l_data);
    SET_TRA2_TR1_CONFIG_9_MATCHA_MUXSEL(0xFull, l_data);
    SET_TRA2_TR1_CONFIG_9_MATCHB_MUXSEL(0xFull, l_data);
    SET_TRA2_TR1_CONFIG_9_MATCHC_MUXSEL(0xFull, l_data);
    SET_TRA2_TR1_CONFIG_9_MATCHD_MUXSEL(0xFull, l_data);
    SET_TRA2_TR1_CONFIG_9_TRIG0_OR_MASK(0xFull, l_data);
    SET_TRA2_TR1_CONFIG_9_TRIG0_AND_MASK(0xFull, l_data);
    SET_TRA2_TR1_CONFIG_9_TRIG1_OR_MASK(0xFull, l_data);
    SET_TRA2_TR1_CONFIG_9_TRIG1_AND_MASK(0xFull, l_data);
    SET_TRA2_TR1_CONFIG_9_TRIG0_NOT_MODE(l_data);
    SET_TRA2_TR1_CONFIG_9_TRIG1_NOT_MODE(l_data);
    SET_TRA2_TR1_CONFIG_9_MATCH_NOT_MODE(0xFull, l_data);
    SET_TRA2_TR1_CONFIG_9_ERROR_CMP_MASK(l_data);
    SET_TRA2_TR1_CONFIG_9_ERROR_CMP_PATTERN(l_data);
    SET_TRA2_TR1_CONFIG_9_TRIG0_ERR_CMP(l_data);
    SET_TRA2_TR1_CONFIG_9_TRIG1_ERR_CMP(l_data);
    SET_TRA2_TR1_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES(l_data);
    FAPI_TRY(PUT_TRA2_TR1_CONFIG_9(i_target, l_data));

    FAPI_TRY(GET_TRA3_TR0_TRACE_HI_DATA_REG(i_target, l_data));
    SET_TRA3_TR0_TRACE_HI_DATA_REG_TRACE_HI_DATA(0xFull, l_data);
    FAPI_TRY(PUT_TRA3_TR0_TRACE_HI_DATA_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA3_TR0_TRACE_LO_DATA_REG(i_target));
    SET_TRA3_TR0_TRACE_LO_DATA_REG_LO_DATA(0xFull, l_data);
    SET_TRA3_TR0_TRACE_LO_DATA_REG_ADDRESS(0xFull, l_data);
    SET_TRA3_TR0_TRACE_LO_DATA_REG_LAST_BANK(0xFull, l_data);
    SET_TRA3_TR0_TRACE_LO_DATA_REG_LAST_BANK_VALID(l_data);
    SET_TRA3_TR0_TRACE_LO_DATA_REG_WRITE_ON_RUN(l_data);
    SET_TRA3_TR0_TRACE_LO_DATA_REG_RUNNING(l_data);
    SET_TRA3_TR0_TRACE_LO_DATA_REG_HOLD_ADDRESS(0xFull, l_data);
    FAPI_TRY(PUT_TRA3_TR0_TRACE_LO_DATA_REG(i_target, l_data));

    FAPI_TRY(GET_TRA3_TR0_CONFIG(i_target, l_data));
    SET_TRA3_TR0_CONFIG_STORE_ON_TRIG_MODE(l_data);
    SET_TRA3_TR0_CONFIG_WRITE_ON_RUN_MODE(l_data);
    SET_TRA3_TR0_CONFIG_EXTEND_TRIG_MODE(0xFull, l_data);
    SET_TRA3_TR0_CONFIG_BANK_MODE(l_data);
    SET_TRA3_TR0_CONFIG_ENH_TRACE_MODE(l_data);
    SET_TRA3_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL(0xFull, l_data);
    SET_TRA3_TR0_CONFIG_TRACE_SELECT_CONTROL(0xFull, l_data);
    SET_TRA3_TR0_CONFIG_TRACE_RUN_HOLD_OFF(l_data);
    SET_TRA3_TR0_CONFIG_TRACE_RUN_STATUS(l_data);
    SET_TRA3_TR0_CONFIG_TRACE_RUN_STICKY(l_data);
    SET_TRA3_TR0_CONFIG_DISABLE_BANK_EDGE_DETECT(l_data);
    SET_TRA3_TR0_CONFIG_TRACE_CONTROL_UNUSED(0xFull, l_data);
    FAPI_TRY(PUT_TRA3_TR0_CONFIG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA3_TR0_CONFIG_0(i_target));
    SET_TRA3_TR0_CONFIG_0_CMP_MSK_LT_B_0_TO_63(0xFull, l_data);
    FAPI_TRY(PUT_TRA3_TR0_CONFIG_0(i_target, l_data));

    FAPI_TRY(GET_TRA3_TR0_CONFIG_1(i_target, l_data));
    SET_TRA3_TR0_CONFIG_1_CMP_MSK_LT_B_64_TO_87(0xFull, l_data);
    FAPI_TRY(PUT_TRA3_TR0_CONFIG_1(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA3_TR0_CONFIG_2(i_target));
    SET_TRA3_TR0_CONFIG_2_A(0xFull, l_data);
    SET_TRA3_TR0_CONFIG_2_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA3_TR0_CONFIG_2(i_target, l_data));

    FAPI_TRY(GET_TRA3_TR0_CONFIG_3(i_target, l_data));
    SET_TRA3_TR0_CONFIG_3_C(0xFull, l_data);
    SET_TRA3_TR0_CONFIG_3_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA3_TR0_CONFIG_3(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA3_TR0_CONFIG_4(i_target));
    SET_TRA3_TR0_CONFIG_4_A(0xFull, l_data);
    SET_TRA3_TR0_CONFIG_4_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA3_TR0_CONFIG_4(i_target, l_data));

    FAPI_TRY(GET_TRA3_TR0_CONFIG_5(i_target, l_data));
    SET_TRA3_TR0_CONFIG_5_C(0xFull, l_data);
    SET_TRA3_TR0_CONFIG_5_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA3_TR0_CONFIG_5(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA3_TR0_CONFIG_9(i_target));
    SET_TRA3_TR0_CONFIG_9_DISABLE_COMPRESSION(l_data);
    SET_TRA3_TR0_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK(l_data);
    SET_TRA3_TR0_CONFIG_9_MATCHA_MUXSEL(0xFull, l_data);
    SET_TRA3_TR0_CONFIG_9_MATCHB_MUXSEL(0xFull, l_data);
    SET_TRA3_TR0_CONFIG_9_MATCHC_MUXSEL(0xFull, l_data);
    SET_TRA3_TR0_CONFIG_9_MATCHD_MUXSEL(0xFull, l_data);
    SET_TRA3_TR0_CONFIG_9_TRIG0_OR_MASK(0xFull, l_data);
    SET_TRA3_TR0_CONFIG_9_TRIG0_AND_MASK(0xFull, l_data);
    SET_TRA3_TR0_CONFIG_9_TRIG1_OR_MASK(0xFull, l_data);
    SET_TRA3_TR0_CONFIG_9_TRIG1_AND_MASK(0xFull, l_data);
    SET_TRA3_TR0_CONFIG_9_TRIG0_NOT_MODE(l_data);
    SET_TRA3_TR0_CONFIG_9_TRIG1_NOT_MODE(l_data);
    SET_TRA3_TR0_CONFIG_9_MATCH_NOT_MODE(0xFull, l_data);
    SET_TRA3_TR0_CONFIG_9_ERROR_CMP_MASK(l_data);
    SET_TRA3_TR0_CONFIG_9_ERROR_CMP_PATTERN(l_data);
    SET_TRA3_TR0_CONFIG_9_TRIG0_ERR_CMP(l_data);
    SET_TRA3_TR0_CONFIG_9_TRIG1_ERR_CMP(l_data);
    SET_TRA3_TR0_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES(l_data);
    FAPI_TRY(PUT_TRA3_TR0_CONFIG_9(i_target, l_data));

    FAPI_TRY(GET_TRA3_TR1_TRACE_HI_DATA_REG(i_target, l_data));
    SET_TRA3_TR1_TRACE_HI_DATA_REG_TRACE_HI_DATA(0xFull, l_data);
    FAPI_TRY(PUT_TRA3_TR1_TRACE_HI_DATA_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA3_TR1_TRACE_LO_DATA_REG(i_target));
    SET_TRA3_TR1_TRACE_LO_DATA_REG_LO_DATA(0xFull, l_data);
    SET_TRA3_TR1_TRACE_LO_DATA_REG_ADDRESS(0xFull, l_data);
    SET_TRA3_TR1_TRACE_LO_DATA_REG_LAST_BANK(0xFull, l_data);
    SET_TRA3_TR1_TRACE_LO_DATA_REG_LAST_BANK_VALID(l_data);
    SET_TRA3_TR1_TRACE_LO_DATA_REG_WRITE_ON_RUN(l_data);
    SET_TRA3_TR1_TRACE_LO_DATA_REG_RUNNING(l_data);
    SET_TRA3_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS(0xFull, l_data);
    FAPI_TRY(PUT_TRA3_TR1_TRACE_LO_DATA_REG(i_target, l_data));

    FAPI_TRY(GET_TRA3_TR1_CONFIG(i_target, l_data));
    SET_TRA3_TR1_CONFIG_STORE_ON_TRIG_MODE(l_data);
    SET_TRA3_TR1_CONFIG_WRITE_ON_RUN_MODE(l_data);
    SET_TRA3_TR1_CONFIG_EXTEND_TRIG_MODE(0xFull, l_data);
    SET_TRA3_TR1_CONFIG_BANK_MODE(l_data);
    SET_TRA3_TR1_CONFIG_ENH_TRACE_MODE(l_data);
    SET_TRA3_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL(0xFull, l_data);
    SET_TRA3_TR1_CONFIG_TRACE_SELECT_CONTROL(0xFull, l_data);
    SET_TRA3_TR1_CONFIG_TRACE_RUN_HOLD_OFF(l_data);
    SET_TRA3_TR1_CONFIG_TRACE_RUN_STATUS(l_data);
    SET_TRA3_TR1_CONFIG_TRACE_RUN_STICKY(l_data);
    SET_TRA3_TR1_CONFIG_DISABLE_BANK_EDGE_DETECT(l_data);
    SET_TRA3_TR1_CONFIG_TRACE_CONTROL_UNUSED(0xFull, l_data);
    FAPI_TRY(PUT_TRA3_TR1_CONFIG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA3_TR1_CONFIG_0(i_target));
    SET_TRA3_TR1_CONFIG_0_CMP_MSK_LT_B_0_TO_63(0xFull, l_data);
    FAPI_TRY(PUT_TRA3_TR1_CONFIG_0(i_target, l_data));

    FAPI_TRY(GET_TRA3_TR1_CONFIG_1(i_target, l_data));
    SET_TRA3_TR1_CONFIG_1_CMP_MSK_LT_B_64_TO_87(0xFull, l_data);
    FAPI_TRY(PUT_TRA3_TR1_CONFIG_1(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA3_TR1_CONFIG_2(i_target));
    SET_TRA3_TR1_CONFIG_2_A(0xFull, l_data);
    SET_TRA3_TR1_CONFIG_2_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA3_TR1_CONFIG_2(i_target, l_data));

    FAPI_TRY(GET_TRA3_TR1_CONFIG_3(i_target, l_data));
    SET_TRA3_TR1_CONFIG_3_C(0xFull, l_data);
    SET_TRA3_TR1_CONFIG_3_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA3_TR1_CONFIG_3(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA3_TR1_CONFIG_4(i_target));
    SET_TRA3_TR1_CONFIG_4_A(0xFull, l_data);
    SET_TRA3_TR1_CONFIG_4_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA3_TR1_CONFIG_4(i_target, l_data));

    FAPI_TRY(GET_TRA3_TR1_CONFIG_5(i_target, l_data));
    SET_TRA3_TR1_CONFIG_5_C(0xFull, l_data);
    SET_TRA3_TR1_CONFIG_5_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA3_TR1_CONFIG_5(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA3_TR1_CONFIG_9(i_target));
    SET_TRA3_TR1_CONFIG_9_DISABLE_COMPRESSION(l_data);
    SET_TRA3_TR1_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK(l_data);
    SET_TRA3_TR1_CONFIG_9_MATCHA_MUXSEL(0xFull, l_data);
    SET_TRA3_TR1_CONFIG_9_MATCHB_MUXSEL(0xFull, l_data);
    SET_TRA3_TR1_CONFIG_9_MATCHC_MUXSEL(0xFull, l_data);
    SET_TRA3_TR1_CONFIG_9_MATCHD_MUXSEL(0xFull, l_data);
    SET_TRA3_TR1_CONFIG_9_TRIG0_OR_MASK(0xFull, l_data);
    SET_TRA3_TR1_CONFIG_9_TRIG0_AND_MASK(0xFull, l_data);
    SET_TRA3_TR1_CONFIG_9_TRIG1_OR_MASK(0xFull, l_data);
    SET_TRA3_TR1_CONFIG_9_TRIG1_AND_MASK(0xFull, l_data);
    SET_TRA3_TR1_CONFIG_9_TRIG0_NOT_MODE(l_data);
    SET_TRA3_TR1_CONFIG_9_TRIG1_NOT_MODE(l_data);
    SET_TRA3_TR1_CONFIG_9_MATCH_NOT_MODE(0xFull, l_data);
    SET_TRA3_TR1_CONFIG_9_ERROR_CMP_MASK(l_data);
    SET_TRA3_TR1_CONFIG_9_ERROR_CMP_PATTERN(l_data);
    SET_TRA3_TR1_CONFIG_9_TRIG0_ERR_CMP(l_data);
    SET_TRA3_TR1_CONFIG_9_TRIG1_ERR_CMP(l_data);
    SET_TRA3_TR1_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES(l_data);
    FAPI_TRY(PUT_TRA3_TR1_CONFIG_9(i_target, l_data));

    FAPI_TRY(GET_TRA4_TR0_TRACE_HI_DATA_REG(i_target, l_data));
    SET_TRA4_TR0_TRACE_HI_DATA_REG_TRACE_HI_DATA(0xFull, l_data);
    FAPI_TRY(PUT_TRA4_TR0_TRACE_HI_DATA_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA4_TR0_TRACE_LO_DATA_REG(i_target));
    SET_TRA4_TR0_TRACE_LO_DATA_REG_LO_DATA(0xFull, l_data);
    SET_TRA4_TR0_TRACE_LO_DATA_REG_ADDRESS(0xFull, l_data);
    SET_TRA4_TR0_TRACE_LO_DATA_REG_LAST_BANK(0xFull, l_data);
    SET_TRA4_TR0_TRACE_LO_DATA_REG_LAST_BANK_VALID(l_data);
    SET_TRA4_TR0_TRACE_LO_DATA_REG_WRITE_ON_RUN(l_data);
    SET_TRA4_TR0_TRACE_LO_DATA_REG_RUNNING(l_data);
    SET_TRA4_TR0_TRACE_LO_DATA_REG_HOLD_ADDRESS(0xFull, l_data);
    FAPI_TRY(PUT_TRA4_TR0_TRACE_LO_DATA_REG(i_target, l_data));

    FAPI_TRY(GET_TRA4_TR0_CONFIG(i_target, l_data));
    SET_TRA4_TR0_CONFIG_STORE_ON_TRIG_MODE(l_data);
    SET_TRA4_TR0_CONFIG_WRITE_ON_RUN_MODE(l_data);
    SET_TRA4_TR0_CONFIG_EXTEND_TRIG_MODE(0xFull, l_data);
    SET_TRA4_TR0_CONFIG_BANK_MODE(l_data);
    SET_TRA4_TR0_CONFIG_ENH_TRACE_MODE(l_data);
    SET_TRA4_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL(0xFull, l_data);
    SET_TRA4_TR0_CONFIG_TRACE_SELECT_CONTROL(0xFull, l_data);
    SET_TRA4_TR0_CONFIG_TRACE_RUN_HOLD_OFF(l_data);
    SET_TRA4_TR0_CONFIG_TRACE_RUN_STATUS(l_data);
    SET_TRA4_TR0_CONFIG_TRACE_RUN_STICKY(l_data);
    SET_TRA4_TR0_CONFIG_DISABLE_BANK_EDGE_DETECT(l_data);
    SET_TRA4_TR0_CONFIG_TRACE_CONTROL_UNUSED(0xFull, l_data);
    FAPI_TRY(PUT_TRA4_TR0_CONFIG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA4_TR0_CONFIG_0(i_target));
    SET_TRA4_TR0_CONFIG_0_CMP_MSK_LT_B_0_TO_63(0xFull, l_data);
    FAPI_TRY(PUT_TRA4_TR0_CONFIG_0(i_target, l_data));

    FAPI_TRY(GET_TRA4_TR0_CONFIG_1(i_target, l_data));
    SET_TRA4_TR0_CONFIG_1_CMP_MSK_LT_B_64_TO_87(0xFull, l_data);
    FAPI_TRY(PUT_TRA4_TR0_CONFIG_1(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA4_TR0_CONFIG_2(i_target));
    SET_TRA4_TR0_CONFIG_2_A(0xFull, l_data);
    SET_TRA4_TR0_CONFIG_2_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA4_TR0_CONFIG_2(i_target, l_data));

    FAPI_TRY(GET_TRA4_TR0_CONFIG_3(i_target, l_data));
    SET_TRA4_TR0_CONFIG_3_C(0xFull, l_data);
    SET_TRA4_TR0_CONFIG_3_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA4_TR0_CONFIG_3(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA4_TR0_CONFIG_4(i_target));
    SET_TRA4_TR0_CONFIG_4_A(0xFull, l_data);
    SET_TRA4_TR0_CONFIG_4_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA4_TR0_CONFIG_4(i_target, l_data));

    FAPI_TRY(GET_TRA4_TR0_CONFIG_5(i_target, l_data));
    SET_TRA4_TR0_CONFIG_5_C(0xFull, l_data);
    SET_TRA4_TR0_CONFIG_5_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA4_TR0_CONFIG_5(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA4_TR0_CONFIG_9(i_target));
    SET_TRA4_TR0_CONFIG_9_DISABLE_COMPRESSION(l_data);
    SET_TRA4_TR0_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK(l_data);
    SET_TRA4_TR0_CONFIG_9_MATCHA_MUXSEL(0xFull, l_data);
    SET_TRA4_TR0_CONFIG_9_MATCHB_MUXSEL(0xFull, l_data);
    SET_TRA4_TR0_CONFIG_9_MATCHC_MUXSEL(0xFull, l_data);
    SET_TRA4_TR0_CONFIG_9_MATCHD_MUXSEL(0xFull, l_data);
    SET_TRA4_TR0_CONFIG_9_TRIG0_OR_MASK(0xFull, l_data);
    SET_TRA4_TR0_CONFIG_9_TRIG0_AND_MASK(0xFull, l_data);
    SET_TRA4_TR0_CONFIG_9_TRIG1_OR_MASK(0xFull, l_data);
    SET_TRA4_TR0_CONFIG_9_TRIG1_AND_MASK(0xFull, l_data);
    SET_TRA4_TR0_CONFIG_9_TRIG0_NOT_MODE(l_data);
    SET_TRA4_TR0_CONFIG_9_TRIG1_NOT_MODE(l_data);
    SET_TRA4_TR0_CONFIG_9_MATCH_NOT_MODE(0xFull, l_data);
    SET_TRA4_TR0_CONFIG_9_ERROR_CMP_MASK(l_data);
    SET_TRA4_TR0_CONFIG_9_ERROR_CMP_PATTERN(l_data);
    SET_TRA4_TR0_CONFIG_9_TRIG0_ERR_CMP(l_data);
    SET_TRA4_TR0_CONFIG_9_TRIG1_ERR_CMP(l_data);
    SET_TRA4_TR0_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES(l_data);
    FAPI_TRY(PUT_TRA4_TR0_CONFIG_9(i_target, l_data));

    FAPI_TRY(GET_TRA4_TR1_TRACE_HI_DATA_REG(i_target, l_data));
    SET_TRA4_TR1_TRACE_HI_DATA_REG_TRACE_HI_DATA(0xFull, l_data);
    FAPI_TRY(PUT_TRA4_TR1_TRACE_HI_DATA_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA4_TR1_TRACE_LO_DATA_REG(i_target));
    SET_TRA4_TR1_TRACE_LO_DATA_REG_LO_DATA(0xFull, l_data);
    SET_TRA4_TR1_TRACE_LO_DATA_REG_ADDRESS(0xFull, l_data);
    SET_TRA4_TR1_TRACE_LO_DATA_REG_LAST_BANK(0xFull, l_data);
    SET_TRA4_TR1_TRACE_LO_DATA_REG_LAST_BANK_VALID(l_data);
    SET_TRA4_TR1_TRACE_LO_DATA_REG_WRITE_ON_RUN(l_data);
    SET_TRA4_TR1_TRACE_LO_DATA_REG_RUNNING(l_data);
    SET_TRA4_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS(0xFull, l_data);
    FAPI_TRY(PUT_TRA4_TR1_TRACE_LO_DATA_REG(i_target, l_data));

    FAPI_TRY(GET_TRA4_TR1_CONFIG(i_target, l_data));
    SET_TRA4_TR1_CONFIG_STORE_ON_TRIG_MODE(l_data);
    SET_TRA4_TR1_CONFIG_WRITE_ON_RUN_MODE(l_data);
    SET_TRA4_TR1_CONFIG_EXTEND_TRIG_MODE(0xFull, l_data);
    SET_TRA4_TR1_CONFIG_BANK_MODE(l_data);
    SET_TRA4_TR1_CONFIG_ENH_TRACE_MODE(l_data);
    SET_TRA4_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL(0xFull, l_data);
    SET_TRA4_TR1_CONFIG_TRACE_SELECT_CONTROL(0xFull, l_data);
    SET_TRA4_TR1_CONFIG_TRACE_RUN_HOLD_OFF(l_data);
    SET_TRA4_TR1_CONFIG_TRACE_RUN_STATUS(l_data);
    SET_TRA4_TR1_CONFIG_TRACE_RUN_STICKY(l_data);
    SET_TRA4_TR1_CONFIG_DISABLE_BANK_EDGE_DETECT(l_data);
    SET_TRA4_TR1_CONFIG_TRACE_CONTROL_UNUSED(0xFull, l_data);
    FAPI_TRY(PUT_TRA4_TR1_CONFIG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA4_TR1_CONFIG_0(i_target));
    SET_TRA4_TR1_CONFIG_0_CMP_MSK_LT_B_0_TO_63(0xFull, l_data);
    FAPI_TRY(PUT_TRA4_TR1_CONFIG_0(i_target, l_data));

    FAPI_TRY(GET_TRA4_TR1_CONFIG_1(i_target, l_data));
    SET_TRA4_TR1_CONFIG_1_CMP_MSK_LT_B_64_TO_87(0xFull, l_data);
    FAPI_TRY(PUT_TRA4_TR1_CONFIG_1(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA4_TR1_CONFIG_2(i_target));
    SET_TRA4_TR1_CONFIG_2_A(0xFull, l_data);
    SET_TRA4_TR1_CONFIG_2_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA4_TR1_CONFIG_2(i_target, l_data));

    FAPI_TRY(GET_TRA4_TR1_CONFIG_3(i_target, l_data));
    SET_TRA4_TR1_CONFIG_3_C(0xFull, l_data);
    SET_TRA4_TR1_CONFIG_3_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA4_TR1_CONFIG_3(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA4_TR1_CONFIG_4(i_target));
    SET_TRA4_TR1_CONFIG_4_A(0xFull, l_data);
    SET_TRA4_TR1_CONFIG_4_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA4_TR1_CONFIG_4(i_target, l_data));

    FAPI_TRY(GET_TRA4_TR1_CONFIG_5(i_target, l_data));
    SET_TRA4_TR1_CONFIG_5_C(0xFull, l_data);
    SET_TRA4_TR1_CONFIG_5_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA4_TR1_CONFIG_5(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA4_TR1_CONFIG_9(i_target));
    SET_TRA4_TR1_CONFIG_9_DISABLE_COMPRESSION(l_data);
    SET_TRA4_TR1_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK(l_data);
    SET_TRA4_TR1_CONFIG_9_MATCHA_MUXSEL(0xFull, l_data);
    SET_TRA4_TR1_CONFIG_9_MATCHB_MUXSEL(0xFull, l_data);
    SET_TRA4_TR1_CONFIG_9_MATCHC_MUXSEL(0xFull, l_data);
    SET_TRA4_TR1_CONFIG_9_MATCHD_MUXSEL(0xFull, l_data);
    SET_TRA4_TR1_CONFIG_9_TRIG0_OR_MASK(0xFull, l_data);
    SET_TRA4_TR1_CONFIG_9_TRIG0_AND_MASK(0xFull, l_data);
    SET_TRA4_TR1_CONFIG_9_TRIG1_OR_MASK(0xFull, l_data);
    SET_TRA4_TR1_CONFIG_9_TRIG1_AND_MASK(0xFull, l_data);
    SET_TRA4_TR1_CONFIG_9_TRIG0_NOT_MODE(l_data);
    SET_TRA4_TR1_CONFIG_9_TRIG1_NOT_MODE(l_data);
    SET_TRA4_TR1_CONFIG_9_MATCH_NOT_MODE(0xFull, l_data);
    SET_TRA4_TR1_CONFIG_9_ERROR_CMP_MASK(l_data);
    SET_TRA4_TR1_CONFIG_9_ERROR_CMP_PATTERN(l_data);
    SET_TRA4_TR1_CONFIG_9_TRIG0_ERR_CMP(l_data);
    SET_TRA4_TR1_CONFIG_9_TRIG1_ERR_CMP(l_data);
    SET_TRA4_TR1_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES(l_data);
    FAPI_TRY(PUT_TRA4_TR1_CONFIG_9(i_target, l_data));

    FAPI_TRY(GET_TRA5_TR0_TRACE_HI_DATA_REG(i_target, l_data));
    SET_TRA5_TR0_TRACE_HI_DATA_REG_TRACE_HI_DATA(0xFull, l_data);
    FAPI_TRY(PUT_TRA5_TR0_TRACE_HI_DATA_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA5_TR0_TRACE_LO_DATA_REG(i_target));
    SET_TRA5_TR0_TRACE_LO_DATA_REG_LO_DATA(0xFull, l_data);
    SET_TRA5_TR0_TRACE_LO_DATA_REG_ADDRESS(0xFull, l_data);
    SET_TRA5_TR0_TRACE_LO_DATA_REG_LAST_BANK(0xFull, l_data);
    SET_TRA5_TR0_TRACE_LO_DATA_REG_LAST_BANK_VALID(l_data);
    SET_TRA5_TR0_TRACE_LO_DATA_REG_WRITE_ON_RUN(l_data);
    SET_TRA5_TR0_TRACE_LO_DATA_REG_RUNNING(l_data);
    SET_TRA5_TR0_TRACE_LO_DATA_REG_HOLD_ADDRESS(0xFull, l_data);
    FAPI_TRY(PUT_TRA5_TR0_TRACE_LO_DATA_REG(i_target, l_data));

    FAPI_TRY(GET_TRA5_TR0_CONFIG(i_target, l_data));
    SET_TRA5_TR0_CONFIG_STORE_ON_TRIG_MODE(l_data);
    SET_TRA5_TR0_CONFIG_WRITE_ON_RUN_MODE(l_data);
    SET_TRA5_TR0_CONFIG_EXTEND_TRIG_MODE(0xFull, l_data);
    SET_TRA5_TR0_CONFIG_BANK_MODE(l_data);
    SET_TRA5_TR0_CONFIG_ENH_TRACE_MODE(l_data);
    SET_TRA5_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL(0xFull, l_data);
    SET_TRA5_TR0_CONFIG_TRACE_SELECT_CONTROL(0xFull, l_data);
    SET_TRA5_TR0_CONFIG_TRACE_RUN_HOLD_OFF(l_data);
    SET_TRA5_TR0_CONFIG_TRACE_RUN_STATUS(l_data);
    SET_TRA5_TR0_CONFIG_TRACE_RUN_STICKY(l_data);
    SET_TRA5_TR0_CONFIG_DISABLE_BANK_EDGE_DETECT(l_data);
    SET_TRA5_TR0_CONFIG_TRACE_CONTROL_UNUSED(0xFull, l_data);
    FAPI_TRY(PUT_TRA5_TR0_CONFIG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA5_TR0_CONFIG_0(i_target));
    SET_TRA5_TR0_CONFIG_0_CMP_MSK_LT_B_0_TO_63(0xFull, l_data);
    FAPI_TRY(PUT_TRA5_TR0_CONFIG_0(i_target, l_data));

    FAPI_TRY(GET_TRA5_TR0_CONFIG_1(i_target, l_data));
    SET_TRA5_TR0_CONFIG_1_CMP_MSK_LT_B_64_TO_87(0xFull, l_data);
    FAPI_TRY(PUT_TRA5_TR0_CONFIG_1(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA5_TR0_CONFIG_2(i_target));
    SET_TRA5_TR0_CONFIG_2_A(0xFull, l_data);
    SET_TRA5_TR0_CONFIG_2_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA5_TR0_CONFIG_2(i_target, l_data));

    FAPI_TRY(GET_TRA5_TR0_CONFIG_3(i_target, l_data));
    SET_TRA5_TR0_CONFIG_3_C(0xFull, l_data);
    SET_TRA5_TR0_CONFIG_3_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA5_TR0_CONFIG_3(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA5_TR0_CONFIG_4(i_target));
    SET_TRA5_TR0_CONFIG_4_A(0xFull, l_data);
    SET_TRA5_TR0_CONFIG_4_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA5_TR0_CONFIG_4(i_target, l_data));

    FAPI_TRY(GET_TRA5_TR0_CONFIG_5(i_target, l_data));
    SET_TRA5_TR0_CONFIG_5_C(0xFull, l_data);
    SET_TRA5_TR0_CONFIG_5_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA5_TR0_CONFIG_5(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA5_TR0_CONFIG_9(i_target));
    SET_TRA5_TR0_CONFIG_9_DISABLE_COMPRESSION(l_data);
    SET_TRA5_TR0_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK(l_data);
    SET_TRA5_TR0_CONFIG_9_MATCHA_MUXSEL(0xFull, l_data);
    SET_TRA5_TR0_CONFIG_9_MATCHB_MUXSEL(0xFull, l_data);
    SET_TRA5_TR0_CONFIG_9_MATCHC_MUXSEL(0xFull, l_data);
    SET_TRA5_TR0_CONFIG_9_MATCHD_MUXSEL(0xFull, l_data);
    SET_TRA5_TR0_CONFIG_9_TRIG0_OR_MASK(0xFull, l_data);
    SET_TRA5_TR0_CONFIG_9_TRIG0_AND_MASK(0xFull, l_data);
    SET_TRA5_TR0_CONFIG_9_TRIG1_OR_MASK(0xFull, l_data);
    SET_TRA5_TR0_CONFIG_9_TRIG1_AND_MASK(0xFull, l_data);
    SET_TRA5_TR0_CONFIG_9_TRIG0_NOT_MODE(l_data);
    SET_TRA5_TR0_CONFIG_9_TRIG1_NOT_MODE(l_data);
    SET_TRA5_TR0_CONFIG_9_MATCH_NOT_MODE(0xFull, l_data);
    SET_TRA5_TR0_CONFIG_9_ERROR_CMP_MASK(l_data);
    SET_TRA5_TR0_CONFIG_9_ERROR_CMP_PATTERN(l_data);
    SET_TRA5_TR0_CONFIG_9_TRIG0_ERR_CMP(l_data);
    SET_TRA5_TR0_CONFIG_9_TRIG1_ERR_CMP(l_data);
    SET_TRA5_TR0_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES(l_data);
    FAPI_TRY(PUT_TRA5_TR0_CONFIG_9(i_target, l_data));

    FAPI_TRY(GET_TRA5_TR1_TRACE_HI_DATA_REG(i_target, l_data));
    SET_TRA5_TR1_TRACE_HI_DATA_REG_TRACE_HI_DATA(0xFull, l_data);
    FAPI_TRY(PUT_TRA5_TR1_TRACE_HI_DATA_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA5_TR1_TRACE_LO_DATA_REG(i_target));
    SET_TRA5_TR1_TRACE_LO_DATA_REG_LO_DATA(0xFull, l_data);
    SET_TRA5_TR1_TRACE_LO_DATA_REG_ADDRESS(0xFull, l_data);
    SET_TRA5_TR1_TRACE_LO_DATA_REG_LAST_BANK(0xFull, l_data);
    SET_TRA5_TR1_TRACE_LO_DATA_REG_LAST_BANK_VALID(l_data);
    SET_TRA5_TR1_TRACE_LO_DATA_REG_WRITE_ON_RUN(l_data);
    SET_TRA5_TR1_TRACE_LO_DATA_REG_RUNNING(l_data);
    SET_TRA5_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS(0xFull, l_data);
    FAPI_TRY(PUT_TRA5_TR1_TRACE_LO_DATA_REG(i_target, l_data));

    FAPI_TRY(GET_TRA5_TR1_CONFIG(i_target, l_data));
    SET_TRA5_TR1_CONFIG_STORE_ON_TRIG_MODE(l_data);
    SET_TRA5_TR1_CONFIG_WRITE_ON_RUN_MODE(l_data);
    SET_TRA5_TR1_CONFIG_EXTEND_TRIG_MODE(0xFull, l_data);
    SET_TRA5_TR1_CONFIG_BANK_MODE(l_data);
    SET_TRA5_TR1_CONFIG_ENH_TRACE_MODE(l_data);
    SET_TRA5_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL(0xFull, l_data);
    SET_TRA5_TR1_CONFIG_TRACE_SELECT_CONTROL(0xFull, l_data);
    SET_TRA5_TR1_CONFIG_TRACE_RUN_HOLD_OFF(l_data);
    SET_TRA5_TR1_CONFIG_TRACE_RUN_STATUS(l_data);
    SET_TRA5_TR1_CONFIG_TRACE_RUN_STICKY(l_data);
    SET_TRA5_TR1_CONFIG_DISABLE_BANK_EDGE_DETECT(l_data);
    SET_TRA5_TR1_CONFIG_TRACE_CONTROL_UNUSED(0xFull, l_data);
    FAPI_TRY(PUT_TRA5_TR1_CONFIG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA5_TR1_CONFIG_0(i_target));
    SET_TRA5_TR1_CONFIG_0_CMP_MSK_LT_B_0_TO_63(0xFull, l_data);
    FAPI_TRY(PUT_TRA5_TR1_CONFIG_0(i_target, l_data));

    FAPI_TRY(GET_TRA5_TR1_CONFIG_1(i_target, l_data));
    SET_TRA5_TR1_CONFIG_1_CMP_MSK_LT_B_64_TO_87(0xFull, l_data);
    FAPI_TRY(PUT_TRA5_TR1_CONFIG_1(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA5_TR1_CONFIG_2(i_target));
    SET_TRA5_TR1_CONFIG_2_A(0xFull, l_data);
    SET_TRA5_TR1_CONFIG_2_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA5_TR1_CONFIG_2(i_target, l_data));

    FAPI_TRY(GET_TRA5_TR1_CONFIG_3(i_target, l_data));
    SET_TRA5_TR1_CONFIG_3_C(0xFull, l_data);
    SET_TRA5_TR1_CONFIG_3_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA5_TR1_CONFIG_3(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA5_TR1_CONFIG_4(i_target));
    SET_TRA5_TR1_CONFIG_4_A(0xFull, l_data);
    SET_TRA5_TR1_CONFIG_4_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA5_TR1_CONFIG_4(i_target, l_data));

    FAPI_TRY(GET_TRA5_TR1_CONFIG_5(i_target, l_data));
    SET_TRA5_TR1_CONFIG_5_C(0xFull, l_data);
    SET_TRA5_TR1_CONFIG_5_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA5_TR1_CONFIG_5(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA5_TR1_CONFIG_9(i_target));
    SET_TRA5_TR1_CONFIG_9_DISABLE_COMPRESSION(l_data);
    SET_TRA5_TR1_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK(l_data);
    SET_TRA5_TR1_CONFIG_9_MATCHA_MUXSEL(0xFull, l_data);
    SET_TRA5_TR1_CONFIG_9_MATCHB_MUXSEL(0xFull, l_data);
    SET_TRA5_TR1_CONFIG_9_MATCHC_MUXSEL(0xFull, l_data);
    SET_TRA5_TR1_CONFIG_9_MATCHD_MUXSEL(0xFull, l_data);
    SET_TRA5_TR1_CONFIG_9_TRIG0_OR_MASK(0xFull, l_data);
    SET_TRA5_TR1_CONFIG_9_TRIG0_AND_MASK(0xFull, l_data);
    SET_TRA5_TR1_CONFIG_9_TRIG1_OR_MASK(0xFull, l_data);
    SET_TRA5_TR1_CONFIG_9_TRIG1_AND_MASK(0xFull, l_data);
    SET_TRA5_TR1_CONFIG_9_TRIG0_NOT_MODE(l_data);
    SET_TRA5_TR1_CONFIG_9_TRIG1_NOT_MODE(l_data);
    SET_TRA5_TR1_CONFIG_9_MATCH_NOT_MODE(0xFull, l_data);
    SET_TRA5_TR1_CONFIG_9_ERROR_CMP_MASK(l_data);
    SET_TRA5_TR1_CONFIG_9_ERROR_CMP_PATTERN(l_data);
    SET_TRA5_TR1_CONFIG_9_TRIG0_ERR_CMP(l_data);
    SET_TRA5_TR1_CONFIG_9_TRIG1_ERR_CMP(l_data);
    SET_TRA5_TR1_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES(l_data);
    FAPI_TRY(PUT_TRA5_TR1_CONFIG_9(i_target, l_data));

    FAPI_TRY(GET_TRA6_TR0_TRACE_HI_DATA_REG(i_target, l_data));
    SET_TRA6_TR0_TRACE_HI_DATA_REG_TRACE_HI_DATA(0xFull, l_data);
    FAPI_TRY(PUT_TRA6_TR0_TRACE_HI_DATA_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA6_TR0_TRACE_LO_DATA_REG(i_target));
    SET_TRA6_TR0_TRACE_LO_DATA_REG_LO_DATA(0xFull, l_data);
    SET_TRA6_TR0_TRACE_LO_DATA_REG_ADDRESS(0xFull, l_data);
    SET_TRA6_TR0_TRACE_LO_DATA_REG_LAST_BANK(0xFull, l_data);
    SET_TRA6_TR0_TRACE_LO_DATA_REG_LAST_BANK_VALID(l_data);
    SET_TRA6_TR0_TRACE_LO_DATA_REG_WRITE_ON_RUN(l_data);
    SET_TRA6_TR0_TRACE_LO_DATA_REG_RUNNING(l_data);
    SET_TRA6_TR0_TRACE_LO_DATA_REG_HOLD_ADDRESS(0xFull, l_data);
    FAPI_TRY(PUT_TRA6_TR0_TRACE_LO_DATA_REG(i_target, l_data));

    FAPI_TRY(GET_TRA6_TR0_CONFIG(i_target, l_data));
    SET_TRA6_TR0_CONFIG_STORE_ON_TRIG_MODE(l_data);
    SET_TRA6_TR0_CONFIG_WRITE_ON_RUN_MODE(l_data);
    SET_TRA6_TR0_CONFIG_EXTEND_TRIG_MODE(0xFull, l_data);
    SET_TRA6_TR0_CONFIG_BANK_MODE(l_data);
    SET_TRA6_TR0_CONFIG_ENH_TRACE_MODE(l_data);
    SET_TRA6_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL(0xFull, l_data);
    SET_TRA6_TR0_CONFIG_TRACE_SELECT_CONTROL(0xFull, l_data);
    SET_TRA6_TR0_CONFIG_TRACE_RUN_HOLD_OFF(l_data);
    SET_TRA6_TR0_CONFIG_TRACE_RUN_STATUS(l_data);
    SET_TRA6_TR0_CONFIG_TRACE_RUN_STICKY(l_data);
    SET_TRA6_TR0_CONFIG_DISABLE_BANK_EDGE_DETECT(l_data);
    SET_TRA6_TR0_CONFIG_TRACE_CONTROL_UNUSED(0xFull, l_data);
    FAPI_TRY(PUT_TRA6_TR0_CONFIG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA6_TR0_CONFIG_0(i_target));
    SET_TRA6_TR0_CONFIG_0_CMP_MSK_LT_B_0_TO_63(0xFull, l_data);
    FAPI_TRY(PUT_TRA6_TR0_CONFIG_0(i_target, l_data));

    FAPI_TRY(GET_TRA6_TR0_CONFIG_1(i_target, l_data));
    SET_TRA6_TR0_CONFIG_1_CMP_MSK_LT_B_64_TO_87(0xFull, l_data);
    FAPI_TRY(PUT_TRA6_TR0_CONFIG_1(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA6_TR0_CONFIG_2(i_target));
    SET_TRA6_TR0_CONFIG_2_A(0xFull, l_data);
    SET_TRA6_TR0_CONFIG_2_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA6_TR0_CONFIG_2(i_target, l_data));

    FAPI_TRY(GET_TRA6_TR0_CONFIG_3(i_target, l_data));
    SET_TRA6_TR0_CONFIG_3_C(0xFull, l_data);
    SET_TRA6_TR0_CONFIG_3_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA6_TR0_CONFIG_3(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA6_TR0_CONFIG_4(i_target));
    SET_TRA6_TR0_CONFIG_4_A(0xFull, l_data);
    SET_TRA6_TR0_CONFIG_4_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA6_TR0_CONFIG_4(i_target, l_data));

    FAPI_TRY(GET_TRA6_TR0_CONFIG_5(i_target, l_data));
    SET_TRA6_TR0_CONFIG_5_C(0xFull, l_data);
    SET_TRA6_TR0_CONFIG_5_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA6_TR0_CONFIG_5(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA6_TR0_CONFIG_9(i_target));
    SET_TRA6_TR0_CONFIG_9_DISABLE_COMPRESSION(l_data);
    SET_TRA6_TR0_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK(l_data);
    SET_TRA6_TR0_CONFIG_9_MATCHA_MUXSEL(0xFull, l_data);
    SET_TRA6_TR0_CONFIG_9_MATCHB_MUXSEL(0xFull, l_data);
    SET_TRA6_TR0_CONFIG_9_MATCHC_MUXSEL(0xFull, l_data);
    SET_TRA6_TR0_CONFIG_9_MATCHD_MUXSEL(0xFull, l_data);
    SET_TRA6_TR0_CONFIG_9_TRIG0_OR_MASK(0xFull, l_data);
    SET_TRA6_TR0_CONFIG_9_TRIG0_AND_MASK(0xFull, l_data);
    SET_TRA6_TR0_CONFIG_9_TRIG1_OR_MASK(0xFull, l_data);
    SET_TRA6_TR0_CONFIG_9_TRIG1_AND_MASK(0xFull, l_data);
    SET_TRA6_TR0_CONFIG_9_TRIG0_NOT_MODE(l_data);
    SET_TRA6_TR0_CONFIG_9_TRIG1_NOT_MODE(l_data);
    SET_TRA6_TR0_CONFIG_9_MATCH_NOT_MODE(0xFull, l_data);
    SET_TRA6_TR0_CONFIG_9_ERROR_CMP_MASK(l_data);
    SET_TRA6_TR0_CONFIG_9_ERROR_CMP_PATTERN(l_data);
    SET_TRA6_TR0_CONFIG_9_TRIG0_ERR_CMP(l_data);
    SET_TRA6_TR0_CONFIG_9_TRIG1_ERR_CMP(l_data);
    SET_TRA6_TR0_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES(l_data);
    FAPI_TRY(PUT_TRA6_TR0_CONFIG_9(i_target, l_data));

    FAPI_TRY(GET_TRA6_TR1_TRACE_HI_DATA_REG(i_target, l_data));
    SET_TRA6_TR1_TRACE_HI_DATA_REG_TRACE_HI_DATA(0xFull, l_data);
    FAPI_TRY(PUT_TRA6_TR1_TRACE_HI_DATA_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA6_TR1_TRACE_LO_DATA_REG(i_target));
    SET_TRA6_TR1_TRACE_LO_DATA_REG_LO_DATA(0xFull, l_data);
    SET_TRA6_TR1_TRACE_LO_DATA_REG_ADDRESS(0xFull, l_data);
    SET_TRA6_TR1_TRACE_LO_DATA_REG_LAST_BANK(0xFull, l_data);
    SET_TRA6_TR1_TRACE_LO_DATA_REG_LAST_BANK_VALID(l_data);
    SET_TRA6_TR1_TRACE_LO_DATA_REG_WRITE_ON_RUN(l_data);
    SET_TRA6_TR1_TRACE_LO_DATA_REG_RUNNING(l_data);
    SET_TRA6_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS(0xFull, l_data);
    FAPI_TRY(PUT_TRA6_TR1_TRACE_LO_DATA_REG(i_target, l_data));

    FAPI_TRY(GET_TRA6_TR1_CONFIG(i_target, l_data));
    SET_TRA6_TR1_CONFIG_STORE_ON_TRIG_MODE(l_data);
    SET_TRA6_TR1_CONFIG_WRITE_ON_RUN_MODE(l_data);
    SET_TRA6_TR1_CONFIG_EXTEND_TRIG_MODE(0xFull, l_data);
    SET_TRA6_TR1_CONFIG_BANK_MODE(l_data);
    SET_TRA6_TR1_CONFIG_ENH_TRACE_MODE(l_data);
    SET_TRA6_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL(0xFull, l_data);
    SET_TRA6_TR1_CONFIG_TRACE_SELECT_CONTROL(0xFull, l_data);
    SET_TRA6_TR1_CONFIG_TRACE_RUN_HOLD_OFF(l_data);
    SET_TRA6_TR1_CONFIG_TRACE_RUN_STATUS(l_data);
    SET_TRA6_TR1_CONFIG_TRACE_RUN_STICKY(l_data);
    SET_TRA6_TR1_CONFIG_DISABLE_BANK_EDGE_DETECT(l_data);
    SET_TRA6_TR1_CONFIG_TRACE_CONTROL_UNUSED(0xFull, l_data);
    FAPI_TRY(PUT_TRA6_TR1_CONFIG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA6_TR1_CONFIG_0(i_target));
    SET_TRA6_TR1_CONFIG_0_CMP_MSK_LT_B_0_TO_63(0xFull, l_data);
    FAPI_TRY(PUT_TRA6_TR1_CONFIG_0(i_target, l_data));

    FAPI_TRY(GET_TRA6_TR1_CONFIG_1(i_target, l_data));
    SET_TRA6_TR1_CONFIG_1_CMP_MSK_LT_B_64_TO_87(0xFull, l_data);
    FAPI_TRY(PUT_TRA6_TR1_CONFIG_1(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA6_TR1_CONFIG_2(i_target));
    SET_TRA6_TR1_CONFIG_2_A(0xFull, l_data);
    SET_TRA6_TR1_CONFIG_2_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA6_TR1_CONFIG_2(i_target, l_data));

    FAPI_TRY(GET_TRA6_TR1_CONFIG_3(i_target, l_data));
    SET_TRA6_TR1_CONFIG_3_C(0xFull, l_data);
    SET_TRA6_TR1_CONFIG_3_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA6_TR1_CONFIG_3(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA6_TR1_CONFIG_4(i_target));
    SET_TRA6_TR1_CONFIG_4_A(0xFull, l_data);
    SET_TRA6_TR1_CONFIG_4_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA6_TR1_CONFIG_4(i_target, l_data));

    FAPI_TRY(GET_TRA6_TR1_CONFIG_5(i_target, l_data));
    SET_TRA6_TR1_CONFIG_5_C(0xFull, l_data);
    SET_TRA6_TR1_CONFIG_5_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA6_TR1_CONFIG_5(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA6_TR1_CONFIG_9(i_target));
    SET_TRA6_TR1_CONFIG_9_DISABLE_COMPRESSION(l_data);
    SET_TRA6_TR1_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK(l_data);
    SET_TRA6_TR1_CONFIG_9_MATCHA_MUXSEL(0xFull, l_data);
    SET_TRA6_TR1_CONFIG_9_MATCHB_MUXSEL(0xFull, l_data);
    SET_TRA6_TR1_CONFIG_9_MATCHC_MUXSEL(0xFull, l_data);
    SET_TRA6_TR1_CONFIG_9_MATCHD_MUXSEL(0xFull, l_data);
    SET_TRA6_TR1_CONFIG_9_TRIG0_OR_MASK(0xFull, l_data);
    SET_TRA6_TR1_CONFIG_9_TRIG0_AND_MASK(0xFull, l_data);
    SET_TRA6_TR1_CONFIG_9_TRIG1_OR_MASK(0xFull, l_data);
    SET_TRA6_TR1_CONFIG_9_TRIG1_AND_MASK(0xFull, l_data);
    SET_TRA6_TR1_CONFIG_9_TRIG0_NOT_MODE(l_data);
    SET_TRA6_TR1_CONFIG_9_TRIG1_NOT_MODE(l_data);
    SET_TRA6_TR1_CONFIG_9_MATCH_NOT_MODE(0xFull, l_data);
    SET_TRA6_TR1_CONFIG_9_ERROR_CMP_MASK(l_data);
    SET_TRA6_TR1_CONFIG_9_ERROR_CMP_PATTERN(l_data);
    SET_TRA6_TR1_CONFIG_9_TRIG0_ERR_CMP(l_data);
    SET_TRA6_TR1_CONFIG_9_TRIG1_ERR_CMP(l_data);
    SET_TRA6_TR1_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES(l_data);
    FAPI_TRY(PUT_TRA6_TR1_CONFIG_9(i_target, l_data));

    FAPI_TRY(GET_TRA7_TR0_TRACE_HI_DATA_REG(i_target, l_data));
    SET_TRA7_TR0_TRACE_HI_DATA_REG_TRACE_HI_DATA(0xFull, l_data);
    FAPI_TRY(PUT_TRA7_TR0_TRACE_HI_DATA_REG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA7_TR0_TRACE_LO_DATA_REG(i_target));
    SET_TRA7_TR0_TRACE_LO_DATA_REG_LO_DATA(0xFull, l_data);
    SET_TRA7_TR0_TRACE_LO_DATA_REG_ADDRESS(0xFull, l_data);
    SET_TRA7_TR0_TRACE_LO_DATA_REG_LAST_BANK(0xFull, l_data);
    SET_TRA7_TR0_TRACE_LO_DATA_REG_LAST_BANK_VALID(l_data);
    SET_TRA7_TR0_TRACE_LO_DATA_REG_WRITE_ON_RUN(l_data);
    SET_TRA7_TR0_TRACE_LO_DATA_REG_RUNNING(l_data);
    SET_TRA7_TR0_TRACE_LO_DATA_REG_HOLD_ADDRESS(0xFull, l_data);
    FAPI_TRY(PUT_TRA7_TR0_TRACE_LO_DATA_REG(i_target, l_data));

    FAPI_TRY(GET_TRA7_TR0_CONFIG(i_target, l_data));
    SET_TRA7_TR0_CONFIG_STORE_ON_TRIG_MODE(l_data);
    SET_TRA7_TR0_CONFIG_WRITE_ON_RUN_MODE(l_data);
    SET_TRA7_TR0_CONFIG_EXTEND_TRIG_MODE(0xFull, l_data);
    SET_TRA7_TR0_CONFIG_BANK_MODE(l_data);
    SET_TRA7_TR0_CONFIG_ENH_TRACE_MODE(l_data);
    SET_TRA7_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL(0xFull, l_data);
    SET_TRA7_TR0_CONFIG_TRACE_SELECT_CONTROL(0xFull, l_data);
    SET_TRA7_TR0_CONFIG_TRACE_RUN_HOLD_OFF(l_data);
    SET_TRA7_TR0_CONFIG_TRACE_RUN_STATUS(l_data);
    SET_TRA7_TR0_CONFIG_TRACE_RUN_STICKY(l_data);
    SET_TRA7_TR0_CONFIG_DISABLE_BANK_EDGE_DETECT(l_data);
    SET_TRA7_TR0_CONFIG_TRACE_CONTROL_UNUSED(0xFull, l_data);
    FAPI_TRY(PUT_TRA7_TR0_CONFIG(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA7_TR0_CONFIG_0(i_target));
    SET_TRA7_TR0_CONFIG_0_CMP_MSK_LT_B_0_TO_63(0xFull, l_data);
    FAPI_TRY(PUT_TRA7_TR0_CONFIG_0(i_target, l_data));

    FAPI_TRY(GET_TRA7_TR0_CONFIG_1(i_target, l_data));
    SET_TRA7_TR0_CONFIG_1_CMP_MSK_LT_B_64_TO_87(0xFull, l_data);
    FAPI_TRY(PUT_TRA7_TR0_CONFIG_1(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA7_TR0_CONFIG_2(i_target));
    SET_TRA7_TR0_CONFIG_2_A(0xFull, l_data);
    SET_TRA7_TR0_CONFIG_2_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA7_TR0_CONFIG_2(i_target, l_data));

    FAPI_TRY(GET_TRA7_TR0_CONFIG_3(i_target, l_data));
    SET_TRA7_TR0_CONFIG_3_C(0xFull, l_data);
    SET_TRA7_TR0_CONFIG_3_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA7_TR0_CONFIG_3(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA7_TR0_CONFIG_4(i_target));
    SET_TRA7_TR0_CONFIG_4_A(0xFull, l_data);
    SET_TRA7_TR0_CONFIG_4_B(0xFull, l_data);
    FAPI_TRY(PUT_TRA7_TR0_CONFIG_4(i_target, l_data));

    FAPI_TRY(GET_TRA7_TR0_CONFIG_5(i_target, l_data));
    SET_TRA7_TR0_CONFIG_5_C(0xFull, l_data);
    SET_TRA7_TR0_CONFIG_5_D(0xFull, l_data);
    FAPI_TRY(PUT_TRA7_TR0_CONFIG_5(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_TRA7_TR0_CONFIG_9(i_target));
    SET_TRA7_TR0_CONFIG_9_DISABLE_COMPRESSION(l_data);
    SET_TRA7_TR0_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK(l_data);
    SET_TRA7_TR0_CONFIG_9_MATCHA_MUXSEL(0xFull, l_data);
    SET_TRA7_TR0_CONFIG_9_MATCHB_MUXSEL(0xFull, l_data);
    SET_TRA7_TR0_CONFIG_9_MATCHC_MUXSEL(0xFull, l_data);
    SET_TRA7_TR0_CONFIG_9_MATCHD_MUXSEL(0xFull, l_data);
    SET_TRA7_TR0_CONFIG_9_TRIG0_OR_MASK(0xFull, l_data);
    SET_TRA7_TR0_CONFIG_9_TRIG0_AND_MASK(0xFull, l_data);
    SET_TRA7_TR0_CONFIG_9_TRIG1_OR_MASK(0xFull, l_data);
    SET_TRA7_TR0_CONFIG_9_TRIG1_AND_MASK(0xFull, l_data);
    SET_TRA7_TR0_CONFIG_9_TRIG0_NOT_MODE(l_data);
    SET_TRA7_TR0_CONFIG_9_TRIG1_NOT_MODE(l_data);
    SET_TRA7_TR0_CONFIG_9_MATCH_NOT_MODE(0xFull, l_data);
    SET_TRA7_TR0_CONFIG_9_ERROR_CMP_MASK(l_data);
    SET_TRA7_TR0_CONFIG_9_ERROR_CMP_PATTERN(l_data);
    SET_TRA7_TR0_CONFIG_9_TRIG0_ERR_CMP(l_data);
    SET_TRA7_TR0_CONFIG_9_TRIG1_ERR_CMP(l_data);
    SET_TRA7_TR0_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES(l_data);
    FAPI_TRY(PUT_TRA7_TR0_CONFIG_9(i_target, l_data));

    FAPI_TRY(GET_VITAL_SCAN_OUT(i_target, l_data));
    FAPI_TRY(PUT_VITAL_SCAN_OUT(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_XFIR(i_target));
    SET_XFIR_0(l_data);
    SET_XFIR_1(l_data);
    SET_XFIR_2(l_data);
    SET_XFIR_3(l_data);
    SET_XFIR_4(l_data);
    SET_XFIR_5(l_data);
    SET_XFIR_6(l_data);
    SET_XFIR_7(0xFull, l_data);
    SET_XFIR_8(l_data);
    SET_XFIR_9(l_data);
    SET_XFIR_10(l_data);
    SET_XFIR_11(l_data);
    SET_XFIR_12(l_data);
    SET_XFIR_13(l_data);
    SET_XFIR_14(0xFull, l_data);
    SET_XFIR_15(l_data);
    SET_XFIR_16(l_data);
    SET_XFIR_17(l_data);
    SET_XFIR_18(l_data);
    SET_XFIR_19(l_data);
    SET_XFIR_20(l_data);
    SET_XFIR_21(l_data);
    SET_XFIR_22(0xFull, l_data);
    SET_XFIR_26(l_data);
    FAPI_TRY(PUT_XFIR(i_target, l_data));

    FAPI_TRY(GET_XSTOP1(i_target, l_data));
    SET_XSTOP1_XSTOP1_MASK_B(l_data);
    SET_XSTOP1_ALIGNED_XSTOP1(l_data);
    SET_XSTOP1_TRIGGER_OPCG_ON_XSTOP1(l_data);
    SET_XSTOP1_XSTOP1_WAIT_ALLWAYS(l_data);
    SET_XSTOP1_XSTOP1_PERV(l_data);
    SET_XSTOP1_XSTOP1_UNIT1(l_data);
    SET_XSTOP1_XSTOP1_UNIT2(l_data);
    SET_XSTOP1_XSTOP1_UNIT3(l_data);
    SET_XSTOP1_XSTOP1_UNIT4(l_data);
    SET_XSTOP1_XSTOP1_UNIT5(l_data);
    SET_XSTOP1_XSTOP1_UNIT6(l_data);
    SET_XSTOP1_XSTOP1_UNIT7(l_data);
    SET_XSTOP1_XSTOP1_UNIT8(l_data);
    SET_XSTOP1_XSTOP1_UNIT9(l_data);
    SET_XSTOP1_XSTOP1_UNIT10(l_data);
    SET_XSTOP1_XSTOP1_UNIT11(l_data);
    SET_XSTOP1_XSTOP1_UNIT12(l_data);
    SET_XSTOP1_XSTOP1_UNIT13(l_data);
    SET_XSTOP1_XSTOP1_UNIT14(l_data);
    SET_XSTOP1_XSTOP1_WAIT_CYCLES(0xFull, l_data);
    FAPI_TRY(PUT_XSTOP1(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_XSTOP2(i_target));
    SET_XSTOP2_XSTOP2_MASK_B(l_data);
    SET_XSTOP2_ALIGNED_XSTOP2(l_data);
    SET_XSTOP2_TRIGGER_OPCG_ON_XSTOP2(l_data);
    SET_XSTOP2_XSTOP2_WAIT_ALLWAYS(l_data);
    SET_XSTOP2_XSTOP2_PERV(l_data);
    SET_XSTOP2_XSTOP2_UNIT1(l_data);
    SET_XSTOP2_XSTOP2_UNIT2(l_data);
    SET_XSTOP2_XSTOP2_UNIT3(l_data);
    SET_XSTOP2_XSTOP2_UNIT4(l_data);
    SET_XSTOP2_XSTOP2_UNIT5(l_data);
    SET_XSTOP2_XSTOP2_UNIT6(l_data);
    SET_XSTOP2_XSTOP2_UNIT7(l_data);
    SET_XSTOP2_XSTOP2_UNIT8(l_data);
    SET_XSTOP2_XSTOP2_UNIT9(l_data);
    SET_XSTOP2_XSTOP2_UNIT10(l_data);
    SET_XSTOP2_XSTOP2_UNIT11(l_data);
    SET_XSTOP2_XSTOP2_UNIT12(l_data);
    SET_XSTOP2_XSTOP2_UNIT13(l_data);
    SET_XSTOP2_XSTOP2_UNIT14(l_data);
    SET_XSTOP2_XSTOP2_WAIT_CYCLES(0xFull, l_data);
    FAPI_TRY(PUT_XSTOP2(i_target, l_data));

    FAPI_TRY(GET_XSTOP3(i_target, l_data));
    SET_XSTOP3_XSTOP3_MASK_B(l_data);
    SET_XSTOP3_ALIGNED_XSTOP3(l_data);
    SET_XSTOP3_TRIGGER_OPCG_ON_XSTOP3(l_data);
    SET_XSTOP3_XSTOP3_WAIT_ALLWAYS(l_data);
    SET_XSTOP3_XSTOP3_PERV(l_data);
    SET_XSTOP3_XSTOP3_UNIT1(l_data);
    SET_XSTOP3_XSTOP3_UNIT2(l_data);
    SET_XSTOP3_XSTOP3_UNIT3(l_data);
    SET_XSTOP3_XSTOP3_UNIT4(l_data);
    SET_XSTOP3_XSTOP3_UNIT5(l_data);
    SET_XSTOP3_XSTOP3_UNIT6(l_data);
    SET_XSTOP3_XSTOP3_UNIT7(l_data);
    SET_XSTOP3_XSTOP3_UNIT8(l_data);
    SET_XSTOP3_XSTOP3_UNIT9(l_data);
    SET_XSTOP3_XSTOP3_UNIT10(l_data);
    SET_XSTOP3_XSTOP3_UNIT11(l_data);
    SET_XSTOP3_XSTOP3_UNIT12(l_data);
    SET_XSTOP3_XSTOP3_UNIT13(l_data);
    SET_XSTOP3_XSTOP3_UNIT14(l_data);
    SET_XSTOP3_XSTOP3_WAIT_CYCLES(0xFull, l_data);
    FAPI_TRY(PUT_XSTOP3(i_target, l_data));

    l_data.flush<0>();
    FAPI_TRY(PREP_XSTOP_INTERRUPT_REG(i_target));
    FAPI_TRY(PUT_XSTOP_INTERRUPT_REG(i_target, l_data));

fapi_try_exit:
    return fapi2::current_err;
}
