# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 29 \
    name decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4 \
    op interface \
    ports { decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 { O 10 vector } decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0 { O 1 bit } decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_we0 { O 1 bit } decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 30 \
    name decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3 \
    op interface \
    ports { decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 { O 10 vector } decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0 { O 1 bit } decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_we0 { O 1 bit } decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2 \
    op interface \
    ports { decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 { O 10 vector } decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0 { O 1 bit } decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_we0 { O 1 bit } decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1 \
    op interface \
    ports { decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 { O 10 vector } decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0 { O 1 bit } decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_we0 { O 1 bit } decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs \
    op interface \
    ports { decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 { O 10 vector } decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0 { O 1 bit } decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_we0 { O 1 bit } decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name gmem \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gmem \
    op interface \
    ports { m_axi_gmem_AWVALID { O 1 bit } m_axi_gmem_AWREADY { I 1 bit } m_axi_gmem_AWADDR { O 64 vector } m_axi_gmem_AWID { O 1 vector } m_axi_gmem_AWLEN { O 32 vector } m_axi_gmem_AWSIZE { O 3 vector } m_axi_gmem_AWBURST { O 2 vector } m_axi_gmem_AWLOCK { O 2 vector } m_axi_gmem_AWCACHE { O 4 vector } m_axi_gmem_AWPROT { O 3 vector } m_axi_gmem_AWQOS { O 4 vector } m_axi_gmem_AWREGION { O 4 vector } m_axi_gmem_AWUSER { O 1 vector } m_axi_gmem_WVALID { O 1 bit } m_axi_gmem_WREADY { I 1 bit } m_axi_gmem_WDATA { O 16 vector } m_axi_gmem_WSTRB { O 2 vector } m_axi_gmem_WLAST { O 1 bit } m_axi_gmem_WID { O 1 vector } m_axi_gmem_WUSER { O 1 vector } m_axi_gmem_ARVALID { O 1 bit } m_axi_gmem_ARREADY { I 1 bit } m_axi_gmem_ARADDR { O 64 vector } m_axi_gmem_ARID { O 1 vector } m_axi_gmem_ARLEN { O 32 vector } m_axi_gmem_ARSIZE { O 3 vector } m_axi_gmem_ARBURST { O 2 vector } m_axi_gmem_ARLOCK { O 2 vector } m_axi_gmem_ARCACHE { O 4 vector } m_axi_gmem_ARPROT { O 3 vector } m_axi_gmem_ARQOS { O 4 vector } m_axi_gmem_ARREGION { O 4 vector } m_axi_gmem_ARUSER { O 1 vector } m_axi_gmem_RVALID { I 1 bit } m_axi_gmem_RREADY { O 1 bit } m_axi_gmem_RDATA { I 16 vector } m_axi_gmem_RLAST { I 1 bit } m_axi_gmem_RID { I 1 vector } m_axi_gmem_RFIFONUM { I 10 vector } m_axi_gmem_RUSER { I 1 vector } m_axi_gmem_RRESP { I 2 vector } m_axi_gmem_BVALID { I 1 bit } m_axi_gmem_BREADY { O 1 bit } m_axi_gmem_BRESP { I 2 vector } m_axi_gmem_BID { I 1 vector } m_axi_gmem_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name sext_ln24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln24 \
    op interface \
    ports { sext_ln24 { I 63 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName pfb_multichannel_flow_control_loop_pipe_sequential_init_U
set CompName pfb_multichannel_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix pfb_multichannel_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


