// Seed: 3380981166
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic [1 'b0 : 1] id_4;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2
  );
  wire id_6;
  ;
  assign id_1[id_5 : id_5] = -1 - id_2;
endmodule
