// Seed: 2311344524
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input real id_1
);
  type_6 id_2 (
      .id_0(id_0),
      .id_1(id_0[1'b0 : 1]),
      .id_2(id_1),
      .id_3(id_0[1 : 1]),
      .id_4(id_0),
      .id_5(1),
      .id_6(id_3),
      .id_7(1)
  );
  logic id_4;
  always @(1) begin
    SystemTFIdentifier(1);
  end
  logic id_5;
endmodule
