$date
	Mon Sep  1 16:49:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cpu_test_bench $end
$var wire 8 ! cpu_output [7:0] $end
$var parameter 32 " MAX_MACHINE_CODE_LENGTH $end
$var reg 1 # clock $end
$var reg 32 $ current_instruction [31:0] $end
$scope module main_cpu $end
$var wire 1 # clock_in $end
$var wire 32 % current_instruction [31:0] $end
$var wire 8 & source_register2 [7:0] $end
$var wire 8 ' source_register1 [7:0] $end
$var wire 8 ( register_file_read_data [7:0] $end
$var wire 8 ) destination_register [7:0] $end
$var wire 8 * alu_output [7:0] $end
$var wire 3 + alu_opcode [2:0] $end
$var reg 8 , alu_input1 [7:0] $end
$var reg 8 - alu_input2 [7:0] $end
$var reg 8 . cpu_output [7:0] $end
$var reg 8 / register_file_register_address_in [7:0] $end
$var reg 8 0 register_file_write_data [7:0] $end
$var reg 1 1 register_file_write_enable $end
$scope module main_alu $end
$var wire 8 2 alu_input1 [7:0] $end
$var wire 8 3 alu_input2 [7:0] $end
$var wire 1 # clock_in $end
$var wire 1 4 enable_in $end
$var wire 3 5 opcode_in [2:0] $end
$var wire 1 6 reset_in $end
$var parameter 3 7 ADD $end
$var parameter 3 8 EQUALS $end
$var parameter 3 9 GREATER_THAN $end
$var parameter 3 : MULTIPLY $end
$var parameter 3 ; SUBTRACT $end
$var reg 8 < alu_output [7:0] $end
$upscope $end
$scope module main_register_file $end
$var wire 1 # clock_in $end
$var wire 8 = read_data_out [7:0] $end
$var wire 8 > register_address_in [7:0] $end
$var wire 8 ? write_data_in [7:0] $end
$var wire 1 1 write_enable_in $end
$var parameter 32 @ NUMBER_OF_REGISTERS $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 A i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000000 @
b1 ;
b10 :
b100 9
b11 8
b0 7
b1 "
$end
#0
$dumpvars
b101101 A
bx ?
bx >
bx =
bx <
06
b101 5
14
bx 3
bx 2
x1
bx 0
bx /
bx .
bx -
bx ,
b101 +
bx *
b10000 )
bx (
b1110000 '
b110000 &
b11100000110000001000000010000101 %
b11100000110000001000000010000101 $
0#
bx !
$end
