<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de uart.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__structs_2include_2hardware_2structs_2uart_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rp2350/hardware_structs/include/hardware/structs/uart.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rp2350_2hardware__structs_2include_2hardware_2structs_2uart_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#ifndef _HARDWARE_STRUCTS_UART_H</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#define _HARDWARE_STRUCTS_UART_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="address__mapped_8h.html">hardware/address_mapped.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;hardware/regs/uart.h&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// Reference to datasheet: https://datasheets.raspberrypi.com/rp2350/rp2350-datasheet.pdf#tab-registerlist_uart</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">//</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">// The _REG_ macro is intended to help make the register navigable in your IDE (for example, using the &quot;Go to Definition&quot; feature)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// _REG_(x) will link to the corresponding register in hardware/regs/uart.h.</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">//</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// Bit-field descriptions are of the form:</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// BITMASK [BITRANGE] FIELDNAME (RESETVALUE) DESCRIPTION</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a596bf15b64c69caa990bb49c116c0681">UART_UARTDR_OFFSET</a>) <span class="comment">// UART_UARTDR</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    <span class="comment">// Data Register, UARTDR</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    <span class="comment">// 0x00000800 [11]    OE           (-) Overrun error</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    <span class="comment">// 0x00000400 [10]    BE           (-) Break error</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    <span class="comment">// 0x00000200 [9]     PE           (-) Parity error</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    <span class="comment">// 0x00000100 [8]     FE           (-) Framing error</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    <span class="comment">// 0x000000ff [7:0]   DATA         (-) Receive (read) data character</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> dr;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a79fb3159cadf14e189c0bfe545a390ae">UART_UARTRSR_OFFSET</a>) <span class="comment">// UART_UARTRSR</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    <span class="comment">// Receive Status Register/Error Clear Register, UARTRSR/UARTECR</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    <span class="comment">// 0x00000008 [3]     OE           (0) Overrun error</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    <span class="comment">// 0x00000004 [2]     BE           (0) Break error</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    <span class="comment">// 0x00000002 [1]     PE           (0) Parity error</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    <span class="comment">// 0x00000001 [0]     FE           (0) Framing error</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> rsr;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> _pad0[4];</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abe3e5d41881f7721e89d412647ec58f4">UART_UARTFR_OFFSET</a>) <span class="comment">// UART_UARTFR</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    <span class="comment">// Flag Register, UARTFR</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    <span class="comment">// 0x00000100 [8]     RI           (-) Ring indicator</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    <span class="comment">// 0x00000080 [7]     TXFE         (1) Transmit FIFO empty</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    <span class="comment">// 0x00000040 [6]     RXFF         (0) Receive FIFO full</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    <span class="comment">// 0x00000020 [5]     TXFF         (0) Transmit FIFO full</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    <span class="comment">// 0x00000010 [4]     RXFE         (1) Receive FIFO empty</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    <span class="comment">// 0x00000008 [3]     BUSY         (0) UART busy</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    <span class="comment">// 0x00000004 [2]     DCD          (-) Data carrier detect</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    <span class="comment">// 0x00000002 [1]     DSR          (-) Data set ready</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    <span class="comment">// 0x00000001 [0]     CTS          (-) Clear to send</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> fr;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> _pad1;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ada84ccfeefc4da464946b7682ec6e81c">UART_UARTILPR_OFFSET</a>) <span class="comment">// UART_UARTILPR</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <span class="comment">// IrDA Low-Power Counter Register, UARTILPR</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    <span class="comment">// 0x000000ff [7:0]   ILPDVSR      (0x00) 8-bit low-power divisor value</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> ilpr;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3c4cfd08e1a2f529f29c8adbd96e99a4">UART_UARTIBRD_OFFSET</a>) <span class="comment">// UART_UARTIBRD</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    <span class="comment">// Integer Baud Rate Register, UARTIBRD</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    <span class="comment">// 0x0000ffff [15:0]  BAUD_DIVINT  (0x0000) The integer baud rate divisor</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> ibrd;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2000b4653edb9528a78a2ec899b85b23">UART_UARTFBRD_OFFSET</a>) <span class="comment">// UART_UARTFBRD</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    <span class="comment">// Fractional Baud Rate Register, UARTFBRD</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <span class="comment">// 0x0000003f [5:0]   BAUD_DIVFRAC (0x00) The fractional baud rate divisor</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> fbrd;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a90812b9b9afd22b563100c57c9005398">UART_UARTLCR_H_OFFSET</a>) <span class="comment">// UART_UARTLCR_H</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <span class="comment">// Line Control Register, UARTLCR_H</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    <span class="comment">// 0x00000080 [7]     SPS          (0) Stick parity select</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    <span class="comment">// 0x00000060 [6:5]   WLEN         (0x0) Word length</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    <span class="comment">// 0x00000010 [4]     FEN          (0) Enable FIFOs: 0 = FIFOs are disabled (character mode)...</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <span class="comment">// 0x00000008 [3]     STP2         (0) Two stop bits select</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    <span class="comment">// 0x00000004 [2]     EPS          (0) Even parity select</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    <span class="comment">// 0x00000002 [1]     PEN          (0) Parity enable: 0 = parity is disabled and no parity bit...</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    <span class="comment">// 0x00000001 [0]     BRK          (0) Send break</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> lcr_h;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab19b765bda25d828d6420a18fbf82f75">UART_UARTCR_OFFSET</a>) <span class="comment">// UART_UARTCR</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    <span class="comment">// Control Register, UARTCR</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    <span class="comment">// 0x00008000 [15]    CTSEN        (0) CTS hardware flow control enable</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    <span class="comment">// 0x00004000 [14]    RTSEN        (0) RTS hardware flow control enable</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    <span class="comment">// 0x00002000 [13]    OUT2         (0) This bit is the complement of the UART Out2 (nUARTOut2)...</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    <span class="comment">// 0x00001000 [12]    OUT1         (0) This bit is the complement of the UART Out1 (nUARTOut1)...</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    <span class="comment">// 0x00000800 [11]    RTS          (0) Request to send</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    <span class="comment">// 0x00000400 [10]    DTR          (0) Data transmit ready</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <span class="comment">// 0x00000200 [9]     RXE          (1) Receive enable</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    <span class="comment">// 0x00000100 [8]     TXE          (1) Transmit enable</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    <span class="comment">// 0x00000080 [7]     LBE          (0) Loopback enable</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    <span class="comment">// 0x00000004 [2]     SIRLP        (0) SIR low-power IrDA mode</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    <span class="comment">// 0x00000002 [1]     SIREN        (0) SIR enable: 0 = IrDA SIR ENDEC is disabled</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    <span class="comment">// 0x00000001 [0]     UARTEN       (0) UART enable: 0 = UART is disabled</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> cr;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a375d8f2817cd6e92d19e6892e69e24aa">UART_UARTIFLS_OFFSET</a>) <span class="comment">// UART_UARTIFLS</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    <span class="comment">// Interrupt FIFO Level Select Register, UARTIFLS</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    <span class="comment">// 0x00000038 [5:3]   RXIFLSEL     (0x2) Receive interrupt FIFO level select</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    <span class="comment">// 0x00000007 [2:0]   TXIFLSEL     (0x2) Transmit interrupt FIFO level select</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> ifls;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a12c2bf0555b632b725ca89f13cf5f01f">UART_UARTIMSC_OFFSET</a>) <span class="comment">// UART_UARTIMSC</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="comment">// Interrupt Mask Set/Clear Register, UARTIMSC</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    <span class="comment">// 0x00000400 [10]    OEIM         (0) Overrun error interrupt mask</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    <span class="comment">// 0x00000200 [9]     BEIM         (0) Break error interrupt mask</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    <span class="comment">// 0x00000100 [8]     PEIM         (0) Parity error interrupt mask</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <span class="comment">// 0x00000080 [7]     FEIM         (0) Framing error interrupt mask</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <span class="comment">// 0x00000040 [6]     RTIM         (0) Receive timeout interrupt mask</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <span class="comment">// 0x00000020 [5]     TXIM         (0) Transmit interrupt mask</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    <span class="comment">// 0x00000010 [4]     RXIM         (0) Receive interrupt mask</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    <span class="comment">// 0x00000008 [3]     DSRMIM       (0) nUARTDSR modem interrupt mask</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    <span class="comment">// 0x00000004 [2]     DCDMIM       (0) nUARTDCD modem interrupt mask</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    <span class="comment">// 0x00000002 [1]     CTSMIM       (0) nUARTCTS modem interrupt mask</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    <span class="comment">// 0x00000001 [0]     RIMIM        (0) nUARTRI modem interrupt mask</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> imsc;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#adc0c805e722a3dd668897b68ab2eefa1">UART_UARTRIS_OFFSET</a>) <span class="comment">// UART_UARTRIS</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    <span class="comment">// Raw Interrupt Status Register, UARTRIS</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <span class="comment">// 0x00000400 [10]    OERIS        (0) Overrun error interrupt status</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    <span class="comment">// 0x00000200 [9]     BERIS        (0) Break error interrupt status</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    <span class="comment">// 0x00000100 [8]     PERIS        (0) Parity error interrupt status</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>    <span class="comment">// 0x00000080 [7]     FERIS        (0) Framing error interrupt status</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>    <span class="comment">// 0x00000040 [6]     RTRIS        (0) Receive timeout interrupt status</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    <span class="comment">// 0x00000020 [5]     TXRIS        (0) Transmit interrupt status</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    <span class="comment">// 0x00000010 [4]     RXRIS        (0) Receive interrupt status</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    <span class="comment">// 0x00000008 [3]     DSRRMIS      (-) nUARTDSR modem interrupt status</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="comment">// 0x00000004 [2]     DCDRMIS      (-) nUARTDCD modem interrupt status</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <span class="comment">// 0x00000002 [1]     CTSRMIS      (-) nUARTCTS modem interrupt status</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    <span class="comment">// 0x00000001 [0]     RIRMIS       (-) nUARTRI modem interrupt status</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> ris;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a96df78ecfb86379615a1872299b9092b">UART_UARTMIS_OFFSET</a>) <span class="comment">// UART_UARTMIS</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    <span class="comment">// Masked Interrupt Status Register, UARTMIS</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    <span class="comment">// 0x00000400 [10]    OEMIS        (0) Overrun error masked interrupt status</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    <span class="comment">// 0x00000200 [9]     BEMIS        (0) Break error masked interrupt status</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    <span class="comment">// 0x00000100 [8]     PEMIS        (0) Parity error masked interrupt status</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    <span class="comment">// 0x00000080 [7]     FEMIS        (0) Framing error masked interrupt status</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    <span class="comment">// 0x00000040 [6]     RTMIS        (0) Receive timeout masked interrupt status</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <span class="comment">// 0x00000020 [5]     TXMIS        (0) Transmit masked interrupt status</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    <span class="comment">// 0x00000010 [4]     RXMIS        (0) Receive masked interrupt status</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    <span class="comment">// 0x00000008 [3]     DSRMMIS      (-) nUARTDSR modem masked interrupt status</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    <span class="comment">// 0x00000004 [2]     DCDMMIS      (-) nUARTDCD modem masked interrupt status</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    <span class="comment">// 0x00000002 [1]     CTSMMIS      (-) nUARTCTS modem masked interrupt status</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    <span class="comment">// 0x00000001 [0]     RIMMIS       (-) nUARTRI modem masked interrupt status</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> mis;</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a056a04a1866e1c081cf3d7337f7007a7">UART_UARTICR_OFFSET</a>) <span class="comment">// UART_UARTICR</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>    <span class="comment">// Interrupt Clear Register, UARTICR</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    <span class="comment">// 0x00000400 [10]    OEIC         (-) Overrun error interrupt clear</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    <span class="comment">// 0x00000200 [9]     BEIC         (-) Break error interrupt clear</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>    <span class="comment">// 0x00000100 [8]     PEIC         (-) Parity error interrupt clear</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>    <span class="comment">// 0x00000080 [7]     FEIC         (-) Framing error interrupt clear</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    <span class="comment">// 0x00000040 [6]     RTIC         (-) Receive timeout interrupt clear</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>    <span class="comment">// 0x00000020 [5]     TXIC         (-) Transmit interrupt clear</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    <span class="comment">// 0x00000010 [4]     RXIC         (-) Receive interrupt clear</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>    <span class="comment">// 0x00000008 [3]     DSRMIC       (-) nUARTDSR modem interrupt clear</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>    <span class="comment">// 0x00000004 [2]     DCDMIC       (-) nUARTDCD modem interrupt clear</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    <span class="comment">// 0x00000002 [1]     CTSMIC       (-) nUARTCTS modem interrupt clear</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    <span class="comment">// 0x00000001 [0]     RIMIC        (-) nUARTRI modem interrupt clear</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> icr;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aad9620fc3bfd954b71ea835218d74868">UART_UARTDMACR_OFFSET</a>) <span class="comment">// UART_UARTDMACR</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    <span class="comment">// DMA Control Register, UARTDMACR</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    <span class="comment">// 0x00000004 [2]     DMAONERR     (0) DMA on error</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    <span class="comment">// 0x00000002 [1]     TXDMAE       (0) Transmit DMA enable</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <span class="comment">// 0x00000001 [0]     RXDMAE       (0) Receive DMA enable</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> dmacr;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>} <a class="code hl_struct" href="structuart__hw__t.html">uart_hw_t</a>;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="rp2350_2hardware__structs_2include_2hardware_2structs_2uart_8h.html#ac410df39c08ef0c7b9c2849c557e7d27">  177</a></span><span class="preprocessor">#define uart0_hw ((uart_hw_t *)UART0_BASE)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="rp2350_2hardware__structs_2include_2hardware_2structs_2uart_8h.html#ab27616c608503e3a72a2f78fb8594645">  178</a></span><span class="preprocessor">#define uart1_hw ((uart_hw_t *)UART1_BASE)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span> (<a class="code hl_struct" href="structuart__hw__t.html">uart_hw_t</a>) == 0x004c, <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_STRUCTS_UART_H</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="ttc" id="aaddress__mapped_8h_html"><div class="ttname"><a href="address__mapped_8h.html">address_mapped.h</a></div></div>
<div class="ttc" id="aaddress__mapped_8h_html_a5e9dd65c504214b8530a3ce63adf8375"><div class="ttname"><a href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a></div><div class="ttdeci">#define _REG_(x)</div><div class="ttdef"><b>Definição</b> address_mapped.h:84</div></div>
<div class="ttc" id="aaddress__mapped_8h_html_ab87d9fde36e04e9e65c9f16f56982eeb"><div class="ttname"><a href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a></div><div class="ttdeci">const volatile uint32_t io_ro_32</div><div class="ttdef"><b>Definição</b> address_mapped.h:67</div></div>
<div class="ttc" id="aaddress__mapped_8h_html_ae7a3903ffe232108a65efc85970a5fdb"><div class="ttname"><a href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a></div><div class="ttdeci">volatile uint32_t io_rw_32</div><div class="ttdef"><b>Definição</b> address_mapped.h:66</div></div>
<div class="ttc" id="abootrom_8h_html_aeb4191163d43ca89913bb54da45cbbc8"><div class="ttname"><a href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a></div><div class="ttdeci">void uint32_t</div><div class="ttdef"><b>Definição</b> bootrom.h:36</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h_html_a056a04a1866e1c081cf3d7337f7007a7"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a056a04a1866e1c081cf3d7337f7007a7">UART_UARTICR_OFFSET</a></div><div class="ttdeci">#define UART_UARTICR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/uart.h:890</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h_html_a12c2bf0555b632b725ca89f13cf5f01f"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a12c2bf0555b632b725ca89f13cf5f01f">UART_UARTIMSC_OFFSET</a></div><div class="ttdeci">#define UART_UARTIMSC_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/uart.h:564</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h_html_a2000b4653edb9528a78a2ec899b85b23"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2000b4653edb9528a78a2ec899b85b23">UART_UARTFBRD_OFFSET</a></div><div class="ttdeci">#define UART_UARTFBRD_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/uart.h:279</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h_html_a375d8f2817cd6e92d19e6892e69e24aa"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a375d8f2817cd6e92d19e6892e69e24aa">UART_UARTIFLS_OFFSET</a></div><div class="ttdeci">#define UART_UARTIFLS_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/uart.h:532</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h_html_a3c4cfd08e1a2f529f29c8adbd96e99a4"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3c4cfd08e1a2f529f29c8adbd96e99a4">UART_UARTIBRD_OFFSET</a></div><div class="ttdeci">#define UART_UARTIBRD_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/uart.h:264</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h_html_a596bf15b64c69caa990bb49c116c0681"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a596bf15b64c69caa990bb49c116c0681">UART_UARTDR_OFFSET</a></div><div class="ttdeci">#define UART_UARTDR_OFFSET</div><div class="ttdoc">Copyright (c) 2024 Raspberry Pi Ltd.</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/uart.h:18</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h_html_a79fb3159cadf14e189c0bfe545a390ae"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a79fb3159cadf14e189c0bfe545a390ae">UART_UARTRSR_OFFSET</a></div><div class="ttdeci">#define UART_UARTRSR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/uart.h:82</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h_html_a90812b9b9afd22b563100c57c9005398"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a90812b9b9afd22b563100c57c9005398">UART_UARTLCR_H_OFFSET</a></div><div class="ttdeci">#define UART_UARTLCR_H_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/uart.h:294</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h_html_a96df78ecfb86379615a1872299b9092b"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a96df78ecfb86379615a1872299b9092b">UART_UARTMIS_OFFSET</a></div><div class="ttdeci">#define UART_UARTMIS_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/uart.h:785</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h_html_aad9620fc3bfd954b71ea835218d74868"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aad9620fc3bfd954b71ea835218d74868">UART_UARTDMACR_OFFSET</a></div><div class="ttdeci">#define UART_UARTDMACR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/uart.h:988</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h_html_ab19b765bda25d828d6420a18fbf82f75"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab19b765bda25d828d6420a18fbf82f75">UART_UARTCR_OFFSET</a></div><div class="ttdeci">#define UART_UARTCR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/uart.h:378</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h_html_abe3e5d41881f7721e89d412647ec58f4"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abe3e5d41881f7721e89d412647ec58f4">UART_UARTFR_OFFSET</a></div><div class="ttdeci">#define UART_UARTFR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/uart.h:142</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h_html_ada84ccfeefc4da464946b7682ec6e81c"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ada84ccfeefc4da464946b7682ec6e81c">UART_UARTILPR_OFFSET</a></div><div class="ttdeci">#define UART_UARTILPR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/uart.h:249</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h_html_adc0c805e722a3dd668897b68ab2eefa1"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#adc0c805e722a3dd668897b68ab2eefa1">UART_UARTRIS_OFFSET</a></div><div class="ttdeci">#define UART_UARTRIS_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/uart.h:680</div></div>
<div class="ttc" id="astructuart__hw__t_html"><div class="ttname"><a href="structuart__hw__t.html">uart_hw_t</a></div><div class="ttdef"><b>Definição</b> host/hardware_uart/uart.c:59</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_a4ed9f159ff82891f8d9c6442d59a09f.html">hardware_structs</a></li><li class="navelem"><a class="el" href="dir_644b18fc6729bbffe612edd11fd9bb60.html">include</a></li><li class="navelem"><a class="el" href="dir_00f006c97f93acb2044a3e94d70d66ca.html">hardware</a></li><li class="navelem"><a class="el" href="dir_e7a506f13e8b3ea148c60a9313519183.html">structs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__structs_2include_2hardware_2structs_2uart_8h.html">uart.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
