Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id EFEC5C3F44C
	for <lists+amd-gfx@lfdr.de>; Fri, 07 Nov 2025 10:53:39 +0100 (CET)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 758CE10EA58;
	Fri,  7 Nov 2025 09:53:38 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="QNdklWEH";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-wr1-f45.google.com (mail-wr1-f45.google.com
 [209.85.221.45])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 0559110EA58
 for <amd-gfx@lists.freedesktop.org>; Fri,  7 Nov 2025 09:53:36 +0000 (UTC)
Received: by mail-wr1-f45.google.com with SMTP id
 ffacd0b85a97d-429bcddad32so366865f8f.3
 for <amd-gfx@lists.freedesktop.org>; Fri, 07 Nov 2025 01:53:36 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1762509215; x=1763114015; darn=lists.freedesktop.org;
 h=mime-version:user-agent:content-transfer-encoding:references
 :in-reply-to:date:to:from:subject:message-id:from:to:cc:subject:date
 :message-id:reply-to;
 bh=+dJ9str32ksx97GSMjWONLiKKsMuXARUkxyj4Ba+E3g=;
 b=QNdklWEHgWsMawsRrj6q4gIQVCf9vxXKTFu3oAHxdJ+Qcsry3SmvaS6yPAaDAXOhMc
 BZlv5cp7p8zO/OKDvXsB3pw2Z40us9YZ8+S3JsyJFD9/7oH8bcH/WKer+XCaVswwkG5I
 PzIwA8ZEUehHvJ4FumOjcFpv20vZ9hlLek8pqRfzDlHj4zvLqdox6Dsd/SNAR9ZNpu2q
 J5Jrg/spuzsrXXfXUGSPytbyZ9VjqF8yECj7Ci2MRh8hxuK5Kg1WCdexXp+DmBXNAqpj
 0JY8Z8/P9iOAG1kaftBM/0+Qw2Whab4C4K2y+P7KZGY7QNRSyhBggFuB8UAxdS9kWzB2
 si+A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1762509215; x=1763114015;
 h=mime-version:user-agent:content-transfer-encoding:references
 :in-reply-to:date:to:from:subject:message-id:x-gm-gg
 :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
 bh=+dJ9str32ksx97GSMjWONLiKKsMuXARUkxyj4Ba+E3g=;
 b=hTx0uWSqHUTPZ7BJQyuERGGqMuBn5bN8J8OZT9qzGq5thjyH6vHdfKQOCDTMtwGX8E
 aD0bJ0rQqlWJSfW0VnaOmc63v8PnBbVK0GEYFW7SnmauZPMwsNjFOLCeicPH7IswHvin
 +NY7I0EQac+ApkFHlO7EszJLA0IWDyeWsbUfvT//b/4BAsnbl94drwHwD5SltOQ2WyOJ
 WhxKO9rHnC71Tb1TrQd9aRwBTN9EniyItSU8eCoU9aoBA33JpvzuDGCQ4mVhe4DNFznV
 n5apK2TovnnsIL8Uj127Wj+Q1kJ4KQEjLbiX5YbM9vWO1QGS+6TbU/A+J/thzaurSxD7
 /waA==
X-Forwarded-Encrypted: i=1;
 AJvYcCXEmiGzQ+cplP+LJQGXdfhrd+tckZ5AVJn0Fd88VTWEq7Iwhey8gaDivWBQleKN/ueVVp1aLk0K@lists.freedesktop.org
X-Gm-Message-State: AOJu0YxozhUkMugqf57xmt1hokyQCBPp6fykWCl8CWF7ajfHfLh2ZV7y
 cAS8eo+dnkIOrFQ6dlOLzP1s/QcBtnXX43EmOJphK+I4TwOtCG5jF+v6eZYCbg==
X-Gm-Gg: ASbGncuG9naqMWbzKaTzJlpYcHIUj6C2vW2xpAPIykSN+L/sUNh+7xtcMRrMMvM57lH
 qMPlLzKghgXZeTLxepHj0o0DPeo6zCf1jVMuQiwd3SnrpuAVth1DrTSM8lCgB+svcfW+9yXNA2d
 EMrFQRriQaRagMNnCRiSI2Kb1dJRYgEjQtKRsCKSBPV3VZGDdxq9g8iCZi0dasxZrNkRWLXUFBi
 ohIAudi82rJlZpuuT0MN3FEWl4CInyIMhRX7BDtQvvnYVHXBZ75tjUMkpTwqZ+zeEqN1NpntjD5
 8yRA6s22tB8jIqWKeqkj4MdRZknUCAixWBLI0ADz5Vf1X7d0oVnyxAnehFLhPBZzXXaE4gzvE4I
 wRiyW6f5wI19NHJ0JdmB7Wb9+6ECskyrFUzSahyUptrb0a0zBgM9+HGs0stcz3O4dvfzpWNntDj
 MBc7fffJTeznbjggZC7t4XhHScjPWeMOlHz4LydhuLM2rEyP//YL7imBO9Y4cv4dqhW41e+WYr0
 ot+O/+Wrlqqa8gS6YiLC6Nil5FspTWPZ5e2AgDCBJB+tvH/CzYppfk=
X-Google-Smtp-Source: AGHT+IGkv0HpJ21lemk2x8iWtsZDmCZBDEdyzUvjDlh1foOx8/MDz9U/MHFHP1UxZCr9aL/9/eozlg==
X-Received: by 2002:a5d:5f87:0:b0:429:bca4:6b3c with SMTP id
 ffacd0b85a97d-42adc68963dmr1822606f8f.9.1762509215321; 
 Fri, 07 Nov 2025 01:53:35 -0800 (PST)
Received: from ?IPv6:2001:4c4e:24ca:a400:c3d8:2d5a:cb81:c0d3?
 (20014C4E24CAA400C3D82D5ACB81C0D3.dsl.pool.telekom.hu.
 [2001:4c4e:24ca:a400:c3d8:2d5a:cb81:c0d3])
 by smtp.gmail.com with ESMTPSA id
 ffacd0b85a97d-42abe62bfa0sm4489639f8f.5.2025.11.07.01.53.34
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Fri, 07 Nov 2025 01:53:34 -0800 (PST)
Message-ID: <b7eb6efea5606c6d9b6d1bcdea6552b3602517bf.camel@gmail.com>
Subject: Re: [PATCH 06/13] drm/amdgpu/vce: Save/restore and pin VCPU BO for
 all VCE (v2)
From: Timur =?ISO-8859-1?Q?Krist=F3f?= <timur.kristof@gmail.com>
To: Christian =?ISO-8859-1?Q?K=F6nig?= <christian.koenig@amd.com>, 
 amd-gfx@lists.freedesktop.org, Alex Deucher <alexander.deucher@amd.com>, 
 Alexandre Demers <alexandre.f.demers@gmail.com>, Rodrigo Siqueira
 <siqueira@igalia.com>, Leo Liu <Leo.Liu@amd.com>,  "Dong, Ruijing"
 <Ruijing.Dong@amd.com>
Date: Fri, 07 Nov 2025 10:53:33 +0100
In-Reply-To: <991f6d36-81e4-42d2-b301-0755fa00ffde@amd.com>
References: <20251106184448.8099-1-timur.kristof@gmail.com>
 <20251106184448.8099-7-timur.kristof@gmail.com>
 <991f6d36-81e4-42d2-b301-0755fa00ffde@amd.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
User-Agent: Evolution 3.56.2 (3.56.2-2.fc42) 
MIME-Version: 1.0
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

On Fri, 2025-11-07 at 10:49 +0100, Christian K=C3=B6nig wrote:
> On 11/6/25 19:44, Timur Krist=C3=B3f wrote:
> > VCE uses the VCPU BO to keep track of currently active
> > encoding sessions. To make sure the VCE functions correctly
> > after suspend/resume, save the VCPU BO to system RAM on
> > suspend and restore it on resume.
> >=20
> > Additionally, make sure to keep the VCPU BO pinned.
> > The VCPU BO needs to stay at the same location before and after
> > sleep/resume because the FW code is not relocatable once it's
> > started.
> >=20
> > Unfortunately this is not enough to make VCE suspend work when
> > there are encoding sessions active, so don't allow that yet.
>=20
> The question if this is the right approach or not can only Leo and
> Ruijing answer.
>=20
> If we can get VCE1-3 to keep session working after suspend/resume we
> should make this change otherwise we should rather make all old
> sessions invalid after suspend/resume and only re-load the FW.
>=20
> Anyway I think you should make the removal of "amdgpu_bo_kmap(adev-
> >vce.vcpu_bo, &cpu_addr);" a separate patch, cause that seems to be a
> good cleanup no matter what.
>=20

This change is necessary for the VCE1 code when it loads the firmware
signature. Without this patch, we would need to call reserve(), kmap(),
kunmap(), kunreserve() in vce_v1_0_load_fw_signature().

Let me know which approach you prefer.

>=20
> >=20
> > Signed-off-by: Timur Krist=C3=B3f <timur.kristof@gmail.com>
> > ---
> > =C2=A0drivers/gpu/drm/amd/amdgpu/amdgpu_vce.c | 44 ++++++++------------=
-
> > =C2=A0drivers/gpu/drm/amd/amdgpu/vce_v4_0.c=C2=A0=C2=A0 | 52 ++++------=
-----------
> > ----
> > =C2=A02 files changed, 24 insertions(+), 72 deletions(-)
> >=20
> > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_vce.c
> > b/drivers/gpu/drm/amd/amdgpu/amdgpu_vce.c
> > index 2297608c5191..4beec5b56c4f 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_vce.c
> > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_vce.c
> > @@ -206,6 +206,10 @@ int amdgpu_vce_sw_init(struct amdgpu_device
> > *adev, unsigned long size)
> > =C2=A0	if (!adev->vce.fw)
> > =C2=A0		return -ENOENT;
> > =C2=A0
> > +	adev->vce.saved_bo =3D kvmalloc(size, GFP_KERNEL);
> > +	if (!adev->vce.saved_bo)
> > +		return -ENOMEM;
> > +
> > =C2=A0	r =3D amdgpu_bo_create_kernel(adev, size, PAGE_SIZE,
> > =C2=A0				=C2=A0=C2=A0=C2=A0 AMDGPU_GEM_DOMAIN_VRAM |
> > =C2=A0				=C2=A0=C2=A0=C2=A0 AMDGPU_GEM_DOMAIN_GTT,
> > @@ -254,6 +258,9 @@ int amdgpu_vce_sw_fini(struct amdgpu_device
> > *adev)
> > =C2=A0	amdgpu_bo_free_kernel(&adev->vce.vcpu_bo, &adev-
> > >vce.gpu_addr,
> > =C2=A0		(void **)&adev->vce.cpu_addr);
> > =C2=A0
> > +	kvfree(adev->vce.saved_bo);
> > +	adev->vce.saved_bo =3D NULL;
> > +
> > =C2=A0	return 0;
> > =C2=A0}
> > =C2=A0
> > @@ -290,13 +297,19 @@ int amdgpu_vce_entity_init(struct
> > amdgpu_device *adev, struct amdgpu_ring *ring)
> > =C2=A0 */
> > =C2=A0int amdgpu_vce_suspend(struct amdgpu_device *adev)
> > =C2=A0{
> > -	int i;
> > +	int i, idx;
> > =C2=A0
> > =C2=A0	cancel_delayed_work_sync(&adev->vce.idle_work);
> > =C2=A0
> > =C2=A0	if (adev->vce.vcpu_bo =3D=3D NULL)
> > =C2=A0		return 0;
> > =C2=A0
> > +	if (drm_dev_enter(adev_to_drm(adev), &idx)) {
> > +		memcpy_fromio(adev->vce.saved_bo, adev-
> > >vce.cpu_addr,
> > +			=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 amdgpu_bo_size(adev->vce.vcpu_bo));
> > +		drm_dev_exit(idx);
> > +	}
> > +
> > =C2=A0	for (i =3D 0; i < AMDGPU_MAX_VCE_HANDLES; ++i)
> > =C2=A0		if (atomic_read(&adev->vce.handles[i]))
> > =C2=A0			break;
> > @@ -316,40 +329,17 @@ int amdgpu_vce_suspend(struct amdgpu_device
> > *adev)
> > =C2=A0 */
> > =C2=A0int amdgpu_vce_resume(struct amdgpu_device *adev)
> > =C2=A0{
> > -	void *cpu_addr;
> > -	const struct common_firmware_header *hdr;
> > -	unsigned int offset;
> > -	int r, idx;
> > +	int idx;
> > =C2=A0
> > =C2=A0	if (adev->vce.vcpu_bo =3D=3D NULL)
> > =C2=A0		return -EINVAL;
> > =C2=A0
> > -	r =3D amdgpu_bo_reserve(adev->vce.vcpu_bo, false);
> > -	if (r) {
> > -		dev_err(adev->dev, "(%d) failed to reserve VCE
> > bo\n", r);
> > -		return r;
> > -	}
> > -
> > -	r =3D amdgpu_bo_kmap(adev->vce.vcpu_bo, &cpu_addr);
> > -	if (r) {
> > -		amdgpu_bo_unreserve(adev->vce.vcpu_bo);
> > -		dev_err(adev->dev, "(%d) VCE map failed\n", r);
> > -		return r;
> > -	}
> > -
> > -	hdr =3D (const struct common_firmware_header *)adev->vce.fw-
> > >data;
> > -	offset =3D le32_to_cpu(hdr->ucode_array_offset_bytes);
> > -
> > =C2=A0	if (drm_dev_enter(adev_to_drm(adev), &idx)) {
> > -		memcpy_toio(cpu_addr, adev->vce.fw->data + offset,
> > -			=C2=A0=C2=A0=C2=A0 adev->vce.fw->size - offset);
> > +		memcpy_toio(adev->vce.cpu_addr, adev-
> > >vce.saved_bo,
> > +			=C2=A0=C2=A0=C2=A0 amdgpu_bo_size(adev->vce.vcpu_bo));
> > =C2=A0		drm_dev_exit(idx);
> > =C2=A0	}
> > =C2=A0
> > -	amdgpu_bo_kunmap(adev->vce.vcpu_bo);
> > -
> > -	amdgpu_bo_unreserve(adev->vce.vcpu_bo);
> > -
> > =C2=A0	return 0;
> > =C2=A0}
> > =C2=A0
> > diff --git a/drivers/gpu/drm/amd/amdgpu/vce_v4_0.c
> > b/drivers/gpu/drm/amd/amdgpu/vce_v4_0.c
> > index 2d64002bed61..21b6656b2f41 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/vce_v4_0.c
> > +++ b/drivers/gpu/drm/amd/amdgpu/vce_v4_0.c
> > @@ -448,14 +448,8 @@ static int vce_v4_0_sw_init(struct
> > amdgpu_ip_block *ip_block)
> > =C2=A0		return r;
> > =C2=A0
> > =C2=A0	if (adev->firmware.load_type =3D=3D AMDGPU_FW_LOAD_PSP) {
> > -		const struct common_firmware_header *hdr;
> > -		unsigned size =3D amdgpu_bo_size(adev->vce.vcpu_bo);
> > -
> > -		adev->vce.saved_bo =3D kvmalloc(size, GFP_KERNEL);
> > -		if (!adev->vce.saved_bo)
> > -			return -ENOMEM;
> > -
> > -		hdr =3D (const struct common_firmware_header *)adev-
> > >vce.fw->data;
> > +		const struct common_firmware_header *hdr =3D
> > +			(const struct common_firmware_header
> > *)adev->vce.fw->data;
> > =C2=A0		adev->firmware.ucode[AMDGPU_UCODE_ID_VCE].ucode_id
> > =3D AMDGPU_UCODE_ID_VCE;
> > =C2=A0		adev->firmware.ucode[AMDGPU_UCODE_ID_VCE].fw =3D
> > adev->vce.fw;
> > =C2=A0		adev->firmware.fw_size +=3D
> > @@ -506,11 +500,6 @@ static int vce_v4_0_sw_fini(struct
> > amdgpu_ip_block *ip_block)
> > =C2=A0	/* free MM table */
> > =C2=A0	amdgpu_virt_free_mm_table(adev);
> > =C2=A0
> > -	if (adev->firmware.load_type =3D=3D AMDGPU_FW_LOAD_PSP) {
> > -		kvfree(adev->vce.saved_bo);
> > -		adev->vce.saved_bo =3D NULL;
> > -	}
> > -
> > =C2=A0	r =3D amdgpu_vce_suspend(adev);
> > =C2=A0	if (r)
> > =C2=A0		return r;
> > @@ -561,20 +550,7 @@ static int vce_v4_0_hw_fini(struct
> > amdgpu_ip_block *ip_block)
> > =C2=A0static int vce_v4_0_suspend(struct amdgpu_ip_block *ip_block)
> > =C2=A0{
> > =C2=A0	struct amdgpu_device *adev =3D ip_block->adev;
> > -	int r, idx;
> > -
> > -	if (adev->vce.vcpu_bo =3D=3D NULL)
> > -		return 0;
> > -
> > -	if (drm_dev_enter(adev_to_drm(adev), &idx)) {
> > -		if (adev->firmware.load_type =3D=3D
> > AMDGPU_FW_LOAD_PSP) {
> > -			unsigned size =3D amdgpu_bo_size(adev-
> > >vce.vcpu_bo);
> > -			void *ptr =3D adev->vce.cpu_addr;
> > -
> > -			memcpy_fromio(adev->vce.saved_bo, ptr,
> > size);
> > -		}
> > -		drm_dev_exit(idx);
> > -	}
> > +	int r;
> > =C2=A0
> > =C2=A0	/*
> > =C2=A0	 * Proper cleanups before halting the HW engine:
> > @@ -609,25 +585,11 @@ static int vce_v4_0_suspend(struct
> > amdgpu_ip_block *ip_block)
> > =C2=A0static int vce_v4_0_resume(struct amdgpu_ip_block *ip_block)
> > =C2=A0{
> > =C2=A0	struct amdgpu_device *adev =3D ip_block->adev;
> > -	int r, idx;
> > -
> > -	if (adev->vce.vcpu_bo =3D=3D NULL)
> > -		return -EINVAL;
> > -
> > -	if (adev->firmware.load_type =3D=3D AMDGPU_FW_LOAD_PSP) {
> > -
> > -		if (drm_dev_enter(adev_to_drm(adev), &idx)) {
> > -			unsigned size =3D amdgpu_bo_size(adev-
> > >vce.vcpu_bo);
> > -			void *ptr =3D adev->vce.cpu_addr;
> > +	int r;
> > =C2=A0
> > -			memcpy_toio(ptr, adev->vce.saved_bo,
> > size);
> > -			drm_dev_exit(idx);
> > -		}
> > -	} else {
> > -		r =3D amdgpu_vce_resume(adev);
> > -		if (r)
> > -			return r;
> > -	}
> > +	r =3D amdgpu_vce_resume(adev);
> > +	if (r)
> > +		return r;
> > =C2=A0
> > =C2=A0	return vce_v4_0_hw_init(ip_block);
> > =C2=A0}
