<pre>
<h3>
<a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a>
</h3>
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v</a>


module first_counter (
	clock,
	reset,
	enable,
	counter_out
);
	input clock;
	input reset;
	input enable;
	output [3:0] counter_out;
	wire clock;
	wire reset;
	wire enable;
	reg [3:0] counter_out;
	always @(posedge clock) begin : COUNTER
		if ((reset == 1&#39;b1)) begin
			counter_out &lt;= 4&#39;b0000;
		end
		else if ((enable == 1&#39;b1)) begin
			counter_out &lt;= (counter_out + 1);
		end
	end
endmodule


</pre>