{
    "CompileStrategy": "fullobj",
    "CompileStatus": "Successful",
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "m9k_controller": [
            "m9k_controller",
            "fmvdp",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.040842999999999997,
            "ru_stime_sec": 0.021496000000000001,
            "ru_maxrss_kb": 47980,
            "ru_minflt": 11617,
            "ru_majflt": 0,
            "ru_nivcsw": 2,
            "ru_nvcsw": 132
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 0
        },
        "nMops": 520,
        "ru_self_end": {
            "ru_utime_sec": 0.051429000000000002,
            "ru_stime_sec": 0.032142999999999998,
            "ru_maxrss_kb": 55548,
            "ru_minflt": 13832,
            "ru_majflt": 0,
            "ru_nivcsw": 3,
            "ru_nvcsw": 204
        },
        "Frontend(%)": 79.416282642089087,
        "nQuads": 211,
        "CodeGen(%)": 20.583717357910913,
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 0
        },
        "outputSizePerQuad": 482.0,
        "totalObjSize": 101780,
        "mopSpeed": 49121.481201586976,
        "mop/quad": 2.4644549763033177,
        "quadSpeed": 19931.985641413179
    },
    "LVLData": [
        "SIM"
    ],
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 56946
    },
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "m9k_controller"
    ],
    "CompileProcesses": [
        "cgproc.7139.json"
    ],
    "PEModules": [],
    "Misc": {
        "cwd": "/afs/ece.cmu.edu/usr/tjjohans/Private/18-500/HardwareWorker/memory",
        "csrc": "csrc",
        "archive_dir": "archive.0",
        "csrc_abs": "/afs/ece.cmu.edu/usr/tjjohans/Private/18-500/HardwareWorker/memory/csrc",
        "daidir_abs": "/afs/ece.cmu.edu/usr/tjjohans/Private/18-500/HardwareWorker/memory/simv.daidir",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc"
    }
}