Analysis & Synthesis report for riscvpc
Wed Nov 26 17:51:50 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: data_memory:dmem_inst
 14. Parameter Settings for User Entity Instance: color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i
 15. Parameter Settings for Inferred Entity Instance: color:vga_inst|lpm_divide:Div0
 16. Parameter Settings for Inferred Entity Instance: color:vga_inst|lpm_divide:Mod0
 17. Port Connectivity Checks: "color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i"
 18. Port Connectivity Checks: "color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll"
 19. Port Connectivity Checks: "color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst"
 20. Port Connectivity Checks: "color:vga_inst"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 26 17:51:50 2025       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; riscvpc                                     ;
; Top-level Entity Name           ; top_level                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1395                                        ;
; Total pins                      ; 30                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_level          ; riscvpc            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                                                            ; Used in Netlist ; File Type                                   ; File Name with Absolute Path                                                                                ; Library  ;
+-------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+
; top_level.sv                                                                                                ; yes             ; User SystemVerilog HDL File                 ; C:/Users/santi/Downloads/Single-Cycle/top_level.sv                                                          ;          ;
; pc.sv                                                                                                       ; yes             ; User SystemVerilog HDL File                 ; C:/Users/santi/Downloads/Single-Cycle/pc.sv                                                                 ;          ;
; registers_unit.sv                                                                                           ; yes             ; User SystemVerilog HDL File                 ; C:/Users/santi/Downloads/Single-Cycle/registers_unit.sv                                                     ;          ;
; alu.sv                                                                                                      ; yes             ; User SystemVerilog HDL File                 ; C:/Users/santi/Downloads/Single-Cycle/alu.sv                                                                ;          ;
; data_memory.sv                                                                                              ; yes             ; User SystemVerilog HDL File                 ; C:/Users/santi/Downloads/Single-Cycle/data_memory.sv                                                        ;          ;
; control_unit.sv                                                                                             ; yes             ; User SystemVerilog HDL File                 ; C:/Users/santi/Downloads/Single-Cycle/control_unit.sv                                                       ;          ;
; imm_gen.sv                                                                                                  ; yes             ; User SystemVerilog HDL File                 ; C:/Users/santi/Downloads/Single-Cycle/imm_gen.sv                                                            ;          ;
; branch_unit.sv                                                                                              ; yes             ; User SystemVerilog HDL File                 ; C:/Users/santi/Downloads/Single-Cycle/branch_unit.sv                                                        ;          ;
; instruction_memory.sv                                                                                       ; yes             ; User SystemVerilog HDL File                 ; C:/Users/santi/Downloads/Single-Cycle/instruction_memory.sv                                                 ;          ;
; color.sv                                                                                                    ; yes             ; User SystemVerilog HDL File                 ; C:/Users/santi/Downloads/Single-Cycle/color.sv                                                              ;          ;
; vga_controller_1280x800.sv                                                                                  ; yes             ; User SystemVerilog HDL File                 ; C:/Users/santi/Downloads/Single-Cycle/vga_controller_1280x800.sv                                            ;          ;
; font_rom.sv                                                                                                 ; yes             ; User SystemVerilog HDL File                 ; C:/Users/santi/Downloads/Single-Cycle/font_rom.sv                                                           ;          ;
; clock1280x800.sv                                                                                            ; yes             ; User SystemVerilog HDL File                 ; C:/Users/santi/Downloads/Single-Cycle/clock1280x800.sv                                                      ;          ;
; c:/users/santi/downloads/single-cycle/db/ip/vgaclock/submodules/altera_up_avalon_reset_from_locked_signal.v ; yes             ; Auto-Found Verilog HDL File                 ; c:/users/santi/downloads/single-cycle/db/ip/vgaclock/submodules/altera_up_avalon_reset_from_locked_signal.v ; vgaClock ;
; c:/users/santi/downloads/single-cycle/db/ip/vgaclock/submodules/vgaclock_video_pll_0.v                      ; yes             ; Auto-Found Verilog HDL File                 ; c:/users/santi/downloads/single-cycle/db/ip/vgaclock/submodules/vgaclock_video_pll_0.v                      ; vgaClock ;
; c:/users/santi/downloads/single-cycle/db/ip/vgaclock/submodules/vgaclock_video_pll_0_video_pll.v            ; yes             ; Auto-Found Verilog HDL File                 ; c:/users/santi/downloads/single-cycle/db/ip/vgaclock/submodules/vgaclock_video_pll_0_video_pll.v            ; vgaClock ;
; c:/users/santi/downloads/single-cycle/db/ip/vgaclock/vgaclock.v                                             ; yes             ; Auto-Found Verilog HDL File                 ; c:/users/santi/downloads/single-cycle/db/ip/vgaclock/vgaclock.v                                             ; vgaClock ;
; /users/santi/onedrive/escritorio/datos/programacion/assembler/program.hex                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; /users/santi/onedrive/escritorio/datos/programacion/assembler/program.hex                                   ;          ;
; /users/santi/onedrive/escritorio/datos/programacion/assembler/program_data.hex                              ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; /users/santi/onedrive/escritorio/datos/programacion/assembler/program_data.hex                              ;          ;
; altera_pll.v                                                                                                ; yes             ; Megafunction                                ; c:/users/santi/onedrive/escritorio/datos/quartus/quartus/libraries/megafunctions/altera_pll.v               ;          ;
; lpm_divide.tdf                                                                                              ; yes             ; Megafunction                                ; c:/users/santi/onedrive/escritorio/datos/quartus/quartus/libraries/megafunctions/lpm_divide.tdf             ;          ;
; abs_divider.inc                                                                                             ; yes             ; Megafunction                                ; c:/users/santi/onedrive/escritorio/datos/quartus/quartus/libraries/megafunctions/abs_divider.inc            ;          ;
; sign_div_unsign.inc                                                                                         ; yes             ; Megafunction                                ; c:/users/santi/onedrive/escritorio/datos/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc        ;          ;
; aglobal201.inc                                                                                              ; yes             ; Megafunction                                ; c:/users/santi/onedrive/escritorio/datos/quartus/quartus/libraries/megafunctions/aglobal201.inc             ;          ;
; db/lpm_divide_nbm.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                 ; C:/Users/santi/Downloads/Single-Cycle/db/lpm_divide_nbm.tdf                                                 ;          ;
; db/sign_div_unsign_tlh.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                 ; C:/Users/santi/Downloads/Single-Cycle/db/sign_div_unsign_tlh.tdf                                            ;          ;
; db/alt_u_div_00f.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                 ; C:/Users/santi/Downloads/Single-Cycle/db/alt_u_div_00f.tdf                                                  ;          ;
; db/lpm_divide_q3m.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                 ; C:/Users/santi/Downloads/Single-Cycle/db/lpm_divide_q3m.tdf                                                 ;          ;
+-------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 2292        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 2686        ;
;     -- 7 input functions                    ; 87          ;
;     -- 6 input functions                    ; 1230        ;
;     -- 5 input functions                    ; 354         ;
;     -- 4 input functions                    ; 385         ;
;     -- <=3 input functions                  ; 630         ;
;                                             ;             ;
; Dedicated logic registers                   ; 1395        ;
;                                             ;             ;
; I/O pins                                    ; 30          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 2           ;
;     -- PLLs                                 ; 2           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 1374        ;
; Total fan-out                               ; 19377       ;
; Average fan-out                             ; 4.68        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; Compilation Hierarchy Node                                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                      ; Entity Name                    ; Library Name ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; |top_level                                                ; 2686 (252)          ; 1395 (1)                  ; 0                 ; 0          ; 30   ; 0            ; |top_level                                                                                                                                                               ; top_level                      ; work         ;
;    |alu:alu_inst|                                         ; 81 (81)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|alu:alu_inst                                                                                                                                                  ; alu                            ; work         ;
;    |branch_unit:branch_unit_inst|                         ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|branch_unit:branch_unit_inst                                                                                                                                  ; branch_unit                    ; work         ;
;    |color:vga_inst|                                       ; 1360 (1037)         ; 50 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|color:vga_inst                                                                                                                                                ; color                          ; work         ;
;       |clock1280x800:vgaclock|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color:vga_inst|clock1280x800:vgaclock                                                                                                                         ; clock1280x800                  ; work         ;
;          |vgaClock:clk_pll_inst|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst                                                                                                   ; vgaClock                       ; vgaClock     ;
;             |vgaClock_video_pll_0:video_pll_0|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst|vgaClock_video_pll_0:video_pll_0                                                                  ; vgaClock_video_pll_0           ; vgaClock     ;
;                |vgaClock_video_pll_0_video_pll:video_pll| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll                         ; vgaClock_video_pll_0_video_pll ; vgaClock     ;
;                   |altera_pll:altera_pll_i|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i ; altera_pll                     ; work         ;
;       |font_rom:font_inst|                                ; 177 (177)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color:vga_inst|font_rom:font_inst                                                                                                                             ; font_rom                       ; work         ;
;       |lpm_divide:Div0|                                   ; 57 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color:vga_inst|lpm_divide:Div0                                                                                                                                ; lpm_divide                     ; work         ;
;          |lpm_divide_nbm:auto_generated|                  ; 57 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color:vga_inst|lpm_divide:Div0|lpm_divide_nbm:auto_generated                                                                                                  ; lpm_divide_nbm                 ; work         ;
;             |sign_div_unsign_tlh:divider|                 ; 57 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color:vga_inst|lpm_divide:Div0|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider                                                                      ; sign_div_unsign_tlh            ; work         ;
;                |alt_u_div_00f:divider|                    ; 57 (57)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color:vga_inst|lpm_divide:Div0|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider                                                ; alt_u_div_00f                  ; work         ;
;       |lpm_divide:Mod0|                                   ; 57 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color:vga_inst|lpm_divide:Mod0                                                                                                                                ; lpm_divide                     ; work         ;
;          |lpm_divide_q3m:auto_generated|                  ; 57 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color:vga_inst|lpm_divide:Mod0|lpm_divide_q3m:auto_generated                                                                                                  ; lpm_divide_q3m                 ; work         ;
;             |sign_div_unsign_tlh:divider|                 ; 57 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color:vga_inst|lpm_divide:Mod0|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                                                                      ; sign_div_unsign_tlh            ; work         ;
;                |alt_u_div_00f:divider|                    ; 57 (57)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|color:vga_inst|lpm_divide:Mod0|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider                                                ; alt_u_div_00f                  ; work         ;
;       |vga_controller_1280x800:ctrl|                      ; 32 (32)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|color:vga_inst|vga_controller_1280x800:ctrl                                                                                                                   ; vga_controller_1280x800        ; work         ;
;    |control_unit:control_inst|                            ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|control_unit:control_inst                                                                                                                                     ; control_unit                   ; work         ;
;    |data_memory:dmem_inst|                                ; 615 (615)           ; 1024 (1024)               ; 0                 ; 0          ; 0    ; 0            ; |top_level|data_memory:dmem_inst                                                                                                                                         ; data_memory                    ; work         ;
;    |imm_gen:imm_gen_inst|                                 ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|imm_gen:imm_gen_inst                                                                                                                                          ; imm_gen                        ; work         ;
;    |instruction_memory:imem_inst|                         ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|instruction_memory:imem_inst                                                                                                                                  ; instruction_memory             ; work         ;
;    |pc:pc_inst|                                           ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|pc:pc_inst                                                                                                                                                    ; pc                             ; work         ;
;    |registers_unit:regfile_inst|                          ; 314 (314)           ; 288 (288)                 ; 0                 ; 0          ; 0    ; 0            ; |top_level|registers_unit:regfile_inst                                                                                                                                   ; registers_unit                 ; work         ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                        ; IP Include File                                     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-----------------------------------------------------+
; N/A    ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |top_level|color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst ; C:/Users/santi/Downloads/Single-Cycle/vgaClock.qsys ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+-----------------------------------------------+---------------------------------------------+
; Register name                                 ; Reason for Removal                          ;
+-----------------------------------------------+---------------------------------------------+
; registers_unit:regfile_inst|registers[30][30] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][26] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][22] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][18] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][14] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][10] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][6]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][2]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][30] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][26] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][22] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][18] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][14] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][10] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][6]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][2]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][30] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][26] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][22] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][18] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][14] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][10] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][6]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][2]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][30] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][26] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][22] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][18] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][14] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][10] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][6]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][2]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][30] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][26] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][22] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][18] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][14] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][10] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][6]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][2]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][30] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][26] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][22] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][18] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][14] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][10] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][6]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][2]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][30] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][26] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][22] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][18] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][14] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][10] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][6]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][2]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][30] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][26] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][22] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][18] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][14] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][10] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][6]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][2]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][30] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][26] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][22] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][18] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][14] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][10] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][6]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][2]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][30] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][26] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][22] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][18] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][14] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][10] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][6]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][2]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][30] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][26] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][22] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][18] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][14] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][10] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][6]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][2]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][30] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][26] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][22] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][18] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][14] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][10] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][6]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][2]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][30] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][26] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][22] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][18] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][14] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][10] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][6]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][2]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][30] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][26] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][22] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][18] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][14] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][10] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][6]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][2]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][30] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][26] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][22] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][18] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][14] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][10] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][6]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][2]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][30] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][26] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][22] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][18] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][14] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][10] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][6]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][2]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][30] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][26] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][22] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][18] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][14] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][10] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][6]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][2]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][30]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][26]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][22]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][18]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][14]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][10]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][6]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][2]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][30]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][26]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][22]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][18]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][14]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][10]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][6]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][2]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][30]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][26]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][22]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][18]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][14]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][10]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][6]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][2]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][29] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][25] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][21] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][17] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][13] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][9]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][5]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][1]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][29] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][25] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][21] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][17] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][13] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][9]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][5]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][1]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][29] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][25] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][21] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][17] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][13] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][9]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][5]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][1]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][29] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][25] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][21] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][17] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][13] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][9]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][5]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][1]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][29] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][25] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][21] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][17] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][13] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][9]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][5]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][1]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][29] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][25] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][21] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][17] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][13] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][9]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][5]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][1]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][29] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][25] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][21] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][17] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][13] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][9]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][5]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][1]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][29] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][25] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][21] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][17] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][13] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][9]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][5]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][1]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][29] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][25] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][21] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][17] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][13] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][9]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][5]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][1]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][29] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][25] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][21] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][17] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][13] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][9]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][5]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][1]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][29] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][25] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][21] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][17] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][13] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][9]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][5]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][1]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][29] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][25] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][21] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][17] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][13] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][9]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][5]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][1]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][29] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][25] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][21] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][17] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][13] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][9]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][5]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][1]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][29] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][25] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][21] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][17] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][13] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][9]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][5]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][1]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][29] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][25] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][21] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][17] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][13] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][9]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][5]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][1]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][29] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][25] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][21] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][17] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][13] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][9]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][5]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][1]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][29] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][25] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][21] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][17] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][13] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][9]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][5]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][1]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][29]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][25]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][21]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][17]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][13]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][9]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][5]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][1]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][29]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][25]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][21]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][17]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][13]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][9]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][5]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][1]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][29]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][25]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][21]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][17]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][13]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][9]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][5]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][1]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][28] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][24] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][20] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][16] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][12] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][8]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][4]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][0]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][28] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][24] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][20] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][16] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][12] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][8]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][4]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][0]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][28] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][24] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][20] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][16] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][12] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][8]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][4]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][0]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][28] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][24] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][20] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][16] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][12] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][8]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][4]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][0]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][28] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][24] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][20] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][16] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][12] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][8]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][4]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][0]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][28] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][24] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][20] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][16] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][12] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][8]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][4]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][0]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][28] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][24] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][20] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][16] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][12] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][8]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][4]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][0]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][28] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][24] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][20] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][16] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][12] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][8]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][4]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][0]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][28] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][24] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][20] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][16] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][12] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][8]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][4]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][0]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][28] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][24] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][20] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][16] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][12] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][8]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][4]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][0]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][28] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][24] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][20] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][16] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][12] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][8]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][4]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][0]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][28] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][24] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][20] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][16] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][12] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][8]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][4]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][0]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][28] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][24] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][20] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][16] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][12] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][8]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][4]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][0]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][28] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][24] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][20] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][16] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][12] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][8]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][4]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][0]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][28] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][24] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][20] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][16] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][12] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][8]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][4]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][0]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][28] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][24] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][20] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][16] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][12] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][8]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][4]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][0]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][28] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][24] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][20] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][16] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][12] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][8]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][4]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][0]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][28]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][24]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][20]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][16]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][12]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][8]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][4]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][0]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][28]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][24]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][20]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][16]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][12]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][8]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][4]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][0]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][28]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][24]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][20]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][16]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][12]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][8]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][4]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][0]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][31] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][27] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][23] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][19] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][15] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][11] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][7]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[30][3]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][31] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][27] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][23] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][19] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][15] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][11] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][7]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[29][3]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][31] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][27] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][23] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][19] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][15] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][11] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][7]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[28][3]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][31] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][27] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][23] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][19] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][15] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][11] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][7]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[27][3]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][31] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][27] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][23] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][19] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][15] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][11] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][7]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[26][3]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][31] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][27] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][23] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][19] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][15] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][11] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][7]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[25][3]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][31] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][27] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][23] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][19] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][15] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][11] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][7]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[24][3]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][31] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][27] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][23] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][19] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][15] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][11] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][7]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[23][3]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][31] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][27] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][23] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][19] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][15] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][11] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][7]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[22][3]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][31] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][27] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][23] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][19] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][15] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][11] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][7]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[21][3]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][31] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][27] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][23] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][19] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][15] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][11] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][7]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[20][3]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][31] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][27] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][23] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][19] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][15] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][11] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][7]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[19][3]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][31] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][27] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][23] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][19] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][15] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][11] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][7]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[18][3]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][31] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][27] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][23] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][19] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][15] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][11] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][7]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[17][3]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][31] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][27] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][23] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][19] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][15] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][11] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][7]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[16][3]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][31] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][27] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][23] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][19] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][15] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][11] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][7]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[15][3]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][31] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][27] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][23] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][19] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][15] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][11] ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][7]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[14][3]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][31]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][27]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][23]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][19]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][15]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][11]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][7]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[9][3]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][31]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][27]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][23]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][19]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][15]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][11]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][7]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[7][3]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][31]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][27]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][23]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][19]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][15]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][11]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][7]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[3][3]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][29]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][21]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][25]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][17]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][13]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][5]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][9]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][1]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][29]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][21]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][25]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][17]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][13]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][5]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][9]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][1]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][29]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][21]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][25]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][17]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][13]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][5]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][9]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][1]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][30]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][22]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][26]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][18]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][14]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][6]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][10]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][2]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][30]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][22]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][26]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][18]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][14]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][6]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][10]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][2]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][30]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][22]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][26]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][18]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][14]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][6]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][10]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][2]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][28]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][20]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][24]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][16]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][12]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][4]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][8]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][0]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][28]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][20]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][24]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][16]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][12]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][4]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][8]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][0]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][28]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][20]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][24]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][16]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][12]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][4]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][8]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][0]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][31]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][23]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][27]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][19]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][15]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][7]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][11]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[0][3]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][31]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][23]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][27]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][19]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][15]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][7]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][11]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[4][3]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][31]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][23]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][27]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][19]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][15]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][7]   ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][11]  ; Stuck at GND due to stuck port clock_enable ;
; registers_unit:regfile_inst|registers[8][3]   ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 736       ;                                             ;
+-----------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1395  ;
; Number of registers using Synchronous Clear  ; 23    ;
; Number of registers using Synchronous Load   ; 512   ;
; Number of registers using Asynchronous Clear ; 1366  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1322  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; registers_unit:regfile_inst|registers[2][5] ; 1       ;
; registers_unit:regfile_inst|registers[2][2] ; 1       ;
; data_memory:dmem_inst|memory[0][3]          ; 2       ;
; data_memory:dmem_inst|memory[2][3]          ; 2       ;
; data_memory:dmem_inst|memory[1][2]          ; 2       ;
; data_memory:dmem_inst|memory[2][2]          ; 2       ;
; data_memory:dmem_inst|memory[0][1]          ; 2       ;
; data_memory:dmem_inst|memory[2][1]          ; 2       ;
; data_memory:dmem_inst|memory[1][4]          ; 2       ;
; data_memory:dmem_inst|memory[2][4]          ; 2       ;
; Total number of inverted registers = 10     ;         ;
+---------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[31][4]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[30][1]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[29][4]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[28][2]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[27][6]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[26][6]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[25][4]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[24][7]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[23][2]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[22][2]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[21][1]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[20][5]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[19][4]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[18][6]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[17][7]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[16][4]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[15][5]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[14][3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[13][6]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[12][4]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[11][0]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[10][0]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[9][7]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[8][5]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[7][0]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[6][7]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[5][0]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[4][4]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[3][4]       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[2][5]       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[1][0]       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[0][0]       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[31][14]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[31][26]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[30][12]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[30][26]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[29][9]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[29][24]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[28][10]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[28][31]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[27][11]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[27][25]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[26][9]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[26][25]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[25][13]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[25][29]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[24][12]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[24][25]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[23][10]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[23][24]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[22][12]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[22][30]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[21][9]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[21][29]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[20][11]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[20][28]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[19][11]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[19][28]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[18][14]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[18][29]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[17][10]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[17][30]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[16][11]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[16][28]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[15][12]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[15][27]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[14][13]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[14][31]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[13][11]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[13][31]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[12][10]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[12][26]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[11][9]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[11][27]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[10][8]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[10][28]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[9][15]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[9][28]      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[8][14]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[8][31]      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[7][11]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[7][27]      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[6][8]       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[6][26]      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[5][8]       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[5][27]      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[4][11]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[4][26]      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[3][12]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[3][24]      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[2][11]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[2][29]      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[1][10]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[1][30]      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[0][13]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[0][28]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[31][22]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[30][21]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[29][23]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[28][16]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[27][22]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[26][22]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[25][16]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[24][21]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[23][17]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[22][17]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[21][19]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[20][16]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[19][20]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[18][22]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[17][18]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[16][17]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[15][22]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[14][16]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[13][20]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[12][19]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[11][18]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[10][20]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[9][21]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[8][16]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[7][23]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[6][18]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[5][21]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[4][21]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[3][16]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[2][17]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[1][16]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[0][21]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |top_level|data_memory:dmem_inst|memory[2][1]       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |top_level|data_memory:dmem_inst|memory[1][2]       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |top_level|data_memory:dmem_inst|memory[0][1]       ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_level|data_memory:dmem_inst|Mux51              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_level|data_wr[17]                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_level|alu:alu_inst|ShiftLeft0                  ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |top_level|alu:alu_inst|ShiftLeft0                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_level|alu:alu_inst|ShiftRight0                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_level|alu:alu_inst|ShiftRight1                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_level|alu:alu_inst|ShiftLeft0                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_level|alu:alu_inst|ShiftLeft0                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_level|alu:alu_inst|ShiftLeft0                  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |top_level|next_pc[2]                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_level|imm_gen:imm_gen_inst|Mux9                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_level|imm_gen:imm_gen_inst|Mux21               ;
; 32:1               ; 4 bits    ; 84 LEs        ; 28 LEs               ; 56 LEs                 ; No         ; |top_level|control_unit:control_inst|Selector1      ;
; 17:1               ; 32 bits   ; 352 LEs       ; 320 LEs              ; 32 LEs                 ; No         ; |top_level|registers_unit:regfile_inst|rs1_data[7]  ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; No         ; |top_level|imm_gen:imm_gen_inst|Mux13               ;
; 32:1               ; 25 bits   ; 525 LEs       ; 525 LEs              ; 0 LEs                  ; No         ; |top_level|data_memory:dmem_inst|Mux16              ;
; 33:1               ; 32 bits   ; 704 LEs       ; 448 LEs              ; 256 LEs                ; No         ; |top_level|registers_unit:regfile_inst|rs2_data[31] ;
; 22:1               ; 8 bits    ; 112 LEs       ; 72 LEs               ; 40 LEs                 ; No         ; |top_level|alu:alu_inst|Mux7                        ;
; 21:1               ; 5 bits    ; 70 LEs        ; 40 LEs               ; 30 LEs                 ; No         ; |top_level|alu:alu_inst|Mux24                       ;
; 35:1               ; 7 bits    ; 161 LEs       ; 161 LEs              ; 0 LEs                  ; No         ; |top_level|data_memory:dmem_inst|Mux70              ;
; 21:1               ; 3 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; No         ; |top_level|alu:alu_inst|Mux19                       ;
; 23:1               ; 2 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; No         ; |top_level|alu:alu_inst|Mux21                       ;
; 25:1               ; 3 bits    ; 48 LEs        ; 33 LEs               ; 15 LEs                 ; No         ; |top_level|alu:alu_inst|Mux2                        ;
; 24:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |top_level|alu:alu_inst|Mux6                        ;
; 24:1               ; 3 bits    ; 48 LEs        ; 30 LEs               ; 18 LEs                 ; No         ; |top_level|alu:alu_inst|Mux29                       ;
; 244:1              ; 4 bits    ; 648 LEs       ; 312 LEs              ; 336 LEs                ; No         ; |top_level|color:vga_inst|Mux229                    ;
; 544:1              ; 4 bits    ; 1448 LEs      ; 768 LEs              ; 680 LEs                ; No         ; |top_level|color:vga_inst|Mux361                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:dmem_inst ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; MEM_SIZE       ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                                                       ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                                                                     ;
; fractional_vco_multiplier            ; false                  ; String                                                                                                                                     ;
; pll_type                             ; General                ; String                                                                                                                                     ;
; pll_subtype                          ; General                ; String                                                                                                                                     ;
; number_of_clocks                     ; 3                      ; Signed Integer                                                                                                                             ;
; operation_mode                       ; direct                 ; String                                                                                                                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                                                             ;
; data_rate                            ; 0                      ; Signed Integer                                                                                                                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                                                             ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                                                                                     ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency1              ; 83.333333 MHz          ; String                                                                                                                                     ;
; phase_shift1                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency2              ; 32.894736 MHz          ; String                                                                                                                                     ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                                                             ;
; clock_name_0                         ;                        ; String                                                                                                                                     ;
; clock_name_1                         ;                        ; String                                                                                                                                     ;
; clock_name_2                         ;                        ; String                                                                                                                                     ;
; clock_name_3                         ;                        ; String                                                                                                                                     ;
; clock_name_4                         ;                        ; String                                                                                                                                     ;
; clock_name_5                         ;                        ; String                                                                                                                                     ;
; clock_name_6                         ;                        ; String                                                                                                                                     ;
; clock_name_7                         ;                        ; String                                                                                                                                     ;
; clock_name_8                         ;                        ; String                                                                                                                                     ;
; clock_name_global_0                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_1                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_2                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_3                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_4                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_5                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_6                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_7                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_8                  ; false                  ; String                                                                                                                                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                                             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                                             ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                                                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                                                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                                             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                                             ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                                                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                                                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                                                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                                                             ;
; pll_slf_rst                          ; false                  ; String                                                                                                                                     ;
; pll_bw_sel                           ; low                    ; String                                                                                                                                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                                                     ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                                                             ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                                                             ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                                                             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                                                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                                                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                                                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                                                     ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color:vga_inst|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 28             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_nbm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color:vga_inst|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 28             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; outclk_2 ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst"                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_source_reset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "color:vga_inst"           ;
+--------------------+-------+----------+--------------+
; Port               ; Type  ; Severity ; Details      ;
+--------------------+-------+----------+--------------+
; dm_wr_value[31..1] ; Input ; Info     ; Stuck at GND ;
+--------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1395                        ;
;     CLR               ; 33                          ;
;     CLR SCLR          ; 11                          ;
;     ENA CLR           ; 800                         ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA CLR SLD       ; 512                         ;
;     SCLR              ; 2                           ;
;     plain             ; 27                          ;
; arriav_lcell_comb     ; 2688                        ;
;     arith             ; 255                         ;
;         0 data inputs ; 27                          ;
;         1 data inputs ; 154                         ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 8                           ;
;     extend            ; 87                          ;
;         7 data inputs ; 87                          ;
;     normal            ; 2336                        ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 171                         ;
;         3 data inputs ; 192                         ;
;         4 data inputs ; 377                         ;
;         5 data inputs ; 354                         ;
;         6 data inputs ; 1230                        ;
;     shared            ; 10                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 6                           ;
; boundary_port         ; 30                          ;
; generic_pll           ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 26.50                       ;
; Average LUT depth     ; 18.99                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:20     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Nov 26 17:51:06 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riscvpc -c riscvpc
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "vgaClock.qsys"
Info (12250): 2025.11.26.17:51:18 Progress: Loading Single-Cycle/vgaClock.qsys
Info (12250): 2025.11.26.17:51:19 Progress: Reading input file
Info (12250): 2025.11.26.17:51:19 Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Info (12250): 2025.11.26.17:51:19 Progress: Parameterizing module video_pll_0
Info (12250): 2025.11.26.17:51:19 Progress: Building connections
Info (12250): 2025.11.26.17:51:19 Progress: Parameterizing connections
Info (12250): 2025.11.26.17:51:19 Progress: Validating
Info (12250): 2025.11.26.17:51:22 Progress: Done reading input file
Info (12250): VgaClock: Generating vgaClock "vgaClock" for QUARTUS_SYNTH
Info (12250): Video_pll_0: "vgaClock" instantiated altera_up_avalon_video_pll "video_pll_0"
Info (12250): Video_pll: "video_pll_0" instantiated altera_pll "video_pll"
Info (12250): Reset_from_locked: "video_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): VgaClock: Done "vgaClock" with 4 modules, 5 files
Info (12249): Finished elaborating Platform Designer system entity "vgaClock.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file top_level.sv
    Info (12023): Found entity 1: top_level File: C:/Users/santi/Downloads/Single-Cycle/top_level.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: pc File: C:/Users/santi/Downloads/Single-Cycle/pc.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file registers_unit.sv
    Info (12023): Found entity 1: registers_unit File: C:/Users/santi/Downloads/Single-Cycle/registers_unit.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/santi/Downloads/Single-Cycle/alu.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.sv
    Info (12023): Found entity 1: data_memory File: C:/Users/santi/Downloads/Single-Cycle/data_memory.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: control_unit File: C:/Users/santi/Downloads/Single-Cycle/control_unit.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file imm_gen.sv
    Info (12023): Found entity 1: imm_gen File: C:/Users/santi/Downloads/Single-Cycle/imm_gen.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file branch_unit.sv
    Info (12023): Found entity 1: branch_unit File: C:/Users/santi/Downloads/Single-Cycle/branch_unit.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.sv
    Info (12023): Found entity 1: instruction_memory File: C:/Users/santi/Downloads/Single-Cycle/instruction_memory.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file color.sv
    Info (12023): Found entity 1: color File: C:/Users/santi/Downloads/Single-Cycle/color.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller_1280x800.sv
    Info (12023): Found entity 1: vga_controller_1280x800 File: C:/Users/santi/Downloads/Single-Cycle/vga_controller_1280x800.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file font_rom.sv
    Info (12023): Found entity 1: font_rom File: C:/Users/santi/Downloads/Single-Cycle/font_rom.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file clock1280x800.sv
    Info (12023): Found entity 1: clock1280x800 File: C:/Users/santi/Downloads/Single-Cycle/clock1280x800.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vgaclock/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/santi/Downloads/Single-Cycle/db/ip/vgaclock/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vgaclock/submodules/vgaclock_video_pll_0.v
    Info (12023): Found entity 1: vgaClock_video_pll_0 File: C:/Users/santi/Downloads/Single-Cycle/db/ip/vgaclock/submodules/vgaclock_video_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vgaclock/submodules/vgaclock_video_pll_0_video_pll.v
    Info (12023): Found entity 1: vgaClock_video_pll_0_video_pll File: C:/Users/santi/Downloads/Single-Cycle/db/ip/vgaclock/submodules/vgaclock_video_pll_0_video_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vgaclock/vgaclock.v
    Info (12023): Found entity 1: vgaClock File: C:/Users/santi/Downloads/Single-Cycle/db/ip/vgaclock/vgaclock.v Line: 6
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "pc" for hierarchy "pc:pc_inst" File: C:/Users/santi/Downloads/Single-Cycle/top_level.sv Line: 30
Info (12128): Elaborating entity "instruction_memory" for hierarchy "instruction_memory:imem_inst" File: C:/Users/santi/Downloads/Single-Cycle/top_level.sv Line: 64
Warning (10850): Verilog HDL warning at instruction_memory.sv(14): number of words (20) in memory file does not match the number of elements in the address range [0:31] File: C:/Users/santi/Downloads/Single-Cycle/instruction_memory.sv Line: 14
Warning (10030): Net "mem.data_a" at instruction_memory.sv(10) has no driver or initial value, using a default initial value '0' File: C:/Users/santi/Downloads/Single-Cycle/instruction_memory.sv Line: 10
Warning (10030): Net "mem.waddr_a" at instruction_memory.sv(10) has no driver or initial value, using a default initial value '0' File: C:/Users/santi/Downloads/Single-Cycle/instruction_memory.sv Line: 10
Warning (10030): Net "mem.we_a" at instruction_memory.sv(10) has no driver or initial value, using a default initial value '0' File: C:/Users/santi/Downloads/Single-Cycle/instruction_memory.sv Line: 10
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control_inst" File: C:/Users/santi/Downloads/Single-Cycle/top_level.sv Line: 116
Info (12128): Elaborating entity "imm_gen" for hierarchy "imm_gen:imm_gen_inst" File: C:/Users/santi/Downloads/Single-Cycle/top_level.sv Line: 128
Info (12128): Elaborating entity "registers_unit" for hierarchy "registers_unit:regfile_inst" File: C:/Users/santi/Downloads/Single-Cycle/top_level.sv Line: 154
Warning (10240): Verilog HDL Always Construct warning at registers_unit.sv(24): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/santi/Downloads/Single-Cycle/registers_unit.sv Line: 24
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_inst" File: C:/Users/santi/Downloads/Single-Cycle/top_level.sv Line: 174
Info (12128): Elaborating entity "branch_unit" for hierarchy "branch_unit:branch_unit_inst" File: C:/Users/santi/Downloads/Single-Cycle/top_level.sv Line: 189
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:dmem_inst" File: C:/Users/santi/Downloads/Single-Cycle/top_level.sv Line: 206
Warning (10850): Verilog HDL warning at data_memory.sv(27): number of words (5) in memory file does not match the number of elements in the address range [0:31] File: C:/Users/santi/Downloads/Single-Cycle/data_memory.sv Line: 27
Info (12128): Elaborating entity "color" for hierarchy "color:vga_inst" File: C:/Users/santi/Downloads/Single-Cycle/top_level.sv Line: 276
Warning (10230): Verilog HDL assignment warning at color.sv(230): truncated value with size 32 to match size of target (8) File: C:/Users/santi/Downloads/Single-Cycle/color.sv Line: 230
Warning (10230): Verilog HDL assignment warning at color.sv(232): truncated value with size 32 to match size of target (8) File: C:/Users/santi/Downloads/Single-Cycle/color.sv Line: 232
Warning (10230): Verilog HDL assignment warning at color.sv(299): truncated value with size 12 to match size of target (11) File: C:/Users/santi/Downloads/Single-Cycle/color.sv Line: 299
Info (12128): Elaborating entity "clock1280x800" for hierarchy "color:vga_inst|clock1280x800:vgaclock" File: C:/Users/santi/Downloads/Single-Cycle/color.sv Line: 76
Info (12128): Elaborating entity "vgaClock" for hierarchy "color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst" File: C:/Users/santi/Downloads/Single-Cycle/clock1280x800.sv Line: 28
Info (12128): Elaborating entity "vgaClock_video_pll_0" for hierarchy "color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst|vgaClock_video_pll_0:video_pll_0" File: C:/Users/santi/Downloads/Single-Cycle/db/ip/vgaclock/vgaclock.v Line: 18
Info (12128): Elaborating entity "vgaClock_video_pll_0_video_pll" for hierarchy "color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll" File: C:/Users/santi/Downloads/Single-Cycle/db/ip/vgaclock/submodules/vgaclock_video_pll_0.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" File: C:/Users/santi/Downloads/Single-Cycle/db/ip/vgaclock/submodules/vgaclock_video_pll_0_video_pll.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" File: C:/Users/santi/Downloads/Single-Cycle/db/ip/vgaclock/submodules/vgaclock_video_pll_0_video_pll.v Line: 91
Info (12133): Instantiated megafunction "color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/santi/Downloads/Single-Cycle/db/ip/vgaclock/submodules/vgaclock_video_pll_0_video_pll.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "83.333333 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "32.894736 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst|vgaClock_video_pll_0:video_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/santi/Downloads/Single-Cycle/db/ip/vgaclock/submodules/vgaclock_video_pll_0.v Line: 30
Info (12128): Elaborating entity "vga_controller_1280x800" for hierarchy "color:vga_inst|vga_controller_1280x800:ctrl" File: C:/Users/santi/Downloads/Single-Cycle/color.sv Line: 88
Warning (10230): Verilog HDL assignment warning at vga_controller_1280x800.sv(54): truncated value with size 32 to match size of target (10) File: C:/Users/santi/Downloads/Single-Cycle/vga_controller_1280x800.sv Line: 54
Warning (10230): Verilog HDL assignment warning at vga_controller_1280x800.sv(56): truncated value with size 32 to match size of target (11) File: C:/Users/santi/Downloads/Single-Cycle/vga_controller_1280x800.sv Line: 56
Info (12128): Elaborating entity "font_rom" for hierarchy "color:vga_inst|font_rom:font_inst" File: C:/Users/santi/Downloads/Single-Cycle/color.sv Line: 305
Warning (10030): Net "mem.data_a" at font_rom.sv(18) has no driver or initial value, using a default initial value '0' File: C:/Users/santi/Downloads/Single-Cycle/font_rom.sv Line: 18
Warning (10030): Net "mem.waddr_a" at font_rom.sv(18) has no driver or initial value, using a default initial value '0' File: C:/Users/santi/Downloads/Single-Cycle/font_rom.sv Line: 18
Warning (10030): Net "mem.we_a" at font_rom.sv(18) has no driver or initial value, using a default initial value '0' File: C:/Users/santi/Downloads/Single-Cycle/font_rom.sv Line: 18
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/users/santi/onedrive/escritorio/datos/quartus/quartus/libraries/megafunctions/altera_pll.v Line: 749
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "color:vga_inst|font_rom:font_inst|mem" is uninferred due to asynchronous read logic File: C:/Users/santi/Downloads/Single-Cycle/font_rom.sv Line: 18
    Info (276004): RAM logic "instruction_memory:imem_inst|mem" is uninferred due to inappropriate RAM size File: C:/Users/santi/Downloads/Single-Cycle/instruction_memory.sv Line: 10
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/santi/Downloads/Single-Cycle/db/riscvpc.ram0_instruction_memory_68fd8bb8.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color:vga_inst|Div0" File: C:/Users/santi/Downloads/Single-Cycle/color.sv Line: 231
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color:vga_inst|Mod0" File: C:/Users/santi/Downloads/Single-Cycle/color.sv Line: 232
Info (12130): Elaborated megafunction instantiation "color:vga_inst|lpm_divide:Div0" File: C:/Users/santi/Downloads/Single-Cycle/color.sv Line: 231
Info (12133): Instantiated megafunction "color:vga_inst|lpm_divide:Div0" with the following parameter: File: C:/Users/santi/Downloads/Single-Cycle/color.sv Line: 231
    Info (12134): Parameter "LPM_WIDTHN" = "28"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf
    Info (12023): Found entity 1: lpm_divide_nbm File: C:/Users/santi/Downloads/Single-Cycle/db/lpm_divide_nbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: C:/Users/santi/Downloads/Single-Cycle/db/sign_div_unsign_tlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info (12023): Found entity 1: alt_u_div_00f File: C:/Users/santi/Downloads/Single-Cycle/db/alt_u_div_00f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "color:vga_inst|lpm_divide:Mod0" File: C:/Users/santi/Downloads/Single-Cycle/color.sv Line: 232
Info (12133): Instantiated megafunction "color:vga_inst|lpm_divide:Mod0" with the following parameter: File: C:/Users/santi/Downloads/Single-Cycle/color.sv Line: 232
    Info (12134): Parameter "LPM_WIDTHN" = "28"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q3m.tdf
    Info (12023): Found entity 1: lpm_divide_q3m File: C:/Users/santi/Downloads/Single-Cycle/db/lpm_divide_q3m.tdf Line: 25
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: OUTCLK port on the PLL is not properly connected on instance color:vga_inst|clock1280x800:vgaclock|vgaClock:clk_pll_inst|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/users/santi/onedrive/escritorio/datos/quartus/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 4076 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 4044 logic cells
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 4885 megabytes
    Info: Processing ended: Wed Nov 26 17:51:50 2025
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:01:13


