$date
	Tue Sep 09 23:05:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module MUX4to1_XOR3_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module MUX4to1_XOR3_ins $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! f $end
$scope module MUX4to1_ins $end
$var wire 2 % s [1:0] $end
$var wire 4 & w [0:3] $end
$var reg 1 ! f $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100 '
b110 &
b0 %
0$
0#
0"
0!
$end
#10
1!
b100 '
b1001 &
1$
#20
b100 '
1!
b110 &
0$
b1 %
1#
#30
b100 '
0!
b1001 &
1$
#40
1!
b100 '
b110 &
0$
0#
b10 %
1"
#50
b100 '
0!
b1001 &
1$
#60
b100 '
b110 &
0$
b11 %
1#
#70
1!
b100 '
b1001 &
1$
#80
