Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Oct  6 09:13:39 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-437888922.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.379        0.000                      0                12581        0.050        0.000                      0                12577        0.264        0.000                       0                  4253  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk100                      {0.000 5.000}        10.000          100.000         
  soc_netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk                  {0.000 20.000}       40.000          25.000          
eth_tx_clk                  {0.000 20.000}       40.000          25.000          
sys_clk                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                        3.000        0.000                       0                     2  
  soc_netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_netsoc_pll_clk200           2.537        0.000                      0                   13        0.212        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                       31.897        0.000                      0                  443        0.086        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                       29.724        0.000                      0                  223        0.122        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                           0.379        0.000                      0                11898        0.050        0.000                      0                11898        3.750        0.000                       0                  3898  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                       soc_netsoc_pll_clk200        3.674        0.000                      0                    1                                                                        
                       eth_rx_clk                   2.459        0.000                      0                    1                                                                        
                       eth_tx_clk                   2.469        0.000                      0                    1                                                                        
                       sys_clk                      2.395        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_eth_clk
  To Clock:  soc_netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_clk200
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.419ns (25.047%)  route 1.254ns (74.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X63Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDPE (Prop_fdpe_C_Q)         0.419     6.640 r  FDPE_3/Q
                         net (fo=5, routed)           1.254     7.894    clk200_rst
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X64Y27         FDSE (Setup_fdse_C_S)       -0.699    10.431    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.431    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.419ns (25.047%)  route 1.254ns (74.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X63Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDPE (Prop_fdpe_C_Q)         0.419     6.640 r  FDPE_3/Q
                         net (fo=5, routed)           1.254     7.894    clk200_rst
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X64Y27         FDSE (Setup_fdse_C_S)       -0.699    10.431    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.431    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.419ns (25.047%)  route 1.254ns (74.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X63Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDPE (Prop_fdpe_C_Q)         0.419     6.640 r  FDPE_3/Q
                         net (fo=5, routed)           1.254     7.894    clk200_rst
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X64Y27         FDSE (Setup_fdse_C_S)       -0.699    10.431    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.431    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.419ns (25.047%)  route 1.254ns (74.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X63Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDPE (Prop_fdpe_C_Q)         0.419     6.640 r  FDPE_3/Q
                         net (fo=5, routed)           1.254     7.894    clk200_rst
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X64Y27         FDSE (Setup_fdse_C_S)       -0.699    10.431    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.431    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.642ns (33.384%)  route 1.281ns (66.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.518     6.723 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.902     7.625    soc_netsoc_reset_counter[2]
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.749 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.128    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X64Y27         FDSE (Setup_fdse_C_CE)      -0.169    10.983    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.642ns (33.384%)  route 1.281ns (66.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.518     6.723 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.902     7.625    soc_netsoc_reset_counter[2]
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.749 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.128    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X64Y27         FDSE (Setup_fdse_C_CE)      -0.169    10.983    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.642ns (33.384%)  route 1.281ns (66.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.518     6.723 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.902     7.625    soc_netsoc_reset_counter[2]
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.749 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.128    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X64Y27         FDSE (Setup_fdse_C_CE)      -0.169    10.983    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.642ns (33.384%)  route 1.281ns (66.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.518     6.723 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.902     7.625    soc_netsoc_reset_counter[2]
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.749 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.128    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X64Y27         FDSE (Setup_fdse_C_CE)      -0.169    10.983    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.718ns (37.985%)  route 1.172ns (62.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X63Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDPE (Prop_fdpe_C_Q)         0.419     6.640 r  FDPE_3/Q
                         net (fo=5, routed)           1.172     7.812    clk200_rst
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.299     8.111 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.111    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X63Y27         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X63Y27         FDRE (Setup_fdre_C_D)        0.029    11.159    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.159    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.179ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.773ns (41.805%)  route 1.076ns (58.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.478     6.683 r  soc_netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.076     7.759    soc_netsoc_reset_counter[1]
    SLICE_X64Y27         LUT3 (Prop_lut3_I0_O)        0.295     8.054 r  soc_netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.054    soc_netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X64Y27         FDSE (Setup_fdse_C_D)        0.081    11.233    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.233    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  3.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.125%)  route 0.107ns (33.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.107     2.131    soc_netsoc_reset_counter[2]
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.045     2.176 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.176    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X63Y27         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism             -0.535     1.873    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.091     1.964    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.781%)  route 0.175ns (45.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.175     2.199    soc_netsoc_reset_counter[2]
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.048     2.247 r  soc_netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.247    soc_netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_D)         0.131     1.991    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.428%)  route 0.175ns (45.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.175     2.199    soc_netsoc_reset_counter[2]
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.045     2.244 r  soc_netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.244    soc_netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_D)         0.121     1.981    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.222    soc_netsoc_reset_counter[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.043     2.265 r  soc_netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.265    soc_netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_D)         0.131     1.991    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164     2.024 f  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.222    soc_netsoc_reset_counter[0]
    SLICE_X64Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.267 r  soc_netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.267    soc_netsoc_reset_counter0[0]
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_D)         0.120     1.980    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.297%)  route 0.263ns (55.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.147     2.171    soc_netsoc_reset_counter[0]
    SLICE_X64Y27         LUT4 (Prop_lut4_I1_O)        0.045     2.216 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.332    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_CE)       -0.016     1.844    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.297%)  route 0.263ns (55.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.147     2.171    soc_netsoc_reset_counter[0]
    SLICE_X64Y27         LUT4 (Prop_lut4_I1_O)        0.045     2.216 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.332    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_CE)       -0.016     1.844    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.297%)  route 0.263ns (55.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.147     2.171    soc_netsoc_reset_counter[0]
    SLICE_X64Y27         LUT4 (Prop_lut4_I1_O)        0.045     2.216 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.332    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_CE)       -0.016     1.844    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.297%)  route 0.263ns (55.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.147     2.171    soc_netsoc_reset_counter[0]
    SLICE_X64Y27         LUT4 (Prop_lut4_I1_O)        0.045     2.216 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.332    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_CE)       -0.016     1.844    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.128ns (21.518%)  route 0.467ns (78.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     1.869    clk200_clk
    SLICE_X63Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDPE (Prop_fdpe_C_Q)         0.128     1.997 r  FDPE_3/Q
                         net (fo=5, routed)           0.467     2.464    clk200_rst
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.873    
    SLICE_X64Y27         FDSE (Hold_fdse_C_S)        -0.045     1.828    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.636    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X63Y41     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X63Y41     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y27     soc_netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y27     soc_netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y27     soc_netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y27     soc_netsoc_reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X63Y27     soc_netsoc_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X63Y41     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X63Y41     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X63Y41     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X63Y41     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     soc_netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     soc_netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     soc_netsoc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     soc_netsoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y27     soc_netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X63Y41     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X63Y41     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     soc_netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     soc_netsoc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     soc_netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     soc_netsoc_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     soc_netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     soc_netsoc_reset_counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_fb
  To Clock:  soc_netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys
  To Clock:  soc_netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x
  To Clock:  soc_netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x_dqs
  To Clock:  soc_netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.897ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 1.492ns (18.890%)  route 6.406ns (81.110%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X34Y3          FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     2.084 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=9, routed)           0.847     2.932    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X33Y3          LUT2 (Prop_lut2_I1_O)        0.152     3.084 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=11, routed)          1.163     4.246    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I2_O)        0.326     4.572 f  soc_ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           1.251     5.823    soc_ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X33Y2          LUT6 (Prop_lut6_I2_O)        0.124     5.947 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.820     6.767    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.579     7.471    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.595 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.326     7.920    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.044 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.421     9.465    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X43Y0          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X43Y0          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.007    41.458    
                         clock uncertainty           -0.035    41.423    
    SLICE_X43Y0          FDRE (Setup_fdre_C_D)       -0.061    41.362    soc_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.362    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                 31.897    

Slack (MET) :             32.188ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.628ns  (logic 1.492ns (19.559%)  route 6.136ns (80.441%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X34Y3          FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     2.084 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=9, routed)           0.847     2.932    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X33Y3          LUT2 (Prop_lut2_I1_O)        0.152     3.084 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=11, routed)          1.163     4.246    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I2_O)        0.326     4.572 f  soc_ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           1.251     5.823    soc_ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X33Y2          LUT6 (Prop_lut6_I2_O)        0.124     5.947 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.820     6.767    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.579     7.471    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.595 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.326     7.920    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.044 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.151     9.195    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X40Y2          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X40Y2          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.007    41.458    
                         clock uncertainty           -0.035    41.423    
    SLICE_X40Y2          FDRE (Setup_fdre_C_D)       -0.040    41.383    soc_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.383    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                 32.188    

Slack (MET) :             32.446ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 1.492ns (20.362%)  route 5.835ns (79.638%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X34Y3          FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     2.084 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=9, routed)           0.847     2.932    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X33Y3          LUT2 (Prop_lut2_I1_O)        0.152     3.084 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=11, routed)          1.163     4.246    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I2_O)        0.326     4.572 f  soc_ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           1.251     5.823    soc_ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X33Y2          LUT6 (Prop_lut6_I2_O)        0.124     5.947 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.820     6.767    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.579     7.471    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.595 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.326     7.920    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.044 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.850     8.894    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X39Y0          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.449    41.449    eth_rx_clk
    SLICE_X39Y0          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.007    41.456    
                         clock uncertainty           -0.035    41.421    
    SLICE_X39Y0          FDRE (Setup_fdre_C_D)       -0.081    41.340    soc_ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.340    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                 32.446    

Slack (MET) :             32.448ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.569ns  (logic 1.616ns (21.351%)  route 5.953ns (78.649%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X34Y3          FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     2.084 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=9, routed)           0.847     2.932    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X33Y3          LUT2 (Prop_lut2_I1_O)        0.152     3.084 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=11, routed)          1.163     4.246    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I2_O)        0.326     4.572 f  soc_ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           1.251     5.823    soc_ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X33Y2          LUT6 (Prop_lut6_I2_O)        0.124     5.947 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.820     6.767    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.579     7.471    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.595 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.326     7.920    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.044 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.967     9.011    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X34Y5          LUT4 (Prop_lut4_I1_O)        0.124     9.135 r  soc_ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     9.135    soc_ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X34Y5          FDRE                                         r  soc_ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X34Y5          FDRE                                         r  soc_ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.094    41.541    
                         clock uncertainty           -0.035    41.506    
    SLICE_X34Y5          FDRE (Setup_fdre_C_D)        0.077    41.583    soc_ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.583    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 32.448    

Slack (MET) :             32.481ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 1.753ns (23.538%)  route 5.695ns (76.462%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.569     1.569    eth_rx_clk
    SLICE_X42Y1          FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDRE (Prop_fdre_C_Q)         0.478     2.047 r  vns_xilinxmultiregimpl8_regs1_reg[1]/Q
                         net (fo=1, routed)           0.965     3.012    vns_xilinxmultiregimpl8_regs1[1]
    SLICE_X44Y1          LUT6 (Prop_lut6_I2_O)        0.301     3.313 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.579     3.893    storage_12_reg_i_11_n_0
    SLICE_X43Y1          LUT5 (Prop_lut5_I0_O)        0.124     4.017 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.660     4.676    storage_12_reg_i_8_n_0
    SLICE_X39Y1          LUT5 (Prop_lut5_I4_O)        0.124     4.800 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          1.234     6.035    storage_12_reg_i_1_n_0
    SLICE_X37Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.159 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.625     6.784    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.124     6.908 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.959     7.867    soc_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X35Y5          LUT3 (Prop_lut3_I2_O)        0.152     8.019 r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=1, routed)           0.672     8.691    soc_ethphy_liteethphymiirx_converter_converter_strobe_all41_out
    SLICE_X34Y5          LUT6 (Prop_lut6_I1_O)        0.326     9.017 r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     9.017    soc_ethphy_liteethphymiirx_converter_converter_strobe_all_i_1_n_0
    SLICE_X34Y5          FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X34Y5          FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.007    41.454    
                         clock uncertainty           -0.035    41.419    
    SLICE_X34Y5          FDRE (Setup_fdre_C_D)        0.079    41.498    soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         41.498    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                 32.481    

Slack (MET) :             32.828ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.965ns  (logic 1.492ns (21.423%)  route 5.473ns (78.577%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X34Y3          FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     2.084 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=9, routed)           0.847     2.932    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X33Y3          LUT2 (Prop_lut2_I1_O)        0.152     3.084 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=11, routed)          1.163     4.246    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I2_O)        0.326     4.572 f  soc_ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           1.251     5.823    soc_ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X33Y2          LUT6 (Prop_lut6_I2_O)        0.124     5.947 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.820     6.767    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.579     7.471    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.595 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.326     7.920    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.044 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.487     8.531    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X39Y2          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.449    41.449    eth_rx_clk
    SLICE_X39Y2          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.456    
                         clock uncertainty           -0.035    41.421    
    SLICE_X39Y2          FDRE (Setup_fdre_C_D)       -0.062    41.359    soc_ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.359    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                 32.828    

Slack (MET) :             32.865ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[20]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.781ns  (logic 1.399ns (20.630%)  route 5.382ns (79.370%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.569     1.569    eth_rx_clk
    SLICE_X42Y1          FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDRE (Prop_fdre_C_Q)         0.478     2.047 r  vns_xilinxmultiregimpl8_regs1_reg[1]/Q
                         net (fo=1, routed)           0.965     3.012    vns_xilinxmultiregimpl8_regs1[1]
    SLICE_X44Y1          LUT6 (Prop_lut6_I2_O)        0.301     3.313 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.579     3.893    storage_12_reg_i_11_n_0
    SLICE_X43Y1          LUT5 (Prop_lut5_I0_O)        0.124     4.017 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.660     4.676    storage_12_reg_i_8_n_0
    SLICE_X39Y1          LUT5 (Prop_lut5_I4_O)        0.124     4.800 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          1.234     6.035    storage_12_reg_i_1_n_0
    SLICE_X37Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.159 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.818     6.977    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.101 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.442     7.543    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X36Y2          LUT3 (Prop_lut3_I0_O)        0.124     7.667 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.684     8.351    soc_ethmac_crc32_checker_crc_ce
    SLICE_X32Y0          FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.449    41.449    eth_rx_clk
    SLICE_X32Y0          FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[20]/C
                         clock pessimism              0.007    41.456    
                         clock uncertainty           -0.035    41.421    
    SLICE_X32Y0          FDSE (Setup_fdse_C_CE)      -0.205    41.216    soc_ethmac_crc32_checker_crc_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         41.216    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                 32.865    

Slack (MET) :             32.885ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[22]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 1.399ns (20.691%)  route 5.362ns (79.309%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.569     1.569    eth_rx_clk
    SLICE_X42Y1          FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDRE (Prop_fdre_C_Q)         0.478     2.047 r  vns_xilinxmultiregimpl8_regs1_reg[1]/Q
                         net (fo=1, routed)           0.965     3.012    vns_xilinxmultiregimpl8_regs1[1]
    SLICE_X44Y1          LUT6 (Prop_lut6_I2_O)        0.301     3.313 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.579     3.893    storage_12_reg_i_11_n_0
    SLICE_X43Y1          LUT5 (Prop_lut5_I0_O)        0.124     4.017 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.660     4.676    storage_12_reg_i_8_n_0
    SLICE_X39Y1          LUT5 (Prop_lut5_I4_O)        0.124     4.800 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          1.234     6.035    storage_12_reg_i_1_n_0
    SLICE_X37Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.159 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.818     6.977    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.101 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.442     7.543    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X36Y2          LUT3 (Prop_lut3_I0_O)        0.124     7.667 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.664     8.331    soc_ethmac_crc32_checker_crc_ce
    SLICE_X32Y1          FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.449    41.449    eth_rx_clk
    SLICE_X32Y1          FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[22]/C
                         clock pessimism              0.007    41.456    
                         clock uncertainty           -0.035    41.421    
    SLICE_X32Y1          FDSE (Setup_fdse_C_CE)      -0.205    41.216    soc_ethmac_crc32_checker_crc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         41.216    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                 32.885    

Slack (MET) :             32.885ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[28]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 1.399ns (20.691%)  route 5.362ns (79.309%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.569     1.569    eth_rx_clk
    SLICE_X42Y1          FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDRE (Prop_fdre_C_Q)         0.478     2.047 r  vns_xilinxmultiregimpl8_regs1_reg[1]/Q
                         net (fo=1, routed)           0.965     3.012    vns_xilinxmultiregimpl8_regs1[1]
    SLICE_X44Y1          LUT6 (Prop_lut6_I2_O)        0.301     3.313 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.579     3.893    storage_12_reg_i_11_n_0
    SLICE_X43Y1          LUT5 (Prop_lut5_I0_O)        0.124     4.017 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.660     4.676    storage_12_reg_i_8_n_0
    SLICE_X39Y1          LUT5 (Prop_lut5_I4_O)        0.124     4.800 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          1.234     6.035    storage_12_reg_i_1_n_0
    SLICE_X37Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.159 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.818     6.977    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.101 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.442     7.543    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X36Y2          LUT3 (Prop_lut3_I0_O)        0.124     7.667 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.664     8.331    soc_ethmac_crc32_checker_crc_ce
    SLICE_X33Y1          FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.449    41.449    eth_rx_clk
    SLICE_X33Y1          FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[28]/C
                         clock pessimism              0.007    41.456    
                         clock uncertainty           -0.035    41.421    
    SLICE_X33Y1          FDSE (Setup_fdse_C_CE)      -0.205    41.216    soc_ethmac_crc32_checker_crc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         41.216    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                 32.885    

Slack (MET) :             32.885ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[30]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 1.399ns (20.691%)  route 5.362ns (79.309%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.569     1.569    eth_rx_clk
    SLICE_X42Y1          FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDRE (Prop_fdre_C_Q)         0.478     2.047 r  vns_xilinxmultiregimpl8_regs1_reg[1]/Q
                         net (fo=1, routed)           0.965     3.012    vns_xilinxmultiregimpl8_regs1[1]
    SLICE_X44Y1          LUT6 (Prop_lut6_I2_O)        0.301     3.313 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.579     3.893    storage_12_reg_i_11_n_0
    SLICE_X43Y1          LUT5 (Prop_lut5_I0_O)        0.124     4.017 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.660     4.676    storage_12_reg_i_8_n_0
    SLICE_X39Y1          LUT5 (Prop_lut5_I4_O)        0.124     4.800 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          1.234     6.035    storage_12_reg_i_1_n_0
    SLICE_X37Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.159 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.818     6.977    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.101 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.442     7.543    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X36Y2          LUT3 (Prop_lut3_I0_O)        0.124     7.667 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.664     8.331    soc_ethmac_crc32_checker_crc_ce
    SLICE_X32Y1          FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.449    41.449    eth_rx_clk
    SLICE_X32Y1          FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[30]/C
                         clock pessimism              0.007    41.456    
                         clock uncertainty           -0.035    41.421    
    SLICE_X32Y1          FDSE (Setup_fdse_C_CE)      -0.205    41.216    soc_ethmac_crc32_checker_crc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         41.216    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                 32.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X36Y3          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.976    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X38Y3          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_6_7/WCLK
    SLICE_X38Y3          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.253     0.581    
    SLICE_X38Y3          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.890    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X36Y3          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.976    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X38Y3          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_6_7/WCLK
    SLICE_X38Y3          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.253     0.581    
    SLICE_X38Y3          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.890    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X36Y3          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.976    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X38Y3          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_6_7/WCLK
    SLICE_X38Y3          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.253     0.581    
    SLICE_X38Y3          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.890    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X36Y3          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.976    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X38Y3          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_6_7/WCLK
    SLICE_X38Y3          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.253     0.581    
    SLICE_X38Y3          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.890    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X36Y3          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.976    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X38Y3          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_6_7/WCLK
    SLICE_X38Y3          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.253     0.581    
    SLICE_X38Y3          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.890    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X36Y3          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.976    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X38Y3          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_6_7/WCLK
    SLICE_X38Y3          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.253     0.581    
    SLICE_X38Y3          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.890    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X36Y3          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.976    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X38Y3          RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_6_7/WCLK
    SLICE_X38Y3          RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.253     0.581    
    SLICE_X38Y3          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.890    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X36Y3          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.976    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X38Y3          RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_6_7/WCLK
    SLICE_X38Y3          RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.253     0.581    
    SLICE_X38Y3          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.890    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.253%)  route 0.325ns (69.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X39Y0          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[4]/Q
                         net (fo=1, routed)           0.325     1.032    soc_ethmac_rx_converter_converter_source_payload_data[4]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_12_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.881     0.881    eth_rx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.647    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.296     0.943    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.901%)  route 0.331ns (70.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X41Y2          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=1, routed)           0.331     1.037    soc_ethmac_rx_converter_converter_source_payload_data[2]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_12_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.881     0.881    eth_rx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.647    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.296     0.943    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y0  storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X36Y5  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X36Y5  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y5  soc_ethmac_ps_crc_error_toggle_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y5  soc_ethmac_ps_preamble_error_toggle_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y1  soc_ethmac_rx_cdc_graycounter0_q_binary_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y1  soc_ethmac_rx_cdc_graycounter0_q_binary_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y1  soc_ethmac_rx_cdc_graycounter0_q_binary_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y1  soc_ethmac_rx_cdc_graycounter0_q_binary_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y1  soc_ethmac_rx_cdc_graycounter0_q_binary_reg[4]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y2  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y2  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y2  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y2  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y2  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y2  storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y2  storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y2  storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y3  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y3  storage_10_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y2  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y2  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y2  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y2  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y2  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y2  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y2  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y2  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y2  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y2  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.724ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.681ns  (logic 1.936ns (19.998%)  route 7.745ns (80.002%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X30Y2          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     2.086 r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.846     2.933    soc_ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X30Y2          LUT4 (Prop_lut4_I2_O)        0.124     3.057 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.811     3.868    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.124     3.992 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.304     5.295    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X14Y2          LUT3 (Prop_lut3_I1_O)        0.124     5.419 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.842     6.261    soc_ethmac_padding_inserter_source_valid
    SLICE_X14Y3          LUT3 (Prop_lut3_I0_O)        0.150     6.411 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.711     7.123    soc_ethmac_crc32_inserter_source_valid
    SLICE_X14Y4          LUT5 (Prop_lut5_I2_O)        0.328     7.451 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.614     8.065    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X14Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.189 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.780     8.969    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y2          LUT3 (Prop_lut3_I2_O)        0.118     9.087 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.927    10.014    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X28Y2          LUT6 (Prop_lut6_I1_O)        0.326    10.340 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.909    11.249    soc_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -11.249    
  -------------------------------------------------------------------
                         slack                                 29.724    

Slack (MET) :             29.850ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.555ns  (logic 1.936ns (20.261%)  route 7.619ns (79.739%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X30Y2          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     2.086 r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.846     2.933    soc_ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X30Y2          LUT4 (Prop_lut4_I2_O)        0.124     3.057 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.811     3.868    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.124     3.992 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.304     5.295    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X14Y2          LUT3 (Prop_lut3_I1_O)        0.124     5.419 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.842     6.261    soc_ethmac_padding_inserter_source_valid
    SLICE_X14Y3          LUT3 (Prop_lut3_I0_O)        0.150     6.411 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.711     7.123    soc_ethmac_crc32_inserter_source_valid
    SLICE_X14Y4          LUT5 (Prop_lut5_I2_O)        0.328     7.451 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.614     8.065    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X14Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.189 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.780     8.969    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y2          LUT3 (Prop_lut3_I2_O)        0.118     9.087 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.540     9.627    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X28Y2          LUT4 (Prop_lut4_I0_O)        0.326     9.953 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           1.171    11.123    soc_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                 29.850    

Slack (MET) :             29.944ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.461ns  (logic 1.936ns (20.462%)  route 7.525ns (79.538%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X30Y2          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     2.086 r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.846     2.933    soc_ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X30Y2          LUT4 (Prop_lut4_I2_O)        0.124     3.057 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.811     3.868    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.124     3.992 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.304     5.295    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X14Y2          LUT3 (Prop_lut3_I1_O)        0.124     5.419 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.842     6.261    soc_ethmac_padding_inserter_source_valid
    SLICE_X14Y3          LUT3 (Prop_lut3_I0_O)        0.150     6.411 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.711     7.123    soc_ethmac_crc32_inserter_source_valid
    SLICE_X14Y4          LUT5 (Prop_lut5_I2_O)        0.328     7.451 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.614     8.065    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X14Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.189 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.780     8.969    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y2          LUT3 (Prop_lut3_I2_O)        0.118     9.087 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.706     9.793    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X28Y2          LUT3 (Prop_lut3_I1_O)        0.326    10.119 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.911    11.030    soc_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                 29.944    

Slack (MET) :             29.996ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 1.936ns (20.576%)  route 7.473ns (79.424%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X30Y2          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     2.086 r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.846     2.933    soc_ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X30Y2          LUT4 (Prop_lut4_I2_O)        0.124     3.057 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.811     3.868    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.124     3.992 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.304     5.295    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X14Y2          LUT3 (Prop_lut3_I1_O)        0.124     5.419 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.842     6.261    soc_ethmac_padding_inserter_source_valid
    SLICE_X14Y3          LUT3 (Prop_lut3_I0_O)        0.150     6.411 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.711     7.123    soc_ethmac_crc32_inserter_source_valid
    SLICE_X14Y4          LUT5 (Prop_lut5_I2_O)        0.328     7.451 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.614     8.065    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X14Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.189 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.780     8.969    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y2          LUT3 (Prop_lut3_I2_O)        0.118     9.087 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.481     9.568    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X29Y2          LUT2 (Prop_lut2_I1_O)        0.326     9.894 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           1.083    10.977    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                 29.996    

Slack (MET) :             30.006ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.399ns  (logic 1.936ns (20.598%)  route 7.463ns (79.402%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X30Y2          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     2.086 r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.846     2.933    soc_ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X30Y2          LUT4 (Prop_lut4_I2_O)        0.124     3.057 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.811     3.868    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.124     3.992 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.304     5.295    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X14Y2          LUT3 (Prop_lut3_I1_O)        0.124     5.419 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.842     6.261    soc_ethmac_padding_inserter_source_valid
    SLICE_X14Y3          LUT3 (Prop_lut3_I0_O)        0.150     6.411 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.711     7.123    soc_ethmac_crc32_inserter_source_valid
    SLICE_X14Y4          LUT5 (Prop_lut5_I2_O)        0.328     7.451 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.614     8.065    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X14Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.189 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.780     8.969    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y2          LUT3 (Prop_lut3_I2_O)        0.118     9.087 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.495     9.582    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X30Y2          LUT5 (Prop_lut5_I2_O)        0.326     9.908 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           1.059    10.967    soc_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                 30.006    

Slack (MET) :             30.641ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.764ns  (logic 1.740ns (19.855%)  route 7.024ns (80.145%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X30Y2          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     2.086 r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.846     2.933    soc_ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X30Y2          LUT4 (Prop_lut4_I2_O)        0.124     3.057 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.811     3.868    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.124     3.992 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.304     5.295    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X14Y2          LUT3 (Prop_lut3_I1_O)        0.124     5.419 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.842     6.261    soc_ethmac_padding_inserter_source_valid
    SLICE_X14Y3          LUT3 (Prop_lut3_I0_O)        0.150     6.411 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.711     7.123    soc_ethmac_crc32_inserter_source_valid
    SLICE_X14Y4          LUT5 (Prop_lut5_I2_O)        0.328     7.451 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.614     8.065    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X14Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.189 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.784     8.973    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y2          LUT6 (Prop_lut6_I1_O)        0.124     9.097 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.161     9.258    storage_11_reg_i_46_n_0
    SLICE_X29Y2          LUT4 (Prop_lut4_I1_O)        0.124     9.382 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.950    10.332    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                 30.641    

Slack (MET) :             30.682ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 1.936ns (21.128%)  route 7.227ns (78.872%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X30Y2          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     2.086 r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.846     2.933    soc_ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X30Y2          LUT4 (Prop_lut4_I2_O)        0.124     3.057 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.811     3.868    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.124     3.992 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.304     5.295    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X14Y2          LUT3 (Prop_lut3_I1_O)        0.124     5.419 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.842     6.261    soc_ethmac_padding_inserter_source_valid
    SLICE_X14Y3          LUT3 (Prop_lut3_I0_O)        0.150     6.411 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.711     7.123    soc_ethmac_crc32_inserter_source_valid
    SLICE_X14Y4          LUT5 (Prop_lut5_I2_O)        0.328     7.451 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.614     8.065    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X14Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.189 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.780     8.969    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y2          LUT3 (Prop_lut3_I2_O)        0.118     9.087 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.706     9.793    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X28Y2          LUT3 (Prop_lut3_I1_O)        0.326    10.119 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.613    10.732    soc_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    SLICE_X28Y2          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.451    41.451    eth_tx_clk
    SLICE_X28Y2          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X28Y2          FDRE (Setup_fdre_C_D)       -0.081    41.414    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         41.414    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                 30.682    

Slack (MET) :             30.702ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 1.936ns (21.119%)  route 7.231ns (78.881%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X30Y2          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     2.086 r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.846     2.933    soc_ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X30Y2          LUT4 (Prop_lut4_I2_O)        0.124     3.057 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.811     3.868    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.124     3.992 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.304     5.295    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X14Y2          LUT3 (Prop_lut3_I1_O)        0.124     5.419 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.842     6.261    soc_ethmac_padding_inserter_source_valid
    SLICE_X14Y3          LUT3 (Prop_lut3_I0_O)        0.150     6.411 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.711     7.123    soc_ethmac_crc32_inserter_source_valid
    SLICE_X14Y4          LUT5 (Prop_lut5_I2_O)        0.328     7.451 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.614     8.065    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X14Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.189 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.780     8.969    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y2          LUT3 (Prop_lut3_I2_O)        0.118     9.087 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.927    10.014    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X28Y2          LUT6 (Prop_lut6_I1_O)        0.326    10.340 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.395    10.735    soc_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    SLICE_X28Y2          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.451    41.451    eth_tx_clk
    SLICE_X28Y2          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X28Y2          FDRE (Setup_fdre_C_D)       -0.058    41.437    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         41.437    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                 30.702    

Slack (MET) :             30.795ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 1.762ns (19.796%)  route 7.139ns (80.204%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X30Y2          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     2.086 r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.846     2.933    soc_ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X30Y2          LUT4 (Prop_lut4_I2_O)        0.124     3.057 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.811     3.868    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.124     3.992 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.304     5.295    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X14Y2          LUT3 (Prop_lut3_I1_O)        0.124     5.419 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.842     6.261    soc_ethmac_padding_inserter_source_valid
    SLICE_X14Y3          LUT3 (Prop_lut3_I0_O)        0.150     6.411 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.711     7.123    soc_ethmac_crc32_inserter_source_valid
    SLICE_X14Y4          LUT5 (Prop_lut5_I2_O)        0.328     7.451 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.614     8.065    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X14Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.189 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.784     8.973    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y2          LUT6 (Prop_lut6_I1_O)        0.124     9.097 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.844     9.941    storage_11_reg_i_46_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I1_O)        0.146    10.087 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.382    10.469    soc_ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X30Y1          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.449    41.449    eth_tx_clk
    SLICE_X30Y1          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.094    41.543    
                         clock uncertainty           -0.035    41.508    
    SLICE_X30Y1          FDRE (Setup_fdre_C_D)       -0.244    41.264    soc_ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.264    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                 30.795    

Slack (MET) :             30.844ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.065ns  (logic 1.740ns (19.194%)  route 7.325ns (80.806%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X30Y2          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     2.086 r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.846     2.933    soc_ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X30Y2          LUT4 (Prop_lut4_I2_O)        0.124     3.057 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.811     3.868    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.124     3.992 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.304     5.295    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X14Y2          LUT3 (Prop_lut3_I1_O)        0.124     5.419 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.842     6.261    soc_ethmac_padding_inserter_source_valid
    SLICE_X14Y3          LUT3 (Prop_lut3_I0_O)        0.150     6.411 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.711     7.123    soc_ethmac_crc32_inserter_source_valid
    SLICE_X14Y4          LUT5 (Prop_lut5_I2_O)        0.328     7.451 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.614     8.065    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X14Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.189 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.784     8.973    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y2          LUT6 (Prop_lut6_I1_O)        0.124     9.097 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.844     9.941    storage_11_reg_i_46_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I3_O)        0.124    10.065 r  soc_ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.569    10.634    soc_ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X30Y1          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.449    41.449    eth_tx_clk
    SLICE_X30Y1          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.094    41.543    
                         clock uncertainty           -0.035    41.508    
    SLICE_X30Y1          FDRE (Setup_fdre_C_D)       -0.030    41.478    soc_ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         41.478    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                 30.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X31Y2          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vns_xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.762    vns_xilinxmultiregimpl5_regs0[2]
    SLICE_X31Y2          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X31Y2          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.075     0.641    vns_xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.569     0.569    eth_tx_clk
    SLICE_X13Y1          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141     0.710 r  vns_xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.765    vns_xilinxmultiregimpl5_regs0[4]
    SLICE_X13Y1          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.839     0.839    eth_tx_clk
    SLICE_X13Y1          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.270     0.569    
    SLICE_X13Y1          FDRE (Hold_fdre_C_D)         0.075     0.644    vns_xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X28Y0          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vns_xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.058     0.764    vns_xilinxmultiregimpl5_regs0[6]
    SLICE_X28Y0          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X28Y0          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X28Y0          FDRE (Hold_fdre_C_D)         0.071     0.637    vns_xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X28Y0          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vns_xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.065     0.772    vns_xilinxmultiregimpl5_regs0[1]
    SLICE_X28Y0          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X28Y0          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X28Y0          FDRE (Hold_fdre_C_D)         0.075     0.641    vns_xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.569     0.569    eth_tx_clk
    SLICE_X14Y1          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.164     0.733 r  vns_xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.788    vns_xilinxmultiregimpl5_regs0[5]
    SLICE_X14Y1          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.839     0.839    eth_tx_clk
    SLICE_X14Y1          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.270     0.569    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.064     0.633    vns_xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.569     0.569    eth_tx_clk
    SLICE_X14Y1          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.164     0.733 r  vns_xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.788    vns_xilinxmultiregimpl5_regs0[0]
    SLICE_X14Y1          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.839     0.839    eth_tx_clk
    SLICE_X14Y1          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.270     0.569    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.060     0.629    vns_xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.569     0.569    eth_tx_clk
    SLICE_X14Y1          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.164     0.733 r  vns_xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.788    vns_xilinxmultiregimpl5_regs0[3]
    SLICE_X14Y1          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.839     0.839    eth_tx_clk
    SLICE_X14Y1          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.270     0.569    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.053     0.622    vns_xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.759%)  route 0.148ns (44.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X28Y2          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/Q
                         net (fo=6, routed)           0.148     0.854    soc_ethmac_tx_cdc_graycounter1_q_binary_reg__0[4]
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.045     0.899 r  soc_ethmac_tx_cdc_graycounter1_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.899    soc_ethmac_tx_cdc_graycounter1_q_next[3]
    SLICE_X30Y2          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X30Y2          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
                         clock pessimism             -0.234     0.601    
    SLICE_X30Y2          FDRE (Hold_fdre_C_D)         0.121     0.722    soc_ethmac_tx_cdc_graycounter1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X29Y6          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDSE (Prop_fdse_C_Q)         0.141     0.706 r  soc_ethmac_crc32_inserter_reg_reg[4]/Q
                         net (fo=2, routed)           0.114     0.820    p_19_in
    SLICE_X29Y5          LUT5 (Prop_lut5_I4_O)        0.045     0.865 r  soc_ethmac_crc32_inserter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.865    soc_ethmac_crc32_inserter_next_reg[12]
    SLICE_X29Y5          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X29Y5          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[12]/C
                         clock pessimism             -0.254     0.581    
    SLICE_X29Y5          FDSE (Hold_fdse_C_D)         0.091     0.672    soc_ethmac_crc32_inserter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.226ns (64.136%)  route 0.126ns (35.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X29Y6          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDSE (Prop_fdse_C_Q)         0.128     0.693 r  soc_ethmac_crc32_inserter_reg_reg[2]/Q
                         net (fo=2, routed)           0.126     0.819    p_17_in
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.098     0.917 r  soc_ethmac_crc32_inserter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.917    soc_ethmac_crc32_inserter_next_reg[10]
    SLICE_X30Y6          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X30Y6          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[10]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X30Y6          FDSE (Hold_fdse_C_D)         0.120     0.720    soc_ethmac_crc32_inserter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y0  storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X33Y5  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X33Y5  FDPE_9/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X12Y3  soc_ethmac_padding_inserter_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y4  soc_ethmac_padding_inserter_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y4  soc_ethmac_padding_inserter_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y4  soc_ethmac_padding_inserter_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y5  soc_ethmac_padding_inserter_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y5  soc_ethmac_padding_inserter_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y5  soc_ethmac_padding_inserter_counter_reg[15]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X33Y5  FDPE_8/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X33Y5  FDPE_9/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X12Y3  soc_ethmac_padding_inserter_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y4  soc_ethmac_padding_inserter_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y4  soc_ethmac_padding_inserter_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y4  soc_ethmac_padding_inserter_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y5  soc_ethmac_padding_inserter_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y5  soc_ethmac_padding_inserter_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y5  soc_ethmac_padding_inserter_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y3  soc_ethmac_padding_inserter_counter_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X12Y3  soc_ethmac_padding_inserter_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y4  soc_ethmac_padding_inserter_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y4  soc_ethmac_padding_inserter_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y4  soc_ethmac_padding_inserter_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y5  soc_ethmac_padding_inserter_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y5  soc_ethmac_padding_inserter_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y5  soc_ethmac_padding_inserter_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y3  soc_ethmac_padding_inserter_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y3  soc_ethmac_padding_inserter_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y3  soc_ethmac_padding_inserter_counter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.054ns  (logic 3.986ns (44.023%)  route 5.068ns (55.977%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        1.597     1.597    sys_clk
    RAMB18_X1Y9          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.051 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.113     5.164    picorv32/tag_mem_reg[5]
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.288 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.288    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.838 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.838    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.952 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.794     6.745    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.869 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.451     7.320    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.124     7.444 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.320     7.764    picorv32/soc_netsoc_netsoc_picorv32_mem_ready
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.888 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.791     8.678    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I3_O)        0.124     8.802 r  picorv32/instr_auipc_i_2/O
                         net (fo=5, routed)           0.823     9.625    picorv32/instr_auipc_i_2_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.749 f  picorv32/instr_retirq_i_2/O
                         net (fo=4, routed)           0.286    10.035    picorv32/instr_retirq_i_2_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.124    10.159 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.492    10.651    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X40Y27         FDRE                                         r  picorv32/decoded_rs1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3898, routed)        1.436    11.436    picorv32/clk100
    SLICE_X40Y27         FDRE                                         r  picorv32/decoded_rs1_reg[0]/C
                         clock pessimism              0.079    11.515    
                         clock uncertainty           -0.057    11.459    
    SLICE_X40Y27         FDRE (Setup_fdre_C_R)       -0.429    11.030    picorv32/decoded_rs1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.030    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 3.986ns (43.240%)  route 5.232ns (56.760%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        1.597     1.597    sys_clk
    RAMB18_X1Y9          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.051 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.113     5.164    picorv32/tag_mem_reg[5]
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.288 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.288    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.838 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.838    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.952 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.794     6.745    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.869 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.451     7.320    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.124     7.444 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.320     7.764    picorv32/soc_netsoc_netsoc_picorv32_mem_ready
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.888 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.437     8.325    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.449 f  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=12, routed)          0.627     9.075    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I1_O)        0.124     9.199 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=3, routed)           0.580     9.780    picorv32/set_mem_do_wdata21_out
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.124     9.904 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.912    10.815    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X44Y23         FDRE                                         r  picorv32/reg_op1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3898, routed)        1.436    11.436    picorv32/clk100
    SLICE_X44Y23         FDRE                                         r  picorv32/reg_op1_reg[11]/C
                         clock pessimism              0.079    11.515    
                         clock uncertainty           -0.057    11.459    
    SLICE_X44Y23         FDRE (Setup_fdre_C_CE)      -0.205    11.254    picorv32/reg_op1_reg[11]
  -------------------------------------------------------------------
                         required time                         11.254    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 3.986ns (43.240%)  route 5.232ns (56.760%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        1.597     1.597    sys_clk
    RAMB18_X1Y9          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.051 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.113     5.164    picorv32/tag_mem_reg[5]
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.288 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.288    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.838 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.838    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.952 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.794     6.745    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.869 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.451     7.320    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.124     7.444 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.320     7.764    picorv32/soc_netsoc_netsoc_picorv32_mem_ready
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.888 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.437     8.325    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.449 f  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=12, routed)          0.627     9.075    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I1_O)        0.124     9.199 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=3, routed)           0.580     9.780    picorv32/set_mem_do_wdata21_out
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.124     9.904 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.912    10.815    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X44Y23         FDRE                                         r  picorv32/reg_op1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3898, routed)        1.436    11.436    picorv32/clk100
    SLICE_X44Y23         FDRE                                         r  picorv32/reg_op1_reg[13]/C
                         clock pessimism              0.079    11.515    
                         clock uncertainty           -0.057    11.459    
    SLICE_X44Y23         FDRE (Setup_fdre_C_CE)      -0.205    11.254    picorv32/reg_op1_reg[13]
  -------------------------------------------------------------------
                         required time                         11.254    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 3.986ns (43.240%)  route 5.232ns (56.760%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        1.597     1.597    sys_clk
    RAMB18_X1Y9          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.051 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.113     5.164    picorv32/tag_mem_reg[5]
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.288 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.288    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.838 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.838    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.952 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.794     6.745    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.869 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.451     7.320    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.124     7.444 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.320     7.764    picorv32/soc_netsoc_netsoc_picorv32_mem_ready
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.888 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.437     8.325    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.449 f  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=12, routed)          0.627     9.075    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I1_O)        0.124     9.199 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=3, routed)           0.580     9.780    picorv32/set_mem_do_wdata21_out
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.124     9.904 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.912    10.815    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X44Y23         FDRE                                         r  picorv32/reg_op1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3898, routed)        1.436    11.436    picorv32/clk100
    SLICE_X44Y23         FDRE                                         r  picorv32/reg_op1_reg[15]/C
                         clock pessimism              0.079    11.515    
                         clock uncertainty           -0.057    11.459    
    SLICE_X44Y23         FDRE (Setup_fdre_C_CE)      -0.205    11.254    picorv32/reg_op1_reg[15]
  -------------------------------------------------------------------
                         required time                         11.254    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 3.986ns (44.707%)  route 4.930ns (55.293%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 11.435 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        1.597     1.597    sys_clk
    RAMB18_X1Y9          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.051 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.113     5.164    picorv32/tag_mem_reg[5]
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.288 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.288    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.838 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.838    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.952 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.794     6.745    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.869 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.451     7.320    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.124     7.444 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.320     7.764    picorv32/soc_netsoc_netsoc_picorv32_mem_ready
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.888 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.791     8.678    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I3_O)        0.124     8.802 r  picorv32/instr_auipc_i_2/O
                         net (fo=5, routed)           0.823     9.625    picorv32/instr_auipc_i_2_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.749 f  picorv32/instr_retirq_i_2/O
                         net (fo=4, routed)           0.286    10.035    picorv32/instr_retirq_i_2_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.124    10.159 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.354    10.513    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X40Y26         FDRE                                         r  picorv32/decoded_rs1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3898, routed)        1.435    11.435    picorv32/clk100
    SLICE_X40Y26         FDRE                                         r  picorv32/decoded_rs1_reg[1]/C
                         clock pessimism              0.079    11.514    
                         clock uncertainty           -0.057    11.458    
    SLICE_X40Y26         FDRE (Setup_fdre_C_R)       -0.429    11.029    picorv32/decoded_rs1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.029    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 3.986ns (44.707%)  route 4.930ns (55.293%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 11.435 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        1.597     1.597    sys_clk
    RAMB18_X1Y9          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.051 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.113     5.164    picorv32/tag_mem_reg[5]
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.288 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.288    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.838 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.838    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.952 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.794     6.745    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.869 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.451     7.320    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.124     7.444 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.320     7.764    picorv32/soc_netsoc_netsoc_picorv32_mem_ready
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.888 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.791     8.678    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I3_O)        0.124     8.802 r  picorv32/instr_auipc_i_2/O
                         net (fo=5, routed)           0.823     9.625    picorv32/instr_auipc_i_2_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.749 f  picorv32/instr_retirq_i_2/O
                         net (fo=4, routed)           0.286    10.035    picorv32/instr_retirq_i_2_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.124    10.159 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.354    10.513    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X40Y26         FDRE                                         r  picorv32/decoded_rs1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3898, routed)        1.435    11.435    picorv32/clk100
    SLICE_X40Y26         FDRE                                         r  picorv32/decoded_rs1_reg[2]/C
                         clock pessimism              0.079    11.514    
                         clock uncertainty           -0.057    11.458    
    SLICE_X40Y26         FDRE (Setup_fdre_C_R)       -0.429    11.029    picorv32/decoded_rs1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.029    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 3.986ns (44.707%)  route 4.930ns (55.293%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 11.435 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        1.597     1.597    sys_clk
    RAMB18_X1Y9          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.051 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.113     5.164    picorv32/tag_mem_reg[5]
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.288 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.288    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.838 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.838    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.952 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.794     6.745    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.869 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.451     7.320    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.124     7.444 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.320     7.764    picorv32/soc_netsoc_netsoc_picorv32_mem_ready
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.888 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.791     8.678    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I3_O)        0.124     8.802 r  picorv32/instr_auipc_i_2/O
                         net (fo=5, routed)           0.823     9.625    picorv32/instr_auipc_i_2_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.749 f  picorv32/instr_retirq_i_2/O
                         net (fo=4, routed)           0.286    10.035    picorv32/instr_retirq_i_2_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.124    10.159 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.354    10.513    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X40Y26         FDRE                                         r  picorv32/decoded_rs1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3898, routed)        1.435    11.435    picorv32/clk100
    SLICE_X40Y26         FDRE                                         r  picorv32/decoded_rs1_reg[3]/C
                         clock pessimism              0.079    11.514    
                         clock uncertainty           -0.057    11.458    
    SLICE_X40Y26         FDRE (Setup_fdre_C_R)       -0.429    11.029    picorv32/decoded_rs1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.029    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 3.986ns (44.707%)  route 4.930ns (55.293%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 11.435 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        1.597     1.597    sys_clk
    RAMB18_X1Y9          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.051 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.113     5.164    picorv32/tag_mem_reg[5]
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.288 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.288    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.838 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.838    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.952 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.794     6.745    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.869 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.451     7.320    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.124     7.444 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.320     7.764    picorv32/soc_netsoc_netsoc_picorv32_mem_ready
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.888 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.791     8.678    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I3_O)        0.124     8.802 r  picorv32/instr_auipc_i_2/O
                         net (fo=5, routed)           0.823     9.625    picorv32/instr_auipc_i_2_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.749 f  picorv32/instr_retirq_i_2/O
                         net (fo=4, routed)           0.286    10.035    picorv32/instr_retirq_i_2_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.124    10.159 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.354    10.513    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X40Y26         FDRE                                         r  picorv32/decoded_rs1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3898, routed)        1.435    11.435    picorv32/clk100
    SLICE_X40Y26         FDRE                                         r  picorv32/decoded_rs1_reg[4]/C
                         clock pessimism              0.079    11.514    
                         clock uncertainty           -0.057    11.458    
    SLICE_X40Y26         FDRE (Setup_fdre_C_R)       -0.429    11.029    picorv32/decoded_rs1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.029    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 3.986ns (43.489%)  route 5.180ns (56.511%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        1.597     1.597    sys_clk
    RAMB18_X1Y9          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.051 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.113     5.164    picorv32/tag_mem_reg[5]
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.288 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.288    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.838 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.838    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.952 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.794     6.745    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.869 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.451     7.320    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.124     7.444 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.320     7.764    picorv32/soc_netsoc_netsoc_picorv32_mem_ready
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.888 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.437     8.325    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.449 f  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=12, routed)          0.627     9.075    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I1_O)        0.124     9.199 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=3, routed)           0.580     9.780    picorv32/set_mem_do_wdata21_out
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.124     9.904 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.859    10.762    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X46Y22         FDRE                                         r  picorv32/reg_op1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3898, routed)        1.437    11.437    picorv32/clk100
    SLICE_X46Y22         FDRE                                         r  picorv32/reg_op1_reg[8]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X46Y22         FDRE (Setup_fdre_C_CE)      -0.169    11.291    picorv32/reg_op1_reg[8]
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                         -10.762    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 3.986ns (43.505%)  route 5.176ns (56.495%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        1.597     1.597    sys_clk
    RAMB18_X1Y9          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.051 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.113     5.164    picorv32/tag_mem_reg[5]
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.288 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.288    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.838 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.838    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.952 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.794     6.745    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.869 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.451     7.320    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.124     7.444 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.320     7.764    picorv32/soc_netsoc_netsoc_picorv32_mem_ready
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.888 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.437     8.325    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.449 f  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=12, routed)          0.627     9.075    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I1_O)        0.124     9.199 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=3, routed)           0.580     9.780    picorv32/set_mem_do_wdata21_out
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.124     9.904 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.855    10.759    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X42Y21         FDRE                                         r  picorv32/reg_op1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3898, routed)        1.438    11.438    picorv32/clk100
    SLICE_X42Y21         FDRE                                         r  picorv32/reg_op1_reg[6]/C
                         clock pessimism              0.079    11.517    
                         clock uncertainty           -0.057    11.461    
    SLICE_X42Y21         FDRE (Setup_fdre_C_CE)      -0.169    11.292    picorv32/reg_op1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.292    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                  0.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 picorv32/mem_rdata_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/pcpi_insn_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.148%)  route 0.239ns (62.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.555     0.555    picorv32/clk100
    SLICE_X37Y27         FDRE                                         r  picorv32/mem_rdata_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  picorv32/mem_rdata_q_reg[5]/Q
                         net (fo=4, routed)           0.239     0.934    picorv32/mem_rdata_q__0[5]
    SLICE_X35Y31         FDRE                                         r  picorv32/pcpi_insn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.824     0.824    picorv32/clk100
    SLICE_X35Y31         FDRE                                         r  picorv32/pcpi_insn_reg[5]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.066     0.885    picorv32/pcpi_insn_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_length_storage_full_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.564     0.564    sys_clk
    SLICE_X15Y14         FDRE                                         r  soc_ethmac_reader_length_storage_full_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_reader_length_storage_full_reg[5]/Q
                         net (fo=2, routed)           0.069     0.774    storage_14_reg_0_1_6_11/DIA0
    SLICE_X14Y14         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.833     0.833    storage_14_reg_0_1_6_11/WCLK
    SLICE_X14Y14         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X14Y14         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.724    storage_14_reg_0_1_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 picorv32/pcpi_mul/rs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/pcpi_mul/rd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.950%)  route 0.257ns (58.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.559     0.559    picorv32/pcpi_mul/clk100
    SLICE_X39Y17         FDRE                                         r  picorv32/pcpi_mul/rs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  picorv32/pcpi_mul/rs1_reg[0]/Q
                         net (fo=96, routed)          0.257     0.957    picorv32/pcpi_mul/rs1[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I1_O)        0.045     1.002 r  picorv32/pcpi_mul/rd[12]_i_1/O
                         net (fo=1, routed)           0.000     1.002    picorv32/pcpi_mul/rd24[0]
    SLICE_X30Y18         FDRE                                         r  picorv32/pcpi_mul/rd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.825     0.825    picorv32/pcpi_mul/clk100
    SLICE_X30Y18         FDRE                                         r  picorv32/pcpi_mul/rd_reg[12]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X30Y18         FDRE (Hold_fdre_C_D)         0.120     0.940    picorv32/pcpi_mul/rd_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.770%)  route 0.265ns (65.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.556     0.556    sys_clk
    SLICE_X33Y29         FDRE                                         r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.265     0.961    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X34Y30         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.823     0.823    storage_1_reg_0_15_6_7/WCLK
    SLICE_X34Y30         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X34Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.899    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.770%)  route 0.265ns (65.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.556     0.556    sys_clk
    SLICE_X33Y29         FDRE                                         r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.265     0.961    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X34Y30         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.823     0.823    storage_1_reg_0_15_6_7/WCLK
    SLICE_X34Y30         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X34Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.899    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.770%)  route 0.265ns (65.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.556     0.556    sys_clk
    SLICE_X33Y29         FDRE                                         r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.265     0.961    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X34Y30         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.823     0.823    storage_1_reg_0_15_6_7/WCLK
    SLICE_X34Y30         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X34Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.899    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.770%)  route 0.265ns (65.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.556     0.556    sys_clk
    SLICE_X33Y29         FDRE                                         r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.265     0.961    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X34Y30         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.823     0.823    storage_1_reg_0_15_6_7/WCLK
    SLICE_X34Y30         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X34Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.899    storage_1_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.770%)  route 0.265ns (65.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.556     0.556    sys_clk
    SLICE_X33Y29         FDRE                                         r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.265     0.961    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X34Y30         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.823     0.823    storage_1_reg_0_15_6_7/WCLK
    SLICE_X34Y30         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X34Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.899    storage_1_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.770%)  route 0.265ns (65.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.556     0.556    sys_clk
    SLICE_X33Y29         FDRE                                         r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.265     0.961    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X34Y30         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.823     0.823    storage_1_reg_0_15_6_7/WCLK
    SLICE_X34Y30         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X34Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.899    storage_1_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.770%)  route 0.265ns (65.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.556     0.556    sys_clk
    SLICE_X33Y29         FDRE                                         r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.265     0.961    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X34Y30         RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.823     0.823    storage_1_reg_0_15_6_7/WCLK
    SLICE_X34Y30         RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X34Y30         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.899    storage_1_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y9   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y9   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8   data_mem_grain14_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y5   data_mem_grain15_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   mem_1_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   mem_1_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6   mem_grain0_1_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y39  storage_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y39  storage_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y39  storage_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y39  storage_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y39  storage_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y39  storage_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y25  picorv32/cpuregs_reg_r1_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y25  picorv32/cpuregs_reg_r1_0_63_15_17/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.674ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X63Y41         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     3.869    clk200_clk
    SLICE_X63Y41         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.869    
                         clock uncertainty           -0.125     3.745    
    SLICE_X63Y41         FDPE (Setup_fdpe_C_D)       -0.005     3.740    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.740    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.674    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.459ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X36Y5          FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     2.565    eth_rx_clk
    SLICE_X36Y5          FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.565    
                         clock uncertainty           -0.025     2.540    
    SLICE_X36Y5          FDPE (Setup_fdpe_C_D)       -0.005     2.535    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.459    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.469ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X33Y5          FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     2.565    eth_tx_clk
    SLICE_X33Y5          FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.565    
                         clock uncertainty           -0.025     2.540    
    SLICE_X33Y5          FDPE (Setup_fdpe_C_D)       -0.005     2.535    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.469    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.395ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.596ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X63Y42         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3898, routed)        0.596     2.596    sys_clk
    SLICE_X63Y42         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.596    
                         clock uncertainty           -0.129     2.466    
    SLICE_X63Y42         FDPE (Setup_fdpe_C_D)       -0.005     2.461    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.461    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.395    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal              |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                 |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.103 (r) | FAST    |     2.399 (r) | SLOW    | soc_netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     3.485 (r) | SLOW    |    -0.908 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     3.735 (r) | SLOW    |    -0.914 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     3.652 (r) | SLOW    |    -0.980 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     3.626 (r) | SLOW    |    -0.940 (r) | FAST    |                       |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     5.255 (r) | SLOW    |    -1.228 (r) | FAST    |                       |
sys_clk    | cpu_reset        | FDPE           | -        |     2.978 (r) | SLOW    |    -0.502 (r) | FAST    |                       |
sys_clk    | eth_mdio         | FDRE           | -        |     2.440 (r) | SLOW    |    -0.345 (r) | FAST    |                       |
sys_clk    | serial_rx        | FDRE           | -        |     4.401 (r) | SLOW    |    -1.205 (r) | FAST    |                       |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.832 (r) | SLOW    |    -0.330 (r) | FAST    |                       |
sys_clk    | user_btn0        | FDRE           | -        |     6.566 (r) | SLOW    |    -1.721 (r) | FAST    |                       |
sys_clk    | user_btn1        | FDRE           | -        |     6.191 (r) | SLOW    |    -1.699 (r) | FAST    |                       |
sys_clk    | user_btn2        | FDRE           | -        |     6.273 (r) | SLOW    |    -1.646 (r) | FAST    |                       |
sys_clk    | user_btn3        | FDRE           | -        |     6.085 (r) | SLOW    |    -1.582 (r) | FAST    |                       |
sys_clk    | user_sw0         | FDRE           | -        |     5.114 (r) | SLOW    |    -1.490 (r) | FAST    |                       |
sys_clk    | user_sw1         | FDRE           | -        |     4.959 (r) | SLOW    |    -1.412 (r) | FAST    |                       |
sys_clk    | user_sw2         | FDRE           | -        |     5.452 (r) | SLOW    |    -1.653 (r) | FAST    |                       |
sys_clk    | user_sw3         | FDRE           | -        |     5.130 (r) | SLOW    |    -1.546 (r) | FAST    |                       |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                 |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                    |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.884 (r) | SLOW    |      3.470 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.119 (r) | SLOW    |      3.059 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.838 (r) | SLOW    |      3.448 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.192 (r) | SLOW    |      3.081 (r) | FAST    |                          |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.909 (r) | SLOW    |      2.963 (r) | FAST    |                          |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.259 (r) | SLOW    |      1.469 (r) | FAST    |                          |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.616 (r) | SLOW    |      1.623 (r) | FAST    |                          |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.457 (r) | SLOW    |      1.556 (r) | FAST    |                          |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.096 (r) | SLOW    |      1.391 (r) | FAST    |                          |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.411 (r) | SLOW    |      1.541 (r) | FAST    |                          |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.749 (r) | SLOW    |      1.688 (r) | FAST    |                          |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.408 (r) | SLOW    |      1.528 (r) | FAST    |                          |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.560 (r) | SLOW    |      1.598 (r) | FAST    |                          |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      7.013 (r) | SLOW    |      1.833 (r) | FAST    |                          |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.326 (r) | SLOW    |      1.937 (r) | FAST    |                          |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.688 (r) | SLOW    |      1.705 (r) | FAST    |                          |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.153 (r) | SLOW    |      1.883 (r) | FAST    |                          |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.388 (r) | SLOW    |      1.559 (r) | FAST    |                          |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      7.173 (r) | SLOW    |      1.885 (r) | FAST    |                          |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.548 (r) | SLOW    |      1.650 (r) | FAST    |                          |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      7.313 (r) | SLOW    |      1.939 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.755 (r) | SLOW    |      1.656 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.711 (r) | SLOW    |      1.665 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.756 (r) | SLOW    |      1.664 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.712 (r) | SLOW    |      1.660 (r) | FAST    |                          |
sys_clk    | eth_mdc          | FDRE           | -     |      9.537 (r) | SLOW    |      3.203 (r) | FAST    |                          |
sys_clk    | eth_mdio         | FDRE           | -     |      9.812 (r) | SLOW    |      3.149 (r) | FAST    |                          |
sys_clk    | eth_rst_n        | FDRE           | -     |     11.931 (r) | SLOW    |      3.603 (r) | FAST    |                          |
sys_clk    | serial_tx        | FDSE           | -     |     10.035 (r) | SLOW    |      3.275 (r) | FAST    |                          |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.767 (r) | SLOW    |      2.942 (r) | FAST    |                          |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |      9.927 (r) | SLOW    |      3.061 (r) | FAST    |                          |
sys_clk    | user_led0        | FDRE           | -     |      8.829 (r) | SLOW    |      2.831 (r) | FAST    |                          |
sys_clk    | user_led1        | FDRE           | -     |      8.621 (r) | SLOW    |      2.740 (r) | FAST    |                          |
sys_clk    | user_led2        | FDRE           | -     |      9.499 (r) | SLOW    |      3.189 (r) | FAST    |                          |
sys_clk    | user_led3        | FDRE           | -     |      9.290 (r) | SLOW    |      3.105 (r) | FAST    |                          |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.463 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.103 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.711 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.276 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.680 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.971 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.845 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.621 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.828 ns
Ideal Clock Offset to Actual Clock: -2.321 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   3.485 (r) | SLOW    | -0.908 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.735 (r) | SLOW    | -0.914 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   3.652 (r) | SLOW    | -0.980 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.626 (r) | SLOW    | -0.940 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.735 (r) | SLOW    | -0.908 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.230 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.259 (r) | SLOW    |   1.469 (r) | FAST    |    0.162 |
ddram_dq[1]        |   6.616 (r) | SLOW    |   1.623 (r) | FAST    |    0.520 |
ddram_dq[2]        |   6.457 (r) | SLOW    |   1.556 (r) | FAST    |    0.361 |
ddram_dq[3]        |   6.096 (r) | SLOW    |   1.391 (r) | FAST    |    0.000 |
ddram_dq[4]        |   6.411 (r) | SLOW    |   1.541 (r) | FAST    |    0.315 |
ddram_dq[5]        |   6.749 (r) | SLOW    |   1.688 (r) | FAST    |    0.653 |
ddram_dq[6]        |   6.408 (r) | SLOW    |   1.528 (r) | FAST    |    0.311 |
ddram_dq[7]        |   6.560 (r) | SLOW    |   1.598 (r) | FAST    |    0.464 |
ddram_dq[8]        |   7.013 (r) | SLOW    |   1.833 (r) | FAST    |    0.916 |
ddram_dq[9]        |   7.326 (r) | SLOW    |   1.937 (r) | FAST    |    1.230 |
ddram_dq[10]       |   6.688 (r) | SLOW    |   1.705 (r) | FAST    |    0.592 |
ddram_dq[11]       |   7.153 (r) | SLOW    |   1.883 (r) | FAST    |    1.056 |
ddram_dq[12]       |   6.388 (r) | SLOW    |   1.559 (r) | FAST    |    0.291 |
ddram_dq[13]       |   7.173 (r) | SLOW    |   1.885 (r) | FAST    |    1.077 |
ddram_dq[14]       |   6.548 (r) | SLOW    |   1.650 (r) | FAST    |    0.452 |
ddram_dq[15]       |   7.313 (r) | SLOW    |   1.939 (r) | FAST    |    1.217 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.326 (r) | SLOW    |   1.391 (r) | FAST    |    1.230 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.046 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.755 (r) | SLOW    |   1.656 (r) | FAST    |    0.045 |
ddram_dqs_n[1]     |   6.711 (r) | SLOW    |   1.665 (r) | FAST    |    0.009 |
ddram_dqs_p[0]     |   6.756 (r) | SLOW    |   1.664 (r) | FAST    |    0.046 |
ddram_dqs_p[1]     |   6.712 (r) | SLOW    |   1.660 (r) | FAST    |    0.004 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.756 (r) | SLOW    |   1.656 (r) | FAST    |    0.046 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.765 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.884 (r) | SLOW    |   3.470 (r) | FAST    |    0.765 |
eth_tx_data[1]     |   9.119 (r) | SLOW    |   3.059 (r) | FAST    |    0.000 |
eth_tx_data[2]     |   9.838 (r) | SLOW    |   3.448 (r) | FAST    |    0.719 |
eth_tx_data[3]     |   9.192 (r) | SLOW    |   3.081 (r) | FAST    |    0.072 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.884 (r) | SLOW    |   3.059 (r) | FAST    |    0.765 |
-------------------+-------------+---------+-------------+---------+----------+




