#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002ae9f4a1550 .scope module, "Wmult_top_TB" "Wmult_top_TB" 2 23;
 .timescale -9 -12;
v000002ae9f514380_0 .net "M", 15 0, v000002ae9f49bc20_0;  1 drivers
v000002ae9f514060_0 .var "P", 7 0;
v000002ae9f5132a0_0 .var "Q", 7 0;
v000002ae9f514600_0 .net "busy", 0 0, v000002ae9f49bf40_0;  1 drivers
v000002ae9f514ce0_0 .var "clk", 0 0;
v000002ae9f5146a0_0 .var "start", 0 0;
S_000002ae9f4b5ef0 .scope module, "UUT" "Wmult_top" 2 32, 3 23 0, S_000002ae9f4a1550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /OUTPUT 1 "busy";
    .port_info 3 /INPUT 8 "P";
    .port_info 4 /INPUT 8 "Q";
    .port_info 5 /OUTPUT 16 "M";
v000002ae9f513ac0_0 .net "EM", 0 0, v000002ae9f49b680_0;  1 drivers
v000002ae9f514880_0 .net "M", 15 0, v000002ae9f49bc20_0;  alias, 1 drivers
v000002ae9f513b60_0 .net "P", 7 0, v000002ae9f514060_0;  1 drivers
v000002ae9f5141a0_0 .net "Q", 7 0, v000002ae9f5132a0_0;  1 drivers
v000002ae9f513840_0 .net "RA", 0 0, v000002ae9f49c260_0;  1 drivers
v000002ae9f513200_0 .net "RQ", 7 0, v000002ae9f49c120_0;  1 drivers
v000002ae9f514a60_0 .net "RRP", 0 0, v000002ae9f49b720_0;  1 drivers
v000002ae9f513700_0 .net "RRQ", 0 0, v000002ae9f49be00_0;  1 drivers
v000002ae9f5142e0_0 .net "busy", 0 0, v000002ae9f49bf40_0;  alias, 1 drivers
v000002ae9f5149c0_0 .net "clk", 0 0, v000002ae9f514ce0_0;  1 drivers
v000002ae9f513340_0 .net "start", 0 0, v000002ae9f5146a0_0;  1 drivers
S_000002ae9f4b6080 .scope module, "Control_Unit" "Wmult_FSM" 3 47, 4 23 0, S_000002ae9f4b5ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "RQ";
    .port_info 3 /OUTPUT 1 "EM";
    .port_info 4 /OUTPUT 1 "RA";
    .port_info 5 /OUTPUT 1 "RRQ";
    .port_info 6 /OUTPUT 1 "RRP";
    .port_info 7 /OUTPUT 1 "busy";
P_000002ae9f4733d0 .param/l "Calcula" 0 4 35, C4<01>;
P_000002ae9f473408 .param/l "Espera" 0 4 34, C4<00>;
P_000002ae9f473440 .param/l "Imprime" 0 4 36, C4<10>;
v000002ae9f49b680_0 .var "EM", 0 0;
v000002ae9f49c260_0 .var "RA", 0 0;
v000002ae9f49bae0_0 .net "RQ", 7 0, v000002ae9f49c120_0;  alias, 1 drivers
v000002ae9f49b720_0 .var "RRP", 0 0;
v000002ae9f49be00_0 .var "RRQ", 0 0;
v000002ae9f49bf40_0 .var "busy", 0 0;
v000002ae9f49b7c0_0 .net "clk", 0 0, v000002ae9f514ce0_0;  alias, 1 drivers
v000002ae9f49b860_0 .var "futuro", 1 0;
v000002ae9f49bb80_0 .var "presente", 1 0;
v000002ae9f49b5e0_0 .net "start", 0 0, v000002ae9f5146a0_0;  alias, 1 drivers
E_000002ae9f4a1f10 .event anyedge, v000002ae9f49bb80_0;
E_000002ae9f4a1e10 .event anyedge, v000002ae9f49bae0_0, v000002ae9f49b5e0_0, v000002ae9f49bb80_0;
E_000002ae9f4a2450 .event posedge, v000002ae9f49b7c0_0;
S_000002ae9f4b6210 .scope module, "Datapath" "Wmult_DP" 3 35, 5 23 0, S_000002ae9f4b5ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "P";
    .port_info 2 /INPUT 8 "Q";
    .port_info 3 /OUTPUT 16 "M";
    .port_info 4 /INPUT 1 "EM";
    .port_info 5 /INPUT 1 "RA";
    .port_info 6 /INPUT 1 "RRQ";
    .port_info 7 /INPUT 1 "RRP";
    .port_info 8 /OUTPUT 8 "RQ";
L_000002ae9f49d790 .functor AND 16, v000002ae9f49c080_0, L_000002ae9f514d80, C4<1111111111111111>, C4<1111111111111111>;
v000002ae9f49b900_0 .var "A", 15 0;
v000002ae9f49c300_0 .net "EM", 0 0, v000002ae9f49b680_0;  alias, 1 drivers
v000002ae9f49bc20_0 .var "M", 15 0;
v000002ae9f49c3a0_0 .net "P", 7 0, v000002ae9f514060_0;  alias, 1 drivers
v000002ae9f49b9a0_0 .net "Q", 7 0, v000002ae9f5132a0_0;  alias, 1 drivers
v000002ae9f49bfe0_0 .net "RA", 0 0, v000002ae9f49c260_0;  alias, 1 drivers
v000002ae9f49c080_0 .var "RP", 15 0;
v000002ae9f49c120_0 .var "RQ", 7 0;
v000002ae9f5147e0_0 .net "RRP", 0 0, v000002ae9f49b720_0;  alias, 1 drivers
v000002ae9f513fc0_0 .net "RRQ", 0 0, v000002ae9f49be00_0;  alias, 1 drivers
v000002ae9f5133e0_0 .net *"_ivl_10", 15 0, L_000002ae9f513480;  1 drivers
L_000002ae9f5150d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ae9f513d40_0 .net/2u *"_ivl_14", 0 0, L_000002ae9f5150d0;  1 drivers
v000002ae9f514920_0 .net *"_ivl_17", 6 0, L_000002ae9f513c00;  1 drivers
v000002ae9f514b00_0 .net *"_ivl_18", 7 0, L_000002ae9f5135c0;  1 drivers
L_000002ae9f515088 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ae9f513160_0 .net/2u *"_ivl_2", 15 0, L_000002ae9f515088;  1 drivers
L_000002ae9f515118 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002ae9f514240_0 .net/2u *"_ivl_22", 7 0, L_000002ae9f515118;  1 drivers
v000002ae9f514e20_0 .net *"_ivl_24", 15 0, L_000002ae9f514740;  1 drivers
v000002ae9f5144c0_0 .net *"_ivl_27", 14 0, L_000002ae9f514f60;  1 drivers
L_000002ae9f515160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ae9f513520_0 .net/2u *"_ivl_28", 0 0, L_000002ae9f515160;  1 drivers
v000002ae9f513f20_0 .net *"_ivl_30", 15 0, L_000002ae9f513ca0;  1 drivers
v000002ae9f514ba0_0 .net *"_ivl_5", 0 0, L_000002ae9f5130c0;  1 drivers
v000002ae9f513980_0 .net *"_ivl_6", 15 0, L_000002ae9f514d80;  1 drivers
v000002ae9f514420_0 .net *"_ivl_8", 15 0, L_000002ae9f49d790;  1 drivers
v000002ae9f514560_0 .net "clk", 0 0, v000002ae9f514ce0_0;  alias, 1 drivers
v000002ae9f513a20_0 .net "nextA", 15 0, L_000002ae9f514ec0;  1 drivers
v000002ae9f5137a0_0 .net "nextM", 15 0, L_000002ae9f5138e0;  1 drivers
v000002ae9f514100_0 .net "nextRP", 15 0, L_000002ae9f513de0;  1 drivers
v000002ae9f514c40_0 .net "nextRQ", 7 0, L_000002ae9f513660;  1 drivers
L_000002ae9f5138e0 .functor MUXZ 16, v000002ae9f49bc20_0, v000002ae9f49b900_0, v000002ae9f49b680_0, C4<>;
L_000002ae9f5130c0 .part v000002ae9f49c120_0, 0, 1;
LS_000002ae9f514d80_0_0 .concat [ 1 1 1 1], L_000002ae9f5130c0, L_000002ae9f5130c0, L_000002ae9f5130c0, L_000002ae9f5130c0;
LS_000002ae9f514d80_0_4 .concat [ 1 1 1 1], L_000002ae9f5130c0, L_000002ae9f5130c0, L_000002ae9f5130c0, L_000002ae9f5130c0;
LS_000002ae9f514d80_0_8 .concat [ 1 1 1 1], L_000002ae9f5130c0, L_000002ae9f5130c0, L_000002ae9f5130c0, L_000002ae9f5130c0;
LS_000002ae9f514d80_0_12 .concat [ 1 1 1 1], L_000002ae9f5130c0, L_000002ae9f5130c0, L_000002ae9f5130c0, L_000002ae9f5130c0;
L_000002ae9f514d80 .concat [ 4 4 4 4], LS_000002ae9f514d80_0_0, LS_000002ae9f514d80_0_4, LS_000002ae9f514d80_0_8, LS_000002ae9f514d80_0_12;
L_000002ae9f513480 .arith/sum 16, v000002ae9f49b900_0, L_000002ae9f49d790;
L_000002ae9f514ec0 .functor MUXZ 16, L_000002ae9f513480, L_000002ae9f515088, v000002ae9f49c260_0, C4<>;
L_000002ae9f513c00 .part v000002ae9f49c120_0, 1, 7;
L_000002ae9f5135c0 .concat [ 7 1 0 0], L_000002ae9f513c00, L_000002ae9f5150d0;
L_000002ae9f513660 .functor MUXZ 8, L_000002ae9f5135c0, v000002ae9f5132a0_0, v000002ae9f49be00_0, C4<>;
L_000002ae9f514740 .concat [ 8 8 0 0], v000002ae9f514060_0, L_000002ae9f515118;
L_000002ae9f514f60 .part v000002ae9f49c080_0, 0, 15;
L_000002ae9f513ca0 .concat [ 1 15 0 0], L_000002ae9f515160, L_000002ae9f514f60;
L_000002ae9f513de0 .functor MUXZ 16, L_000002ae9f513ca0, L_000002ae9f514740, v000002ae9f49b720_0, C4<>;
    .scope S_000002ae9f4b6210;
T_0 ;
    %wait E_000002ae9f4a2450;
    %load/vec4 v000002ae9f5137a0_0;
    %assign/vec4 v000002ae9f49bc20_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000002ae9f4b6210;
T_1 ;
    %wait E_000002ae9f4a2450;
    %load/vec4 v000002ae9f513a20_0;
    %assign/vec4 v000002ae9f49b900_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002ae9f4b6210;
T_2 ;
    %wait E_000002ae9f4a2450;
    %load/vec4 v000002ae9f514c40_0;
    %assign/vec4 v000002ae9f49c120_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000002ae9f4b6210;
T_3 ;
    %wait E_000002ae9f4a2450;
    %load/vec4 v000002ae9f514100_0;
    %assign/vec4 v000002ae9f49c080_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000002ae9f4b6080;
T_4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ae9f49bb80_0, 0, 2;
    %end;
    .thread T_4;
    .scope S_000002ae9f4b6080;
T_5 ;
    %wait E_000002ae9f4a2450;
    %load/vec4 v000002ae9f49b860_0;
    %assign/vec4 v000002ae9f49bb80_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000002ae9f4b6080;
T_6 ;
    %wait E_000002ae9f4a1e10;
    %load/vec4 v000002ae9f49bb80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002ae9f49b860_0, 0;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v000002ae9f49b5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002ae9f49b860_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002ae9f49b860_0, 0;
T_6.6 ;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v000002ae9f49bae0_0;
    %parti/s 7, 1, 2;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_6.7, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002ae9f49b860_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002ae9f49b860_0, 0;
T_6.8 ;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002ae9f49b860_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002ae9f4b6080;
T_7 ;
    %wait E_000002ae9f4a1f10;
    %load/vec4 v000002ae9f49bb80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f49b680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae9f49c260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae9f49be00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae9f49b720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f49bf40_0, 0;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f49b680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae9f49c260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae9f49be00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae9f49b720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f49bf40_0, 0;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f49b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f49c260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f49be00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f49b720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae9f49bf40_0, 0;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae9f49b680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae9f49c260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae9f49be00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae9f49b720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae9f49bf40_0, 0;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002ae9f4a1550;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ae9f514ce0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000002ae9f4a1550;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v000002ae9f514ce0_0;
    %inv;
    %store/vec4 v000002ae9f514ce0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000002ae9f4a1550;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ae9f514060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ae9f5132a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 100000, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000002ae9f514060_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v000002ae9f5132a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 90000, 0;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v000002ae9f514060_0, 0;
    %pushi/vec4 63, 0, 8;
    %assign/vec4 v000002ae9f5132a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 90000, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ae9f514060_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000002ae9f5132a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 90000, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000002ae9f514060_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000002ae9f5132a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 90000, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000002ae9f514060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ae9f5132a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 90000, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000002ae9f514060_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000002ae9f5132a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 90000, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000002ae9f514060_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000002ae9f5132a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae9f5146a0_0, 0;
    %delay 120000, 0;
    %vpi_call 2 114 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000002ae9f4a1550;
T_11 ;
    %vpi_call 2 117 "$dumpfile", "prueba.vcd" {0 0 0};
    %vpi_call 2 118 "$dumpvars" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "Wmult_top_TB.v";
    "Wmult_top.v";
    "Wmult_FSM.v";
    "Wmult_DP.v";
