# //  ModelSim SE-64 10.6b May 25 2017Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {top_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 14:39:09 on May 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 14:41:00 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 14:41:00 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {top_simulate.do}
# End time: 14:41:02 on May 07,2019, Elapsed time: 0:01:53
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 14:41:02 on May 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(0)/StubFormatterInstance/stub_out.bx(4 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(0).bx(4 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(0)/StubFormatterInstance/stub_out.r(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(0).r(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(0)/StubFormatterInstance/stub_out.z(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(0).z(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(0)/StubFormatterInstance/stub_out.phi(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(0).phi(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(0)/StubFormatterInstance/stub_out.bend(3 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(0).bend(3 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(1)/StubFormatterInstance/stub_out.bx(4 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(1).bx(4 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(1)/StubFormatterInstance/stub_out.r(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(1).r(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(1)/StubFormatterInstance/stub_out.z(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(1).z(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(1)/StubFormatterInstance/stub_out.phi(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(1).phi(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(1)/StubFormatterInstance/stub_out.bend(3 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(1).bend(3 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 14:44:14 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(49): Target type ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED in signal assignment is different from expression type Integer.
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(50): Target type ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED in signal assignment is different from expression type Integer.
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(51): Target type ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED in signal assignment is different from expression type Integer.
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(48): (vcom-1272) Length of expected is 5; length of actual is 12.
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(56): VHDL Compiler exiting
# End time: 14:44:14 on May 07,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# ** Error: /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
# Error in macro ./top_compile.do line 22
# /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -2008 -work xil_defaultlib  \
# "../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd" \
# "../../../../DTC-front.srcs/sources_1/new/LinkFormat..."
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 14:44:40 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(49): near "0": syntax error
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(50): near "0": syntax error
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(51): near "0": syntax error
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(48): (vcom-1272) Length of expected is 5; length of actual is 12.
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(56): VHDL Compiler exiting
# End time: 14:44:40 on May 07,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# ** Error: /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
# Error in macro ./top_compile.do line 22
# /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -2008 -work xil_defaultlib  \
# "../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd" \
# "../../../../DTC-front.srcs/sources_1/new/LinkFormat..."
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 14:44:53 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(49): Target type ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED in signal assignment is different from expression type.
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(50): Target type ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED in signal assignment is different from expression type.
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(51): Target type ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED in signal assignment is different from expression type.
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(48): (vcom-1272) Length of expected is 5; length of actual is 12.
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(56): VHDL Compiler exiting
# End time: 14:44:53 on May 07,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# ** Error: /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
# Error in macro ./top_compile.do line 22
# /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -2008 -work xil_defaultlib  \
# "../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd" \
# "../../../../DTC-front.srcs/sources_1/new/LinkFormat..."
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 14:45:37 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(48): (vcom-1272) Length of expected is 5; length of actual is 12.
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# ** Error: ../../../../DTC-front.srcs/sources_1/new/top.vhd(78): (vcom-1035) Formal port "header" has OPEN or no actual associated with it.
# ** Error: ../../../../DTC-front.srcs/sources_1/new/top.vhd(81): VHDL Compiler exiting
# End time: 14:45:37 on May 07,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
# Error in macro ./top_compile.do line 22
# /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -2008 -work xil_defaultlib  \
# "../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd" \
# "../../../../DTC-front.srcs/sources_1/new/LinkFormat..."
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 14:45:53 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(48): (vcom-1272) Length of expected is 5; length of actual is 12.
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 14:45:53 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
do {top_simulate.do}
# End time: 14:45:59 on May 07,2019, Elapsed time: 0:04:57
# Errors: 26, Warnings: 15
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 14:45:59 on May 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(0)/StubFormatterInstance/stub_out.r(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(0).r(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(0)/StubFormatterInstance/stub_out.z(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(0).z(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(0)/StubFormatterInstance/stub_out.phi(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(0).phi(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(1)/StubFormatterInstance/stub_out.r(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(1).r(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(1)/StubFormatterInstance/stub_out.z(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(1).z(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(1)/StubFormatterInstance/stub_out.phi(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(1).phi(7 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 5 (4 downto 0). Right is 12 (11 downto 0).
#    Time: 12500 ps  Iteration: 0  Process: /top/gStubFormatter(1)/StubFormatterInstance/pFormat File: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd
# Fatal error in Process pFormat at ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd line 48
# 
# HDL call sequence:
# Stopped at ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd 48 Process pFormat
# 
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 14:47:30 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(48): (vcom-1272) Length of expected is 5; length of actual is 12.
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 14:47:30 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
do {top_simulate.do}
# End time: 14:47:31 on May 07,2019, Elapsed time: 0:01:32
# Errors: 3, Warnings: 7
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 14:47:31 on May 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(0)/StubFormatterInstance/stub_out.r(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(0).r(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(0)/StubFormatterInstance/stub_out.z(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(0).z(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(0)/StubFormatterInstance/stub_out.phi(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(0).phi(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(1)/StubFormatterInstance/stub_out.r(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(1).r(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(1)/StubFormatterInstance/stub_out.z(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(1).z(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(1)/StubFormatterInstance/stub_out.phi(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(1).phi(7 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 5 (4 downto 0). Right is 12 (11 downto 0).
#    Time: 12500 ps  Iteration: 0  Process: /top/gStubFormatter(1)/StubFormatterInstance/pFormat File: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd
# Fatal error in Process pFormat at ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd line 48
# 
# HDL call sequence:
# Stopped at ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd 48 Process pFormat
# 
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 14:48:46 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(48): near "(": (vcom-1576) expecting ';'.
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(56): VHDL Compiler exiting
# End time: 14:48:46 on May 07,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
# Error in macro ./top_compile.do line 22
# /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -2008 -work xil_defaultlib  \
# "../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd" \
# "../../../../DTC-front.srcs/sources_1/new/LinkFormat..."
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 14:49:05 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 14:49:05 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {top_simulate.do}
# End time: 14:49:06 on May 07,2019, Elapsed time: 0:01:35
# Errors: 8, Warnings: 6
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 14:49:06 on May 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(0)/StubFormatterInstance/stub_out.r(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(0).r(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(0)/StubFormatterInstance/stub_out.z(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(0).z(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(0)/StubFormatterInstance/stub_out.phi(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(0).phi(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(1)/StubFormatterInstance/stub_out.r(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(1).r(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(1)/StubFormatterInstance/stub_out.z(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(1).z(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(1)/StubFormatterInstance/stub_out.phi(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(1).phi(7 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 14:53:16 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 14:53:16 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {top_simulate.do}
# End time: 14:53:17 on May 07,2019, Elapsed time: 0:04:11
# Errors: 0, Warnings: 6
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 14:53:17 on May 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(0)/StubFormatterInstance/stub_out.r(11 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(0).r(11 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(0)/StubFormatterInstance/stub_out.z(13 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(0).z(13 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(0)/StubFormatterInstance/stub_out.phi(14 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(0).phi(14 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(1)/StubFormatterInstance/stub_out.r(11 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(1).r(11 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(1)/StubFormatterInstance/stub_out.z(13 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(1).z(13 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(1)/StubFormatterInstance/stub_out.phi(14 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(1).phi(14 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 14:55:38 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 14:55:39 on May 07,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do {top_simulate.do}
# End time: 14:55:40 on May 07,2019, Elapsed time: 0:02:23
# Errors: 0, Warnings: 6
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 14:55:40 on May 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(0)/StubFormatterInstance/stub_out.r(11 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(0).r(11 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(0)/StubFormatterInstance/stub_out.z(13 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(0).z(13 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(0)/StubFormatterInstance/stub_out.phi(14 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(0).phi(14 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(1)/StubFormatterInstance/stub_out.r(11 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(1).r(11 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(1)/StubFormatterInstance/stub_out.z(13 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(1).z(13 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/gStubFormatter(1)/StubFormatterInstance/stub_out.phi(14 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/stubs(1).phi(14 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 14:56:33 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 14:56:33 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {top_simulate.do}
# End time: 14:56:35 on May 07,2019, Elapsed time: 0:00:55
# Errors: 0, Warnings: 6
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 14:56:35 on May 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 15:12:45 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(50): (vcom-1272) Length of expected is 12; length of actual is 8.
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 15:12:45 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
do {top_simulate.do}
# End time: 15:12:48 on May 07,2019, Elapsed time: 0:16:13
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:12:48 on May 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 12 (11 downto 0). Right is 8 (7 downto 0).
#    Time: 37500 ps  Iteration: 0  Process: /top/gStubFormatter(1)/StubFormatterInstance/pFormat File: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd
# Fatal error in Process pFormat at ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd line 50
# 
# HDL call sequence:
# Stopped at ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd 50 Process pFormat
# 
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 15:13:47 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 15:13:47 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {top_simulate.do}
# End time: 15:13:49 on May 07,2019, Elapsed time: 0:01:01
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:13:49 on May 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 15:53:32 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 15:53:32 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {top_simulate.do}
# End time: 15:53:34 on May 07,2019, Elapsed time: 0:39:45
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:53:34 on May 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Causality operation skipped due to absence of debug database file
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 15:54:33 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(52): (vcom-1272) Length of expected is 15; length of actual is 11.
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 15:54:33 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 15:55:21 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 15:55:21 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {top_simulate.do}
# End time: 15:55:23 on May 07,2019, Elapsed time: 0:01:49
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:55:23 on May 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do {top_simulate.do}
# End time: 15:58:54 on May 07,2019, Elapsed time: 0:03:31
# Errors: 6, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 15:58:54 on May 07,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run 1s
# Invalid time value: 1s
run 1ms
do {top_simulate.do}
# End time: 16:28:19 on May 07,2019, Elapsed time: 0:29:25
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:28:19 on May 07,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run 1ms
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:44:50 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(60): (vcom-1604) No feasible entries for subprogram "SHIFT_RIGHT" with expected return type "INTEGER".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.SHIFT_RIGHT[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1213)
#       (explicit) NUMERIC_STD.SHIFT_RIGHT[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1231)
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(63): VHDL Compiler exiting
# End time: 16:44:50 on May 07,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
# Error in macro ./top_compile.do line 22
# /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -2008 -work xil_defaultlib  \
# "../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd" \
# "../../../../DTC-front.srcs/sources_1/new/LinkFormat..."
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:45:10 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(60): ** Error: (vcom-1583) Illegal type converson from 'ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED' to 'std.STANDARD.INTEGER' (array to numeric).
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(63): VHDL Compiler exiting
# End time: 16:45:10 on May 07,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
# Error in macro ./top_compile.do line 22
# /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -2008 -work xil_defaultlib  \
# "../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd" \
# "../../../../DTC-front.srcs/sources_1/new/LinkFormat..."
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:46:07 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# ** Error (suppressible): ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(60): (vcom-1272) Length of expected is 4; length of actual is 6.
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(63): VHDL Compiler exiting
# End time: 16:46:07 on May 07,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
# Error in macro ./top_compile.do line 22
# /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -2008 -work xil_defaultlib  \
# "../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd" \
# "../../../../DTC-front.srcs/sources_1/new/LinkFormat..."
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:46:18 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# ** Error (suppressible): ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(60): (vcom-1272) Length of expected is 4; length of actual is 6.
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(63): VHDL Compiler exiting
# End time: 16:46:18 on May 07,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
# Error in macro ./top_compile.do line 22
# /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -2008 -work xil_defaultlib  \
# "../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd" \
# "../../../../DTC-front.srcs/sources_1/new/LinkFormat..."
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:47:15 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 16:47:15 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run 1ms
do {top_simulate.do}
# End time: 16:47:22 on May 07,2019, Elapsed time: 0:19:03
# Errors: 18, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:47:22 on May 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:48:02 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 16:48:02 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {top_simulate.do}
# End time: 16:48:03 on May 07,2019, Elapsed time: 0:00:41
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:48:03 on May 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_simulate.do}
# End time: 16:52:57 on May 07,2019, Elapsed time: 0:04:54
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:52:57 on May 07,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:53:07 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 16:53:07 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {top_simulate.do}
# End time: 16:53:09 on May 07,2019, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:53:09 on May 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:53:39 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 16:53:39 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {top_simulate.do}
# End time: 16:53:41 on May 07,2019, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:53:41 on May 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/top/gStubFormatter(1)/StubFormatterInstance/word_number
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:55:26 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# ** Error (suppressible): ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(62): (vcom-1272) Length of expected is 4; length of actual is 6.
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(64): VHDL Compiler exiting
# End time: 16:55:26 on May 07,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
# Error in macro ./top_compile.do line 22
# /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -2008 -work xil_defaultlib  \
# "../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd" \
# "../../../../DTC-front.srcs/sources_1/new/LinkFormat..."
add wave -position end  sim:/top/gStubFormatter(1)/StubFormatterInstance/word_number
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:55:42 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 16:55:42 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {top_simulate.do}
# End time: 16:55:45 on May 07,2019, Elapsed time: 0:02:04
# Errors: 4, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:55:45 on May 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:56:56 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# ** Error (suppressible): ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(62): (vcom-1272) Length of expected is 6; length of slice name is 4.
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(64): VHDL Compiler exiting
# End time: 16:56:56 on May 07,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
# Error in macro ./top_compile.do line 22
# /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -2008 -work xil_defaultlib  \
# "../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd" \
# "../../../../DTC-front.srcs/sources_1/new/LinkFormat..."
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:57:04 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# ** Error (suppressible): ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(62): (vcom-1272) Length of expected is 5; length of slice name is 4.
# ** Error: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(64): VHDL Compiler exiting
# End time: 16:57:04 on May 07,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
# Error in macro ./top_compile.do line 22
# /opt/MentorGraphics/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -2008 -work xil_defaultlib  \
# "../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd" \
# "../../../../DTC-front.srcs/sources_1/new/LinkFormat..."
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:57:13 on May 07,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 16:57:13 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

do {top_simulate.do}
# End time: 16:57:17 on May 07,2019, Elapsed time: 0:01:32
# Errors: 8, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:57:17 on May 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/top/gStubFormatter(1)/StubFormatterInstance/word_number
do {top_simulate.do}
# End time: 16:58:03 on May 07,2019, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 16:58:03 on May 07,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/top/gStubFormatter(1)/StubFormatterInstance/word_number
run 1 us
run 1 us
run
run
run
run
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 10:22:37 on May 09,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 10:22:37 on May 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {top_simulate.do}
# End time: 10:22:41 on May 09,2019, Elapsed time: 41:24:38
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 10:22:41 on May 09,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 10:34:45 on May 09,2019, Elapsed time: 0:12:04
# Errors: 0, Warnings: 0
