//-- STEP 0

WTR RST_N
WAIT 100 ns

//-- STEP 1
//-- Load Tempo Scroller

UART[UART_RPi] TX_START(76 79 65 68 95 83 67 82 79 76 76 69 82 95 84 69 77 80 79 0)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 82 68 89 0 0 0 0 0 0)
WAIT 10 us
UART[UART_RPi] TX_START(17 34 51 68)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 68 79 78 69 0 0 0 0 0)
//-- STEP 2
//-- Load Tempo Scroller several times

UART[UART_RPi] TX_START(76 79 65 68 95 83 67 82 79 76 76 69 82 95 84 69 77 80 79 0)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 82 68 89 0 0 0 0 0 0)
WAIT 10 us
UART[UART_RPi] TX_START(68 68 68 68)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 68 79 78 69 0 0 0 0 0)
UART[UART_RPi] TX_START(76 79 65 68 95 83 67 82 79 76 76 69 82 95 84 69 77 80 79 0)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 82 68 89 0 0 0 0 0 0)
WAIT 10 us
UART[UART_RPi] TX_START(85 85 85 85)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 68 79 78 69 0 0 0 0 0)
UART[UART_RPi] TX_START(76 79 65 68 95 83 67 82 79 76 76 69 82 95 84 69 77 80 79 0)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 82 68 89 0 0 0 0 0 0)
WAIT 10 us
UART[UART_RPi] TX_START(170 170 170 170)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 68 79 78 69 0 0 0 0 0)
UART[UART_RPi] TX_START(76 79 65 68 95 83 67 82 79 76 76 69 82 95 84 69 77 80 79 0)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 82 68 89 0 0 0 0 0 0)
WAIT 10 us
UART[UART_RPi] TX_START(0 0 0 0)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 68 79 78 69 0 0 0 0 0)
UART[UART_RPi] TX_START(76 79 65 68 95 83 67 82 79 76 76 69 82 95 84 69 77 80 79 0)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 82 68 89 0 0 0 0 0 0)
WAIT 10 us
UART[UART_RPi] TX_START(0 0 0 1)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 68 79 78 69 0 0 0 0 0)
UART[UART_RPi] TX_START(76 79 65 68 95 83 67 82 79 76 76 69 82 95 84 69 77 80 79 0)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 82 68 89 0 0 0 0 0 0)
WAIT 10 us
UART[UART_RPi] TX_START(16 32 48 64)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 68 79 78 69 0 0 0 0 0)
UART[UART_RPi] TX_START(76 79 65 68 95 83 67 82 79 76 76 69 82 95 84 69 77 80 79 0)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 82 68 89 0 0 0 0 0 0)
WAIT 10 us
UART[UART_RPi] TX_START(255 255 255 255)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 68 79 78 69 0 0 0 0 0)
UART[UART_RPi] TX_START(76 79 65 68 95 83 67 82 79 76 76 69 82 95 84 69 77 80 79 0)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 82 68 89 0 0 0 0 0 0)
WAIT 10 us
UART[UART_RPi] TX_START(113 114 115 116)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 68 79 78 69 0 0 0 0 0)
UART[UART_RPi] TX_START(76 79 65 68 95 83 67 82 79 76 76 69 82 95 84 69 77 80 79 0)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 82 68 89 0 0 0 0 0 0)
WAIT 10 us
UART[UART_RPi] TX_START(129 130 56 132)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 68 79 78 69 0 0 0 0 0)
UART[UART_RPi] TX_START(76 79 65 68 95 83 67 82 79 76 76 69 82 95 84 69 77 80 79 0)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 82 68 89 0 0 0 0 0 0)
WAIT 10 us
UART[UART_RPi] TX_START(222 173 190 239)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 84 69 77 80 79 95 68 79 78 69 0 0 0 0 0)
END_TEST