# do {tb_ip_clk_wiz_extend_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xpm".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xpm modelsim_lib/msim/xpm 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:56:15 on Oct 19,2024
# vlog -incr -sv -work xpm "+incdir+../../../../ip_clk_wiz_extend.gen/sources_1/ip/clk_wiz_0" F:/Vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv F:/Vivado/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Skipping module xpm_cdc_single
# -- Skipping module xpm_cdc_gray
# -- Skipping module xpm_cdc_handshake
# -- Skipping module xpm_cdc_pulse
# -- Skipping module xpm_cdc_array_single
# -- Skipping module xpm_cdc_sync_rst
# -- Skipping module xpm_cdc_async_rst
# -- Skipping module xpm_cdc_low_latency_handshake
# -- Skipping module xpm_memory_base
# -- Skipping module asym_bwe_bb
# -- Skipping module xpm_memory_dpdistram
# -- Skipping module xpm_memory_dprom
# -- Skipping module xpm_memory_sdpram
# -- Skipping module xpm_memory_spram
# -- Skipping module xpm_memory_sprom
# -- Skipping module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_gray
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_sync_rst
# 	xpm_cdc_async_rst
# 	xpm_cdc_low_latency_handshake
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 10:56:15 on Oct 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:56:15 on Oct 19,2024
# vcom -93 -work xpm F:/Vivado/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 10:56:15 on Oct 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:56:15 on Oct 19,2024
# vlog -incr -work xil_defaultlib "+incdir+../../../../ip_clk_wiz_extend.gen/sources_1/ip/clk_wiz_0" ../../../../ip_clk_wiz_extend.gen/sources_1/ip/ila_0/sim/ila_0.v ../../../../ip_clk_wiz_extend.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../ip_clk_wiz_extend.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../../rtl/ip_clk_wiz_extend.v ../../../../../sim/tb/tb_ip_clk_wiz_extend.v 
# -- Skipping module ila_0
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module ip_clk_wiz_extend
# -- Compiling module tb_ip_clk_wiz_extend
# 
# Top level modules:
# 	tb_ip_clk_wiz_extend
# End time: 10:56:15 on Oct 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:56:15 on Oct 19,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:56:16 on Oct 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
