|CORASP_Wave_Test
clock => tdmamin:tdma_min.clock
clock => corasp:cor_asp.clock
clock => testcor:test_cor.clock
avgVal[0] => corasp:cor_asp.avgVal[0]
avgVal[1] => corasp:cor_asp.avgVal[1]
avgVal[2] => corasp:cor_asp.avgVal[2]
avgVal[3] => corasp:cor_asp.avgVal[3]
avgVal[4] => corasp:cor_asp.avgVal[4]
avgVal[5] => corasp:cor_asp.avgVal[5]
avgVal[6] => corasp:cor_asp.avgVal[6]
avgVal[7] => corasp:cor_asp.avgVal[7]
avgVal[8] => corasp:cor_asp.avgVal[8]
avgVal[9] => corasp:cor_asp.avgVal[9]
avgVal[10] => corasp:cor_asp.avgVal[10]
avgVal[11] => corasp:cor_asp.avgVal[11]
avgVal[12] => corasp:cor_asp.avgVal[12]
avgVal[13] => corasp:cor_asp.avgVal[13]
avgVal[14] => corasp:cor_asp.avgVal[14]
avgVal[15] => corasp:cor_asp.avgVal[15]
calc => corasp:cor_asp.calc
flag => testcor:test_cor.flag
recvOut[0] <= tdmamin:tdma_min.recvs[2].data[0]
recvOut[1] <= tdmamin:tdma_min.recvs[2].data[1]
recvOut[2] <= tdmamin:tdma_min.recvs[2].data[2]
recvOut[3] <= tdmamin:tdma_min.recvs[2].data[3]
recvOut[4] <= tdmamin:tdma_min.recvs[2].data[4]
recvOut[5] <= tdmamin:tdma_min.recvs[2].data[5]
recvOut[6] <= tdmamin:tdma_min.recvs[2].data[6]
recvOut[7] <= tdmamin:tdma_min.recvs[2].data[7]
recvOut[8] <= tdmamin:tdma_min.recvs[2].data[8]
recvOut[9] <= tdmamin:tdma_min.recvs[2].data[9]
recvOut[10] <= tdmamin:tdma_min.recvs[2].data[10]
recvOut[11] <= tdmamin:tdma_min.recvs[2].data[11]
recvOut[12] <= tdmamin:tdma_min.recvs[2].data[12]
recvOut[13] <= tdmamin:tdma_min.recvs[2].data[13]
recvOut[14] <= tdmamin:tdma_min.recvs[2].data[14]
recvOut[15] <= tdmamin:tdma_min.recvs[2].data[15]
recvOut[16] <= tdmamin:tdma_min.recvs[2].data[16]
recvOut[17] <= tdmamin:tdma_min.recvs[2].data[17]
recvOut[18] <= tdmamin:tdma_min.recvs[2].data[18]
recvOut[19] <= tdmamin:tdma_min.recvs[2].data[19]
recvOut[20] <= tdmamin:tdma_min.recvs[2].data[20]
recvOut[21] <= tdmamin:tdma_min.recvs[2].data[21]
recvOut[22] <= tdmamin:tdma_min.recvs[2].data[22]
recvOut[23] <= tdmamin:tdma_min.recvs[2].data[23]
recvOut[24] <= tdmamin:tdma_min.recvs[2].data[24]
recvOut[25] <= tdmamin:tdma_min.recvs[2].data[25]
recvOut[26] <= tdmamin:tdma_min.recvs[2].data[26]
recvOut[27] <= tdmamin:tdma_min.recvs[2].data[27]
recvOut[28] <= tdmamin:tdma_min.recvs[2].data[28]
recvOut[29] <= tdmamin:tdma_min.recvs[2].data[29]
recvOut[30] <= tdmamin:tdma_min.recvs[2].data[30]
recvOut[31] <= tdmamin:tdma_min.recvs[2].data[31]
sendCorr[0] <= corasp:cor_asp.sendCorr[0]
sendCorr[1] <= corasp:cor_asp.sendCorr[1]
sendCorr[2] <= corasp:cor_asp.sendCorr[2]
sendCorr[3] <= corasp:cor_asp.sendCorr[3]
sendCorr[4] <= corasp:cor_asp.sendCorr[4]
sendCorr[5] <= corasp:cor_asp.sendCorr[5]
sendCorr[6] <= corasp:cor_asp.sendCorr[6]
sendCorr[7] <= corasp:cor_asp.sendCorr[7]
sendCorr[8] <= corasp:cor_asp.sendCorr[8]
sendCorr[9] <= corasp:cor_asp.sendCorr[9]
sendCorr[10] <= corasp:cor_asp.sendCorr[10]
sendCorr[11] <= corasp:cor_asp.sendCorr[11]
sendCorr[12] <= corasp:cor_asp.sendCorr[12]
sendCorr[13] <= corasp:cor_asp.sendCorr[13]
sendCorr[14] <= corasp:cor_asp.sendCorr[14]
sendCorr[15] <= corasp:cor_asp.sendCorr[15]
sendCorr[16] <= corasp:cor_asp.sendCorr[16]
sendCorr[17] <= corasp:cor_asp.sendCorr[17]
sendCorr[18] <= corasp:cor_asp.sendCorr[18]
sendCorr[19] <= corasp:cor_asp.sendCorr[19]
sendCorr[20] <= corasp:cor_asp.sendCorr[20]
sendCorr[21] <= corasp:cor_asp.sendCorr[21]
sendCorr[22] <= corasp:cor_asp.sendCorr[22]
sendCorr[23] <= corasp:cor_asp.sendCorr[23]
sendCorr[24] <= corasp:cor_asp.sendCorr[24]
sendCorr[25] <= corasp:cor_asp.sendCorr[25]
sendCorr[26] <= corasp:cor_asp.sendCorr[26]
sendCorr[27] <= corasp:cor_asp.sendCorr[27]
sendCorr[28] <= corasp:cor_asp.sendCorr[28]
sendCorr[29] <= corasp:cor_asp.sendCorr[29]
sendCorr[30] <= corasp:cor_asp.sendCorr[30]
sendCorr[31] <= corasp:cor_asp.sendCorr[31]


|CORASP_Wave_Test|TdmaMin:tdma_min
clock => tdmaminslots:slots.clock
clock => tdmamininterface:interfaces:0:interface.clock
clock => tdmamininterface:interfaces:1:interface.clock
clock => tdmamininterface:interfaces:2:interface.clock
clock => tdmamininterface:interfaces:3:interface.clock
clock => tdmamininterface:interfaces:4:interface.clock
clock => tdmamininterface:interfaces:5:interface.clock
clock => tdmamininterface:interfaces:6:interface.clock
clock => tdmamininterface:interfaces:7:interface.clock
sends[7].data[0] => tdmamininterface:interfaces:7:interface.send.data[0]
sends[7].data[1] => tdmamininterface:interfaces:7:interface.send.data[1]
sends[7].data[2] => tdmamininterface:interfaces:7:interface.send.data[2]
sends[7].data[3] => tdmamininterface:interfaces:7:interface.send.data[3]
sends[7].data[4] => tdmamininterface:interfaces:7:interface.send.data[4]
sends[7].data[5] => tdmamininterface:interfaces:7:interface.send.data[5]
sends[7].data[6] => tdmamininterface:interfaces:7:interface.send.data[6]
sends[7].data[7] => tdmamininterface:interfaces:7:interface.send.data[7]
sends[7].data[8] => tdmamininterface:interfaces:7:interface.send.data[8]
sends[7].data[9] => tdmamininterface:interfaces:7:interface.send.data[9]
sends[7].data[10] => tdmamininterface:interfaces:7:interface.send.data[10]
sends[7].data[11] => tdmamininterface:interfaces:7:interface.send.data[11]
sends[7].data[12] => tdmamininterface:interfaces:7:interface.send.data[12]
sends[7].data[13] => tdmamininterface:interfaces:7:interface.send.data[13]
sends[7].data[14] => tdmamininterface:interfaces:7:interface.send.data[14]
sends[7].data[15] => tdmamininterface:interfaces:7:interface.send.data[15]
sends[7].data[16] => tdmamininterface:interfaces:7:interface.send.data[16]
sends[7].data[17] => tdmamininterface:interfaces:7:interface.send.data[17]
sends[7].data[18] => tdmamininterface:interfaces:7:interface.send.data[18]
sends[7].data[19] => tdmamininterface:interfaces:7:interface.send.data[19]
sends[7].data[20] => tdmamininterface:interfaces:7:interface.send.data[20]
sends[7].data[21] => tdmamininterface:interfaces:7:interface.send.data[21]
sends[7].data[22] => tdmamininterface:interfaces:7:interface.send.data[22]
sends[7].data[23] => tdmamininterface:interfaces:7:interface.send.data[23]
sends[7].data[24] => tdmamininterface:interfaces:7:interface.send.data[24]
sends[7].data[25] => tdmamininterface:interfaces:7:interface.send.data[25]
sends[7].data[26] => tdmamininterface:interfaces:7:interface.send.data[26]
sends[7].data[27] => tdmamininterface:interfaces:7:interface.send.data[27]
sends[7].data[28] => tdmamininterface:interfaces:7:interface.send.data[28]
sends[7].data[29] => tdmamininterface:interfaces:7:interface.send.data[29]
sends[7].data[30] => tdmamininterface:interfaces:7:interface.send.data[30]
sends[7].data[31] => tdmamininterface:interfaces:7:interface.send.data[31]
sends[7].addr[0] => tdmamininterface:interfaces:7:interface.send.addr[0]
sends[7].addr[1] => tdmamininterface:interfaces:7:interface.send.addr[1]
sends[7].addr[2] => tdmamininterface:interfaces:7:interface.send.addr[2]
sends[7].addr[3] => tdmamininterface:interfaces:7:interface.send.addr[3]
sends[7].addr[4] => tdmamininterface:interfaces:7:interface.send.addr[4]
sends[7].addr[5] => tdmamininterface:interfaces:7:interface.send.addr[5]
sends[7].addr[6] => tdmamininterface:interfaces:7:interface.send.addr[6]
sends[7].addr[7] => tdmamininterface:interfaces:7:interface.send.addr[7]
sends[6].data[0] => tdmamininterface:interfaces:6:interface.send.data[0]
sends[6].data[1] => tdmamininterface:interfaces:6:interface.send.data[1]
sends[6].data[2] => tdmamininterface:interfaces:6:interface.send.data[2]
sends[6].data[3] => tdmamininterface:interfaces:6:interface.send.data[3]
sends[6].data[4] => tdmamininterface:interfaces:6:interface.send.data[4]
sends[6].data[5] => tdmamininterface:interfaces:6:interface.send.data[5]
sends[6].data[6] => tdmamininterface:interfaces:6:interface.send.data[6]
sends[6].data[7] => tdmamininterface:interfaces:6:interface.send.data[7]
sends[6].data[8] => tdmamininterface:interfaces:6:interface.send.data[8]
sends[6].data[9] => tdmamininterface:interfaces:6:interface.send.data[9]
sends[6].data[10] => tdmamininterface:interfaces:6:interface.send.data[10]
sends[6].data[11] => tdmamininterface:interfaces:6:interface.send.data[11]
sends[6].data[12] => tdmamininterface:interfaces:6:interface.send.data[12]
sends[6].data[13] => tdmamininterface:interfaces:6:interface.send.data[13]
sends[6].data[14] => tdmamininterface:interfaces:6:interface.send.data[14]
sends[6].data[15] => tdmamininterface:interfaces:6:interface.send.data[15]
sends[6].data[16] => tdmamininterface:interfaces:6:interface.send.data[16]
sends[6].data[17] => tdmamininterface:interfaces:6:interface.send.data[17]
sends[6].data[18] => tdmamininterface:interfaces:6:interface.send.data[18]
sends[6].data[19] => tdmamininterface:interfaces:6:interface.send.data[19]
sends[6].data[20] => tdmamininterface:interfaces:6:interface.send.data[20]
sends[6].data[21] => tdmamininterface:interfaces:6:interface.send.data[21]
sends[6].data[22] => tdmamininterface:interfaces:6:interface.send.data[22]
sends[6].data[23] => tdmamininterface:interfaces:6:interface.send.data[23]
sends[6].data[24] => tdmamininterface:interfaces:6:interface.send.data[24]
sends[6].data[25] => tdmamininterface:interfaces:6:interface.send.data[25]
sends[6].data[26] => tdmamininterface:interfaces:6:interface.send.data[26]
sends[6].data[27] => tdmamininterface:interfaces:6:interface.send.data[27]
sends[6].data[28] => tdmamininterface:interfaces:6:interface.send.data[28]
sends[6].data[29] => tdmamininterface:interfaces:6:interface.send.data[29]
sends[6].data[30] => tdmamininterface:interfaces:6:interface.send.data[30]
sends[6].data[31] => tdmamininterface:interfaces:6:interface.send.data[31]
sends[6].addr[0] => tdmamininterface:interfaces:6:interface.send.addr[0]
sends[6].addr[1] => tdmamininterface:interfaces:6:interface.send.addr[1]
sends[6].addr[2] => tdmamininterface:interfaces:6:interface.send.addr[2]
sends[6].addr[3] => tdmamininterface:interfaces:6:interface.send.addr[3]
sends[6].addr[4] => tdmamininterface:interfaces:6:interface.send.addr[4]
sends[6].addr[5] => tdmamininterface:interfaces:6:interface.send.addr[5]
sends[6].addr[6] => tdmamininterface:interfaces:6:interface.send.addr[6]
sends[6].addr[7] => tdmamininterface:interfaces:6:interface.send.addr[7]
sends[5].data[0] => tdmamininterface:interfaces:5:interface.send.data[0]
sends[5].data[1] => tdmamininterface:interfaces:5:interface.send.data[1]
sends[5].data[2] => tdmamininterface:interfaces:5:interface.send.data[2]
sends[5].data[3] => tdmamininterface:interfaces:5:interface.send.data[3]
sends[5].data[4] => tdmamininterface:interfaces:5:interface.send.data[4]
sends[5].data[5] => tdmamininterface:interfaces:5:interface.send.data[5]
sends[5].data[6] => tdmamininterface:interfaces:5:interface.send.data[6]
sends[5].data[7] => tdmamininterface:interfaces:5:interface.send.data[7]
sends[5].data[8] => tdmamininterface:interfaces:5:interface.send.data[8]
sends[5].data[9] => tdmamininterface:interfaces:5:interface.send.data[9]
sends[5].data[10] => tdmamininterface:interfaces:5:interface.send.data[10]
sends[5].data[11] => tdmamininterface:interfaces:5:interface.send.data[11]
sends[5].data[12] => tdmamininterface:interfaces:5:interface.send.data[12]
sends[5].data[13] => tdmamininterface:interfaces:5:interface.send.data[13]
sends[5].data[14] => tdmamininterface:interfaces:5:interface.send.data[14]
sends[5].data[15] => tdmamininterface:interfaces:5:interface.send.data[15]
sends[5].data[16] => tdmamininterface:interfaces:5:interface.send.data[16]
sends[5].data[17] => tdmamininterface:interfaces:5:interface.send.data[17]
sends[5].data[18] => tdmamininterface:interfaces:5:interface.send.data[18]
sends[5].data[19] => tdmamininterface:interfaces:5:interface.send.data[19]
sends[5].data[20] => tdmamininterface:interfaces:5:interface.send.data[20]
sends[5].data[21] => tdmamininterface:interfaces:5:interface.send.data[21]
sends[5].data[22] => tdmamininterface:interfaces:5:interface.send.data[22]
sends[5].data[23] => tdmamininterface:interfaces:5:interface.send.data[23]
sends[5].data[24] => tdmamininterface:interfaces:5:interface.send.data[24]
sends[5].data[25] => tdmamininterface:interfaces:5:interface.send.data[25]
sends[5].data[26] => tdmamininterface:interfaces:5:interface.send.data[26]
sends[5].data[27] => tdmamininterface:interfaces:5:interface.send.data[27]
sends[5].data[28] => tdmamininterface:interfaces:5:interface.send.data[28]
sends[5].data[29] => tdmamininterface:interfaces:5:interface.send.data[29]
sends[5].data[30] => tdmamininterface:interfaces:5:interface.send.data[30]
sends[5].data[31] => tdmamininterface:interfaces:5:interface.send.data[31]
sends[5].addr[0] => tdmamininterface:interfaces:5:interface.send.addr[0]
sends[5].addr[1] => tdmamininterface:interfaces:5:interface.send.addr[1]
sends[5].addr[2] => tdmamininterface:interfaces:5:interface.send.addr[2]
sends[5].addr[3] => tdmamininterface:interfaces:5:interface.send.addr[3]
sends[5].addr[4] => tdmamininterface:interfaces:5:interface.send.addr[4]
sends[5].addr[5] => tdmamininterface:interfaces:5:interface.send.addr[5]
sends[5].addr[6] => tdmamininterface:interfaces:5:interface.send.addr[6]
sends[5].addr[7] => tdmamininterface:interfaces:5:interface.send.addr[7]
sends[4].data[0] => tdmamininterface:interfaces:4:interface.send.data[0]
sends[4].data[1] => tdmamininterface:interfaces:4:interface.send.data[1]
sends[4].data[2] => tdmamininterface:interfaces:4:interface.send.data[2]
sends[4].data[3] => tdmamininterface:interfaces:4:interface.send.data[3]
sends[4].data[4] => tdmamininterface:interfaces:4:interface.send.data[4]
sends[4].data[5] => tdmamininterface:interfaces:4:interface.send.data[5]
sends[4].data[6] => tdmamininterface:interfaces:4:interface.send.data[6]
sends[4].data[7] => tdmamininterface:interfaces:4:interface.send.data[7]
sends[4].data[8] => tdmamininterface:interfaces:4:interface.send.data[8]
sends[4].data[9] => tdmamininterface:interfaces:4:interface.send.data[9]
sends[4].data[10] => tdmamininterface:interfaces:4:interface.send.data[10]
sends[4].data[11] => tdmamininterface:interfaces:4:interface.send.data[11]
sends[4].data[12] => tdmamininterface:interfaces:4:interface.send.data[12]
sends[4].data[13] => tdmamininterface:interfaces:4:interface.send.data[13]
sends[4].data[14] => tdmamininterface:interfaces:4:interface.send.data[14]
sends[4].data[15] => tdmamininterface:interfaces:4:interface.send.data[15]
sends[4].data[16] => tdmamininterface:interfaces:4:interface.send.data[16]
sends[4].data[17] => tdmamininterface:interfaces:4:interface.send.data[17]
sends[4].data[18] => tdmamininterface:interfaces:4:interface.send.data[18]
sends[4].data[19] => tdmamininterface:interfaces:4:interface.send.data[19]
sends[4].data[20] => tdmamininterface:interfaces:4:interface.send.data[20]
sends[4].data[21] => tdmamininterface:interfaces:4:interface.send.data[21]
sends[4].data[22] => tdmamininterface:interfaces:4:interface.send.data[22]
sends[4].data[23] => tdmamininterface:interfaces:4:interface.send.data[23]
sends[4].data[24] => tdmamininterface:interfaces:4:interface.send.data[24]
sends[4].data[25] => tdmamininterface:interfaces:4:interface.send.data[25]
sends[4].data[26] => tdmamininterface:interfaces:4:interface.send.data[26]
sends[4].data[27] => tdmamininterface:interfaces:4:interface.send.data[27]
sends[4].data[28] => tdmamininterface:interfaces:4:interface.send.data[28]
sends[4].data[29] => tdmamininterface:interfaces:4:interface.send.data[29]
sends[4].data[30] => tdmamininterface:interfaces:4:interface.send.data[30]
sends[4].data[31] => tdmamininterface:interfaces:4:interface.send.data[31]
sends[4].addr[0] => tdmamininterface:interfaces:4:interface.send.addr[0]
sends[4].addr[1] => tdmamininterface:interfaces:4:interface.send.addr[1]
sends[4].addr[2] => tdmamininterface:interfaces:4:interface.send.addr[2]
sends[4].addr[3] => tdmamininterface:interfaces:4:interface.send.addr[3]
sends[4].addr[4] => tdmamininterface:interfaces:4:interface.send.addr[4]
sends[4].addr[5] => tdmamininterface:interfaces:4:interface.send.addr[5]
sends[4].addr[6] => tdmamininterface:interfaces:4:interface.send.addr[6]
sends[4].addr[7] => tdmamininterface:interfaces:4:interface.send.addr[7]
sends[3].data[0] => tdmamininterface:interfaces:3:interface.send.data[0]
sends[3].data[1] => tdmamininterface:interfaces:3:interface.send.data[1]
sends[3].data[2] => tdmamininterface:interfaces:3:interface.send.data[2]
sends[3].data[3] => tdmamininterface:interfaces:3:interface.send.data[3]
sends[3].data[4] => tdmamininterface:interfaces:3:interface.send.data[4]
sends[3].data[5] => tdmamininterface:interfaces:3:interface.send.data[5]
sends[3].data[6] => tdmamininterface:interfaces:3:interface.send.data[6]
sends[3].data[7] => tdmamininterface:interfaces:3:interface.send.data[7]
sends[3].data[8] => tdmamininterface:interfaces:3:interface.send.data[8]
sends[3].data[9] => tdmamininterface:interfaces:3:interface.send.data[9]
sends[3].data[10] => tdmamininterface:interfaces:3:interface.send.data[10]
sends[3].data[11] => tdmamininterface:interfaces:3:interface.send.data[11]
sends[3].data[12] => tdmamininterface:interfaces:3:interface.send.data[12]
sends[3].data[13] => tdmamininterface:interfaces:3:interface.send.data[13]
sends[3].data[14] => tdmamininterface:interfaces:3:interface.send.data[14]
sends[3].data[15] => tdmamininterface:interfaces:3:interface.send.data[15]
sends[3].data[16] => tdmamininterface:interfaces:3:interface.send.data[16]
sends[3].data[17] => tdmamininterface:interfaces:3:interface.send.data[17]
sends[3].data[18] => tdmamininterface:interfaces:3:interface.send.data[18]
sends[3].data[19] => tdmamininterface:interfaces:3:interface.send.data[19]
sends[3].data[20] => tdmamininterface:interfaces:3:interface.send.data[20]
sends[3].data[21] => tdmamininterface:interfaces:3:interface.send.data[21]
sends[3].data[22] => tdmamininterface:interfaces:3:interface.send.data[22]
sends[3].data[23] => tdmamininterface:interfaces:3:interface.send.data[23]
sends[3].data[24] => tdmamininterface:interfaces:3:interface.send.data[24]
sends[3].data[25] => tdmamininterface:interfaces:3:interface.send.data[25]
sends[3].data[26] => tdmamininterface:interfaces:3:interface.send.data[26]
sends[3].data[27] => tdmamininterface:interfaces:3:interface.send.data[27]
sends[3].data[28] => tdmamininterface:interfaces:3:interface.send.data[28]
sends[3].data[29] => tdmamininterface:interfaces:3:interface.send.data[29]
sends[3].data[30] => tdmamininterface:interfaces:3:interface.send.data[30]
sends[3].data[31] => tdmamininterface:interfaces:3:interface.send.data[31]
sends[3].addr[0] => tdmamininterface:interfaces:3:interface.send.addr[0]
sends[3].addr[1] => tdmamininterface:interfaces:3:interface.send.addr[1]
sends[3].addr[2] => tdmamininterface:interfaces:3:interface.send.addr[2]
sends[3].addr[3] => tdmamininterface:interfaces:3:interface.send.addr[3]
sends[3].addr[4] => tdmamininterface:interfaces:3:interface.send.addr[4]
sends[3].addr[5] => tdmamininterface:interfaces:3:interface.send.addr[5]
sends[3].addr[6] => tdmamininterface:interfaces:3:interface.send.addr[6]
sends[3].addr[7] => tdmamininterface:interfaces:3:interface.send.addr[7]
sends[2].data[0] => tdmamininterface:interfaces:2:interface.send.data[0]
sends[2].data[1] => tdmamininterface:interfaces:2:interface.send.data[1]
sends[2].data[2] => tdmamininterface:interfaces:2:interface.send.data[2]
sends[2].data[3] => tdmamininterface:interfaces:2:interface.send.data[3]
sends[2].data[4] => tdmamininterface:interfaces:2:interface.send.data[4]
sends[2].data[5] => tdmamininterface:interfaces:2:interface.send.data[5]
sends[2].data[6] => tdmamininterface:interfaces:2:interface.send.data[6]
sends[2].data[7] => tdmamininterface:interfaces:2:interface.send.data[7]
sends[2].data[8] => tdmamininterface:interfaces:2:interface.send.data[8]
sends[2].data[9] => tdmamininterface:interfaces:2:interface.send.data[9]
sends[2].data[10] => tdmamininterface:interfaces:2:interface.send.data[10]
sends[2].data[11] => tdmamininterface:interfaces:2:interface.send.data[11]
sends[2].data[12] => tdmamininterface:interfaces:2:interface.send.data[12]
sends[2].data[13] => tdmamininterface:interfaces:2:interface.send.data[13]
sends[2].data[14] => tdmamininterface:interfaces:2:interface.send.data[14]
sends[2].data[15] => tdmamininterface:interfaces:2:interface.send.data[15]
sends[2].data[16] => tdmamininterface:interfaces:2:interface.send.data[16]
sends[2].data[17] => tdmamininterface:interfaces:2:interface.send.data[17]
sends[2].data[18] => tdmamininterface:interfaces:2:interface.send.data[18]
sends[2].data[19] => tdmamininterface:interfaces:2:interface.send.data[19]
sends[2].data[20] => tdmamininterface:interfaces:2:interface.send.data[20]
sends[2].data[21] => tdmamininterface:interfaces:2:interface.send.data[21]
sends[2].data[22] => tdmamininterface:interfaces:2:interface.send.data[22]
sends[2].data[23] => tdmamininterface:interfaces:2:interface.send.data[23]
sends[2].data[24] => tdmamininterface:interfaces:2:interface.send.data[24]
sends[2].data[25] => tdmamininterface:interfaces:2:interface.send.data[25]
sends[2].data[26] => tdmamininterface:interfaces:2:interface.send.data[26]
sends[2].data[27] => tdmamininterface:interfaces:2:interface.send.data[27]
sends[2].data[28] => tdmamininterface:interfaces:2:interface.send.data[28]
sends[2].data[29] => tdmamininterface:interfaces:2:interface.send.data[29]
sends[2].data[30] => tdmamininterface:interfaces:2:interface.send.data[30]
sends[2].data[31] => tdmamininterface:interfaces:2:interface.send.data[31]
sends[2].addr[0] => tdmamininterface:interfaces:2:interface.send.addr[0]
sends[2].addr[1] => tdmamininterface:interfaces:2:interface.send.addr[1]
sends[2].addr[2] => tdmamininterface:interfaces:2:interface.send.addr[2]
sends[2].addr[3] => tdmamininterface:interfaces:2:interface.send.addr[3]
sends[2].addr[4] => tdmamininterface:interfaces:2:interface.send.addr[4]
sends[2].addr[5] => tdmamininterface:interfaces:2:interface.send.addr[5]
sends[2].addr[6] => tdmamininterface:interfaces:2:interface.send.addr[6]
sends[2].addr[7] => tdmamininterface:interfaces:2:interface.send.addr[7]
sends[1].data[0] => tdmamininterface:interfaces:1:interface.send.data[0]
sends[1].data[1] => tdmamininterface:interfaces:1:interface.send.data[1]
sends[1].data[2] => tdmamininterface:interfaces:1:interface.send.data[2]
sends[1].data[3] => tdmamininterface:interfaces:1:interface.send.data[3]
sends[1].data[4] => tdmamininterface:interfaces:1:interface.send.data[4]
sends[1].data[5] => tdmamininterface:interfaces:1:interface.send.data[5]
sends[1].data[6] => tdmamininterface:interfaces:1:interface.send.data[6]
sends[1].data[7] => tdmamininterface:interfaces:1:interface.send.data[7]
sends[1].data[8] => tdmamininterface:interfaces:1:interface.send.data[8]
sends[1].data[9] => tdmamininterface:interfaces:1:interface.send.data[9]
sends[1].data[10] => tdmamininterface:interfaces:1:interface.send.data[10]
sends[1].data[11] => tdmamininterface:interfaces:1:interface.send.data[11]
sends[1].data[12] => tdmamininterface:interfaces:1:interface.send.data[12]
sends[1].data[13] => tdmamininterface:interfaces:1:interface.send.data[13]
sends[1].data[14] => tdmamininterface:interfaces:1:interface.send.data[14]
sends[1].data[15] => tdmamininterface:interfaces:1:interface.send.data[15]
sends[1].data[16] => tdmamininterface:interfaces:1:interface.send.data[16]
sends[1].data[17] => tdmamininterface:interfaces:1:interface.send.data[17]
sends[1].data[18] => tdmamininterface:interfaces:1:interface.send.data[18]
sends[1].data[19] => tdmamininterface:interfaces:1:interface.send.data[19]
sends[1].data[20] => tdmamininterface:interfaces:1:interface.send.data[20]
sends[1].data[21] => tdmamininterface:interfaces:1:interface.send.data[21]
sends[1].data[22] => tdmamininterface:interfaces:1:interface.send.data[22]
sends[1].data[23] => tdmamininterface:interfaces:1:interface.send.data[23]
sends[1].data[24] => tdmamininterface:interfaces:1:interface.send.data[24]
sends[1].data[25] => tdmamininterface:interfaces:1:interface.send.data[25]
sends[1].data[26] => tdmamininterface:interfaces:1:interface.send.data[26]
sends[1].data[27] => tdmamininterface:interfaces:1:interface.send.data[27]
sends[1].data[28] => tdmamininterface:interfaces:1:interface.send.data[28]
sends[1].data[29] => tdmamininterface:interfaces:1:interface.send.data[29]
sends[1].data[30] => tdmamininterface:interfaces:1:interface.send.data[30]
sends[1].data[31] => tdmamininterface:interfaces:1:interface.send.data[31]
sends[1].addr[0] => tdmamininterface:interfaces:1:interface.send.addr[0]
sends[1].addr[1] => tdmamininterface:interfaces:1:interface.send.addr[1]
sends[1].addr[2] => tdmamininterface:interfaces:1:interface.send.addr[2]
sends[1].addr[3] => tdmamininterface:interfaces:1:interface.send.addr[3]
sends[1].addr[4] => tdmamininterface:interfaces:1:interface.send.addr[4]
sends[1].addr[5] => tdmamininterface:interfaces:1:interface.send.addr[5]
sends[1].addr[6] => tdmamininterface:interfaces:1:interface.send.addr[6]
sends[1].addr[7] => tdmamininterface:interfaces:1:interface.send.addr[7]
sends[0].data[0] => tdmamininterface:interfaces:0:interface.send.data[0]
sends[0].data[1] => tdmamininterface:interfaces:0:interface.send.data[1]
sends[0].data[2] => tdmamininterface:interfaces:0:interface.send.data[2]
sends[0].data[3] => tdmamininterface:interfaces:0:interface.send.data[3]
sends[0].data[4] => tdmamininterface:interfaces:0:interface.send.data[4]
sends[0].data[5] => tdmamininterface:interfaces:0:interface.send.data[5]
sends[0].data[6] => tdmamininterface:interfaces:0:interface.send.data[6]
sends[0].data[7] => tdmamininterface:interfaces:0:interface.send.data[7]
sends[0].data[8] => tdmamininterface:interfaces:0:interface.send.data[8]
sends[0].data[9] => tdmamininterface:interfaces:0:interface.send.data[9]
sends[0].data[10] => tdmamininterface:interfaces:0:interface.send.data[10]
sends[0].data[11] => tdmamininterface:interfaces:0:interface.send.data[11]
sends[0].data[12] => tdmamininterface:interfaces:0:interface.send.data[12]
sends[0].data[13] => tdmamininterface:interfaces:0:interface.send.data[13]
sends[0].data[14] => tdmamininterface:interfaces:0:interface.send.data[14]
sends[0].data[15] => tdmamininterface:interfaces:0:interface.send.data[15]
sends[0].data[16] => tdmamininterface:interfaces:0:interface.send.data[16]
sends[0].data[17] => tdmamininterface:interfaces:0:interface.send.data[17]
sends[0].data[18] => tdmamininterface:interfaces:0:interface.send.data[18]
sends[0].data[19] => tdmamininterface:interfaces:0:interface.send.data[19]
sends[0].data[20] => tdmamininterface:interfaces:0:interface.send.data[20]
sends[0].data[21] => tdmamininterface:interfaces:0:interface.send.data[21]
sends[0].data[22] => tdmamininterface:interfaces:0:interface.send.data[22]
sends[0].data[23] => tdmamininterface:interfaces:0:interface.send.data[23]
sends[0].data[24] => tdmamininterface:interfaces:0:interface.send.data[24]
sends[0].data[25] => tdmamininterface:interfaces:0:interface.send.data[25]
sends[0].data[26] => tdmamininterface:interfaces:0:interface.send.data[26]
sends[0].data[27] => tdmamininterface:interfaces:0:interface.send.data[27]
sends[0].data[28] => tdmamininterface:interfaces:0:interface.send.data[28]
sends[0].data[29] => tdmamininterface:interfaces:0:interface.send.data[29]
sends[0].data[30] => tdmamininterface:interfaces:0:interface.send.data[30]
sends[0].data[31] => tdmamininterface:interfaces:0:interface.send.data[31]
sends[0].addr[0] => tdmamininterface:interfaces:0:interface.send.addr[0]
sends[0].addr[1] => tdmamininterface:interfaces:0:interface.send.addr[1]
sends[0].addr[2] => tdmamininterface:interfaces:0:interface.send.addr[2]
sends[0].addr[3] => tdmamininterface:interfaces:0:interface.send.addr[3]
sends[0].addr[4] => tdmamininterface:interfaces:0:interface.send.addr[4]
sends[0].addr[5] => tdmamininterface:interfaces:0:interface.send.addr[5]
sends[0].addr[6] => tdmamininterface:interfaces:0:interface.send.addr[6]
sends[0].addr[7] => tdmamininterface:interfaces:0:interface.send.addr[7]
recvs[7].data[0] <= tdmamininterface:interfaces:7:interface.recv.data[0]
recvs[7].data[1] <= tdmamininterface:interfaces:7:interface.recv.data[1]
recvs[7].data[2] <= tdmamininterface:interfaces:7:interface.recv.data[2]
recvs[7].data[3] <= tdmamininterface:interfaces:7:interface.recv.data[3]
recvs[7].data[4] <= tdmamininterface:interfaces:7:interface.recv.data[4]
recvs[7].data[5] <= tdmamininterface:interfaces:7:interface.recv.data[5]
recvs[7].data[6] <= tdmamininterface:interfaces:7:interface.recv.data[6]
recvs[7].data[7] <= tdmamininterface:interfaces:7:interface.recv.data[7]
recvs[7].data[8] <= tdmamininterface:interfaces:7:interface.recv.data[8]
recvs[7].data[9] <= tdmamininterface:interfaces:7:interface.recv.data[9]
recvs[7].data[10] <= tdmamininterface:interfaces:7:interface.recv.data[10]
recvs[7].data[11] <= tdmamininterface:interfaces:7:interface.recv.data[11]
recvs[7].data[12] <= tdmamininterface:interfaces:7:interface.recv.data[12]
recvs[7].data[13] <= tdmamininterface:interfaces:7:interface.recv.data[13]
recvs[7].data[14] <= tdmamininterface:interfaces:7:interface.recv.data[14]
recvs[7].data[15] <= tdmamininterface:interfaces:7:interface.recv.data[15]
recvs[7].data[16] <= tdmamininterface:interfaces:7:interface.recv.data[16]
recvs[7].data[17] <= tdmamininterface:interfaces:7:interface.recv.data[17]
recvs[7].data[18] <= tdmamininterface:interfaces:7:interface.recv.data[18]
recvs[7].data[19] <= tdmamininterface:interfaces:7:interface.recv.data[19]
recvs[7].data[20] <= tdmamininterface:interfaces:7:interface.recv.data[20]
recvs[7].data[21] <= tdmamininterface:interfaces:7:interface.recv.data[21]
recvs[7].data[22] <= tdmamininterface:interfaces:7:interface.recv.data[22]
recvs[7].data[23] <= tdmamininterface:interfaces:7:interface.recv.data[23]
recvs[7].data[24] <= tdmamininterface:interfaces:7:interface.recv.data[24]
recvs[7].data[25] <= tdmamininterface:interfaces:7:interface.recv.data[25]
recvs[7].data[26] <= tdmamininterface:interfaces:7:interface.recv.data[26]
recvs[7].data[27] <= tdmamininterface:interfaces:7:interface.recv.data[27]
recvs[7].data[28] <= tdmamininterface:interfaces:7:interface.recv.data[28]
recvs[7].data[29] <= tdmamininterface:interfaces:7:interface.recv.data[29]
recvs[7].data[30] <= tdmamininterface:interfaces:7:interface.recv.data[30]
recvs[7].data[31] <= tdmamininterface:interfaces:7:interface.recv.data[31]
recvs[7].addr[0] <= tdmamininterface:interfaces:7:interface.recv.addr[0]
recvs[7].addr[1] <= tdmamininterface:interfaces:7:interface.recv.addr[1]
recvs[7].addr[2] <= tdmamininterface:interfaces:7:interface.recv.addr[2]
recvs[7].addr[3] <= tdmamininterface:interfaces:7:interface.recv.addr[3]
recvs[7].addr[4] <= tdmamininterface:interfaces:7:interface.recv.addr[4]
recvs[7].addr[5] <= tdmamininterface:interfaces:7:interface.recv.addr[5]
recvs[7].addr[6] <= tdmamininterface:interfaces:7:interface.recv.addr[6]
recvs[7].addr[7] <= tdmamininterface:interfaces:7:interface.recv.addr[7]
recvs[6].data[0] <= tdmamininterface:interfaces:6:interface.recv.data[0]
recvs[6].data[1] <= tdmamininterface:interfaces:6:interface.recv.data[1]
recvs[6].data[2] <= tdmamininterface:interfaces:6:interface.recv.data[2]
recvs[6].data[3] <= tdmamininterface:interfaces:6:interface.recv.data[3]
recvs[6].data[4] <= tdmamininterface:interfaces:6:interface.recv.data[4]
recvs[6].data[5] <= tdmamininterface:interfaces:6:interface.recv.data[5]
recvs[6].data[6] <= tdmamininterface:interfaces:6:interface.recv.data[6]
recvs[6].data[7] <= tdmamininterface:interfaces:6:interface.recv.data[7]
recvs[6].data[8] <= tdmamininterface:interfaces:6:interface.recv.data[8]
recvs[6].data[9] <= tdmamininterface:interfaces:6:interface.recv.data[9]
recvs[6].data[10] <= tdmamininterface:interfaces:6:interface.recv.data[10]
recvs[6].data[11] <= tdmamininterface:interfaces:6:interface.recv.data[11]
recvs[6].data[12] <= tdmamininterface:interfaces:6:interface.recv.data[12]
recvs[6].data[13] <= tdmamininterface:interfaces:6:interface.recv.data[13]
recvs[6].data[14] <= tdmamininterface:interfaces:6:interface.recv.data[14]
recvs[6].data[15] <= tdmamininterface:interfaces:6:interface.recv.data[15]
recvs[6].data[16] <= tdmamininterface:interfaces:6:interface.recv.data[16]
recvs[6].data[17] <= tdmamininterface:interfaces:6:interface.recv.data[17]
recvs[6].data[18] <= tdmamininterface:interfaces:6:interface.recv.data[18]
recvs[6].data[19] <= tdmamininterface:interfaces:6:interface.recv.data[19]
recvs[6].data[20] <= tdmamininterface:interfaces:6:interface.recv.data[20]
recvs[6].data[21] <= tdmamininterface:interfaces:6:interface.recv.data[21]
recvs[6].data[22] <= tdmamininterface:interfaces:6:interface.recv.data[22]
recvs[6].data[23] <= tdmamininterface:interfaces:6:interface.recv.data[23]
recvs[6].data[24] <= tdmamininterface:interfaces:6:interface.recv.data[24]
recvs[6].data[25] <= tdmamininterface:interfaces:6:interface.recv.data[25]
recvs[6].data[26] <= tdmamininterface:interfaces:6:interface.recv.data[26]
recvs[6].data[27] <= tdmamininterface:interfaces:6:interface.recv.data[27]
recvs[6].data[28] <= tdmamininterface:interfaces:6:interface.recv.data[28]
recvs[6].data[29] <= tdmamininterface:interfaces:6:interface.recv.data[29]
recvs[6].data[30] <= tdmamininterface:interfaces:6:interface.recv.data[30]
recvs[6].data[31] <= tdmamininterface:interfaces:6:interface.recv.data[31]
recvs[6].addr[0] <= tdmamininterface:interfaces:6:interface.recv.addr[0]
recvs[6].addr[1] <= tdmamininterface:interfaces:6:interface.recv.addr[1]
recvs[6].addr[2] <= tdmamininterface:interfaces:6:interface.recv.addr[2]
recvs[6].addr[3] <= tdmamininterface:interfaces:6:interface.recv.addr[3]
recvs[6].addr[4] <= tdmamininterface:interfaces:6:interface.recv.addr[4]
recvs[6].addr[5] <= tdmamininterface:interfaces:6:interface.recv.addr[5]
recvs[6].addr[6] <= tdmamininterface:interfaces:6:interface.recv.addr[6]
recvs[6].addr[7] <= tdmamininterface:interfaces:6:interface.recv.addr[7]
recvs[5].data[0] <= tdmamininterface:interfaces:5:interface.recv.data[0]
recvs[5].data[1] <= tdmamininterface:interfaces:5:interface.recv.data[1]
recvs[5].data[2] <= tdmamininterface:interfaces:5:interface.recv.data[2]
recvs[5].data[3] <= tdmamininterface:interfaces:5:interface.recv.data[3]
recvs[5].data[4] <= tdmamininterface:interfaces:5:interface.recv.data[4]
recvs[5].data[5] <= tdmamininterface:interfaces:5:interface.recv.data[5]
recvs[5].data[6] <= tdmamininterface:interfaces:5:interface.recv.data[6]
recvs[5].data[7] <= tdmamininterface:interfaces:5:interface.recv.data[7]
recvs[5].data[8] <= tdmamininterface:interfaces:5:interface.recv.data[8]
recvs[5].data[9] <= tdmamininterface:interfaces:5:interface.recv.data[9]
recvs[5].data[10] <= tdmamininterface:interfaces:5:interface.recv.data[10]
recvs[5].data[11] <= tdmamininterface:interfaces:5:interface.recv.data[11]
recvs[5].data[12] <= tdmamininterface:interfaces:5:interface.recv.data[12]
recvs[5].data[13] <= tdmamininterface:interfaces:5:interface.recv.data[13]
recvs[5].data[14] <= tdmamininterface:interfaces:5:interface.recv.data[14]
recvs[5].data[15] <= tdmamininterface:interfaces:5:interface.recv.data[15]
recvs[5].data[16] <= tdmamininterface:interfaces:5:interface.recv.data[16]
recvs[5].data[17] <= tdmamininterface:interfaces:5:interface.recv.data[17]
recvs[5].data[18] <= tdmamininterface:interfaces:5:interface.recv.data[18]
recvs[5].data[19] <= tdmamininterface:interfaces:5:interface.recv.data[19]
recvs[5].data[20] <= tdmamininterface:interfaces:5:interface.recv.data[20]
recvs[5].data[21] <= tdmamininterface:interfaces:5:interface.recv.data[21]
recvs[5].data[22] <= tdmamininterface:interfaces:5:interface.recv.data[22]
recvs[5].data[23] <= tdmamininterface:interfaces:5:interface.recv.data[23]
recvs[5].data[24] <= tdmamininterface:interfaces:5:interface.recv.data[24]
recvs[5].data[25] <= tdmamininterface:interfaces:5:interface.recv.data[25]
recvs[5].data[26] <= tdmamininterface:interfaces:5:interface.recv.data[26]
recvs[5].data[27] <= tdmamininterface:interfaces:5:interface.recv.data[27]
recvs[5].data[28] <= tdmamininterface:interfaces:5:interface.recv.data[28]
recvs[5].data[29] <= tdmamininterface:interfaces:5:interface.recv.data[29]
recvs[5].data[30] <= tdmamininterface:interfaces:5:interface.recv.data[30]
recvs[5].data[31] <= tdmamininterface:interfaces:5:interface.recv.data[31]
recvs[5].addr[0] <= tdmamininterface:interfaces:5:interface.recv.addr[0]
recvs[5].addr[1] <= tdmamininterface:interfaces:5:interface.recv.addr[1]
recvs[5].addr[2] <= tdmamininterface:interfaces:5:interface.recv.addr[2]
recvs[5].addr[3] <= tdmamininterface:interfaces:5:interface.recv.addr[3]
recvs[5].addr[4] <= tdmamininterface:interfaces:5:interface.recv.addr[4]
recvs[5].addr[5] <= tdmamininterface:interfaces:5:interface.recv.addr[5]
recvs[5].addr[6] <= tdmamininterface:interfaces:5:interface.recv.addr[6]
recvs[5].addr[7] <= tdmamininterface:interfaces:5:interface.recv.addr[7]
recvs[4].data[0] <= tdmamininterface:interfaces:4:interface.recv.data[0]
recvs[4].data[1] <= tdmamininterface:interfaces:4:interface.recv.data[1]
recvs[4].data[2] <= tdmamininterface:interfaces:4:interface.recv.data[2]
recvs[4].data[3] <= tdmamininterface:interfaces:4:interface.recv.data[3]
recvs[4].data[4] <= tdmamininterface:interfaces:4:interface.recv.data[4]
recvs[4].data[5] <= tdmamininterface:interfaces:4:interface.recv.data[5]
recvs[4].data[6] <= tdmamininterface:interfaces:4:interface.recv.data[6]
recvs[4].data[7] <= tdmamininterface:interfaces:4:interface.recv.data[7]
recvs[4].data[8] <= tdmamininterface:interfaces:4:interface.recv.data[8]
recvs[4].data[9] <= tdmamininterface:interfaces:4:interface.recv.data[9]
recvs[4].data[10] <= tdmamininterface:interfaces:4:interface.recv.data[10]
recvs[4].data[11] <= tdmamininterface:interfaces:4:interface.recv.data[11]
recvs[4].data[12] <= tdmamininterface:interfaces:4:interface.recv.data[12]
recvs[4].data[13] <= tdmamininterface:interfaces:4:interface.recv.data[13]
recvs[4].data[14] <= tdmamininterface:interfaces:4:interface.recv.data[14]
recvs[4].data[15] <= tdmamininterface:interfaces:4:interface.recv.data[15]
recvs[4].data[16] <= tdmamininterface:interfaces:4:interface.recv.data[16]
recvs[4].data[17] <= tdmamininterface:interfaces:4:interface.recv.data[17]
recvs[4].data[18] <= tdmamininterface:interfaces:4:interface.recv.data[18]
recvs[4].data[19] <= tdmamininterface:interfaces:4:interface.recv.data[19]
recvs[4].data[20] <= tdmamininterface:interfaces:4:interface.recv.data[20]
recvs[4].data[21] <= tdmamininterface:interfaces:4:interface.recv.data[21]
recvs[4].data[22] <= tdmamininterface:interfaces:4:interface.recv.data[22]
recvs[4].data[23] <= tdmamininterface:interfaces:4:interface.recv.data[23]
recvs[4].data[24] <= tdmamininterface:interfaces:4:interface.recv.data[24]
recvs[4].data[25] <= tdmamininterface:interfaces:4:interface.recv.data[25]
recvs[4].data[26] <= tdmamininterface:interfaces:4:interface.recv.data[26]
recvs[4].data[27] <= tdmamininterface:interfaces:4:interface.recv.data[27]
recvs[4].data[28] <= tdmamininterface:interfaces:4:interface.recv.data[28]
recvs[4].data[29] <= tdmamininterface:interfaces:4:interface.recv.data[29]
recvs[4].data[30] <= tdmamininterface:interfaces:4:interface.recv.data[30]
recvs[4].data[31] <= tdmamininterface:interfaces:4:interface.recv.data[31]
recvs[4].addr[0] <= tdmamininterface:interfaces:4:interface.recv.addr[0]
recvs[4].addr[1] <= tdmamininterface:interfaces:4:interface.recv.addr[1]
recvs[4].addr[2] <= tdmamininterface:interfaces:4:interface.recv.addr[2]
recvs[4].addr[3] <= tdmamininterface:interfaces:4:interface.recv.addr[3]
recvs[4].addr[4] <= tdmamininterface:interfaces:4:interface.recv.addr[4]
recvs[4].addr[5] <= tdmamininterface:interfaces:4:interface.recv.addr[5]
recvs[4].addr[6] <= tdmamininterface:interfaces:4:interface.recv.addr[6]
recvs[4].addr[7] <= tdmamininterface:interfaces:4:interface.recv.addr[7]
recvs[3].data[0] <= tdmamininterface:interfaces:3:interface.recv.data[0]
recvs[3].data[1] <= tdmamininterface:interfaces:3:interface.recv.data[1]
recvs[3].data[2] <= tdmamininterface:interfaces:3:interface.recv.data[2]
recvs[3].data[3] <= tdmamininterface:interfaces:3:interface.recv.data[3]
recvs[3].data[4] <= tdmamininterface:interfaces:3:interface.recv.data[4]
recvs[3].data[5] <= tdmamininterface:interfaces:3:interface.recv.data[5]
recvs[3].data[6] <= tdmamininterface:interfaces:3:interface.recv.data[6]
recvs[3].data[7] <= tdmamininterface:interfaces:3:interface.recv.data[7]
recvs[3].data[8] <= tdmamininterface:interfaces:3:interface.recv.data[8]
recvs[3].data[9] <= tdmamininterface:interfaces:3:interface.recv.data[9]
recvs[3].data[10] <= tdmamininterface:interfaces:3:interface.recv.data[10]
recvs[3].data[11] <= tdmamininterface:interfaces:3:interface.recv.data[11]
recvs[3].data[12] <= tdmamininterface:interfaces:3:interface.recv.data[12]
recvs[3].data[13] <= tdmamininterface:interfaces:3:interface.recv.data[13]
recvs[3].data[14] <= tdmamininterface:interfaces:3:interface.recv.data[14]
recvs[3].data[15] <= tdmamininterface:interfaces:3:interface.recv.data[15]
recvs[3].data[16] <= tdmamininterface:interfaces:3:interface.recv.data[16]
recvs[3].data[17] <= tdmamininterface:interfaces:3:interface.recv.data[17]
recvs[3].data[18] <= tdmamininterface:interfaces:3:interface.recv.data[18]
recvs[3].data[19] <= tdmamininterface:interfaces:3:interface.recv.data[19]
recvs[3].data[20] <= tdmamininterface:interfaces:3:interface.recv.data[20]
recvs[3].data[21] <= tdmamininterface:interfaces:3:interface.recv.data[21]
recvs[3].data[22] <= tdmamininterface:interfaces:3:interface.recv.data[22]
recvs[3].data[23] <= tdmamininterface:interfaces:3:interface.recv.data[23]
recvs[3].data[24] <= tdmamininterface:interfaces:3:interface.recv.data[24]
recvs[3].data[25] <= tdmamininterface:interfaces:3:interface.recv.data[25]
recvs[3].data[26] <= tdmamininterface:interfaces:3:interface.recv.data[26]
recvs[3].data[27] <= tdmamininterface:interfaces:3:interface.recv.data[27]
recvs[3].data[28] <= tdmamininterface:interfaces:3:interface.recv.data[28]
recvs[3].data[29] <= tdmamininterface:interfaces:3:interface.recv.data[29]
recvs[3].data[30] <= tdmamininterface:interfaces:3:interface.recv.data[30]
recvs[3].data[31] <= tdmamininterface:interfaces:3:interface.recv.data[31]
recvs[3].addr[0] <= tdmamininterface:interfaces:3:interface.recv.addr[0]
recvs[3].addr[1] <= tdmamininterface:interfaces:3:interface.recv.addr[1]
recvs[3].addr[2] <= tdmamininterface:interfaces:3:interface.recv.addr[2]
recvs[3].addr[3] <= tdmamininterface:interfaces:3:interface.recv.addr[3]
recvs[3].addr[4] <= tdmamininterface:interfaces:3:interface.recv.addr[4]
recvs[3].addr[5] <= tdmamininterface:interfaces:3:interface.recv.addr[5]
recvs[3].addr[6] <= tdmamininterface:interfaces:3:interface.recv.addr[6]
recvs[3].addr[7] <= tdmamininterface:interfaces:3:interface.recv.addr[7]
recvs[2].data[0] <= tdmamininterface:interfaces:2:interface.recv.data[0]
recvs[2].data[1] <= tdmamininterface:interfaces:2:interface.recv.data[1]
recvs[2].data[2] <= tdmamininterface:interfaces:2:interface.recv.data[2]
recvs[2].data[3] <= tdmamininterface:interfaces:2:interface.recv.data[3]
recvs[2].data[4] <= tdmamininterface:interfaces:2:interface.recv.data[4]
recvs[2].data[5] <= tdmamininterface:interfaces:2:interface.recv.data[5]
recvs[2].data[6] <= tdmamininterface:interfaces:2:interface.recv.data[6]
recvs[2].data[7] <= tdmamininterface:interfaces:2:interface.recv.data[7]
recvs[2].data[8] <= tdmamininterface:interfaces:2:interface.recv.data[8]
recvs[2].data[9] <= tdmamininterface:interfaces:2:interface.recv.data[9]
recvs[2].data[10] <= tdmamininterface:interfaces:2:interface.recv.data[10]
recvs[2].data[11] <= tdmamininterface:interfaces:2:interface.recv.data[11]
recvs[2].data[12] <= tdmamininterface:interfaces:2:interface.recv.data[12]
recvs[2].data[13] <= tdmamininterface:interfaces:2:interface.recv.data[13]
recvs[2].data[14] <= tdmamininterface:interfaces:2:interface.recv.data[14]
recvs[2].data[15] <= tdmamininterface:interfaces:2:interface.recv.data[15]
recvs[2].data[16] <= tdmamininterface:interfaces:2:interface.recv.data[16]
recvs[2].data[17] <= tdmamininterface:interfaces:2:interface.recv.data[17]
recvs[2].data[18] <= tdmamininterface:interfaces:2:interface.recv.data[18]
recvs[2].data[19] <= tdmamininterface:interfaces:2:interface.recv.data[19]
recvs[2].data[20] <= tdmamininterface:interfaces:2:interface.recv.data[20]
recvs[2].data[21] <= tdmamininterface:interfaces:2:interface.recv.data[21]
recvs[2].data[22] <= tdmamininterface:interfaces:2:interface.recv.data[22]
recvs[2].data[23] <= tdmamininterface:interfaces:2:interface.recv.data[23]
recvs[2].data[24] <= tdmamininterface:interfaces:2:interface.recv.data[24]
recvs[2].data[25] <= tdmamininterface:interfaces:2:interface.recv.data[25]
recvs[2].data[26] <= tdmamininterface:interfaces:2:interface.recv.data[26]
recvs[2].data[27] <= tdmamininterface:interfaces:2:interface.recv.data[27]
recvs[2].data[28] <= tdmamininterface:interfaces:2:interface.recv.data[28]
recvs[2].data[29] <= tdmamininterface:interfaces:2:interface.recv.data[29]
recvs[2].data[30] <= tdmamininterface:interfaces:2:interface.recv.data[30]
recvs[2].data[31] <= tdmamininterface:interfaces:2:interface.recv.data[31]
recvs[2].addr[0] <= tdmamininterface:interfaces:2:interface.recv.addr[0]
recvs[2].addr[1] <= tdmamininterface:interfaces:2:interface.recv.addr[1]
recvs[2].addr[2] <= tdmamininterface:interfaces:2:interface.recv.addr[2]
recvs[2].addr[3] <= tdmamininterface:interfaces:2:interface.recv.addr[3]
recvs[2].addr[4] <= tdmamininterface:interfaces:2:interface.recv.addr[4]
recvs[2].addr[5] <= tdmamininterface:interfaces:2:interface.recv.addr[5]
recvs[2].addr[6] <= tdmamininterface:interfaces:2:interface.recv.addr[6]
recvs[2].addr[7] <= tdmamininterface:interfaces:2:interface.recv.addr[7]
recvs[1].data[0] <= tdmamininterface:interfaces:1:interface.recv.data[0]
recvs[1].data[1] <= tdmamininterface:interfaces:1:interface.recv.data[1]
recvs[1].data[2] <= tdmamininterface:interfaces:1:interface.recv.data[2]
recvs[1].data[3] <= tdmamininterface:interfaces:1:interface.recv.data[3]
recvs[1].data[4] <= tdmamininterface:interfaces:1:interface.recv.data[4]
recvs[1].data[5] <= tdmamininterface:interfaces:1:interface.recv.data[5]
recvs[1].data[6] <= tdmamininterface:interfaces:1:interface.recv.data[6]
recvs[1].data[7] <= tdmamininterface:interfaces:1:interface.recv.data[7]
recvs[1].data[8] <= tdmamininterface:interfaces:1:interface.recv.data[8]
recvs[1].data[9] <= tdmamininterface:interfaces:1:interface.recv.data[9]
recvs[1].data[10] <= tdmamininterface:interfaces:1:interface.recv.data[10]
recvs[1].data[11] <= tdmamininterface:interfaces:1:interface.recv.data[11]
recvs[1].data[12] <= tdmamininterface:interfaces:1:interface.recv.data[12]
recvs[1].data[13] <= tdmamininterface:interfaces:1:interface.recv.data[13]
recvs[1].data[14] <= tdmamininterface:interfaces:1:interface.recv.data[14]
recvs[1].data[15] <= tdmamininterface:interfaces:1:interface.recv.data[15]
recvs[1].data[16] <= tdmamininterface:interfaces:1:interface.recv.data[16]
recvs[1].data[17] <= tdmamininterface:interfaces:1:interface.recv.data[17]
recvs[1].data[18] <= tdmamininterface:interfaces:1:interface.recv.data[18]
recvs[1].data[19] <= tdmamininterface:interfaces:1:interface.recv.data[19]
recvs[1].data[20] <= tdmamininterface:interfaces:1:interface.recv.data[20]
recvs[1].data[21] <= tdmamininterface:interfaces:1:interface.recv.data[21]
recvs[1].data[22] <= tdmamininterface:interfaces:1:interface.recv.data[22]
recvs[1].data[23] <= tdmamininterface:interfaces:1:interface.recv.data[23]
recvs[1].data[24] <= tdmamininterface:interfaces:1:interface.recv.data[24]
recvs[1].data[25] <= tdmamininterface:interfaces:1:interface.recv.data[25]
recvs[1].data[26] <= tdmamininterface:interfaces:1:interface.recv.data[26]
recvs[1].data[27] <= tdmamininterface:interfaces:1:interface.recv.data[27]
recvs[1].data[28] <= tdmamininterface:interfaces:1:interface.recv.data[28]
recvs[1].data[29] <= tdmamininterface:interfaces:1:interface.recv.data[29]
recvs[1].data[30] <= tdmamininterface:interfaces:1:interface.recv.data[30]
recvs[1].data[31] <= tdmamininterface:interfaces:1:interface.recv.data[31]
recvs[1].addr[0] <= tdmamininterface:interfaces:1:interface.recv.addr[0]
recvs[1].addr[1] <= tdmamininterface:interfaces:1:interface.recv.addr[1]
recvs[1].addr[2] <= tdmamininterface:interfaces:1:interface.recv.addr[2]
recvs[1].addr[3] <= tdmamininterface:interfaces:1:interface.recv.addr[3]
recvs[1].addr[4] <= tdmamininterface:interfaces:1:interface.recv.addr[4]
recvs[1].addr[5] <= tdmamininterface:interfaces:1:interface.recv.addr[5]
recvs[1].addr[6] <= tdmamininterface:interfaces:1:interface.recv.addr[6]
recvs[1].addr[7] <= tdmamininterface:interfaces:1:interface.recv.addr[7]
recvs[0].data[0] <= tdmamininterface:interfaces:0:interface.recv.data[0]
recvs[0].data[1] <= tdmamininterface:interfaces:0:interface.recv.data[1]
recvs[0].data[2] <= tdmamininterface:interfaces:0:interface.recv.data[2]
recvs[0].data[3] <= tdmamininterface:interfaces:0:interface.recv.data[3]
recvs[0].data[4] <= tdmamininterface:interfaces:0:interface.recv.data[4]
recvs[0].data[5] <= tdmamininterface:interfaces:0:interface.recv.data[5]
recvs[0].data[6] <= tdmamininterface:interfaces:0:interface.recv.data[6]
recvs[0].data[7] <= tdmamininterface:interfaces:0:interface.recv.data[7]
recvs[0].data[8] <= tdmamininterface:interfaces:0:interface.recv.data[8]
recvs[0].data[9] <= tdmamininterface:interfaces:0:interface.recv.data[9]
recvs[0].data[10] <= tdmamininterface:interfaces:0:interface.recv.data[10]
recvs[0].data[11] <= tdmamininterface:interfaces:0:interface.recv.data[11]
recvs[0].data[12] <= tdmamininterface:interfaces:0:interface.recv.data[12]
recvs[0].data[13] <= tdmamininterface:interfaces:0:interface.recv.data[13]
recvs[0].data[14] <= tdmamininterface:interfaces:0:interface.recv.data[14]
recvs[0].data[15] <= tdmamininterface:interfaces:0:interface.recv.data[15]
recvs[0].data[16] <= tdmamininterface:interfaces:0:interface.recv.data[16]
recvs[0].data[17] <= tdmamininterface:interfaces:0:interface.recv.data[17]
recvs[0].data[18] <= tdmamininterface:interfaces:0:interface.recv.data[18]
recvs[0].data[19] <= tdmamininterface:interfaces:0:interface.recv.data[19]
recvs[0].data[20] <= tdmamininterface:interfaces:0:interface.recv.data[20]
recvs[0].data[21] <= tdmamininterface:interfaces:0:interface.recv.data[21]
recvs[0].data[22] <= tdmamininterface:interfaces:0:interface.recv.data[22]
recvs[0].data[23] <= tdmamininterface:interfaces:0:interface.recv.data[23]
recvs[0].data[24] <= tdmamininterface:interfaces:0:interface.recv.data[24]
recvs[0].data[25] <= tdmamininterface:interfaces:0:interface.recv.data[25]
recvs[0].data[26] <= tdmamininterface:interfaces:0:interface.recv.data[26]
recvs[0].data[27] <= tdmamininterface:interfaces:0:interface.recv.data[27]
recvs[0].data[28] <= tdmamininterface:interfaces:0:interface.recv.data[28]
recvs[0].data[29] <= tdmamininterface:interfaces:0:interface.recv.data[29]
recvs[0].data[30] <= tdmamininterface:interfaces:0:interface.recv.data[30]
recvs[0].data[31] <= tdmamininterface:interfaces:0:interface.recv.data[31]
recvs[0].addr[0] <= tdmamininterface:interfaces:0:interface.recv.addr[0]
recvs[0].addr[1] <= tdmamininterface:interfaces:0:interface.recv.addr[1]
recvs[0].addr[2] <= tdmamininterface:interfaces:0:interface.recv.addr[2]
recvs[0].addr[3] <= tdmamininterface:interfaces:0:interface.recv.addr[3]
recvs[0].addr[4] <= tdmamininterface:interfaces:0:interface.recv.addr[4]
recvs[0].addr[5] <= tdmamininterface:interfaces:0:interface.recv.addr[5]
recvs[0].addr[6] <= tdmamininterface:interfaces:0:interface.recv.addr[6]
recvs[0].addr[7] <= tdmamininterface:interfaces:0:interface.recv.addr[7]


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinSlots:slots
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
slot[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
slot[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
slot[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinFabric:fabric
slot[0] => tdmaminstage:staging:0:stage.s
slot[1] => tdmaminstage:staging:1:stage.s
slot[2] => tdmaminstage:staging:2:stage.s
push[7][0] => tdmaminstage:staging:2:stage.i[7][0]
push[7][1] => tdmaminstage:staging:2:stage.i[7][1]
push[7][2] => tdmaminstage:staging:2:stage.i[7][2]
push[7][3] => tdmaminstage:staging:2:stage.i[7][3]
push[7][4] => tdmaminstage:staging:2:stage.i[7][4]
push[7][5] => tdmaminstage:staging:2:stage.i[7][5]
push[7][6] => tdmaminstage:staging:2:stage.i[7][6]
push[7][7] => tdmaminstage:staging:2:stage.i[7][7]
push[7][8] => tdmaminstage:staging:2:stage.i[7][8]
push[7][9] => tdmaminstage:staging:2:stage.i[7][9]
push[7][10] => tdmaminstage:staging:2:stage.i[7][10]
push[7][11] => tdmaminstage:staging:2:stage.i[7][11]
push[7][12] => tdmaminstage:staging:2:stage.i[7][12]
push[7][13] => tdmaminstage:staging:2:stage.i[7][13]
push[7][14] => tdmaminstage:staging:2:stage.i[7][14]
push[7][15] => tdmaminstage:staging:2:stage.i[7][15]
push[7][16] => tdmaminstage:staging:2:stage.i[7][16]
push[7][17] => tdmaminstage:staging:2:stage.i[7][17]
push[7][18] => tdmaminstage:staging:2:stage.i[7][18]
push[7][19] => tdmaminstage:staging:2:stage.i[7][19]
push[7][20] => tdmaminstage:staging:2:stage.i[7][20]
push[7][21] => tdmaminstage:staging:2:stage.i[7][21]
push[7][22] => tdmaminstage:staging:2:stage.i[7][22]
push[7][23] => tdmaminstage:staging:2:stage.i[7][23]
push[7][24] => tdmaminstage:staging:2:stage.i[7][24]
push[7][25] => tdmaminstage:staging:2:stage.i[7][25]
push[7][26] => tdmaminstage:staging:2:stage.i[7][26]
push[7][27] => tdmaminstage:staging:2:stage.i[7][27]
push[7][28] => tdmaminstage:staging:2:stage.i[7][28]
push[7][29] => tdmaminstage:staging:2:stage.i[7][29]
push[7][30] => tdmaminstage:staging:2:stage.i[7][30]
push[7][31] => tdmaminstage:staging:2:stage.i[7][31]
push[6][0] => tdmaminstage:staging:2:stage.i[6][0]
push[6][1] => tdmaminstage:staging:2:stage.i[6][1]
push[6][2] => tdmaminstage:staging:2:stage.i[6][2]
push[6][3] => tdmaminstage:staging:2:stage.i[6][3]
push[6][4] => tdmaminstage:staging:2:stage.i[6][4]
push[6][5] => tdmaminstage:staging:2:stage.i[6][5]
push[6][6] => tdmaminstage:staging:2:stage.i[6][6]
push[6][7] => tdmaminstage:staging:2:stage.i[6][7]
push[6][8] => tdmaminstage:staging:2:stage.i[6][8]
push[6][9] => tdmaminstage:staging:2:stage.i[6][9]
push[6][10] => tdmaminstage:staging:2:stage.i[6][10]
push[6][11] => tdmaminstage:staging:2:stage.i[6][11]
push[6][12] => tdmaminstage:staging:2:stage.i[6][12]
push[6][13] => tdmaminstage:staging:2:stage.i[6][13]
push[6][14] => tdmaminstage:staging:2:stage.i[6][14]
push[6][15] => tdmaminstage:staging:2:stage.i[6][15]
push[6][16] => tdmaminstage:staging:2:stage.i[6][16]
push[6][17] => tdmaminstage:staging:2:stage.i[6][17]
push[6][18] => tdmaminstage:staging:2:stage.i[6][18]
push[6][19] => tdmaminstage:staging:2:stage.i[6][19]
push[6][20] => tdmaminstage:staging:2:stage.i[6][20]
push[6][21] => tdmaminstage:staging:2:stage.i[6][21]
push[6][22] => tdmaminstage:staging:2:stage.i[6][22]
push[6][23] => tdmaminstage:staging:2:stage.i[6][23]
push[6][24] => tdmaminstage:staging:2:stage.i[6][24]
push[6][25] => tdmaminstage:staging:2:stage.i[6][25]
push[6][26] => tdmaminstage:staging:2:stage.i[6][26]
push[6][27] => tdmaminstage:staging:2:stage.i[6][27]
push[6][28] => tdmaminstage:staging:2:stage.i[6][28]
push[6][29] => tdmaminstage:staging:2:stage.i[6][29]
push[6][30] => tdmaminstage:staging:2:stage.i[6][30]
push[6][31] => tdmaminstage:staging:2:stage.i[6][31]
push[5][0] => tdmaminstage:staging:2:stage.i[5][0]
push[5][1] => tdmaminstage:staging:2:stage.i[5][1]
push[5][2] => tdmaminstage:staging:2:stage.i[5][2]
push[5][3] => tdmaminstage:staging:2:stage.i[5][3]
push[5][4] => tdmaminstage:staging:2:stage.i[5][4]
push[5][5] => tdmaminstage:staging:2:stage.i[5][5]
push[5][6] => tdmaminstage:staging:2:stage.i[5][6]
push[5][7] => tdmaminstage:staging:2:stage.i[5][7]
push[5][8] => tdmaminstage:staging:2:stage.i[5][8]
push[5][9] => tdmaminstage:staging:2:stage.i[5][9]
push[5][10] => tdmaminstage:staging:2:stage.i[5][10]
push[5][11] => tdmaminstage:staging:2:stage.i[5][11]
push[5][12] => tdmaminstage:staging:2:stage.i[5][12]
push[5][13] => tdmaminstage:staging:2:stage.i[5][13]
push[5][14] => tdmaminstage:staging:2:stage.i[5][14]
push[5][15] => tdmaminstage:staging:2:stage.i[5][15]
push[5][16] => tdmaminstage:staging:2:stage.i[5][16]
push[5][17] => tdmaminstage:staging:2:stage.i[5][17]
push[5][18] => tdmaminstage:staging:2:stage.i[5][18]
push[5][19] => tdmaminstage:staging:2:stage.i[5][19]
push[5][20] => tdmaminstage:staging:2:stage.i[5][20]
push[5][21] => tdmaminstage:staging:2:stage.i[5][21]
push[5][22] => tdmaminstage:staging:2:stage.i[5][22]
push[5][23] => tdmaminstage:staging:2:stage.i[5][23]
push[5][24] => tdmaminstage:staging:2:stage.i[5][24]
push[5][25] => tdmaminstage:staging:2:stage.i[5][25]
push[5][26] => tdmaminstage:staging:2:stage.i[5][26]
push[5][27] => tdmaminstage:staging:2:stage.i[5][27]
push[5][28] => tdmaminstage:staging:2:stage.i[5][28]
push[5][29] => tdmaminstage:staging:2:stage.i[5][29]
push[5][30] => tdmaminstage:staging:2:stage.i[5][30]
push[5][31] => tdmaminstage:staging:2:stage.i[5][31]
push[4][0] => tdmaminstage:staging:2:stage.i[4][0]
push[4][1] => tdmaminstage:staging:2:stage.i[4][1]
push[4][2] => tdmaminstage:staging:2:stage.i[4][2]
push[4][3] => tdmaminstage:staging:2:stage.i[4][3]
push[4][4] => tdmaminstage:staging:2:stage.i[4][4]
push[4][5] => tdmaminstage:staging:2:stage.i[4][5]
push[4][6] => tdmaminstage:staging:2:stage.i[4][6]
push[4][7] => tdmaminstage:staging:2:stage.i[4][7]
push[4][8] => tdmaminstage:staging:2:stage.i[4][8]
push[4][9] => tdmaminstage:staging:2:stage.i[4][9]
push[4][10] => tdmaminstage:staging:2:stage.i[4][10]
push[4][11] => tdmaminstage:staging:2:stage.i[4][11]
push[4][12] => tdmaminstage:staging:2:stage.i[4][12]
push[4][13] => tdmaminstage:staging:2:stage.i[4][13]
push[4][14] => tdmaminstage:staging:2:stage.i[4][14]
push[4][15] => tdmaminstage:staging:2:stage.i[4][15]
push[4][16] => tdmaminstage:staging:2:stage.i[4][16]
push[4][17] => tdmaminstage:staging:2:stage.i[4][17]
push[4][18] => tdmaminstage:staging:2:stage.i[4][18]
push[4][19] => tdmaminstage:staging:2:stage.i[4][19]
push[4][20] => tdmaminstage:staging:2:stage.i[4][20]
push[4][21] => tdmaminstage:staging:2:stage.i[4][21]
push[4][22] => tdmaminstage:staging:2:stage.i[4][22]
push[4][23] => tdmaminstage:staging:2:stage.i[4][23]
push[4][24] => tdmaminstage:staging:2:stage.i[4][24]
push[4][25] => tdmaminstage:staging:2:stage.i[4][25]
push[4][26] => tdmaminstage:staging:2:stage.i[4][26]
push[4][27] => tdmaminstage:staging:2:stage.i[4][27]
push[4][28] => tdmaminstage:staging:2:stage.i[4][28]
push[4][29] => tdmaminstage:staging:2:stage.i[4][29]
push[4][30] => tdmaminstage:staging:2:stage.i[4][30]
push[4][31] => tdmaminstage:staging:2:stage.i[4][31]
push[3][0] => tdmaminstage:staging:2:stage.i[3][0]
push[3][1] => tdmaminstage:staging:2:stage.i[3][1]
push[3][2] => tdmaminstage:staging:2:stage.i[3][2]
push[3][3] => tdmaminstage:staging:2:stage.i[3][3]
push[3][4] => tdmaminstage:staging:2:stage.i[3][4]
push[3][5] => tdmaminstage:staging:2:stage.i[3][5]
push[3][6] => tdmaminstage:staging:2:stage.i[3][6]
push[3][7] => tdmaminstage:staging:2:stage.i[3][7]
push[3][8] => tdmaminstage:staging:2:stage.i[3][8]
push[3][9] => tdmaminstage:staging:2:stage.i[3][9]
push[3][10] => tdmaminstage:staging:2:stage.i[3][10]
push[3][11] => tdmaminstage:staging:2:stage.i[3][11]
push[3][12] => tdmaminstage:staging:2:stage.i[3][12]
push[3][13] => tdmaminstage:staging:2:stage.i[3][13]
push[3][14] => tdmaminstage:staging:2:stage.i[3][14]
push[3][15] => tdmaminstage:staging:2:stage.i[3][15]
push[3][16] => tdmaminstage:staging:2:stage.i[3][16]
push[3][17] => tdmaminstage:staging:2:stage.i[3][17]
push[3][18] => tdmaminstage:staging:2:stage.i[3][18]
push[3][19] => tdmaminstage:staging:2:stage.i[3][19]
push[3][20] => tdmaminstage:staging:2:stage.i[3][20]
push[3][21] => tdmaminstage:staging:2:stage.i[3][21]
push[3][22] => tdmaminstage:staging:2:stage.i[3][22]
push[3][23] => tdmaminstage:staging:2:stage.i[3][23]
push[3][24] => tdmaminstage:staging:2:stage.i[3][24]
push[3][25] => tdmaminstage:staging:2:stage.i[3][25]
push[3][26] => tdmaminstage:staging:2:stage.i[3][26]
push[3][27] => tdmaminstage:staging:2:stage.i[3][27]
push[3][28] => tdmaminstage:staging:2:stage.i[3][28]
push[3][29] => tdmaminstage:staging:2:stage.i[3][29]
push[3][30] => tdmaminstage:staging:2:stage.i[3][30]
push[3][31] => tdmaminstage:staging:2:stage.i[3][31]
push[2][0] => tdmaminstage:staging:2:stage.i[2][0]
push[2][1] => tdmaminstage:staging:2:stage.i[2][1]
push[2][2] => tdmaminstage:staging:2:stage.i[2][2]
push[2][3] => tdmaminstage:staging:2:stage.i[2][3]
push[2][4] => tdmaminstage:staging:2:stage.i[2][4]
push[2][5] => tdmaminstage:staging:2:stage.i[2][5]
push[2][6] => tdmaminstage:staging:2:stage.i[2][6]
push[2][7] => tdmaminstage:staging:2:stage.i[2][7]
push[2][8] => tdmaminstage:staging:2:stage.i[2][8]
push[2][9] => tdmaminstage:staging:2:stage.i[2][9]
push[2][10] => tdmaminstage:staging:2:stage.i[2][10]
push[2][11] => tdmaminstage:staging:2:stage.i[2][11]
push[2][12] => tdmaminstage:staging:2:stage.i[2][12]
push[2][13] => tdmaminstage:staging:2:stage.i[2][13]
push[2][14] => tdmaminstage:staging:2:stage.i[2][14]
push[2][15] => tdmaminstage:staging:2:stage.i[2][15]
push[2][16] => tdmaminstage:staging:2:stage.i[2][16]
push[2][17] => tdmaminstage:staging:2:stage.i[2][17]
push[2][18] => tdmaminstage:staging:2:stage.i[2][18]
push[2][19] => tdmaminstage:staging:2:stage.i[2][19]
push[2][20] => tdmaminstage:staging:2:stage.i[2][20]
push[2][21] => tdmaminstage:staging:2:stage.i[2][21]
push[2][22] => tdmaminstage:staging:2:stage.i[2][22]
push[2][23] => tdmaminstage:staging:2:stage.i[2][23]
push[2][24] => tdmaminstage:staging:2:stage.i[2][24]
push[2][25] => tdmaminstage:staging:2:stage.i[2][25]
push[2][26] => tdmaminstage:staging:2:stage.i[2][26]
push[2][27] => tdmaminstage:staging:2:stage.i[2][27]
push[2][28] => tdmaminstage:staging:2:stage.i[2][28]
push[2][29] => tdmaminstage:staging:2:stage.i[2][29]
push[2][30] => tdmaminstage:staging:2:stage.i[2][30]
push[2][31] => tdmaminstage:staging:2:stage.i[2][31]
push[1][0] => tdmaminstage:staging:2:stage.i[1][0]
push[1][1] => tdmaminstage:staging:2:stage.i[1][1]
push[1][2] => tdmaminstage:staging:2:stage.i[1][2]
push[1][3] => tdmaminstage:staging:2:stage.i[1][3]
push[1][4] => tdmaminstage:staging:2:stage.i[1][4]
push[1][5] => tdmaminstage:staging:2:stage.i[1][5]
push[1][6] => tdmaminstage:staging:2:stage.i[1][6]
push[1][7] => tdmaminstage:staging:2:stage.i[1][7]
push[1][8] => tdmaminstage:staging:2:stage.i[1][8]
push[1][9] => tdmaminstage:staging:2:stage.i[1][9]
push[1][10] => tdmaminstage:staging:2:stage.i[1][10]
push[1][11] => tdmaminstage:staging:2:stage.i[1][11]
push[1][12] => tdmaminstage:staging:2:stage.i[1][12]
push[1][13] => tdmaminstage:staging:2:stage.i[1][13]
push[1][14] => tdmaminstage:staging:2:stage.i[1][14]
push[1][15] => tdmaminstage:staging:2:stage.i[1][15]
push[1][16] => tdmaminstage:staging:2:stage.i[1][16]
push[1][17] => tdmaminstage:staging:2:stage.i[1][17]
push[1][18] => tdmaminstage:staging:2:stage.i[1][18]
push[1][19] => tdmaminstage:staging:2:stage.i[1][19]
push[1][20] => tdmaminstage:staging:2:stage.i[1][20]
push[1][21] => tdmaminstage:staging:2:stage.i[1][21]
push[1][22] => tdmaminstage:staging:2:stage.i[1][22]
push[1][23] => tdmaminstage:staging:2:stage.i[1][23]
push[1][24] => tdmaminstage:staging:2:stage.i[1][24]
push[1][25] => tdmaminstage:staging:2:stage.i[1][25]
push[1][26] => tdmaminstage:staging:2:stage.i[1][26]
push[1][27] => tdmaminstage:staging:2:stage.i[1][27]
push[1][28] => tdmaminstage:staging:2:stage.i[1][28]
push[1][29] => tdmaminstage:staging:2:stage.i[1][29]
push[1][30] => tdmaminstage:staging:2:stage.i[1][30]
push[1][31] => tdmaminstage:staging:2:stage.i[1][31]
push[0][0] => tdmaminstage:staging:2:stage.i[0][0]
push[0][1] => tdmaminstage:staging:2:stage.i[0][1]
push[0][2] => tdmaminstage:staging:2:stage.i[0][2]
push[0][3] => tdmaminstage:staging:2:stage.i[0][3]
push[0][4] => tdmaminstage:staging:2:stage.i[0][4]
push[0][5] => tdmaminstage:staging:2:stage.i[0][5]
push[0][6] => tdmaminstage:staging:2:stage.i[0][6]
push[0][7] => tdmaminstage:staging:2:stage.i[0][7]
push[0][8] => tdmaminstage:staging:2:stage.i[0][8]
push[0][9] => tdmaminstage:staging:2:stage.i[0][9]
push[0][10] => tdmaminstage:staging:2:stage.i[0][10]
push[0][11] => tdmaminstage:staging:2:stage.i[0][11]
push[0][12] => tdmaminstage:staging:2:stage.i[0][12]
push[0][13] => tdmaminstage:staging:2:stage.i[0][13]
push[0][14] => tdmaminstage:staging:2:stage.i[0][14]
push[0][15] => tdmaminstage:staging:2:stage.i[0][15]
push[0][16] => tdmaminstage:staging:2:stage.i[0][16]
push[0][17] => tdmaminstage:staging:2:stage.i[0][17]
push[0][18] => tdmaminstage:staging:2:stage.i[0][18]
push[0][19] => tdmaminstage:staging:2:stage.i[0][19]
push[0][20] => tdmaminstage:staging:2:stage.i[0][20]
push[0][21] => tdmaminstage:staging:2:stage.i[0][21]
push[0][22] => tdmaminstage:staging:2:stage.i[0][22]
push[0][23] => tdmaminstage:staging:2:stage.i[0][23]
push[0][24] => tdmaminstage:staging:2:stage.i[0][24]
push[0][25] => tdmaminstage:staging:2:stage.i[0][25]
push[0][26] => tdmaminstage:staging:2:stage.i[0][26]
push[0][27] => tdmaminstage:staging:2:stage.i[0][27]
push[0][28] => tdmaminstage:staging:2:stage.i[0][28]
push[0][29] => tdmaminstage:staging:2:stage.i[0][29]
push[0][30] => tdmaminstage:staging:2:stage.i[0][30]
push[0][31] => tdmaminstage:staging:2:stage.i[0][31]
pull[7][0] <= tdmaminstage:staging:0:stage.o[7][0]
pull[7][1] <= tdmaminstage:staging:0:stage.o[7][1]
pull[7][2] <= tdmaminstage:staging:0:stage.o[7][2]
pull[7][3] <= tdmaminstage:staging:0:stage.o[7][3]
pull[7][4] <= tdmaminstage:staging:0:stage.o[7][4]
pull[7][5] <= tdmaminstage:staging:0:stage.o[7][5]
pull[7][6] <= tdmaminstage:staging:0:stage.o[7][6]
pull[7][7] <= tdmaminstage:staging:0:stage.o[7][7]
pull[7][8] <= tdmaminstage:staging:0:stage.o[7][8]
pull[7][9] <= tdmaminstage:staging:0:stage.o[7][9]
pull[7][10] <= tdmaminstage:staging:0:stage.o[7][10]
pull[7][11] <= tdmaminstage:staging:0:stage.o[7][11]
pull[7][12] <= tdmaminstage:staging:0:stage.o[7][12]
pull[7][13] <= tdmaminstage:staging:0:stage.o[7][13]
pull[7][14] <= tdmaminstage:staging:0:stage.o[7][14]
pull[7][15] <= tdmaminstage:staging:0:stage.o[7][15]
pull[7][16] <= tdmaminstage:staging:0:stage.o[7][16]
pull[7][17] <= tdmaminstage:staging:0:stage.o[7][17]
pull[7][18] <= tdmaminstage:staging:0:stage.o[7][18]
pull[7][19] <= tdmaminstage:staging:0:stage.o[7][19]
pull[7][20] <= tdmaminstage:staging:0:stage.o[7][20]
pull[7][21] <= tdmaminstage:staging:0:stage.o[7][21]
pull[7][22] <= tdmaminstage:staging:0:stage.o[7][22]
pull[7][23] <= tdmaminstage:staging:0:stage.o[7][23]
pull[7][24] <= tdmaminstage:staging:0:stage.o[7][24]
pull[7][25] <= tdmaminstage:staging:0:stage.o[7][25]
pull[7][26] <= tdmaminstage:staging:0:stage.o[7][26]
pull[7][27] <= tdmaminstage:staging:0:stage.o[7][27]
pull[7][28] <= tdmaminstage:staging:0:stage.o[7][28]
pull[7][29] <= tdmaminstage:staging:0:stage.o[7][29]
pull[7][30] <= tdmaminstage:staging:0:stage.o[7][30]
pull[7][31] <= tdmaminstage:staging:0:stage.o[7][31]
pull[6][0] <= tdmaminstage:staging:0:stage.o[6][0]
pull[6][1] <= tdmaminstage:staging:0:stage.o[6][1]
pull[6][2] <= tdmaminstage:staging:0:stage.o[6][2]
pull[6][3] <= tdmaminstage:staging:0:stage.o[6][3]
pull[6][4] <= tdmaminstage:staging:0:stage.o[6][4]
pull[6][5] <= tdmaminstage:staging:0:stage.o[6][5]
pull[6][6] <= tdmaminstage:staging:0:stage.o[6][6]
pull[6][7] <= tdmaminstage:staging:0:stage.o[6][7]
pull[6][8] <= tdmaminstage:staging:0:stage.o[6][8]
pull[6][9] <= tdmaminstage:staging:0:stage.o[6][9]
pull[6][10] <= tdmaminstage:staging:0:stage.o[6][10]
pull[6][11] <= tdmaminstage:staging:0:stage.o[6][11]
pull[6][12] <= tdmaminstage:staging:0:stage.o[6][12]
pull[6][13] <= tdmaminstage:staging:0:stage.o[6][13]
pull[6][14] <= tdmaminstage:staging:0:stage.o[6][14]
pull[6][15] <= tdmaminstage:staging:0:stage.o[6][15]
pull[6][16] <= tdmaminstage:staging:0:stage.o[6][16]
pull[6][17] <= tdmaminstage:staging:0:stage.o[6][17]
pull[6][18] <= tdmaminstage:staging:0:stage.o[6][18]
pull[6][19] <= tdmaminstage:staging:0:stage.o[6][19]
pull[6][20] <= tdmaminstage:staging:0:stage.o[6][20]
pull[6][21] <= tdmaminstage:staging:0:stage.o[6][21]
pull[6][22] <= tdmaminstage:staging:0:stage.o[6][22]
pull[6][23] <= tdmaminstage:staging:0:stage.o[6][23]
pull[6][24] <= tdmaminstage:staging:0:stage.o[6][24]
pull[6][25] <= tdmaminstage:staging:0:stage.o[6][25]
pull[6][26] <= tdmaminstage:staging:0:stage.o[6][26]
pull[6][27] <= tdmaminstage:staging:0:stage.o[6][27]
pull[6][28] <= tdmaminstage:staging:0:stage.o[6][28]
pull[6][29] <= tdmaminstage:staging:0:stage.o[6][29]
pull[6][30] <= tdmaminstage:staging:0:stage.o[6][30]
pull[6][31] <= tdmaminstage:staging:0:stage.o[6][31]
pull[5][0] <= tdmaminstage:staging:0:stage.o[5][0]
pull[5][1] <= tdmaminstage:staging:0:stage.o[5][1]
pull[5][2] <= tdmaminstage:staging:0:stage.o[5][2]
pull[5][3] <= tdmaminstage:staging:0:stage.o[5][3]
pull[5][4] <= tdmaminstage:staging:0:stage.o[5][4]
pull[5][5] <= tdmaminstage:staging:0:stage.o[5][5]
pull[5][6] <= tdmaminstage:staging:0:stage.o[5][6]
pull[5][7] <= tdmaminstage:staging:0:stage.o[5][7]
pull[5][8] <= tdmaminstage:staging:0:stage.o[5][8]
pull[5][9] <= tdmaminstage:staging:0:stage.o[5][9]
pull[5][10] <= tdmaminstage:staging:0:stage.o[5][10]
pull[5][11] <= tdmaminstage:staging:0:stage.o[5][11]
pull[5][12] <= tdmaminstage:staging:0:stage.o[5][12]
pull[5][13] <= tdmaminstage:staging:0:stage.o[5][13]
pull[5][14] <= tdmaminstage:staging:0:stage.o[5][14]
pull[5][15] <= tdmaminstage:staging:0:stage.o[5][15]
pull[5][16] <= tdmaminstage:staging:0:stage.o[5][16]
pull[5][17] <= tdmaminstage:staging:0:stage.o[5][17]
pull[5][18] <= tdmaminstage:staging:0:stage.o[5][18]
pull[5][19] <= tdmaminstage:staging:0:stage.o[5][19]
pull[5][20] <= tdmaminstage:staging:0:stage.o[5][20]
pull[5][21] <= tdmaminstage:staging:0:stage.o[5][21]
pull[5][22] <= tdmaminstage:staging:0:stage.o[5][22]
pull[5][23] <= tdmaminstage:staging:0:stage.o[5][23]
pull[5][24] <= tdmaminstage:staging:0:stage.o[5][24]
pull[5][25] <= tdmaminstage:staging:0:stage.o[5][25]
pull[5][26] <= tdmaminstage:staging:0:stage.o[5][26]
pull[5][27] <= tdmaminstage:staging:0:stage.o[5][27]
pull[5][28] <= tdmaminstage:staging:0:stage.o[5][28]
pull[5][29] <= tdmaminstage:staging:0:stage.o[5][29]
pull[5][30] <= tdmaminstage:staging:0:stage.o[5][30]
pull[5][31] <= tdmaminstage:staging:0:stage.o[5][31]
pull[4][0] <= tdmaminstage:staging:0:stage.o[4][0]
pull[4][1] <= tdmaminstage:staging:0:stage.o[4][1]
pull[4][2] <= tdmaminstage:staging:0:stage.o[4][2]
pull[4][3] <= tdmaminstage:staging:0:stage.o[4][3]
pull[4][4] <= tdmaminstage:staging:0:stage.o[4][4]
pull[4][5] <= tdmaminstage:staging:0:stage.o[4][5]
pull[4][6] <= tdmaminstage:staging:0:stage.o[4][6]
pull[4][7] <= tdmaminstage:staging:0:stage.o[4][7]
pull[4][8] <= tdmaminstage:staging:0:stage.o[4][8]
pull[4][9] <= tdmaminstage:staging:0:stage.o[4][9]
pull[4][10] <= tdmaminstage:staging:0:stage.o[4][10]
pull[4][11] <= tdmaminstage:staging:0:stage.o[4][11]
pull[4][12] <= tdmaminstage:staging:0:stage.o[4][12]
pull[4][13] <= tdmaminstage:staging:0:stage.o[4][13]
pull[4][14] <= tdmaminstage:staging:0:stage.o[4][14]
pull[4][15] <= tdmaminstage:staging:0:stage.o[4][15]
pull[4][16] <= tdmaminstage:staging:0:stage.o[4][16]
pull[4][17] <= tdmaminstage:staging:0:stage.o[4][17]
pull[4][18] <= tdmaminstage:staging:0:stage.o[4][18]
pull[4][19] <= tdmaminstage:staging:0:stage.o[4][19]
pull[4][20] <= tdmaminstage:staging:0:stage.o[4][20]
pull[4][21] <= tdmaminstage:staging:0:stage.o[4][21]
pull[4][22] <= tdmaminstage:staging:0:stage.o[4][22]
pull[4][23] <= tdmaminstage:staging:0:stage.o[4][23]
pull[4][24] <= tdmaminstage:staging:0:stage.o[4][24]
pull[4][25] <= tdmaminstage:staging:0:stage.o[4][25]
pull[4][26] <= tdmaminstage:staging:0:stage.o[4][26]
pull[4][27] <= tdmaminstage:staging:0:stage.o[4][27]
pull[4][28] <= tdmaminstage:staging:0:stage.o[4][28]
pull[4][29] <= tdmaminstage:staging:0:stage.o[4][29]
pull[4][30] <= tdmaminstage:staging:0:stage.o[4][30]
pull[4][31] <= tdmaminstage:staging:0:stage.o[4][31]
pull[3][0] <= tdmaminstage:staging:0:stage.o[3][0]
pull[3][1] <= tdmaminstage:staging:0:stage.o[3][1]
pull[3][2] <= tdmaminstage:staging:0:stage.o[3][2]
pull[3][3] <= tdmaminstage:staging:0:stage.o[3][3]
pull[3][4] <= tdmaminstage:staging:0:stage.o[3][4]
pull[3][5] <= tdmaminstage:staging:0:stage.o[3][5]
pull[3][6] <= tdmaminstage:staging:0:stage.o[3][6]
pull[3][7] <= tdmaminstage:staging:0:stage.o[3][7]
pull[3][8] <= tdmaminstage:staging:0:stage.o[3][8]
pull[3][9] <= tdmaminstage:staging:0:stage.o[3][9]
pull[3][10] <= tdmaminstage:staging:0:stage.o[3][10]
pull[3][11] <= tdmaminstage:staging:0:stage.o[3][11]
pull[3][12] <= tdmaminstage:staging:0:stage.o[3][12]
pull[3][13] <= tdmaminstage:staging:0:stage.o[3][13]
pull[3][14] <= tdmaminstage:staging:0:stage.o[3][14]
pull[3][15] <= tdmaminstage:staging:0:stage.o[3][15]
pull[3][16] <= tdmaminstage:staging:0:stage.o[3][16]
pull[3][17] <= tdmaminstage:staging:0:stage.o[3][17]
pull[3][18] <= tdmaminstage:staging:0:stage.o[3][18]
pull[3][19] <= tdmaminstage:staging:0:stage.o[3][19]
pull[3][20] <= tdmaminstage:staging:0:stage.o[3][20]
pull[3][21] <= tdmaminstage:staging:0:stage.o[3][21]
pull[3][22] <= tdmaminstage:staging:0:stage.o[3][22]
pull[3][23] <= tdmaminstage:staging:0:stage.o[3][23]
pull[3][24] <= tdmaminstage:staging:0:stage.o[3][24]
pull[3][25] <= tdmaminstage:staging:0:stage.o[3][25]
pull[3][26] <= tdmaminstage:staging:0:stage.o[3][26]
pull[3][27] <= tdmaminstage:staging:0:stage.o[3][27]
pull[3][28] <= tdmaminstage:staging:0:stage.o[3][28]
pull[3][29] <= tdmaminstage:staging:0:stage.o[3][29]
pull[3][30] <= tdmaminstage:staging:0:stage.o[3][30]
pull[3][31] <= tdmaminstage:staging:0:stage.o[3][31]
pull[2][0] <= tdmaminstage:staging:0:stage.o[2][0]
pull[2][1] <= tdmaminstage:staging:0:stage.o[2][1]
pull[2][2] <= tdmaminstage:staging:0:stage.o[2][2]
pull[2][3] <= tdmaminstage:staging:0:stage.o[2][3]
pull[2][4] <= tdmaminstage:staging:0:stage.o[2][4]
pull[2][5] <= tdmaminstage:staging:0:stage.o[2][5]
pull[2][6] <= tdmaminstage:staging:0:stage.o[2][6]
pull[2][7] <= tdmaminstage:staging:0:stage.o[2][7]
pull[2][8] <= tdmaminstage:staging:0:stage.o[2][8]
pull[2][9] <= tdmaminstage:staging:0:stage.o[2][9]
pull[2][10] <= tdmaminstage:staging:0:stage.o[2][10]
pull[2][11] <= tdmaminstage:staging:0:stage.o[2][11]
pull[2][12] <= tdmaminstage:staging:0:stage.o[2][12]
pull[2][13] <= tdmaminstage:staging:0:stage.o[2][13]
pull[2][14] <= tdmaminstage:staging:0:stage.o[2][14]
pull[2][15] <= tdmaminstage:staging:0:stage.o[2][15]
pull[2][16] <= tdmaminstage:staging:0:stage.o[2][16]
pull[2][17] <= tdmaminstage:staging:0:stage.o[2][17]
pull[2][18] <= tdmaminstage:staging:0:stage.o[2][18]
pull[2][19] <= tdmaminstage:staging:0:stage.o[2][19]
pull[2][20] <= tdmaminstage:staging:0:stage.o[2][20]
pull[2][21] <= tdmaminstage:staging:0:stage.o[2][21]
pull[2][22] <= tdmaminstage:staging:0:stage.o[2][22]
pull[2][23] <= tdmaminstage:staging:0:stage.o[2][23]
pull[2][24] <= tdmaminstage:staging:0:stage.o[2][24]
pull[2][25] <= tdmaminstage:staging:0:stage.o[2][25]
pull[2][26] <= tdmaminstage:staging:0:stage.o[2][26]
pull[2][27] <= tdmaminstage:staging:0:stage.o[2][27]
pull[2][28] <= tdmaminstage:staging:0:stage.o[2][28]
pull[2][29] <= tdmaminstage:staging:0:stage.o[2][29]
pull[2][30] <= tdmaminstage:staging:0:stage.o[2][30]
pull[2][31] <= tdmaminstage:staging:0:stage.o[2][31]
pull[1][0] <= tdmaminstage:staging:0:stage.o[1][0]
pull[1][1] <= tdmaminstage:staging:0:stage.o[1][1]
pull[1][2] <= tdmaminstage:staging:0:stage.o[1][2]
pull[1][3] <= tdmaminstage:staging:0:stage.o[1][3]
pull[1][4] <= tdmaminstage:staging:0:stage.o[1][4]
pull[1][5] <= tdmaminstage:staging:0:stage.o[1][5]
pull[1][6] <= tdmaminstage:staging:0:stage.o[1][6]
pull[1][7] <= tdmaminstage:staging:0:stage.o[1][7]
pull[1][8] <= tdmaminstage:staging:0:stage.o[1][8]
pull[1][9] <= tdmaminstage:staging:0:stage.o[1][9]
pull[1][10] <= tdmaminstage:staging:0:stage.o[1][10]
pull[1][11] <= tdmaminstage:staging:0:stage.o[1][11]
pull[1][12] <= tdmaminstage:staging:0:stage.o[1][12]
pull[1][13] <= tdmaminstage:staging:0:stage.o[1][13]
pull[1][14] <= tdmaminstage:staging:0:stage.o[1][14]
pull[1][15] <= tdmaminstage:staging:0:stage.o[1][15]
pull[1][16] <= tdmaminstage:staging:0:stage.o[1][16]
pull[1][17] <= tdmaminstage:staging:0:stage.o[1][17]
pull[1][18] <= tdmaminstage:staging:0:stage.o[1][18]
pull[1][19] <= tdmaminstage:staging:0:stage.o[1][19]
pull[1][20] <= tdmaminstage:staging:0:stage.o[1][20]
pull[1][21] <= tdmaminstage:staging:0:stage.o[1][21]
pull[1][22] <= tdmaminstage:staging:0:stage.o[1][22]
pull[1][23] <= tdmaminstage:staging:0:stage.o[1][23]
pull[1][24] <= tdmaminstage:staging:0:stage.o[1][24]
pull[1][25] <= tdmaminstage:staging:0:stage.o[1][25]
pull[1][26] <= tdmaminstage:staging:0:stage.o[1][26]
pull[1][27] <= tdmaminstage:staging:0:stage.o[1][27]
pull[1][28] <= tdmaminstage:staging:0:stage.o[1][28]
pull[1][29] <= tdmaminstage:staging:0:stage.o[1][29]
pull[1][30] <= tdmaminstage:staging:0:stage.o[1][30]
pull[1][31] <= tdmaminstage:staging:0:stage.o[1][31]
pull[0][0] <= tdmaminstage:staging:0:stage.o[0][0]
pull[0][1] <= tdmaminstage:staging:0:stage.o[0][1]
pull[0][2] <= tdmaminstage:staging:0:stage.o[0][2]
pull[0][3] <= tdmaminstage:staging:0:stage.o[0][3]
pull[0][4] <= tdmaminstage:staging:0:stage.o[0][4]
pull[0][5] <= tdmaminstage:staging:0:stage.o[0][5]
pull[0][6] <= tdmaminstage:staging:0:stage.o[0][6]
pull[0][7] <= tdmaminstage:staging:0:stage.o[0][7]
pull[0][8] <= tdmaminstage:staging:0:stage.o[0][8]
pull[0][9] <= tdmaminstage:staging:0:stage.o[0][9]
pull[0][10] <= tdmaminstage:staging:0:stage.o[0][10]
pull[0][11] <= tdmaminstage:staging:0:stage.o[0][11]
pull[0][12] <= tdmaminstage:staging:0:stage.o[0][12]
pull[0][13] <= tdmaminstage:staging:0:stage.o[0][13]
pull[0][14] <= tdmaminstage:staging:0:stage.o[0][14]
pull[0][15] <= tdmaminstage:staging:0:stage.o[0][15]
pull[0][16] <= tdmaminstage:staging:0:stage.o[0][16]
pull[0][17] <= tdmaminstage:staging:0:stage.o[0][17]
pull[0][18] <= tdmaminstage:staging:0:stage.o[0][18]
pull[0][19] <= tdmaminstage:staging:0:stage.o[0][19]
pull[0][20] <= tdmaminstage:staging:0:stage.o[0][20]
pull[0][21] <= tdmaminstage:staging:0:stage.o[0][21]
pull[0][22] <= tdmaminstage:staging:0:stage.o[0][22]
pull[0][23] <= tdmaminstage:staging:0:stage.o[0][23]
pull[0][24] <= tdmaminstage:staging:0:stage.o[0][24]
pull[0][25] <= tdmaminstage:staging:0:stage.o[0][25]
pull[0][26] <= tdmaminstage:staging:0:stage.o[0][26]
pull[0][27] <= tdmaminstage:staging:0:stage.o[0][27]
pull[0][28] <= tdmaminstage:staging:0:stage.o[0][28]
pull[0][29] <= tdmaminstage:staging:0:stage.o[0][29]
pull[0][30] <= tdmaminstage:staging:0:stage.o[0][30]
pull[0][31] <= tdmaminstage:staging:0:stage.o[0][31]


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:2:stage
s => tdmaminswitch:switches:0:switch.s
s => tdmaminswitch:switches:1:switch.s
s => tdmaminswitch:switches:2:switch.s
s => tdmaminswitch:switches:3:switch.s
i[7][0] => tdmaminswitch:switches:3:switch.b[0]
i[7][1] => tdmaminswitch:switches:3:switch.b[1]
i[7][2] => tdmaminswitch:switches:3:switch.b[2]
i[7][3] => tdmaminswitch:switches:3:switch.b[3]
i[7][4] => tdmaminswitch:switches:3:switch.b[4]
i[7][5] => tdmaminswitch:switches:3:switch.b[5]
i[7][6] => tdmaminswitch:switches:3:switch.b[6]
i[7][7] => tdmaminswitch:switches:3:switch.b[7]
i[7][8] => tdmaminswitch:switches:3:switch.b[8]
i[7][9] => tdmaminswitch:switches:3:switch.b[9]
i[7][10] => tdmaminswitch:switches:3:switch.b[10]
i[7][11] => tdmaminswitch:switches:3:switch.b[11]
i[7][12] => tdmaminswitch:switches:3:switch.b[12]
i[7][13] => tdmaminswitch:switches:3:switch.b[13]
i[7][14] => tdmaminswitch:switches:3:switch.b[14]
i[7][15] => tdmaminswitch:switches:3:switch.b[15]
i[7][16] => tdmaminswitch:switches:3:switch.b[16]
i[7][17] => tdmaminswitch:switches:3:switch.b[17]
i[7][18] => tdmaminswitch:switches:3:switch.b[18]
i[7][19] => tdmaminswitch:switches:3:switch.b[19]
i[7][20] => tdmaminswitch:switches:3:switch.b[20]
i[7][21] => tdmaminswitch:switches:3:switch.b[21]
i[7][22] => tdmaminswitch:switches:3:switch.b[22]
i[7][23] => tdmaminswitch:switches:3:switch.b[23]
i[7][24] => tdmaminswitch:switches:3:switch.b[24]
i[7][25] => tdmaminswitch:switches:3:switch.b[25]
i[7][26] => tdmaminswitch:switches:3:switch.b[26]
i[7][27] => tdmaminswitch:switches:3:switch.b[27]
i[7][28] => tdmaminswitch:switches:3:switch.b[28]
i[7][29] => tdmaminswitch:switches:3:switch.b[29]
i[7][30] => tdmaminswitch:switches:3:switch.b[30]
i[7][31] => tdmaminswitch:switches:3:switch.b[31]
i[6][0] => tdmaminswitch:switches:2:switch.b[0]
i[6][1] => tdmaminswitch:switches:2:switch.b[1]
i[6][2] => tdmaminswitch:switches:2:switch.b[2]
i[6][3] => tdmaminswitch:switches:2:switch.b[3]
i[6][4] => tdmaminswitch:switches:2:switch.b[4]
i[6][5] => tdmaminswitch:switches:2:switch.b[5]
i[6][6] => tdmaminswitch:switches:2:switch.b[6]
i[6][7] => tdmaminswitch:switches:2:switch.b[7]
i[6][8] => tdmaminswitch:switches:2:switch.b[8]
i[6][9] => tdmaminswitch:switches:2:switch.b[9]
i[6][10] => tdmaminswitch:switches:2:switch.b[10]
i[6][11] => tdmaminswitch:switches:2:switch.b[11]
i[6][12] => tdmaminswitch:switches:2:switch.b[12]
i[6][13] => tdmaminswitch:switches:2:switch.b[13]
i[6][14] => tdmaminswitch:switches:2:switch.b[14]
i[6][15] => tdmaminswitch:switches:2:switch.b[15]
i[6][16] => tdmaminswitch:switches:2:switch.b[16]
i[6][17] => tdmaminswitch:switches:2:switch.b[17]
i[6][18] => tdmaminswitch:switches:2:switch.b[18]
i[6][19] => tdmaminswitch:switches:2:switch.b[19]
i[6][20] => tdmaminswitch:switches:2:switch.b[20]
i[6][21] => tdmaminswitch:switches:2:switch.b[21]
i[6][22] => tdmaminswitch:switches:2:switch.b[22]
i[6][23] => tdmaminswitch:switches:2:switch.b[23]
i[6][24] => tdmaminswitch:switches:2:switch.b[24]
i[6][25] => tdmaminswitch:switches:2:switch.b[25]
i[6][26] => tdmaminswitch:switches:2:switch.b[26]
i[6][27] => tdmaminswitch:switches:2:switch.b[27]
i[6][28] => tdmaminswitch:switches:2:switch.b[28]
i[6][29] => tdmaminswitch:switches:2:switch.b[29]
i[6][30] => tdmaminswitch:switches:2:switch.b[30]
i[6][31] => tdmaminswitch:switches:2:switch.b[31]
i[5][0] => tdmaminswitch:switches:1:switch.b[0]
i[5][1] => tdmaminswitch:switches:1:switch.b[1]
i[5][2] => tdmaminswitch:switches:1:switch.b[2]
i[5][3] => tdmaminswitch:switches:1:switch.b[3]
i[5][4] => tdmaminswitch:switches:1:switch.b[4]
i[5][5] => tdmaminswitch:switches:1:switch.b[5]
i[5][6] => tdmaminswitch:switches:1:switch.b[6]
i[5][7] => tdmaminswitch:switches:1:switch.b[7]
i[5][8] => tdmaminswitch:switches:1:switch.b[8]
i[5][9] => tdmaminswitch:switches:1:switch.b[9]
i[5][10] => tdmaminswitch:switches:1:switch.b[10]
i[5][11] => tdmaminswitch:switches:1:switch.b[11]
i[5][12] => tdmaminswitch:switches:1:switch.b[12]
i[5][13] => tdmaminswitch:switches:1:switch.b[13]
i[5][14] => tdmaminswitch:switches:1:switch.b[14]
i[5][15] => tdmaminswitch:switches:1:switch.b[15]
i[5][16] => tdmaminswitch:switches:1:switch.b[16]
i[5][17] => tdmaminswitch:switches:1:switch.b[17]
i[5][18] => tdmaminswitch:switches:1:switch.b[18]
i[5][19] => tdmaminswitch:switches:1:switch.b[19]
i[5][20] => tdmaminswitch:switches:1:switch.b[20]
i[5][21] => tdmaminswitch:switches:1:switch.b[21]
i[5][22] => tdmaminswitch:switches:1:switch.b[22]
i[5][23] => tdmaminswitch:switches:1:switch.b[23]
i[5][24] => tdmaminswitch:switches:1:switch.b[24]
i[5][25] => tdmaminswitch:switches:1:switch.b[25]
i[5][26] => tdmaminswitch:switches:1:switch.b[26]
i[5][27] => tdmaminswitch:switches:1:switch.b[27]
i[5][28] => tdmaminswitch:switches:1:switch.b[28]
i[5][29] => tdmaminswitch:switches:1:switch.b[29]
i[5][30] => tdmaminswitch:switches:1:switch.b[30]
i[5][31] => tdmaminswitch:switches:1:switch.b[31]
i[4][0] => tdmaminswitch:switches:0:switch.b[0]
i[4][1] => tdmaminswitch:switches:0:switch.b[1]
i[4][2] => tdmaminswitch:switches:0:switch.b[2]
i[4][3] => tdmaminswitch:switches:0:switch.b[3]
i[4][4] => tdmaminswitch:switches:0:switch.b[4]
i[4][5] => tdmaminswitch:switches:0:switch.b[5]
i[4][6] => tdmaminswitch:switches:0:switch.b[6]
i[4][7] => tdmaminswitch:switches:0:switch.b[7]
i[4][8] => tdmaminswitch:switches:0:switch.b[8]
i[4][9] => tdmaminswitch:switches:0:switch.b[9]
i[4][10] => tdmaminswitch:switches:0:switch.b[10]
i[4][11] => tdmaminswitch:switches:0:switch.b[11]
i[4][12] => tdmaminswitch:switches:0:switch.b[12]
i[4][13] => tdmaminswitch:switches:0:switch.b[13]
i[4][14] => tdmaminswitch:switches:0:switch.b[14]
i[4][15] => tdmaminswitch:switches:0:switch.b[15]
i[4][16] => tdmaminswitch:switches:0:switch.b[16]
i[4][17] => tdmaminswitch:switches:0:switch.b[17]
i[4][18] => tdmaminswitch:switches:0:switch.b[18]
i[4][19] => tdmaminswitch:switches:0:switch.b[19]
i[4][20] => tdmaminswitch:switches:0:switch.b[20]
i[4][21] => tdmaminswitch:switches:0:switch.b[21]
i[4][22] => tdmaminswitch:switches:0:switch.b[22]
i[4][23] => tdmaminswitch:switches:0:switch.b[23]
i[4][24] => tdmaminswitch:switches:0:switch.b[24]
i[4][25] => tdmaminswitch:switches:0:switch.b[25]
i[4][26] => tdmaminswitch:switches:0:switch.b[26]
i[4][27] => tdmaminswitch:switches:0:switch.b[27]
i[4][28] => tdmaminswitch:switches:0:switch.b[28]
i[4][29] => tdmaminswitch:switches:0:switch.b[29]
i[4][30] => tdmaminswitch:switches:0:switch.b[30]
i[4][31] => tdmaminswitch:switches:0:switch.b[31]
i[3][0] => tdmaminswitch:switches:3:switch.a[0]
i[3][1] => tdmaminswitch:switches:3:switch.a[1]
i[3][2] => tdmaminswitch:switches:3:switch.a[2]
i[3][3] => tdmaminswitch:switches:3:switch.a[3]
i[3][4] => tdmaminswitch:switches:3:switch.a[4]
i[3][5] => tdmaminswitch:switches:3:switch.a[5]
i[3][6] => tdmaminswitch:switches:3:switch.a[6]
i[3][7] => tdmaminswitch:switches:3:switch.a[7]
i[3][8] => tdmaminswitch:switches:3:switch.a[8]
i[3][9] => tdmaminswitch:switches:3:switch.a[9]
i[3][10] => tdmaminswitch:switches:3:switch.a[10]
i[3][11] => tdmaminswitch:switches:3:switch.a[11]
i[3][12] => tdmaminswitch:switches:3:switch.a[12]
i[3][13] => tdmaminswitch:switches:3:switch.a[13]
i[3][14] => tdmaminswitch:switches:3:switch.a[14]
i[3][15] => tdmaminswitch:switches:3:switch.a[15]
i[3][16] => tdmaminswitch:switches:3:switch.a[16]
i[3][17] => tdmaminswitch:switches:3:switch.a[17]
i[3][18] => tdmaminswitch:switches:3:switch.a[18]
i[3][19] => tdmaminswitch:switches:3:switch.a[19]
i[3][20] => tdmaminswitch:switches:3:switch.a[20]
i[3][21] => tdmaminswitch:switches:3:switch.a[21]
i[3][22] => tdmaminswitch:switches:3:switch.a[22]
i[3][23] => tdmaminswitch:switches:3:switch.a[23]
i[3][24] => tdmaminswitch:switches:3:switch.a[24]
i[3][25] => tdmaminswitch:switches:3:switch.a[25]
i[3][26] => tdmaminswitch:switches:3:switch.a[26]
i[3][27] => tdmaminswitch:switches:3:switch.a[27]
i[3][28] => tdmaminswitch:switches:3:switch.a[28]
i[3][29] => tdmaminswitch:switches:3:switch.a[29]
i[3][30] => tdmaminswitch:switches:3:switch.a[30]
i[3][31] => tdmaminswitch:switches:3:switch.a[31]
i[2][0] => tdmaminswitch:switches:2:switch.a[0]
i[2][1] => tdmaminswitch:switches:2:switch.a[1]
i[2][2] => tdmaminswitch:switches:2:switch.a[2]
i[2][3] => tdmaminswitch:switches:2:switch.a[3]
i[2][4] => tdmaminswitch:switches:2:switch.a[4]
i[2][5] => tdmaminswitch:switches:2:switch.a[5]
i[2][6] => tdmaminswitch:switches:2:switch.a[6]
i[2][7] => tdmaminswitch:switches:2:switch.a[7]
i[2][8] => tdmaminswitch:switches:2:switch.a[8]
i[2][9] => tdmaminswitch:switches:2:switch.a[9]
i[2][10] => tdmaminswitch:switches:2:switch.a[10]
i[2][11] => tdmaminswitch:switches:2:switch.a[11]
i[2][12] => tdmaminswitch:switches:2:switch.a[12]
i[2][13] => tdmaminswitch:switches:2:switch.a[13]
i[2][14] => tdmaminswitch:switches:2:switch.a[14]
i[2][15] => tdmaminswitch:switches:2:switch.a[15]
i[2][16] => tdmaminswitch:switches:2:switch.a[16]
i[2][17] => tdmaminswitch:switches:2:switch.a[17]
i[2][18] => tdmaminswitch:switches:2:switch.a[18]
i[2][19] => tdmaminswitch:switches:2:switch.a[19]
i[2][20] => tdmaminswitch:switches:2:switch.a[20]
i[2][21] => tdmaminswitch:switches:2:switch.a[21]
i[2][22] => tdmaminswitch:switches:2:switch.a[22]
i[2][23] => tdmaminswitch:switches:2:switch.a[23]
i[2][24] => tdmaminswitch:switches:2:switch.a[24]
i[2][25] => tdmaminswitch:switches:2:switch.a[25]
i[2][26] => tdmaminswitch:switches:2:switch.a[26]
i[2][27] => tdmaminswitch:switches:2:switch.a[27]
i[2][28] => tdmaminswitch:switches:2:switch.a[28]
i[2][29] => tdmaminswitch:switches:2:switch.a[29]
i[2][30] => tdmaminswitch:switches:2:switch.a[30]
i[2][31] => tdmaminswitch:switches:2:switch.a[31]
i[1][0] => tdmaminswitch:switches:1:switch.a[0]
i[1][1] => tdmaminswitch:switches:1:switch.a[1]
i[1][2] => tdmaminswitch:switches:1:switch.a[2]
i[1][3] => tdmaminswitch:switches:1:switch.a[3]
i[1][4] => tdmaminswitch:switches:1:switch.a[4]
i[1][5] => tdmaminswitch:switches:1:switch.a[5]
i[1][6] => tdmaminswitch:switches:1:switch.a[6]
i[1][7] => tdmaminswitch:switches:1:switch.a[7]
i[1][8] => tdmaminswitch:switches:1:switch.a[8]
i[1][9] => tdmaminswitch:switches:1:switch.a[9]
i[1][10] => tdmaminswitch:switches:1:switch.a[10]
i[1][11] => tdmaminswitch:switches:1:switch.a[11]
i[1][12] => tdmaminswitch:switches:1:switch.a[12]
i[1][13] => tdmaminswitch:switches:1:switch.a[13]
i[1][14] => tdmaminswitch:switches:1:switch.a[14]
i[1][15] => tdmaminswitch:switches:1:switch.a[15]
i[1][16] => tdmaminswitch:switches:1:switch.a[16]
i[1][17] => tdmaminswitch:switches:1:switch.a[17]
i[1][18] => tdmaminswitch:switches:1:switch.a[18]
i[1][19] => tdmaminswitch:switches:1:switch.a[19]
i[1][20] => tdmaminswitch:switches:1:switch.a[20]
i[1][21] => tdmaminswitch:switches:1:switch.a[21]
i[1][22] => tdmaminswitch:switches:1:switch.a[22]
i[1][23] => tdmaminswitch:switches:1:switch.a[23]
i[1][24] => tdmaminswitch:switches:1:switch.a[24]
i[1][25] => tdmaminswitch:switches:1:switch.a[25]
i[1][26] => tdmaminswitch:switches:1:switch.a[26]
i[1][27] => tdmaminswitch:switches:1:switch.a[27]
i[1][28] => tdmaminswitch:switches:1:switch.a[28]
i[1][29] => tdmaminswitch:switches:1:switch.a[29]
i[1][30] => tdmaminswitch:switches:1:switch.a[30]
i[1][31] => tdmaminswitch:switches:1:switch.a[31]
i[0][0] => tdmaminswitch:switches:0:switch.a[0]
i[0][1] => tdmaminswitch:switches:0:switch.a[1]
i[0][2] => tdmaminswitch:switches:0:switch.a[2]
i[0][3] => tdmaminswitch:switches:0:switch.a[3]
i[0][4] => tdmaminswitch:switches:0:switch.a[4]
i[0][5] => tdmaminswitch:switches:0:switch.a[5]
i[0][6] => tdmaminswitch:switches:0:switch.a[6]
i[0][7] => tdmaminswitch:switches:0:switch.a[7]
i[0][8] => tdmaminswitch:switches:0:switch.a[8]
i[0][9] => tdmaminswitch:switches:0:switch.a[9]
i[0][10] => tdmaminswitch:switches:0:switch.a[10]
i[0][11] => tdmaminswitch:switches:0:switch.a[11]
i[0][12] => tdmaminswitch:switches:0:switch.a[12]
i[0][13] => tdmaminswitch:switches:0:switch.a[13]
i[0][14] => tdmaminswitch:switches:0:switch.a[14]
i[0][15] => tdmaminswitch:switches:0:switch.a[15]
i[0][16] => tdmaminswitch:switches:0:switch.a[16]
i[0][17] => tdmaminswitch:switches:0:switch.a[17]
i[0][18] => tdmaminswitch:switches:0:switch.a[18]
i[0][19] => tdmaminswitch:switches:0:switch.a[19]
i[0][20] => tdmaminswitch:switches:0:switch.a[20]
i[0][21] => tdmaminswitch:switches:0:switch.a[21]
i[0][22] => tdmaminswitch:switches:0:switch.a[22]
i[0][23] => tdmaminswitch:switches:0:switch.a[23]
i[0][24] => tdmaminswitch:switches:0:switch.a[24]
i[0][25] => tdmaminswitch:switches:0:switch.a[25]
i[0][26] => tdmaminswitch:switches:0:switch.a[26]
i[0][27] => tdmaminswitch:switches:0:switch.a[27]
i[0][28] => tdmaminswitch:switches:0:switch.a[28]
i[0][29] => tdmaminswitch:switches:0:switch.a[29]
i[0][30] => tdmaminswitch:switches:0:switch.a[30]
i[0][31] => tdmaminswitch:switches:0:switch.a[31]
o[7][0] <= tdmaminswitch:switches:3:switch.y[0]
o[7][1] <= tdmaminswitch:switches:3:switch.y[1]
o[7][2] <= tdmaminswitch:switches:3:switch.y[2]
o[7][3] <= tdmaminswitch:switches:3:switch.y[3]
o[7][4] <= tdmaminswitch:switches:3:switch.y[4]
o[7][5] <= tdmaminswitch:switches:3:switch.y[5]
o[7][6] <= tdmaminswitch:switches:3:switch.y[6]
o[7][7] <= tdmaminswitch:switches:3:switch.y[7]
o[7][8] <= tdmaminswitch:switches:3:switch.y[8]
o[7][9] <= tdmaminswitch:switches:3:switch.y[9]
o[7][10] <= tdmaminswitch:switches:3:switch.y[10]
o[7][11] <= tdmaminswitch:switches:3:switch.y[11]
o[7][12] <= tdmaminswitch:switches:3:switch.y[12]
o[7][13] <= tdmaminswitch:switches:3:switch.y[13]
o[7][14] <= tdmaminswitch:switches:3:switch.y[14]
o[7][15] <= tdmaminswitch:switches:3:switch.y[15]
o[7][16] <= tdmaminswitch:switches:3:switch.y[16]
o[7][17] <= tdmaminswitch:switches:3:switch.y[17]
o[7][18] <= tdmaminswitch:switches:3:switch.y[18]
o[7][19] <= tdmaminswitch:switches:3:switch.y[19]
o[7][20] <= tdmaminswitch:switches:3:switch.y[20]
o[7][21] <= tdmaminswitch:switches:3:switch.y[21]
o[7][22] <= tdmaminswitch:switches:3:switch.y[22]
o[7][23] <= tdmaminswitch:switches:3:switch.y[23]
o[7][24] <= tdmaminswitch:switches:3:switch.y[24]
o[7][25] <= tdmaminswitch:switches:3:switch.y[25]
o[7][26] <= tdmaminswitch:switches:3:switch.y[26]
o[7][27] <= tdmaminswitch:switches:3:switch.y[27]
o[7][28] <= tdmaminswitch:switches:3:switch.y[28]
o[7][29] <= tdmaminswitch:switches:3:switch.y[29]
o[7][30] <= tdmaminswitch:switches:3:switch.y[30]
o[7][31] <= tdmaminswitch:switches:3:switch.y[31]
o[6][0] <= tdmaminswitch:switches:3:switch.x[0]
o[6][1] <= tdmaminswitch:switches:3:switch.x[1]
o[6][2] <= tdmaminswitch:switches:3:switch.x[2]
o[6][3] <= tdmaminswitch:switches:3:switch.x[3]
o[6][4] <= tdmaminswitch:switches:3:switch.x[4]
o[6][5] <= tdmaminswitch:switches:3:switch.x[5]
o[6][6] <= tdmaminswitch:switches:3:switch.x[6]
o[6][7] <= tdmaminswitch:switches:3:switch.x[7]
o[6][8] <= tdmaminswitch:switches:3:switch.x[8]
o[6][9] <= tdmaminswitch:switches:3:switch.x[9]
o[6][10] <= tdmaminswitch:switches:3:switch.x[10]
o[6][11] <= tdmaminswitch:switches:3:switch.x[11]
o[6][12] <= tdmaminswitch:switches:3:switch.x[12]
o[6][13] <= tdmaminswitch:switches:3:switch.x[13]
o[6][14] <= tdmaminswitch:switches:3:switch.x[14]
o[6][15] <= tdmaminswitch:switches:3:switch.x[15]
o[6][16] <= tdmaminswitch:switches:3:switch.x[16]
o[6][17] <= tdmaminswitch:switches:3:switch.x[17]
o[6][18] <= tdmaminswitch:switches:3:switch.x[18]
o[6][19] <= tdmaminswitch:switches:3:switch.x[19]
o[6][20] <= tdmaminswitch:switches:3:switch.x[20]
o[6][21] <= tdmaminswitch:switches:3:switch.x[21]
o[6][22] <= tdmaminswitch:switches:3:switch.x[22]
o[6][23] <= tdmaminswitch:switches:3:switch.x[23]
o[6][24] <= tdmaminswitch:switches:3:switch.x[24]
o[6][25] <= tdmaminswitch:switches:3:switch.x[25]
o[6][26] <= tdmaminswitch:switches:3:switch.x[26]
o[6][27] <= tdmaminswitch:switches:3:switch.x[27]
o[6][28] <= tdmaminswitch:switches:3:switch.x[28]
o[6][29] <= tdmaminswitch:switches:3:switch.x[29]
o[6][30] <= tdmaminswitch:switches:3:switch.x[30]
o[6][31] <= tdmaminswitch:switches:3:switch.x[31]
o[5][0] <= tdmaminswitch:switches:2:switch.y[0]
o[5][1] <= tdmaminswitch:switches:2:switch.y[1]
o[5][2] <= tdmaminswitch:switches:2:switch.y[2]
o[5][3] <= tdmaminswitch:switches:2:switch.y[3]
o[5][4] <= tdmaminswitch:switches:2:switch.y[4]
o[5][5] <= tdmaminswitch:switches:2:switch.y[5]
o[5][6] <= tdmaminswitch:switches:2:switch.y[6]
o[5][7] <= tdmaminswitch:switches:2:switch.y[7]
o[5][8] <= tdmaminswitch:switches:2:switch.y[8]
o[5][9] <= tdmaminswitch:switches:2:switch.y[9]
o[5][10] <= tdmaminswitch:switches:2:switch.y[10]
o[5][11] <= tdmaminswitch:switches:2:switch.y[11]
o[5][12] <= tdmaminswitch:switches:2:switch.y[12]
o[5][13] <= tdmaminswitch:switches:2:switch.y[13]
o[5][14] <= tdmaminswitch:switches:2:switch.y[14]
o[5][15] <= tdmaminswitch:switches:2:switch.y[15]
o[5][16] <= tdmaminswitch:switches:2:switch.y[16]
o[5][17] <= tdmaminswitch:switches:2:switch.y[17]
o[5][18] <= tdmaminswitch:switches:2:switch.y[18]
o[5][19] <= tdmaminswitch:switches:2:switch.y[19]
o[5][20] <= tdmaminswitch:switches:2:switch.y[20]
o[5][21] <= tdmaminswitch:switches:2:switch.y[21]
o[5][22] <= tdmaminswitch:switches:2:switch.y[22]
o[5][23] <= tdmaminswitch:switches:2:switch.y[23]
o[5][24] <= tdmaminswitch:switches:2:switch.y[24]
o[5][25] <= tdmaminswitch:switches:2:switch.y[25]
o[5][26] <= tdmaminswitch:switches:2:switch.y[26]
o[5][27] <= tdmaminswitch:switches:2:switch.y[27]
o[5][28] <= tdmaminswitch:switches:2:switch.y[28]
o[5][29] <= tdmaminswitch:switches:2:switch.y[29]
o[5][30] <= tdmaminswitch:switches:2:switch.y[30]
o[5][31] <= tdmaminswitch:switches:2:switch.y[31]
o[4][0] <= tdmaminswitch:switches:2:switch.x[0]
o[4][1] <= tdmaminswitch:switches:2:switch.x[1]
o[4][2] <= tdmaminswitch:switches:2:switch.x[2]
o[4][3] <= tdmaminswitch:switches:2:switch.x[3]
o[4][4] <= tdmaminswitch:switches:2:switch.x[4]
o[4][5] <= tdmaminswitch:switches:2:switch.x[5]
o[4][6] <= tdmaminswitch:switches:2:switch.x[6]
o[4][7] <= tdmaminswitch:switches:2:switch.x[7]
o[4][8] <= tdmaminswitch:switches:2:switch.x[8]
o[4][9] <= tdmaminswitch:switches:2:switch.x[9]
o[4][10] <= tdmaminswitch:switches:2:switch.x[10]
o[4][11] <= tdmaminswitch:switches:2:switch.x[11]
o[4][12] <= tdmaminswitch:switches:2:switch.x[12]
o[4][13] <= tdmaminswitch:switches:2:switch.x[13]
o[4][14] <= tdmaminswitch:switches:2:switch.x[14]
o[4][15] <= tdmaminswitch:switches:2:switch.x[15]
o[4][16] <= tdmaminswitch:switches:2:switch.x[16]
o[4][17] <= tdmaminswitch:switches:2:switch.x[17]
o[4][18] <= tdmaminswitch:switches:2:switch.x[18]
o[4][19] <= tdmaminswitch:switches:2:switch.x[19]
o[4][20] <= tdmaminswitch:switches:2:switch.x[20]
o[4][21] <= tdmaminswitch:switches:2:switch.x[21]
o[4][22] <= tdmaminswitch:switches:2:switch.x[22]
o[4][23] <= tdmaminswitch:switches:2:switch.x[23]
o[4][24] <= tdmaminswitch:switches:2:switch.x[24]
o[4][25] <= tdmaminswitch:switches:2:switch.x[25]
o[4][26] <= tdmaminswitch:switches:2:switch.x[26]
o[4][27] <= tdmaminswitch:switches:2:switch.x[27]
o[4][28] <= tdmaminswitch:switches:2:switch.x[28]
o[4][29] <= tdmaminswitch:switches:2:switch.x[29]
o[4][30] <= tdmaminswitch:switches:2:switch.x[30]
o[4][31] <= tdmaminswitch:switches:2:switch.x[31]
o[3][0] <= tdmaminswitch:switches:1:switch.y[0]
o[3][1] <= tdmaminswitch:switches:1:switch.y[1]
o[3][2] <= tdmaminswitch:switches:1:switch.y[2]
o[3][3] <= tdmaminswitch:switches:1:switch.y[3]
o[3][4] <= tdmaminswitch:switches:1:switch.y[4]
o[3][5] <= tdmaminswitch:switches:1:switch.y[5]
o[3][6] <= tdmaminswitch:switches:1:switch.y[6]
o[3][7] <= tdmaminswitch:switches:1:switch.y[7]
o[3][8] <= tdmaminswitch:switches:1:switch.y[8]
o[3][9] <= tdmaminswitch:switches:1:switch.y[9]
o[3][10] <= tdmaminswitch:switches:1:switch.y[10]
o[3][11] <= tdmaminswitch:switches:1:switch.y[11]
o[3][12] <= tdmaminswitch:switches:1:switch.y[12]
o[3][13] <= tdmaminswitch:switches:1:switch.y[13]
o[3][14] <= tdmaminswitch:switches:1:switch.y[14]
o[3][15] <= tdmaminswitch:switches:1:switch.y[15]
o[3][16] <= tdmaminswitch:switches:1:switch.y[16]
o[3][17] <= tdmaminswitch:switches:1:switch.y[17]
o[3][18] <= tdmaminswitch:switches:1:switch.y[18]
o[3][19] <= tdmaminswitch:switches:1:switch.y[19]
o[3][20] <= tdmaminswitch:switches:1:switch.y[20]
o[3][21] <= tdmaminswitch:switches:1:switch.y[21]
o[3][22] <= tdmaminswitch:switches:1:switch.y[22]
o[3][23] <= tdmaminswitch:switches:1:switch.y[23]
o[3][24] <= tdmaminswitch:switches:1:switch.y[24]
o[3][25] <= tdmaminswitch:switches:1:switch.y[25]
o[3][26] <= tdmaminswitch:switches:1:switch.y[26]
o[3][27] <= tdmaminswitch:switches:1:switch.y[27]
o[3][28] <= tdmaminswitch:switches:1:switch.y[28]
o[3][29] <= tdmaminswitch:switches:1:switch.y[29]
o[3][30] <= tdmaminswitch:switches:1:switch.y[30]
o[3][31] <= tdmaminswitch:switches:1:switch.y[31]
o[2][0] <= tdmaminswitch:switches:1:switch.x[0]
o[2][1] <= tdmaminswitch:switches:1:switch.x[1]
o[2][2] <= tdmaminswitch:switches:1:switch.x[2]
o[2][3] <= tdmaminswitch:switches:1:switch.x[3]
o[2][4] <= tdmaminswitch:switches:1:switch.x[4]
o[2][5] <= tdmaminswitch:switches:1:switch.x[5]
o[2][6] <= tdmaminswitch:switches:1:switch.x[6]
o[2][7] <= tdmaminswitch:switches:1:switch.x[7]
o[2][8] <= tdmaminswitch:switches:1:switch.x[8]
o[2][9] <= tdmaminswitch:switches:1:switch.x[9]
o[2][10] <= tdmaminswitch:switches:1:switch.x[10]
o[2][11] <= tdmaminswitch:switches:1:switch.x[11]
o[2][12] <= tdmaminswitch:switches:1:switch.x[12]
o[2][13] <= tdmaminswitch:switches:1:switch.x[13]
o[2][14] <= tdmaminswitch:switches:1:switch.x[14]
o[2][15] <= tdmaminswitch:switches:1:switch.x[15]
o[2][16] <= tdmaminswitch:switches:1:switch.x[16]
o[2][17] <= tdmaminswitch:switches:1:switch.x[17]
o[2][18] <= tdmaminswitch:switches:1:switch.x[18]
o[2][19] <= tdmaminswitch:switches:1:switch.x[19]
o[2][20] <= tdmaminswitch:switches:1:switch.x[20]
o[2][21] <= tdmaminswitch:switches:1:switch.x[21]
o[2][22] <= tdmaminswitch:switches:1:switch.x[22]
o[2][23] <= tdmaminswitch:switches:1:switch.x[23]
o[2][24] <= tdmaminswitch:switches:1:switch.x[24]
o[2][25] <= tdmaminswitch:switches:1:switch.x[25]
o[2][26] <= tdmaminswitch:switches:1:switch.x[26]
o[2][27] <= tdmaminswitch:switches:1:switch.x[27]
o[2][28] <= tdmaminswitch:switches:1:switch.x[28]
o[2][29] <= tdmaminswitch:switches:1:switch.x[29]
o[2][30] <= tdmaminswitch:switches:1:switch.x[30]
o[2][31] <= tdmaminswitch:switches:1:switch.x[31]
o[1][0] <= tdmaminswitch:switches:0:switch.y[0]
o[1][1] <= tdmaminswitch:switches:0:switch.y[1]
o[1][2] <= tdmaminswitch:switches:0:switch.y[2]
o[1][3] <= tdmaminswitch:switches:0:switch.y[3]
o[1][4] <= tdmaminswitch:switches:0:switch.y[4]
o[1][5] <= tdmaminswitch:switches:0:switch.y[5]
o[1][6] <= tdmaminswitch:switches:0:switch.y[6]
o[1][7] <= tdmaminswitch:switches:0:switch.y[7]
o[1][8] <= tdmaminswitch:switches:0:switch.y[8]
o[1][9] <= tdmaminswitch:switches:0:switch.y[9]
o[1][10] <= tdmaminswitch:switches:0:switch.y[10]
o[1][11] <= tdmaminswitch:switches:0:switch.y[11]
o[1][12] <= tdmaminswitch:switches:0:switch.y[12]
o[1][13] <= tdmaminswitch:switches:0:switch.y[13]
o[1][14] <= tdmaminswitch:switches:0:switch.y[14]
o[1][15] <= tdmaminswitch:switches:0:switch.y[15]
o[1][16] <= tdmaminswitch:switches:0:switch.y[16]
o[1][17] <= tdmaminswitch:switches:0:switch.y[17]
o[1][18] <= tdmaminswitch:switches:0:switch.y[18]
o[1][19] <= tdmaminswitch:switches:0:switch.y[19]
o[1][20] <= tdmaminswitch:switches:0:switch.y[20]
o[1][21] <= tdmaminswitch:switches:0:switch.y[21]
o[1][22] <= tdmaminswitch:switches:0:switch.y[22]
o[1][23] <= tdmaminswitch:switches:0:switch.y[23]
o[1][24] <= tdmaminswitch:switches:0:switch.y[24]
o[1][25] <= tdmaminswitch:switches:0:switch.y[25]
o[1][26] <= tdmaminswitch:switches:0:switch.y[26]
o[1][27] <= tdmaminswitch:switches:0:switch.y[27]
o[1][28] <= tdmaminswitch:switches:0:switch.y[28]
o[1][29] <= tdmaminswitch:switches:0:switch.y[29]
o[1][30] <= tdmaminswitch:switches:0:switch.y[30]
o[1][31] <= tdmaminswitch:switches:0:switch.y[31]
o[0][0] <= tdmaminswitch:switches:0:switch.x[0]
o[0][1] <= tdmaminswitch:switches:0:switch.x[1]
o[0][2] <= tdmaminswitch:switches:0:switch.x[2]
o[0][3] <= tdmaminswitch:switches:0:switch.x[3]
o[0][4] <= tdmaminswitch:switches:0:switch.x[4]
o[0][5] <= tdmaminswitch:switches:0:switch.x[5]
o[0][6] <= tdmaminswitch:switches:0:switch.x[6]
o[0][7] <= tdmaminswitch:switches:0:switch.x[7]
o[0][8] <= tdmaminswitch:switches:0:switch.x[8]
o[0][9] <= tdmaminswitch:switches:0:switch.x[9]
o[0][10] <= tdmaminswitch:switches:0:switch.x[10]
o[0][11] <= tdmaminswitch:switches:0:switch.x[11]
o[0][12] <= tdmaminswitch:switches:0:switch.x[12]
o[0][13] <= tdmaminswitch:switches:0:switch.x[13]
o[0][14] <= tdmaminswitch:switches:0:switch.x[14]
o[0][15] <= tdmaminswitch:switches:0:switch.x[15]
o[0][16] <= tdmaminswitch:switches:0:switch.x[16]
o[0][17] <= tdmaminswitch:switches:0:switch.x[17]
o[0][18] <= tdmaminswitch:switches:0:switch.x[18]
o[0][19] <= tdmaminswitch:switches:0:switch.x[19]
o[0][20] <= tdmaminswitch:switches:0:switch.x[20]
o[0][21] <= tdmaminswitch:switches:0:switch.x[21]
o[0][22] <= tdmaminswitch:switches:0:switch.x[22]
o[0][23] <= tdmaminswitch:switches:0:switch.x[23]
o[0][24] <= tdmaminswitch:switches:0:switch.x[24]
o[0][25] <= tdmaminswitch:switches:0:switch.x[25]
o[0][26] <= tdmaminswitch:switches:0:switch.x[26]
o[0][27] <= tdmaminswitch:switches:0:switch.x[27]
o[0][28] <= tdmaminswitch:switches:0:switch.x[28]
o[0][29] <= tdmaminswitch:switches:0:switch.x[29]
o[0][30] <= tdmaminswitch:switches:0:switch.x[30]
o[0][31] <= tdmaminswitch:switches:0:switch.x[31]


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:2:stage|TdmaMinSwitch:\switches:0:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:2:stage|TdmaMinSwitch:\switches:1:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:2:stage|TdmaMinSwitch:\switches:2:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:2:stage|TdmaMinSwitch:\switches:3:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage
s => tdmaminswitch:switches:0:switch.s
s => tdmaminswitch:switches:1:switch.s
s => tdmaminswitch:switches:2:switch.s
s => tdmaminswitch:switches:3:switch.s
i[7][0] => tdmaminswitch:switches:3:switch.b[0]
i[7][1] => tdmaminswitch:switches:3:switch.b[1]
i[7][2] => tdmaminswitch:switches:3:switch.b[2]
i[7][3] => tdmaminswitch:switches:3:switch.b[3]
i[7][4] => tdmaminswitch:switches:3:switch.b[4]
i[7][5] => tdmaminswitch:switches:3:switch.b[5]
i[7][6] => tdmaminswitch:switches:3:switch.b[6]
i[7][7] => tdmaminswitch:switches:3:switch.b[7]
i[7][8] => tdmaminswitch:switches:3:switch.b[8]
i[7][9] => tdmaminswitch:switches:3:switch.b[9]
i[7][10] => tdmaminswitch:switches:3:switch.b[10]
i[7][11] => tdmaminswitch:switches:3:switch.b[11]
i[7][12] => tdmaminswitch:switches:3:switch.b[12]
i[7][13] => tdmaminswitch:switches:3:switch.b[13]
i[7][14] => tdmaminswitch:switches:3:switch.b[14]
i[7][15] => tdmaminswitch:switches:3:switch.b[15]
i[7][16] => tdmaminswitch:switches:3:switch.b[16]
i[7][17] => tdmaminswitch:switches:3:switch.b[17]
i[7][18] => tdmaminswitch:switches:3:switch.b[18]
i[7][19] => tdmaminswitch:switches:3:switch.b[19]
i[7][20] => tdmaminswitch:switches:3:switch.b[20]
i[7][21] => tdmaminswitch:switches:3:switch.b[21]
i[7][22] => tdmaminswitch:switches:3:switch.b[22]
i[7][23] => tdmaminswitch:switches:3:switch.b[23]
i[7][24] => tdmaminswitch:switches:3:switch.b[24]
i[7][25] => tdmaminswitch:switches:3:switch.b[25]
i[7][26] => tdmaminswitch:switches:3:switch.b[26]
i[7][27] => tdmaminswitch:switches:3:switch.b[27]
i[7][28] => tdmaminswitch:switches:3:switch.b[28]
i[7][29] => tdmaminswitch:switches:3:switch.b[29]
i[7][30] => tdmaminswitch:switches:3:switch.b[30]
i[7][31] => tdmaminswitch:switches:3:switch.b[31]
i[6][0] => tdmaminswitch:switches:2:switch.b[0]
i[6][1] => tdmaminswitch:switches:2:switch.b[1]
i[6][2] => tdmaminswitch:switches:2:switch.b[2]
i[6][3] => tdmaminswitch:switches:2:switch.b[3]
i[6][4] => tdmaminswitch:switches:2:switch.b[4]
i[6][5] => tdmaminswitch:switches:2:switch.b[5]
i[6][6] => tdmaminswitch:switches:2:switch.b[6]
i[6][7] => tdmaminswitch:switches:2:switch.b[7]
i[6][8] => tdmaminswitch:switches:2:switch.b[8]
i[6][9] => tdmaminswitch:switches:2:switch.b[9]
i[6][10] => tdmaminswitch:switches:2:switch.b[10]
i[6][11] => tdmaminswitch:switches:2:switch.b[11]
i[6][12] => tdmaminswitch:switches:2:switch.b[12]
i[6][13] => tdmaminswitch:switches:2:switch.b[13]
i[6][14] => tdmaminswitch:switches:2:switch.b[14]
i[6][15] => tdmaminswitch:switches:2:switch.b[15]
i[6][16] => tdmaminswitch:switches:2:switch.b[16]
i[6][17] => tdmaminswitch:switches:2:switch.b[17]
i[6][18] => tdmaminswitch:switches:2:switch.b[18]
i[6][19] => tdmaminswitch:switches:2:switch.b[19]
i[6][20] => tdmaminswitch:switches:2:switch.b[20]
i[6][21] => tdmaminswitch:switches:2:switch.b[21]
i[6][22] => tdmaminswitch:switches:2:switch.b[22]
i[6][23] => tdmaminswitch:switches:2:switch.b[23]
i[6][24] => tdmaminswitch:switches:2:switch.b[24]
i[6][25] => tdmaminswitch:switches:2:switch.b[25]
i[6][26] => tdmaminswitch:switches:2:switch.b[26]
i[6][27] => tdmaminswitch:switches:2:switch.b[27]
i[6][28] => tdmaminswitch:switches:2:switch.b[28]
i[6][29] => tdmaminswitch:switches:2:switch.b[29]
i[6][30] => tdmaminswitch:switches:2:switch.b[30]
i[6][31] => tdmaminswitch:switches:2:switch.b[31]
i[5][0] => tdmaminswitch:switches:1:switch.b[0]
i[5][1] => tdmaminswitch:switches:1:switch.b[1]
i[5][2] => tdmaminswitch:switches:1:switch.b[2]
i[5][3] => tdmaminswitch:switches:1:switch.b[3]
i[5][4] => tdmaminswitch:switches:1:switch.b[4]
i[5][5] => tdmaminswitch:switches:1:switch.b[5]
i[5][6] => tdmaminswitch:switches:1:switch.b[6]
i[5][7] => tdmaminswitch:switches:1:switch.b[7]
i[5][8] => tdmaminswitch:switches:1:switch.b[8]
i[5][9] => tdmaminswitch:switches:1:switch.b[9]
i[5][10] => tdmaminswitch:switches:1:switch.b[10]
i[5][11] => tdmaminswitch:switches:1:switch.b[11]
i[5][12] => tdmaminswitch:switches:1:switch.b[12]
i[5][13] => tdmaminswitch:switches:1:switch.b[13]
i[5][14] => tdmaminswitch:switches:1:switch.b[14]
i[5][15] => tdmaminswitch:switches:1:switch.b[15]
i[5][16] => tdmaminswitch:switches:1:switch.b[16]
i[5][17] => tdmaminswitch:switches:1:switch.b[17]
i[5][18] => tdmaminswitch:switches:1:switch.b[18]
i[5][19] => tdmaminswitch:switches:1:switch.b[19]
i[5][20] => tdmaminswitch:switches:1:switch.b[20]
i[5][21] => tdmaminswitch:switches:1:switch.b[21]
i[5][22] => tdmaminswitch:switches:1:switch.b[22]
i[5][23] => tdmaminswitch:switches:1:switch.b[23]
i[5][24] => tdmaminswitch:switches:1:switch.b[24]
i[5][25] => tdmaminswitch:switches:1:switch.b[25]
i[5][26] => tdmaminswitch:switches:1:switch.b[26]
i[5][27] => tdmaminswitch:switches:1:switch.b[27]
i[5][28] => tdmaminswitch:switches:1:switch.b[28]
i[5][29] => tdmaminswitch:switches:1:switch.b[29]
i[5][30] => tdmaminswitch:switches:1:switch.b[30]
i[5][31] => tdmaminswitch:switches:1:switch.b[31]
i[4][0] => tdmaminswitch:switches:0:switch.b[0]
i[4][1] => tdmaminswitch:switches:0:switch.b[1]
i[4][2] => tdmaminswitch:switches:0:switch.b[2]
i[4][3] => tdmaminswitch:switches:0:switch.b[3]
i[4][4] => tdmaminswitch:switches:0:switch.b[4]
i[4][5] => tdmaminswitch:switches:0:switch.b[5]
i[4][6] => tdmaminswitch:switches:0:switch.b[6]
i[4][7] => tdmaminswitch:switches:0:switch.b[7]
i[4][8] => tdmaminswitch:switches:0:switch.b[8]
i[4][9] => tdmaminswitch:switches:0:switch.b[9]
i[4][10] => tdmaminswitch:switches:0:switch.b[10]
i[4][11] => tdmaminswitch:switches:0:switch.b[11]
i[4][12] => tdmaminswitch:switches:0:switch.b[12]
i[4][13] => tdmaminswitch:switches:0:switch.b[13]
i[4][14] => tdmaminswitch:switches:0:switch.b[14]
i[4][15] => tdmaminswitch:switches:0:switch.b[15]
i[4][16] => tdmaminswitch:switches:0:switch.b[16]
i[4][17] => tdmaminswitch:switches:0:switch.b[17]
i[4][18] => tdmaminswitch:switches:0:switch.b[18]
i[4][19] => tdmaminswitch:switches:0:switch.b[19]
i[4][20] => tdmaminswitch:switches:0:switch.b[20]
i[4][21] => tdmaminswitch:switches:0:switch.b[21]
i[4][22] => tdmaminswitch:switches:0:switch.b[22]
i[4][23] => tdmaminswitch:switches:0:switch.b[23]
i[4][24] => tdmaminswitch:switches:0:switch.b[24]
i[4][25] => tdmaminswitch:switches:0:switch.b[25]
i[4][26] => tdmaminswitch:switches:0:switch.b[26]
i[4][27] => tdmaminswitch:switches:0:switch.b[27]
i[4][28] => tdmaminswitch:switches:0:switch.b[28]
i[4][29] => tdmaminswitch:switches:0:switch.b[29]
i[4][30] => tdmaminswitch:switches:0:switch.b[30]
i[4][31] => tdmaminswitch:switches:0:switch.b[31]
i[3][0] => tdmaminswitch:switches:3:switch.a[0]
i[3][1] => tdmaminswitch:switches:3:switch.a[1]
i[3][2] => tdmaminswitch:switches:3:switch.a[2]
i[3][3] => tdmaminswitch:switches:3:switch.a[3]
i[3][4] => tdmaminswitch:switches:3:switch.a[4]
i[3][5] => tdmaminswitch:switches:3:switch.a[5]
i[3][6] => tdmaminswitch:switches:3:switch.a[6]
i[3][7] => tdmaminswitch:switches:3:switch.a[7]
i[3][8] => tdmaminswitch:switches:3:switch.a[8]
i[3][9] => tdmaminswitch:switches:3:switch.a[9]
i[3][10] => tdmaminswitch:switches:3:switch.a[10]
i[3][11] => tdmaminswitch:switches:3:switch.a[11]
i[3][12] => tdmaminswitch:switches:3:switch.a[12]
i[3][13] => tdmaminswitch:switches:3:switch.a[13]
i[3][14] => tdmaminswitch:switches:3:switch.a[14]
i[3][15] => tdmaminswitch:switches:3:switch.a[15]
i[3][16] => tdmaminswitch:switches:3:switch.a[16]
i[3][17] => tdmaminswitch:switches:3:switch.a[17]
i[3][18] => tdmaminswitch:switches:3:switch.a[18]
i[3][19] => tdmaminswitch:switches:3:switch.a[19]
i[3][20] => tdmaminswitch:switches:3:switch.a[20]
i[3][21] => tdmaminswitch:switches:3:switch.a[21]
i[3][22] => tdmaminswitch:switches:3:switch.a[22]
i[3][23] => tdmaminswitch:switches:3:switch.a[23]
i[3][24] => tdmaminswitch:switches:3:switch.a[24]
i[3][25] => tdmaminswitch:switches:3:switch.a[25]
i[3][26] => tdmaminswitch:switches:3:switch.a[26]
i[3][27] => tdmaminswitch:switches:3:switch.a[27]
i[3][28] => tdmaminswitch:switches:3:switch.a[28]
i[3][29] => tdmaminswitch:switches:3:switch.a[29]
i[3][30] => tdmaminswitch:switches:3:switch.a[30]
i[3][31] => tdmaminswitch:switches:3:switch.a[31]
i[2][0] => tdmaminswitch:switches:2:switch.a[0]
i[2][1] => tdmaminswitch:switches:2:switch.a[1]
i[2][2] => tdmaminswitch:switches:2:switch.a[2]
i[2][3] => tdmaminswitch:switches:2:switch.a[3]
i[2][4] => tdmaminswitch:switches:2:switch.a[4]
i[2][5] => tdmaminswitch:switches:2:switch.a[5]
i[2][6] => tdmaminswitch:switches:2:switch.a[6]
i[2][7] => tdmaminswitch:switches:2:switch.a[7]
i[2][8] => tdmaminswitch:switches:2:switch.a[8]
i[2][9] => tdmaminswitch:switches:2:switch.a[9]
i[2][10] => tdmaminswitch:switches:2:switch.a[10]
i[2][11] => tdmaminswitch:switches:2:switch.a[11]
i[2][12] => tdmaminswitch:switches:2:switch.a[12]
i[2][13] => tdmaminswitch:switches:2:switch.a[13]
i[2][14] => tdmaminswitch:switches:2:switch.a[14]
i[2][15] => tdmaminswitch:switches:2:switch.a[15]
i[2][16] => tdmaminswitch:switches:2:switch.a[16]
i[2][17] => tdmaminswitch:switches:2:switch.a[17]
i[2][18] => tdmaminswitch:switches:2:switch.a[18]
i[2][19] => tdmaminswitch:switches:2:switch.a[19]
i[2][20] => tdmaminswitch:switches:2:switch.a[20]
i[2][21] => tdmaminswitch:switches:2:switch.a[21]
i[2][22] => tdmaminswitch:switches:2:switch.a[22]
i[2][23] => tdmaminswitch:switches:2:switch.a[23]
i[2][24] => tdmaminswitch:switches:2:switch.a[24]
i[2][25] => tdmaminswitch:switches:2:switch.a[25]
i[2][26] => tdmaminswitch:switches:2:switch.a[26]
i[2][27] => tdmaminswitch:switches:2:switch.a[27]
i[2][28] => tdmaminswitch:switches:2:switch.a[28]
i[2][29] => tdmaminswitch:switches:2:switch.a[29]
i[2][30] => tdmaminswitch:switches:2:switch.a[30]
i[2][31] => tdmaminswitch:switches:2:switch.a[31]
i[1][0] => tdmaminswitch:switches:1:switch.a[0]
i[1][1] => tdmaminswitch:switches:1:switch.a[1]
i[1][2] => tdmaminswitch:switches:1:switch.a[2]
i[1][3] => tdmaminswitch:switches:1:switch.a[3]
i[1][4] => tdmaminswitch:switches:1:switch.a[4]
i[1][5] => tdmaminswitch:switches:1:switch.a[5]
i[1][6] => tdmaminswitch:switches:1:switch.a[6]
i[1][7] => tdmaminswitch:switches:1:switch.a[7]
i[1][8] => tdmaminswitch:switches:1:switch.a[8]
i[1][9] => tdmaminswitch:switches:1:switch.a[9]
i[1][10] => tdmaminswitch:switches:1:switch.a[10]
i[1][11] => tdmaminswitch:switches:1:switch.a[11]
i[1][12] => tdmaminswitch:switches:1:switch.a[12]
i[1][13] => tdmaminswitch:switches:1:switch.a[13]
i[1][14] => tdmaminswitch:switches:1:switch.a[14]
i[1][15] => tdmaminswitch:switches:1:switch.a[15]
i[1][16] => tdmaminswitch:switches:1:switch.a[16]
i[1][17] => tdmaminswitch:switches:1:switch.a[17]
i[1][18] => tdmaminswitch:switches:1:switch.a[18]
i[1][19] => tdmaminswitch:switches:1:switch.a[19]
i[1][20] => tdmaminswitch:switches:1:switch.a[20]
i[1][21] => tdmaminswitch:switches:1:switch.a[21]
i[1][22] => tdmaminswitch:switches:1:switch.a[22]
i[1][23] => tdmaminswitch:switches:1:switch.a[23]
i[1][24] => tdmaminswitch:switches:1:switch.a[24]
i[1][25] => tdmaminswitch:switches:1:switch.a[25]
i[1][26] => tdmaminswitch:switches:1:switch.a[26]
i[1][27] => tdmaminswitch:switches:1:switch.a[27]
i[1][28] => tdmaminswitch:switches:1:switch.a[28]
i[1][29] => tdmaminswitch:switches:1:switch.a[29]
i[1][30] => tdmaminswitch:switches:1:switch.a[30]
i[1][31] => tdmaminswitch:switches:1:switch.a[31]
i[0][0] => tdmaminswitch:switches:0:switch.a[0]
i[0][1] => tdmaminswitch:switches:0:switch.a[1]
i[0][2] => tdmaminswitch:switches:0:switch.a[2]
i[0][3] => tdmaminswitch:switches:0:switch.a[3]
i[0][4] => tdmaminswitch:switches:0:switch.a[4]
i[0][5] => tdmaminswitch:switches:0:switch.a[5]
i[0][6] => tdmaminswitch:switches:0:switch.a[6]
i[0][7] => tdmaminswitch:switches:0:switch.a[7]
i[0][8] => tdmaminswitch:switches:0:switch.a[8]
i[0][9] => tdmaminswitch:switches:0:switch.a[9]
i[0][10] => tdmaminswitch:switches:0:switch.a[10]
i[0][11] => tdmaminswitch:switches:0:switch.a[11]
i[0][12] => tdmaminswitch:switches:0:switch.a[12]
i[0][13] => tdmaminswitch:switches:0:switch.a[13]
i[0][14] => tdmaminswitch:switches:0:switch.a[14]
i[0][15] => tdmaminswitch:switches:0:switch.a[15]
i[0][16] => tdmaminswitch:switches:0:switch.a[16]
i[0][17] => tdmaminswitch:switches:0:switch.a[17]
i[0][18] => tdmaminswitch:switches:0:switch.a[18]
i[0][19] => tdmaminswitch:switches:0:switch.a[19]
i[0][20] => tdmaminswitch:switches:0:switch.a[20]
i[0][21] => tdmaminswitch:switches:0:switch.a[21]
i[0][22] => tdmaminswitch:switches:0:switch.a[22]
i[0][23] => tdmaminswitch:switches:0:switch.a[23]
i[0][24] => tdmaminswitch:switches:0:switch.a[24]
i[0][25] => tdmaminswitch:switches:0:switch.a[25]
i[0][26] => tdmaminswitch:switches:0:switch.a[26]
i[0][27] => tdmaminswitch:switches:0:switch.a[27]
i[0][28] => tdmaminswitch:switches:0:switch.a[28]
i[0][29] => tdmaminswitch:switches:0:switch.a[29]
i[0][30] => tdmaminswitch:switches:0:switch.a[30]
i[0][31] => tdmaminswitch:switches:0:switch.a[31]
o[7][0] <= tdmaminswitch:switches:3:switch.y[0]
o[7][1] <= tdmaminswitch:switches:3:switch.y[1]
o[7][2] <= tdmaminswitch:switches:3:switch.y[2]
o[7][3] <= tdmaminswitch:switches:3:switch.y[3]
o[7][4] <= tdmaminswitch:switches:3:switch.y[4]
o[7][5] <= tdmaminswitch:switches:3:switch.y[5]
o[7][6] <= tdmaminswitch:switches:3:switch.y[6]
o[7][7] <= tdmaminswitch:switches:3:switch.y[7]
o[7][8] <= tdmaminswitch:switches:3:switch.y[8]
o[7][9] <= tdmaminswitch:switches:3:switch.y[9]
o[7][10] <= tdmaminswitch:switches:3:switch.y[10]
o[7][11] <= tdmaminswitch:switches:3:switch.y[11]
o[7][12] <= tdmaminswitch:switches:3:switch.y[12]
o[7][13] <= tdmaminswitch:switches:3:switch.y[13]
o[7][14] <= tdmaminswitch:switches:3:switch.y[14]
o[7][15] <= tdmaminswitch:switches:3:switch.y[15]
o[7][16] <= tdmaminswitch:switches:3:switch.y[16]
o[7][17] <= tdmaminswitch:switches:3:switch.y[17]
o[7][18] <= tdmaminswitch:switches:3:switch.y[18]
o[7][19] <= tdmaminswitch:switches:3:switch.y[19]
o[7][20] <= tdmaminswitch:switches:3:switch.y[20]
o[7][21] <= tdmaminswitch:switches:3:switch.y[21]
o[7][22] <= tdmaminswitch:switches:3:switch.y[22]
o[7][23] <= tdmaminswitch:switches:3:switch.y[23]
o[7][24] <= tdmaminswitch:switches:3:switch.y[24]
o[7][25] <= tdmaminswitch:switches:3:switch.y[25]
o[7][26] <= tdmaminswitch:switches:3:switch.y[26]
o[7][27] <= tdmaminswitch:switches:3:switch.y[27]
o[7][28] <= tdmaminswitch:switches:3:switch.y[28]
o[7][29] <= tdmaminswitch:switches:3:switch.y[29]
o[7][30] <= tdmaminswitch:switches:3:switch.y[30]
o[7][31] <= tdmaminswitch:switches:3:switch.y[31]
o[6][0] <= tdmaminswitch:switches:3:switch.x[0]
o[6][1] <= tdmaminswitch:switches:3:switch.x[1]
o[6][2] <= tdmaminswitch:switches:3:switch.x[2]
o[6][3] <= tdmaminswitch:switches:3:switch.x[3]
o[6][4] <= tdmaminswitch:switches:3:switch.x[4]
o[6][5] <= tdmaminswitch:switches:3:switch.x[5]
o[6][6] <= tdmaminswitch:switches:3:switch.x[6]
o[6][7] <= tdmaminswitch:switches:3:switch.x[7]
o[6][8] <= tdmaminswitch:switches:3:switch.x[8]
o[6][9] <= tdmaminswitch:switches:3:switch.x[9]
o[6][10] <= tdmaminswitch:switches:3:switch.x[10]
o[6][11] <= tdmaminswitch:switches:3:switch.x[11]
o[6][12] <= tdmaminswitch:switches:3:switch.x[12]
o[6][13] <= tdmaminswitch:switches:3:switch.x[13]
o[6][14] <= tdmaminswitch:switches:3:switch.x[14]
o[6][15] <= tdmaminswitch:switches:3:switch.x[15]
o[6][16] <= tdmaminswitch:switches:3:switch.x[16]
o[6][17] <= tdmaminswitch:switches:3:switch.x[17]
o[6][18] <= tdmaminswitch:switches:3:switch.x[18]
o[6][19] <= tdmaminswitch:switches:3:switch.x[19]
o[6][20] <= tdmaminswitch:switches:3:switch.x[20]
o[6][21] <= tdmaminswitch:switches:3:switch.x[21]
o[6][22] <= tdmaminswitch:switches:3:switch.x[22]
o[6][23] <= tdmaminswitch:switches:3:switch.x[23]
o[6][24] <= tdmaminswitch:switches:3:switch.x[24]
o[6][25] <= tdmaminswitch:switches:3:switch.x[25]
o[6][26] <= tdmaminswitch:switches:3:switch.x[26]
o[6][27] <= tdmaminswitch:switches:3:switch.x[27]
o[6][28] <= tdmaminswitch:switches:3:switch.x[28]
o[6][29] <= tdmaminswitch:switches:3:switch.x[29]
o[6][30] <= tdmaminswitch:switches:3:switch.x[30]
o[6][31] <= tdmaminswitch:switches:3:switch.x[31]
o[5][0] <= tdmaminswitch:switches:2:switch.y[0]
o[5][1] <= tdmaminswitch:switches:2:switch.y[1]
o[5][2] <= tdmaminswitch:switches:2:switch.y[2]
o[5][3] <= tdmaminswitch:switches:2:switch.y[3]
o[5][4] <= tdmaminswitch:switches:2:switch.y[4]
o[5][5] <= tdmaminswitch:switches:2:switch.y[5]
o[5][6] <= tdmaminswitch:switches:2:switch.y[6]
o[5][7] <= tdmaminswitch:switches:2:switch.y[7]
o[5][8] <= tdmaminswitch:switches:2:switch.y[8]
o[5][9] <= tdmaminswitch:switches:2:switch.y[9]
o[5][10] <= tdmaminswitch:switches:2:switch.y[10]
o[5][11] <= tdmaminswitch:switches:2:switch.y[11]
o[5][12] <= tdmaminswitch:switches:2:switch.y[12]
o[5][13] <= tdmaminswitch:switches:2:switch.y[13]
o[5][14] <= tdmaminswitch:switches:2:switch.y[14]
o[5][15] <= tdmaminswitch:switches:2:switch.y[15]
o[5][16] <= tdmaminswitch:switches:2:switch.y[16]
o[5][17] <= tdmaminswitch:switches:2:switch.y[17]
o[5][18] <= tdmaminswitch:switches:2:switch.y[18]
o[5][19] <= tdmaminswitch:switches:2:switch.y[19]
o[5][20] <= tdmaminswitch:switches:2:switch.y[20]
o[5][21] <= tdmaminswitch:switches:2:switch.y[21]
o[5][22] <= tdmaminswitch:switches:2:switch.y[22]
o[5][23] <= tdmaminswitch:switches:2:switch.y[23]
o[5][24] <= tdmaminswitch:switches:2:switch.y[24]
o[5][25] <= tdmaminswitch:switches:2:switch.y[25]
o[5][26] <= tdmaminswitch:switches:2:switch.y[26]
o[5][27] <= tdmaminswitch:switches:2:switch.y[27]
o[5][28] <= tdmaminswitch:switches:2:switch.y[28]
o[5][29] <= tdmaminswitch:switches:2:switch.y[29]
o[5][30] <= tdmaminswitch:switches:2:switch.y[30]
o[5][31] <= tdmaminswitch:switches:2:switch.y[31]
o[4][0] <= tdmaminswitch:switches:2:switch.x[0]
o[4][1] <= tdmaminswitch:switches:2:switch.x[1]
o[4][2] <= tdmaminswitch:switches:2:switch.x[2]
o[4][3] <= tdmaminswitch:switches:2:switch.x[3]
o[4][4] <= tdmaminswitch:switches:2:switch.x[4]
o[4][5] <= tdmaminswitch:switches:2:switch.x[5]
o[4][6] <= tdmaminswitch:switches:2:switch.x[6]
o[4][7] <= tdmaminswitch:switches:2:switch.x[7]
o[4][8] <= tdmaminswitch:switches:2:switch.x[8]
o[4][9] <= tdmaminswitch:switches:2:switch.x[9]
o[4][10] <= tdmaminswitch:switches:2:switch.x[10]
o[4][11] <= tdmaminswitch:switches:2:switch.x[11]
o[4][12] <= tdmaminswitch:switches:2:switch.x[12]
o[4][13] <= tdmaminswitch:switches:2:switch.x[13]
o[4][14] <= tdmaminswitch:switches:2:switch.x[14]
o[4][15] <= tdmaminswitch:switches:2:switch.x[15]
o[4][16] <= tdmaminswitch:switches:2:switch.x[16]
o[4][17] <= tdmaminswitch:switches:2:switch.x[17]
o[4][18] <= tdmaminswitch:switches:2:switch.x[18]
o[4][19] <= tdmaminswitch:switches:2:switch.x[19]
o[4][20] <= tdmaminswitch:switches:2:switch.x[20]
o[4][21] <= tdmaminswitch:switches:2:switch.x[21]
o[4][22] <= tdmaminswitch:switches:2:switch.x[22]
o[4][23] <= tdmaminswitch:switches:2:switch.x[23]
o[4][24] <= tdmaminswitch:switches:2:switch.x[24]
o[4][25] <= tdmaminswitch:switches:2:switch.x[25]
o[4][26] <= tdmaminswitch:switches:2:switch.x[26]
o[4][27] <= tdmaminswitch:switches:2:switch.x[27]
o[4][28] <= tdmaminswitch:switches:2:switch.x[28]
o[4][29] <= tdmaminswitch:switches:2:switch.x[29]
o[4][30] <= tdmaminswitch:switches:2:switch.x[30]
o[4][31] <= tdmaminswitch:switches:2:switch.x[31]
o[3][0] <= tdmaminswitch:switches:1:switch.y[0]
o[3][1] <= tdmaminswitch:switches:1:switch.y[1]
o[3][2] <= tdmaminswitch:switches:1:switch.y[2]
o[3][3] <= tdmaminswitch:switches:1:switch.y[3]
o[3][4] <= tdmaminswitch:switches:1:switch.y[4]
o[3][5] <= tdmaminswitch:switches:1:switch.y[5]
o[3][6] <= tdmaminswitch:switches:1:switch.y[6]
o[3][7] <= tdmaminswitch:switches:1:switch.y[7]
o[3][8] <= tdmaminswitch:switches:1:switch.y[8]
o[3][9] <= tdmaminswitch:switches:1:switch.y[9]
o[3][10] <= tdmaminswitch:switches:1:switch.y[10]
o[3][11] <= tdmaminswitch:switches:1:switch.y[11]
o[3][12] <= tdmaminswitch:switches:1:switch.y[12]
o[3][13] <= tdmaminswitch:switches:1:switch.y[13]
o[3][14] <= tdmaminswitch:switches:1:switch.y[14]
o[3][15] <= tdmaminswitch:switches:1:switch.y[15]
o[3][16] <= tdmaminswitch:switches:1:switch.y[16]
o[3][17] <= tdmaminswitch:switches:1:switch.y[17]
o[3][18] <= tdmaminswitch:switches:1:switch.y[18]
o[3][19] <= tdmaminswitch:switches:1:switch.y[19]
o[3][20] <= tdmaminswitch:switches:1:switch.y[20]
o[3][21] <= tdmaminswitch:switches:1:switch.y[21]
o[3][22] <= tdmaminswitch:switches:1:switch.y[22]
o[3][23] <= tdmaminswitch:switches:1:switch.y[23]
o[3][24] <= tdmaminswitch:switches:1:switch.y[24]
o[3][25] <= tdmaminswitch:switches:1:switch.y[25]
o[3][26] <= tdmaminswitch:switches:1:switch.y[26]
o[3][27] <= tdmaminswitch:switches:1:switch.y[27]
o[3][28] <= tdmaminswitch:switches:1:switch.y[28]
o[3][29] <= tdmaminswitch:switches:1:switch.y[29]
o[3][30] <= tdmaminswitch:switches:1:switch.y[30]
o[3][31] <= tdmaminswitch:switches:1:switch.y[31]
o[2][0] <= tdmaminswitch:switches:1:switch.x[0]
o[2][1] <= tdmaminswitch:switches:1:switch.x[1]
o[2][2] <= tdmaminswitch:switches:1:switch.x[2]
o[2][3] <= tdmaminswitch:switches:1:switch.x[3]
o[2][4] <= tdmaminswitch:switches:1:switch.x[4]
o[2][5] <= tdmaminswitch:switches:1:switch.x[5]
o[2][6] <= tdmaminswitch:switches:1:switch.x[6]
o[2][7] <= tdmaminswitch:switches:1:switch.x[7]
o[2][8] <= tdmaminswitch:switches:1:switch.x[8]
o[2][9] <= tdmaminswitch:switches:1:switch.x[9]
o[2][10] <= tdmaminswitch:switches:1:switch.x[10]
o[2][11] <= tdmaminswitch:switches:1:switch.x[11]
o[2][12] <= tdmaminswitch:switches:1:switch.x[12]
o[2][13] <= tdmaminswitch:switches:1:switch.x[13]
o[2][14] <= tdmaminswitch:switches:1:switch.x[14]
o[2][15] <= tdmaminswitch:switches:1:switch.x[15]
o[2][16] <= tdmaminswitch:switches:1:switch.x[16]
o[2][17] <= tdmaminswitch:switches:1:switch.x[17]
o[2][18] <= tdmaminswitch:switches:1:switch.x[18]
o[2][19] <= tdmaminswitch:switches:1:switch.x[19]
o[2][20] <= tdmaminswitch:switches:1:switch.x[20]
o[2][21] <= tdmaminswitch:switches:1:switch.x[21]
o[2][22] <= tdmaminswitch:switches:1:switch.x[22]
o[2][23] <= tdmaminswitch:switches:1:switch.x[23]
o[2][24] <= tdmaminswitch:switches:1:switch.x[24]
o[2][25] <= tdmaminswitch:switches:1:switch.x[25]
o[2][26] <= tdmaminswitch:switches:1:switch.x[26]
o[2][27] <= tdmaminswitch:switches:1:switch.x[27]
o[2][28] <= tdmaminswitch:switches:1:switch.x[28]
o[2][29] <= tdmaminswitch:switches:1:switch.x[29]
o[2][30] <= tdmaminswitch:switches:1:switch.x[30]
o[2][31] <= tdmaminswitch:switches:1:switch.x[31]
o[1][0] <= tdmaminswitch:switches:0:switch.y[0]
o[1][1] <= tdmaminswitch:switches:0:switch.y[1]
o[1][2] <= tdmaminswitch:switches:0:switch.y[2]
o[1][3] <= tdmaminswitch:switches:0:switch.y[3]
o[1][4] <= tdmaminswitch:switches:0:switch.y[4]
o[1][5] <= tdmaminswitch:switches:0:switch.y[5]
o[1][6] <= tdmaminswitch:switches:0:switch.y[6]
o[1][7] <= tdmaminswitch:switches:0:switch.y[7]
o[1][8] <= tdmaminswitch:switches:0:switch.y[8]
o[1][9] <= tdmaminswitch:switches:0:switch.y[9]
o[1][10] <= tdmaminswitch:switches:0:switch.y[10]
o[1][11] <= tdmaminswitch:switches:0:switch.y[11]
o[1][12] <= tdmaminswitch:switches:0:switch.y[12]
o[1][13] <= tdmaminswitch:switches:0:switch.y[13]
o[1][14] <= tdmaminswitch:switches:0:switch.y[14]
o[1][15] <= tdmaminswitch:switches:0:switch.y[15]
o[1][16] <= tdmaminswitch:switches:0:switch.y[16]
o[1][17] <= tdmaminswitch:switches:0:switch.y[17]
o[1][18] <= tdmaminswitch:switches:0:switch.y[18]
o[1][19] <= tdmaminswitch:switches:0:switch.y[19]
o[1][20] <= tdmaminswitch:switches:0:switch.y[20]
o[1][21] <= tdmaminswitch:switches:0:switch.y[21]
o[1][22] <= tdmaminswitch:switches:0:switch.y[22]
o[1][23] <= tdmaminswitch:switches:0:switch.y[23]
o[1][24] <= tdmaminswitch:switches:0:switch.y[24]
o[1][25] <= tdmaminswitch:switches:0:switch.y[25]
o[1][26] <= tdmaminswitch:switches:0:switch.y[26]
o[1][27] <= tdmaminswitch:switches:0:switch.y[27]
o[1][28] <= tdmaminswitch:switches:0:switch.y[28]
o[1][29] <= tdmaminswitch:switches:0:switch.y[29]
o[1][30] <= tdmaminswitch:switches:0:switch.y[30]
o[1][31] <= tdmaminswitch:switches:0:switch.y[31]
o[0][0] <= tdmaminswitch:switches:0:switch.x[0]
o[0][1] <= tdmaminswitch:switches:0:switch.x[1]
o[0][2] <= tdmaminswitch:switches:0:switch.x[2]
o[0][3] <= tdmaminswitch:switches:0:switch.x[3]
o[0][4] <= tdmaminswitch:switches:0:switch.x[4]
o[0][5] <= tdmaminswitch:switches:0:switch.x[5]
o[0][6] <= tdmaminswitch:switches:0:switch.x[6]
o[0][7] <= tdmaminswitch:switches:0:switch.x[7]
o[0][8] <= tdmaminswitch:switches:0:switch.x[8]
o[0][9] <= tdmaminswitch:switches:0:switch.x[9]
o[0][10] <= tdmaminswitch:switches:0:switch.x[10]
o[0][11] <= tdmaminswitch:switches:0:switch.x[11]
o[0][12] <= tdmaminswitch:switches:0:switch.x[12]
o[0][13] <= tdmaminswitch:switches:0:switch.x[13]
o[0][14] <= tdmaminswitch:switches:0:switch.x[14]
o[0][15] <= tdmaminswitch:switches:0:switch.x[15]
o[0][16] <= tdmaminswitch:switches:0:switch.x[16]
o[0][17] <= tdmaminswitch:switches:0:switch.x[17]
o[0][18] <= tdmaminswitch:switches:0:switch.x[18]
o[0][19] <= tdmaminswitch:switches:0:switch.x[19]
o[0][20] <= tdmaminswitch:switches:0:switch.x[20]
o[0][21] <= tdmaminswitch:switches:0:switch.x[21]
o[0][22] <= tdmaminswitch:switches:0:switch.x[22]
o[0][23] <= tdmaminswitch:switches:0:switch.x[23]
o[0][24] <= tdmaminswitch:switches:0:switch.x[24]
o[0][25] <= tdmaminswitch:switches:0:switch.x[25]
o[0][26] <= tdmaminswitch:switches:0:switch.x[26]
o[0][27] <= tdmaminswitch:switches:0:switch.x[27]
o[0][28] <= tdmaminswitch:switches:0:switch.x[28]
o[0][29] <= tdmaminswitch:switches:0:switch.x[29]
o[0][30] <= tdmaminswitch:switches:0:switch.x[30]
o[0][31] <= tdmaminswitch:switches:0:switch.x[31]


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage|TdmaMinSwitch:\switches:0:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage|TdmaMinSwitch:\switches:1:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage|TdmaMinSwitch:\switches:2:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage|TdmaMinSwitch:\switches:3:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage
s => tdmaminswitch:switches:0:switch.s
s => tdmaminswitch:switches:1:switch.s
s => tdmaminswitch:switches:2:switch.s
s => tdmaminswitch:switches:3:switch.s
i[7][0] => tdmaminswitch:switches:3:switch.b[0]
i[7][1] => tdmaminswitch:switches:3:switch.b[1]
i[7][2] => tdmaminswitch:switches:3:switch.b[2]
i[7][3] => tdmaminswitch:switches:3:switch.b[3]
i[7][4] => tdmaminswitch:switches:3:switch.b[4]
i[7][5] => tdmaminswitch:switches:3:switch.b[5]
i[7][6] => tdmaminswitch:switches:3:switch.b[6]
i[7][7] => tdmaminswitch:switches:3:switch.b[7]
i[7][8] => tdmaminswitch:switches:3:switch.b[8]
i[7][9] => tdmaminswitch:switches:3:switch.b[9]
i[7][10] => tdmaminswitch:switches:3:switch.b[10]
i[7][11] => tdmaminswitch:switches:3:switch.b[11]
i[7][12] => tdmaminswitch:switches:3:switch.b[12]
i[7][13] => tdmaminswitch:switches:3:switch.b[13]
i[7][14] => tdmaminswitch:switches:3:switch.b[14]
i[7][15] => tdmaminswitch:switches:3:switch.b[15]
i[7][16] => tdmaminswitch:switches:3:switch.b[16]
i[7][17] => tdmaminswitch:switches:3:switch.b[17]
i[7][18] => tdmaminswitch:switches:3:switch.b[18]
i[7][19] => tdmaminswitch:switches:3:switch.b[19]
i[7][20] => tdmaminswitch:switches:3:switch.b[20]
i[7][21] => tdmaminswitch:switches:3:switch.b[21]
i[7][22] => tdmaminswitch:switches:3:switch.b[22]
i[7][23] => tdmaminswitch:switches:3:switch.b[23]
i[7][24] => tdmaminswitch:switches:3:switch.b[24]
i[7][25] => tdmaminswitch:switches:3:switch.b[25]
i[7][26] => tdmaminswitch:switches:3:switch.b[26]
i[7][27] => tdmaminswitch:switches:3:switch.b[27]
i[7][28] => tdmaminswitch:switches:3:switch.b[28]
i[7][29] => tdmaminswitch:switches:3:switch.b[29]
i[7][30] => tdmaminswitch:switches:3:switch.b[30]
i[7][31] => tdmaminswitch:switches:3:switch.b[31]
i[6][0] => tdmaminswitch:switches:2:switch.b[0]
i[6][1] => tdmaminswitch:switches:2:switch.b[1]
i[6][2] => tdmaminswitch:switches:2:switch.b[2]
i[6][3] => tdmaminswitch:switches:2:switch.b[3]
i[6][4] => tdmaminswitch:switches:2:switch.b[4]
i[6][5] => tdmaminswitch:switches:2:switch.b[5]
i[6][6] => tdmaminswitch:switches:2:switch.b[6]
i[6][7] => tdmaminswitch:switches:2:switch.b[7]
i[6][8] => tdmaminswitch:switches:2:switch.b[8]
i[6][9] => tdmaminswitch:switches:2:switch.b[9]
i[6][10] => tdmaminswitch:switches:2:switch.b[10]
i[6][11] => tdmaminswitch:switches:2:switch.b[11]
i[6][12] => tdmaminswitch:switches:2:switch.b[12]
i[6][13] => tdmaminswitch:switches:2:switch.b[13]
i[6][14] => tdmaminswitch:switches:2:switch.b[14]
i[6][15] => tdmaminswitch:switches:2:switch.b[15]
i[6][16] => tdmaminswitch:switches:2:switch.b[16]
i[6][17] => tdmaminswitch:switches:2:switch.b[17]
i[6][18] => tdmaminswitch:switches:2:switch.b[18]
i[6][19] => tdmaminswitch:switches:2:switch.b[19]
i[6][20] => tdmaminswitch:switches:2:switch.b[20]
i[6][21] => tdmaminswitch:switches:2:switch.b[21]
i[6][22] => tdmaminswitch:switches:2:switch.b[22]
i[6][23] => tdmaminswitch:switches:2:switch.b[23]
i[6][24] => tdmaminswitch:switches:2:switch.b[24]
i[6][25] => tdmaminswitch:switches:2:switch.b[25]
i[6][26] => tdmaminswitch:switches:2:switch.b[26]
i[6][27] => tdmaminswitch:switches:2:switch.b[27]
i[6][28] => tdmaminswitch:switches:2:switch.b[28]
i[6][29] => tdmaminswitch:switches:2:switch.b[29]
i[6][30] => tdmaminswitch:switches:2:switch.b[30]
i[6][31] => tdmaminswitch:switches:2:switch.b[31]
i[5][0] => tdmaminswitch:switches:1:switch.b[0]
i[5][1] => tdmaminswitch:switches:1:switch.b[1]
i[5][2] => tdmaminswitch:switches:1:switch.b[2]
i[5][3] => tdmaminswitch:switches:1:switch.b[3]
i[5][4] => tdmaminswitch:switches:1:switch.b[4]
i[5][5] => tdmaminswitch:switches:1:switch.b[5]
i[5][6] => tdmaminswitch:switches:1:switch.b[6]
i[5][7] => tdmaminswitch:switches:1:switch.b[7]
i[5][8] => tdmaminswitch:switches:1:switch.b[8]
i[5][9] => tdmaminswitch:switches:1:switch.b[9]
i[5][10] => tdmaminswitch:switches:1:switch.b[10]
i[5][11] => tdmaminswitch:switches:1:switch.b[11]
i[5][12] => tdmaminswitch:switches:1:switch.b[12]
i[5][13] => tdmaminswitch:switches:1:switch.b[13]
i[5][14] => tdmaminswitch:switches:1:switch.b[14]
i[5][15] => tdmaminswitch:switches:1:switch.b[15]
i[5][16] => tdmaminswitch:switches:1:switch.b[16]
i[5][17] => tdmaminswitch:switches:1:switch.b[17]
i[5][18] => tdmaminswitch:switches:1:switch.b[18]
i[5][19] => tdmaminswitch:switches:1:switch.b[19]
i[5][20] => tdmaminswitch:switches:1:switch.b[20]
i[5][21] => tdmaminswitch:switches:1:switch.b[21]
i[5][22] => tdmaminswitch:switches:1:switch.b[22]
i[5][23] => tdmaminswitch:switches:1:switch.b[23]
i[5][24] => tdmaminswitch:switches:1:switch.b[24]
i[5][25] => tdmaminswitch:switches:1:switch.b[25]
i[5][26] => tdmaminswitch:switches:1:switch.b[26]
i[5][27] => tdmaminswitch:switches:1:switch.b[27]
i[5][28] => tdmaminswitch:switches:1:switch.b[28]
i[5][29] => tdmaminswitch:switches:1:switch.b[29]
i[5][30] => tdmaminswitch:switches:1:switch.b[30]
i[5][31] => tdmaminswitch:switches:1:switch.b[31]
i[4][0] => tdmaminswitch:switches:0:switch.b[0]
i[4][1] => tdmaminswitch:switches:0:switch.b[1]
i[4][2] => tdmaminswitch:switches:0:switch.b[2]
i[4][3] => tdmaminswitch:switches:0:switch.b[3]
i[4][4] => tdmaminswitch:switches:0:switch.b[4]
i[4][5] => tdmaminswitch:switches:0:switch.b[5]
i[4][6] => tdmaminswitch:switches:0:switch.b[6]
i[4][7] => tdmaminswitch:switches:0:switch.b[7]
i[4][8] => tdmaminswitch:switches:0:switch.b[8]
i[4][9] => tdmaminswitch:switches:0:switch.b[9]
i[4][10] => tdmaminswitch:switches:0:switch.b[10]
i[4][11] => tdmaminswitch:switches:0:switch.b[11]
i[4][12] => tdmaminswitch:switches:0:switch.b[12]
i[4][13] => tdmaminswitch:switches:0:switch.b[13]
i[4][14] => tdmaminswitch:switches:0:switch.b[14]
i[4][15] => tdmaminswitch:switches:0:switch.b[15]
i[4][16] => tdmaminswitch:switches:0:switch.b[16]
i[4][17] => tdmaminswitch:switches:0:switch.b[17]
i[4][18] => tdmaminswitch:switches:0:switch.b[18]
i[4][19] => tdmaminswitch:switches:0:switch.b[19]
i[4][20] => tdmaminswitch:switches:0:switch.b[20]
i[4][21] => tdmaminswitch:switches:0:switch.b[21]
i[4][22] => tdmaminswitch:switches:0:switch.b[22]
i[4][23] => tdmaminswitch:switches:0:switch.b[23]
i[4][24] => tdmaminswitch:switches:0:switch.b[24]
i[4][25] => tdmaminswitch:switches:0:switch.b[25]
i[4][26] => tdmaminswitch:switches:0:switch.b[26]
i[4][27] => tdmaminswitch:switches:0:switch.b[27]
i[4][28] => tdmaminswitch:switches:0:switch.b[28]
i[4][29] => tdmaminswitch:switches:0:switch.b[29]
i[4][30] => tdmaminswitch:switches:0:switch.b[30]
i[4][31] => tdmaminswitch:switches:0:switch.b[31]
i[3][0] => tdmaminswitch:switches:3:switch.a[0]
i[3][1] => tdmaminswitch:switches:3:switch.a[1]
i[3][2] => tdmaminswitch:switches:3:switch.a[2]
i[3][3] => tdmaminswitch:switches:3:switch.a[3]
i[3][4] => tdmaminswitch:switches:3:switch.a[4]
i[3][5] => tdmaminswitch:switches:3:switch.a[5]
i[3][6] => tdmaminswitch:switches:3:switch.a[6]
i[3][7] => tdmaminswitch:switches:3:switch.a[7]
i[3][8] => tdmaminswitch:switches:3:switch.a[8]
i[3][9] => tdmaminswitch:switches:3:switch.a[9]
i[3][10] => tdmaminswitch:switches:3:switch.a[10]
i[3][11] => tdmaminswitch:switches:3:switch.a[11]
i[3][12] => tdmaminswitch:switches:3:switch.a[12]
i[3][13] => tdmaminswitch:switches:3:switch.a[13]
i[3][14] => tdmaminswitch:switches:3:switch.a[14]
i[3][15] => tdmaminswitch:switches:3:switch.a[15]
i[3][16] => tdmaminswitch:switches:3:switch.a[16]
i[3][17] => tdmaminswitch:switches:3:switch.a[17]
i[3][18] => tdmaminswitch:switches:3:switch.a[18]
i[3][19] => tdmaminswitch:switches:3:switch.a[19]
i[3][20] => tdmaminswitch:switches:3:switch.a[20]
i[3][21] => tdmaminswitch:switches:3:switch.a[21]
i[3][22] => tdmaminswitch:switches:3:switch.a[22]
i[3][23] => tdmaminswitch:switches:3:switch.a[23]
i[3][24] => tdmaminswitch:switches:3:switch.a[24]
i[3][25] => tdmaminswitch:switches:3:switch.a[25]
i[3][26] => tdmaminswitch:switches:3:switch.a[26]
i[3][27] => tdmaminswitch:switches:3:switch.a[27]
i[3][28] => tdmaminswitch:switches:3:switch.a[28]
i[3][29] => tdmaminswitch:switches:3:switch.a[29]
i[3][30] => tdmaminswitch:switches:3:switch.a[30]
i[3][31] => tdmaminswitch:switches:3:switch.a[31]
i[2][0] => tdmaminswitch:switches:2:switch.a[0]
i[2][1] => tdmaminswitch:switches:2:switch.a[1]
i[2][2] => tdmaminswitch:switches:2:switch.a[2]
i[2][3] => tdmaminswitch:switches:2:switch.a[3]
i[2][4] => tdmaminswitch:switches:2:switch.a[4]
i[2][5] => tdmaminswitch:switches:2:switch.a[5]
i[2][6] => tdmaminswitch:switches:2:switch.a[6]
i[2][7] => tdmaminswitch:switches:2:switch.a[7]
i[2][8] => tdmaminswitch:switches:2:switch.a[8]
i[2][9] => tdmaminswitch:switches:2:switch.a[9]
i[2][10] => tdmaminswitch:switches:2:switch.a[10]
i[2][11] => tdmaminswitch:switches:2:switch.a[11]
i[2][12] => tdmaminswitch:switches:2:switch.a[12]
i[2][13] => tdmaminswitch:switches:2:switch.a[13]
i[2][14] => tdmaminswitch:switches:2:switch.a[14]
i[2][15] => tdmaminswitch:switches:2:switch.a[15]
i[2][16] => tdmaminswitch:switches:2:switch.a[16]
i[2][17] => tdmaminswitch:switches:2:switch.a[17]
i[2][18] => tdmaminswitch:switches:2:switch.a[18]
i[2][19] => tdmaminswitch:switches:2:switch.a[19]
i[2][20] => tdmaminswitch:switches:2:switch.a[20]
i[2][21] => tdmaminswitch:switches:2:switch.a[21]
i[2][22] => tdmaminswitch:switches:2:switch.a[22]
i[2][23] => tdmaminswitch:switches:2:switch.a[23]
i[2][24] => tdmaminswitch:switches:2:switch.a[24]
i[2][25] => tdmaminswitch:switches:2:switch.a[25]
i[2][26] => tdmaminswitch:switches:2:switch.a[26]
i[2][27] => tdmaminswitch:switches:2:switch.a[27]
i[2][28] => tdmaminswitch:switches:2:switch.a[28]
i[2][29] => tdmaminswitch:switches:2:switch.a[29]
i[2][30] => tdmaminswitch:switches:2:switch.a[30]
i[2][31] => tdmaminswitch:switches:2:switch.a[31]
i[1][0] => tdmaminswitch:switches:1:switch.a[0]
i[1][1] => tdmaminswitch:switches:1:switch.a[1]
i[1][2] => tdmaminswitch:switches:1:switch.a[2]
i[1][3] => tdmaminswitch:switches:1:switch.a[3]
i[1][4] => tdmaminswitch:switches:1:switch.a[4]
i[1][5] => tdmaminswitch:switches:1:switch.a[5]
i[1][6] => tdmaminswitch:switches:1:switch.a[6]
i[1][7] => tdmaminswitch:switches:1:switch.a[7]
i[1][8] => tdmaminswitch:switches:1:switch.a[8]
i[1][9] => tdmaminswitch:switches:1:switch.a[9]
i[1][10] => tdmaminswitch:switches:1:switch.a[10]
i[1][11] => tdmaminswitch:switches:1:switch.a[11]
i[1][12] => tdmaminswitch:switches:1:switch.a[12]
i[1][13] => tdmaminswitch:switches:1:switch.a[13]
i[1][14] => tdmaminswitch:switches:1:switch.a[14]
i[1][15] => tdmaminswitch:switches:1:switch.a[15]
i[1][16] => tdmaminswitch:switches:1:switch.a[16]
i[1][17] => tdmaminswitch:switches:1:switch.a[17]
i[1][18] => tdmaminswitch:switches:1:switch.a[18]
i[1][19] => tdmaminswitch:switches:1:switch.a[19]
i[1][20] => tdmaminswitch:switches:1:switch.a[20]
i[1][21] => tdmaminswitch:switches:1:switch.a[21]
i[1][22] => tdmaminswitch:switches:1:switch.a[22]
i[1][23] => tdmaminswitch:switches:1:switch.a[23]
i[1][24] => tdmaminswitch:switches:1:switch.a[24]
i[1][25] => tdmaminswitch:switches:1:switch.a[25]
i[1][26] => tdmaminswitch:switches:1:switch.a[26]
i[1][27] => tdmaminswitch:switches:1:switch.a[27]
i[1][28] => tdmaminswitch:switches:1:switch.a[28]
i[1][29] => tdmaminswitch:switches:1:switch.a[29]
i[1][30] => tdmaminswitch:switches:1:switch.a[30]
i[1][31] => tdmaminswitch:switches:1:switch.a[31]
i[0][0] => tdmaminswitch:switches:0:switch.a[0]
i[0][1] => tdmaminswitch:switches:0:switch.a[1]
i[0][2] => tdmaminswitch:switches:0:switch.a[2]
i[0][3] => tdmaminswitch:switches:0:switch.a[3]
i[0][4] => tdmaminswitch:switches:0:switch.a[4]
i[0][5] => tdmaminswitch:switches:0:switch.a[5]
i[0][6] => tdmaminswitch:switches:0:switch.a[6]
i[0][7] => tdmaminswitch:switches:0:switch.a[7]
i[0][8] => tdmaminswitch:switches:0:switch.a[8]
i[0][9] => tdmaminswitch:switches:0:switch.a[9]
i[0][10] => tdmaminswitch:switches:0:switch.a[10]
i[0][11] => tdmaminswitch:switches:0:switch.a[11]
i[0][12] => tdmaminswitch:switches:0:switch.a[12]
i[0][13] => tdmaminswitch:switches:0:switch.a[13]
i[0][14] => tdmaminswitch:switches:0:switch.a[14]
i[0][15] => tdmaminswitch:switches:0:switch.a[15]
i[0][16] => tdmaminswitch:switches:0:switch.a[16]
i[0][17] => tdmaminswitch:switches:0:switch.a[17]
i[0][18] => tdmaminswitch:switches:0:switch.a[18]
i[0][19] => tdmaminswitch:switches:0:switch.a[19]
i[0][20] => tdmaminswitch:switches:0:switch.a[20]
i[0][21] => tdmaminswitch:switches:0:switch.a[21]
i[0][22] => tdmaminswitch:switches:0:switch.a[22]
i[0][23] => tdmaminswitch:switches:0:switch.a[23]
i[0][24] => tdmaminswitch:switches:0:switch.a[24]
i[0][25] => tdmaminswitch:switches:0:switch.a[25]
i[0][26] => tdmaminswitch:switches:0:switch.a[26]
i[0][27] => tdmaminswitch:switches:0:switch.a[27]
i[0][28] => tdmaminswitch:switches:0:switch.a[28]
i[0][29] => tdmaminswitch:switches:0:switch.a[29]
i[0][30] => tdmaminswitch:switches:0:switch.a[30]
i[0][31] => tdmaminswitch:switches:0:switch.a[31]
o[7][0] <= tdmaminswitch:switches:3:switch.y[0]
o[7][1] <= tdmaminswitch:switches:3:switch.y[1]
o[7][2] <= tdmaminswitch:switches:3:switch.y[2]
o[7][3] <= tdmaminswitch:switches:3:switch.y[3]
o[7][4] <= tdmaminswitch:switches:3:switch.y[4]
o[7][5] <= tdmaminswitch:switches:3:switch.y[5]
o[7][6] <= tdmaminswitch:switches:3:switch.y[6]
o[7][7] <= tdmaminswitch:switches:3:switch.y[7]
o[7][8] <= tdmaminswitch:switches:3:switch.y[8]
o[7][9] <= tdmaminswitch:switches:3:switch.y[9]
o[7][10] <= tdmaminswitch:switches:3:switch.y[10]
o[7][11] <= tdmaminswitch:switches:3:switch.y[11]
o[7][12] <= tdmaminswitch:switches:3:switch.y[12]
o[7][13] <= tdmaminswitch:switches:3:switch.y[13]
o[7][14] <= tdmaminswitch:switches:3:switch.y[14]
o[7][15] <= tdmaminswitch:switches:3:switch.y[15]
o[7][16] <= tdmaminswitch:switches:3:switch.y[16]
o[7][17] <= tdmaminswitch:switches:3:switch.y[17]
o[7][18] <= tdmaminswitch:switches:3:switch.y[18]
o[7][19] <= tdmaminswitch:switches:3:switch.y[19]
o[7][20] <= tdmaminswitch:switches:3:switch.y[20]
o[7][21] <= tdmaminswitch:switches:3:switch.y[21]
o[7][22] <= tdmaminswitch:switches:3:switch.y[22]
o[7][23] <= tdmaminswitch:switches:3:switch.y[23]
o[7][24] <= tdmaminswitch:switches:3:switch.y[24]
o[7][25] <= tdmaminswitch:switches:3:switch.y[25]
o[7][26] <= tdmaminswitch:switches:3:switch.y[26]
o[7][27] <= tdmaminswitch:switches:3:switch.y[27]
o[7][28] <= tdmaminswitch:switches:3:switch.y[28]
o[7][29] <= tdmaminswitch:switches:3:switch.y[29]
o[7][30] <= tdmaminswitch:switches:3:switch.y[30]
o[7][31] <= tdmaminswitch:switches:3:switch.y[31]
o[6][0] <= tdmaminswitch:switches:3:switch.x[0]
o[6][1] <= tdmaminswitch:switches:3:switch.x[1]
o[6][2] <= tdmaminswitch:switches:3:switch.x[2]
o[6][3] <= tdmaminswitch:switches:3:switch.x[3]
o[6][4] <= tdmaminswitch:switches:3:switch.x[4]
o[6][5] <= tdmaminswitch:switches:3:switch.x[5]
o[6][6] <= tdmaminswitch:switches:3:switch.x[6]
o[6][7] <= tdmaminswitch:switches:3:switch.x[7]
o[6][8] <= tdmaminswitch:switches:3:switch.x[8]
o[6][9] <= tdmaminswitch:switches:3:switch.x[9]
o[6][10] <= tdmaminswitch:switches:3:switch.x[10]
o[6][11] <= tdmaminswitch:switches:3:switch.x[11]
o[6][12] <= tdmaminswitch:switches:3:switch.x[12]
o[6][13] <= tdmaminswitch:switches:3:switch.x[13]
o[6][14] <= tdmaminswitch:switches:3:switch.x[14]
o[6][15] <= tdmaminswitch:switches:3:switch.x[15]
o[6][16] <= tdmaminswitch:switches:3:switch.x[16]
o[6][17] <= tdmaminswitch:switches:3:switch.x[17]
o[6][18] <= tdmaminswitch:switches:3:switch.x[18]
o[6][19] <= tdmaminswitch:switches:3:switch.x[19]
o[6][20] <= tdmaminswitch:switches:3:switch.x[20]
o[6][21] <= tdmaminswitch:switches:3:switch.x[21]
o[6][22] <= tdmaminswitch:switches:3:switch.x[22]
o[6][23] <= tdmaminswitch:switches:3:switch.x[23]
o[6][24] <= tdmaminswitch:switches:3:switch.x[24]
o[6][25] <= tdmaminswitch:switches:3:switch.x[25]
o[6][26] <= tdmaminswitch:switches:3:switch.x[26]
o[6][27] <= tdmaminswitch:switches:3:switch.x[27]
o[6][28] <= tdmaminswitch:switches:3:switch.x[28]
o[6][29] <= tdmaminswitch:switches:3:switch.x[29]
o[6][30] <= tdmaminswitch:switches:3:switch.x[30]
o[6][31] <= tdmaminswitch:switches:3:switch.x[31]
o[5][0] <= tdmaminswitch:switches:2:switch.y[0]
o[5][1] <= tdmaminswitch:switches:2:switch.y[1]
o[5][2] <= tdmaminswitch:switches:2:switch.y[2]
o[5][3] <= tdmaminswitch:switches:2:switch.y[3]
o[5][4] <= tdmaminswitch:switches:2:switch.y[4]
o[5][5] <= tdmaminswitch:switches:2:switch.y[5]
o[5][6] <= tdmaminswitch:switches:2:switch.y[6]
o[5][7] <= tdmaminswitch:switches:2:switch.y[7]
o[5][8] <= tdmaminswitch:switches:2:switch.y[8]
o[5][9] <= tdmaminswitch:switches:2:switch.y[9]
o[5][10] <= tdmaminswitch:switches:2:switch.y[10]
o[5][11] <= tdmaminswitch:switches:2:switch.y[11]
o[5][12] <= tdmaminswitch:switches:2:switch.y[12]
o[5][13] <= tdmaminswitch:switches:2:switch.y[13]
o[5][14] <= tdmaminswitch:switches:2:switch.y[14]
o[5][15] <= tdmaminswitch:switches:2:switch.y[15]
o[5][16] <= tdmaminswitch:switches:2:switch.y[16]
o[5][17] <= tdmaminswitch:switches:2:switch.y[17]
o[5][18] <= tdmaminswitch:switches:2:switch.y[18]
o[5][19] <= tdmaminswitch:switches:2:switch.y[19]
o[5][20] <= tdmaminswitch:switches:2:switch.y[20]
o[5][21] <= tdmaminswitch:switches:2:switch.y[21]
o[5][22] <= tdmaminswitch:switches:2:switch.y[22]
o[5][23] <= tdmaminswitch:switches:2:switch.y[23]
o[5][24] <= tdmaminswitch:switches:2:switch.y[24]
o[5][25] <= tdmaminswitch:switches:2:switch.y[25]
o[5][26] <= tdmaminswitch:switches:2:switch.y[26]
o[5][27] <= tdmaminswitch:switches:2:switch.y[27]
o[5][28] <= tdmaminswitch:switches:2:switch.y[28]
o[5][29] <= tdmaminswitch:switches:2:switch.y[29]
o[5][30] <= tdmaminswitch:switches:2:switch.y[30]
o[5][31] <= tdmaminswitch:switches:2:switch.y[31]
o[4][0] <= tdmaminswitch:switches:2:switch.x[0]
o[4][1] <= tdmaminswitch:switches:2:switch.x[1]
o[4][2] <= tdmaminswitch:switches:2:switch.x[2]
o[4][3] <= tdmaminswitch:switches:2:switch.x[3]
o[4][4] <= tdmaminswitch:switches:2:switch.x[4]
o[4][5] <= tdmaminswitch:switches:2:switch.x[5]
o[4][6] <= tdmaminswitch:switches:2:switch.x[6]
o[4][7] <= tdmaminswitch:switches:2:switch.x[7]
o[4][8] <= tdmaminswitch:switches:2:switch.x[8]
o[4][9] <= tdmaminswitch:switches:2:switch.x[9]
o[4][10] <= tdmaminswitch:switches:2:switch.x[10]
o[4][11] <= tdmaminswitch:switches:2:switch.x[11]
o[4][12] <= tdmaminswitch:switches:2:switch.x[12]
o[4][13] <= tdmaminswitch:switches:2:switch.x[13]
o[4][14] <= tdmaminswitch:switches:2:switch.x[14]
o[4][15] <= tdmaminswitch:switches:2:switch.x[15]
o[4][16] <= tdmaminswitch:switches:2:switch.x[16]
o[4][17] <= tdmaminswitch:switches:2:switch.x[17]
o[4][18] <= tdmaminswitch:switches:2:switch.x[18]
o[4][19] <= tdmaminswitch:switches:2:switch.x[19]
o[4][20] <= tdmaminswitch:switches:2:switch.x[20]
o[4][21] <= tdmaminswitch:switches:2:switch.x[21]
o[4][22] <= tdmaminswitch:switches:2:switch.x[22]
o[4][23] <= tdmaminswitch:switches:2:switch.x[23]
o[4][24] <= tdmaminswitch:switches:2:switch.x[24]
o[4][25] <= tdmaminswitch:switches:2:switch.x[25]
o[4][26] <= tdmaminswitch:switches:2:switch.x[26]
o[4][27] <= tdmaminswitch:switches:2:switch.x[27]
o[4][28] <= tdmaminswitch:switches:2:switch.x[28]
o[4][29] <= tdmaminswitch:switches:2:switch.x[29]
o[4][30] <= tdmaminswitch:switches:2:switch.x[30]
o[4][31] <= tdmaminswitch:switches:2:switch.x[31]
o[3][0] <= tdmaminswitch:switches:1:switch.y[0]
o[3][1] <= tdmaminswitch:switches:1:switch.y[1]
o[3][2] <= tdmaminswitch:switches:1:switch.y[2]
o[3][3] <= tdmaminswitch:switches:1:switch.y[3]
o[3][4] <= tdmaminswitch:switches:1:switch.y[4]
o[3][5] <= tdmaminswitch:switches:1:switch.y[5]
o[3][6] <= tdmaminswitch:switches:1:switch.y[6]
o[3][7] <= tdmaminswitch:switches:1:switch.y[7]
o[3][8] <= tdmaminswitch:switches:1:switch.y[8]
o[3][9] <= tdmaminswitch:switches:1:switch.y[9]
o[3][10] <= tdmaminswitch:switches:1:switch.y[10]
o[3][11] <= tdmaminswitch:switches:1:switch.y[11]
o[3][12] <= tdmaminswitch:switches:1:switch.y[12]
o[3][13] <= tdmaminswitch:switches:1:switch.y[13]
o[3][14] <= tdmaminswitch:switches:1:switch.y[14]
o[3][15] <= tdmaminswitch:switches:1:switch.y[15]
o[3][16] <= tdmaminswitch:switches:1:switch.y[16]
o[3][17] <= tdmaminswitch:switches:1:switch.y[17]
o[3][18] <= tdmaminswitch:switches:1:switch.y[18]
o[3][19] <= tdmaminswitch:switches:1:switch.y[19]
o[3][20] <= tdmaminswitch:switches:1:switch.y[20]
o[3][21] <= tdmaminswitch:switches:1:switch.y[21]
o[3][22] <= tdmaminswitch:switches:1:switch.y[22]
o[3][23] <= tdmaminswitch:switches:1:switch.y[23]
o[3][24] <= tdmaminswitch:switches:1:switch.y[24]
o[3][25] <= tdmaminswitch:switches:1:switch.y[25]
o[3][26] <= tdmaminswitch:switches:1:switch.y[26]
o[3][27] <= tdmaminswitch:switches:1:switch.y[27]
o[3][28] <= tdmaminswitch:switches:1:switch.y[28]
o[3][29] <= tdmaminswitch:switches:1:switch.y[29]
o[3][30] <= tdmaminswitch:switches:1:switch.y[30]
o[3][31] <= tdmaminswitch:switches:1:switch.y[31]
o[2][0] <= tdmaminswitch:switches:1:switch.x[0]
o[2][1] <= tdmaminswitch:switches:1:switch.x[1]
o[2][2] <= tdmaminswitch:switches:1:switch.x[2]
o[2][3] <= tdmaminswitch:switches:1:switch.x[3]
o[2][4] <= tdmaminswitch:switches:1:switch.x[4]
o[2][5] <= tdmaminswitch:switches:1:switch.x[5]
o[2][6] <= tdmaminswitch:switches:1:switch.x[6]
o[2][7] <= tdmaminswitch:switches:1:switch.x[7]
o[2][8] <= tdmaminswitch:switches:1:switch.x[8]
o[2][9] <= tdmaminswitch:switches:1:switch.x[9]
o[2][10] <= tdmaminswitch:switches:1:switch.x[10]
o[2][11] <= tdmaminswitch:switches:1:switch.x[11]
o[2][12] <= tdmaminswitch:switches:1:switch.x[12]
o[2][13] <= tdmaminswitch:switches:1:switch.x[13]
o[2][14] <= tdmaminswitch:switches:1:switch.x[14]
o[2][15] <= tdmaminswitch:switches:1:switch.x[15]
o[2][16] <= tdmaminswitch:switches:1:switch.x[16]
o[2][17] <= tdmaminswitch:switches:1:switch.x[17]
o[2][18] <= tdmaminswitch:switches:1:switch.x[18]
o[2][19] <= tdmaminswitch:switches:1:switch.x[19]
o[2][20] <= tdmaminswitch:switches:1:switch.x[20]
o[2][21] <= tdmaminswitch:switches:1:switch.x[21]
o[2][22] <= tdmaminswitch:switches:1:switch.x[22]
o[2][23] <= tdmaminswitch:switches:1:switch.x[23]
o[2][24] <= tdmaminswitch:switches:1:switch.x[24]
o[2][25] <= tdmaminswitch:switches:1:switch.x[25]
o[2][26] <= tdmaminswitch:switches:1:switch.x[26]
o[2][27] <= tdmaminswitch:switches:1:switch.x[27]
o[2][28] <= tdmaminswitch:switches:1:switch.x[28]
o[2][29] <= tdmaminswitch:switches:1:switch.x[29]
o[2][30] <= tdmaminswitch:switches:1:switch.x[30]
o[2][31] <= tdmaminswitch:switches:1:switch.x[31]
o[1][0] <= tdmaminswitch:switches:0:switch.y[0]
o[1][1] <= tdmaminswitch:switches:0:switch.y[1]
o[1][2] <= tdmaminswitch:switches:0:switch.y[2]
o[1][3] <= tdmaminswitch:switches:0:switch.y[3]
o[1][4] <= tdmaminswitch:switches:0:switch.y[4]
o[1][5] <= tdmaminswitch:switches:0:switch.y[5]
o[1][6] <= tdmaminswitch:switches:0:switch.y[6]
o[1][7] <= tdmaminswitch:switches:0:switch.y[7]
o[1][8] <= tdmaminswitch:switches:0:switch.y[8]
o[1][9] <= tdmaminswitch:switches:0:switch.y[9]
o[1][10] <= tdmaminswitch:switches:0:switch.y[10]
o[1][11] <= tdmaminswitch:switches:0:switch.y[11]
o[1][12] <= tdmaminswitch:switches:0:switch.y[12]
o[1][13] <= tdmaminswitch:switches:0:switch.y[13]
o[1][14] <= tdmaminswitch:switches:0:switch.y[14]
o[1][15] <= tdmaminswitch:switches:0:switch.y[15]
o[1][16] <= tdmaminswitch:switches:0:switch.y[16]
o[1][17] <= tdmaminswitch:switches:0:switch.y[17]
o[1][18] <= tdmaminswitch:switches:0:switch.y[18]
o[1][19] <= tdmaminswitch:switches:0:switch.y[19]
o[1][20] <= tdmaminswitch:switches:0:switch.y[20]
o[1][21] <= tdmaminswitch:switches:0:switch.y[21]
o[1][22] <= tdmaminswitch:switches:0:switch.y[22]
o[1][23] <= tdmaminswitch:switches:0:switch.y[23]
o[1][24] <= tdmaminswitch:switches:0:switch.y[24]
o[1][25] <= tdmaminswitch:switches:0:switch.y[25]
o[1][26] <= tdmaminswitch:switches:0:switch.y[26]
o[1][27] <= tdmaminswitch:switches:0:switch.y[27]
o[1][28] <= tdmaminswitch:switches:0:switch.y[28]
o[1][29] <= tdmaminswitch:switches:0:switch.y[29]
o[1][30] <= tdmaminswitch:switches:0:switch.y[30]
o[1][31] <= tdmaminswitch:switches:0:switch.y[31]
o[0][0] <= tdmaminswitch:switches:0:switch.x[0]
o[0][1] <= tdmaminswitch:switches:0:switch.x[1]
o[0][2] <= tdmaminswitch:switches:0:switch.x[2]
o[0][3] <= tdmaminswitch:switches:0:switch.x[3]
o[0][4] <= tdmaminswitch:switches:0:switch.x[4]
o[0][5] <= tdmaminswitch:switches:0:switch.x[5]
o[0][6] <= tdmaminswitch:switches:0:switch.x[6]
o[0][7] <= tdmaminswitch:switches:0:switch.x[7]
o[0][8] <= tdmaminswitch:switches:0:switch.x[8]
o[0][9] <= tdmaminswitch:switches:0:switch.x[9]
o[0][10] <= tdmaminswitch:switches:0:switch.x[10]
o[0][11] <= tdmaminswitch:switches:0:switch.x[11]
o[0][12] <= tdmaminswitch:switches:0:switch.x[12]
o[0][13] <= tdmaminswitch:switches:0:switch.x[13]
o[0][14] <= tdmaminswitch:switches:0:switch.x[14]
o[0][15] <= tdmaminswitch:switches:0:switch.x[15]
o[0][16] <= tdmaminswitch:switches:0:switch.x[16]
o[0][17] <= tdmaminswitch:switches:0:switch.x[17]
o[0][18] <= tdmaminswitch:switches:0:switch.x[18]
o[0][19] <= tdmaminswitch:switches:0:switch.x[19]
o[0][20] <= tdmaminswitch:switches:0:switch.x[20]
o[0][21] <= tdmaminswitch:switches:0:switch.x[21]
o[0][22] <= tdmaminswitch:switches:0:switch.x[22]
o[0][23] <= tdmaminswitch:switches:0:switch.x[23]
o[0][24] <= tdmaminswitch:switches:0:switch.x[24]
o[0][25] <= tdmaminswitch:switches:0:switch.x[25]
o[0][26] <= tdmaminswitch:switches:0:switch.x[26]
o[0][27] <= tdmaminswitch:switches:0:switch.x[27]
o[0][28] <= tdmaminswitch:switches:0:switch.x[28]
o[0][29] <= tdmaminswitch:switches:0:switch.x[29]
o[0][30] <= tdmaminswitch:switches:0:switch.x[30]
o[0][31] <= tdmaminswitch:switches:0:switch.x[31]


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage|TdmaMinSwitch:\switches:0:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage|TdmaMinSwitch:\switches:1:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage|TdmaMinSwitch:\switches:2:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage|TdmaMinSwitch:\switches:3:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
slot[2] => Equal0.IN5
slot[2] => recv.addr[2]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
slot[2] => Equal0.IN5
slot[2] => recv.addr[2]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
slot[2] => Equal0.IN5
slot[2] => recv.addr[2]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
slot[2] => Equal0.IN5
slot[2] => recv.addr[2]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
slot[2] => Equal0.IN5
slot[2] => recv.addr[2]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
slot[2] => Equal0.IN5
slot[2] => recv.addr[2]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
slot[2] => Equal0.IN5
slot[2] => recv.addr[2]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
slot[2] => Equal0.IN5
slot[2] => recv.addr[2]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|CORASP_Wave_Test|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|CORASP_Wave_Test|CORASP:cor_asp
clock => send.data[0]~reg0.CLK
clock => send.data[1]~reg0.CLK
clock => send.data[2]~reg0.CLK
clock => send.data[3]~reg0.CLK
clock => send.data[4]~reg0.CLK
clock => send.data[5]~reg0.CLK
clock => send.data[6]~reg0.CLK
clock => send.data[7]~reg0.CLK
clock => send.data[8]~reg0.CLK
clock => send.data[9]~reg0.CLK
clock => send.data[10]~reg0.CLK
clock => send.data[11]~reg0.CLK
clock => send.data[12]~reg0.CLK
clock => send.data[13]~reg0.CLK
clock => send.data[14]~reg0.CLK
clock => send.data[15]~reg0.CLK
clock => send.data[16]~reg0.CLK
clock => send.data[17]~reg0.CLK
clock => send.data[18]~reg0.CLK
clock => send.data[19]~reg0.CLK
clock => send.data[20]~reg0.CLK
clock => send.data[21]~reg0.CLK
clock => send.data[22]~reg0.CLK
clock => send.data[23]~reg0.CLK
clock => send.data[24]~reg0.CLK
clock => send.data[25]~reg0.CLK
clock => send.data[26]~reg0.CLK
clock => send.data[27]~reg0.CLK
clock => send.data[28]~reg0.CLK
clock => send.data[29]~reg0.CLK
clock => send.data[30]~reg0.CLK
clock => send.data[31]~reg0.CLK
clock => correlation[0].CLK
clock => correlation[1].CLK
clock => correlation[2].CLK
clock => correlation[3].CLK
clock => correlation[4].CLK
clock => correlation[5].CLK
clock => correlation[6].CLK
clock => correlation[7].CLK
clock => correlation[8].CLK
clock => correlation[9].CLK
clock => correlation[10].CLK
clock => correlation[11].CLK
clock => correlation[12].CLK
clock => correlation[13].CLK
clock => correlation[14].CLK
clock => correlation[15].CLK
clock => correlation[16].CLK
clock => correlation[17].CLK
clock => correlation[18].CLK
clock => correlation[19].CLK
clock => correlation[20].CLK
clock => correlation[21].CLK
clock => correlation[22].CLK
clock => correlation[23].CLK
clock => correlation[24].CLK
clock => correlation[25].CLK
clock => correlation[26].CLK
clock => correlation[27].CLK
clock => correlation[28].CLK
clock => correlation[29].CLK
clock => correlation[30].CLK
clock => correlation[31].CLK
clock => avgBuffer[0][0].CLK
clock => avgBuffer[0][1].CLK
clock => avgBuffer[0][2].CLK
clock => avgBuffer[0][3].CLK
clock => avgBuffer[0][4].CLK
clock => avgBuffer[0][5].CLK
clock => avgBuffer[0][6].CLK
clock => avgBuffer[0][7].CLK
clock => avgBuffer[0][8].CLK
clock => avgBuffer[0][9].CLK
clock => avgBuffer[0][10].CLK
clock => avgBuffer[0][11].CLK
clock => avgBuffer[0][12].CLK
clock => avgBuffer[0][13].CLK
clock => avgBuffer[0][14].CLK
clock => avgBuffer[0][15].CLK
clock => avgBuffer[1][0].CLK
clock => avgBuffer[1][1].CLK
clock => avgBuffer[1][2].CLK
clock => avgBuffer[1][3].CLK
clock => avgBuffer[1][4].CLK
clock => avgBuffer[1][5].CLK
clock => avgBuffer[1][6].CLK
clock => avgBuffer[1][7].CLK
clock => avgBuffer[1][8].CLK
clock => avgBuffer[1][9].CLK
clock => avgBuffer[1][10].CLK
clock => avgBuffer[1][11].CLK
clock => avgBuffer[1][12].CLK
clock => avgBuffer[1][13].CLK
clock => avgBuffer[1][14].CLK
clock => avgBuffer[1][15].CLK
clock => avgBuffer[2][0].CLK
clock => avgBuffer[2][1].CLK
clock => avgBuffer[2][2].CLK
clock => avgBuffer[2][3].CLK
clock => avgBuffer[2][4].CLK
clock => avgBuffer[2][5].CLK
clock => avgBuffer[2][6].CLK
clock => avgBuffer[2][7].CLK
clock => avgBuffer[2][8].CLK
clock => avgBuffer[2][9].CLK
clock => avgBuffer[2][10].CLK
clock => avgBuffer[2][11].CLK
clock => avgBuffer[2][12].CLK
clock => avgBuffer[2][13].CLK
clock => avgBuffer[2][14].CLK
clock => avgBuffer[2][15].CLK
clock => avgBuffer[3][0].CLK
clock => avgBuffer[3][1].CLK
clock => avgBuffer[3][2].CLK
clock => avgBuffer[3][3].CLK
clock => avgBuffer[3][4].CLK
clock => avgBuffer[3][5].CLK
clock => avgBuffer[3][6].CLK
clock => avgBuffer[3][7].CLK
clock => avgBuffer[3][8].CLK
clock => avgBuffer[3][9].CLK
clock => avgBuffer[3][10].CLK
clock => avgBuffer[3][11].CLK
clock => avgBuffer[3][12].CLK
clock => avgBuffer[3][13].CLK
clock => avgBuffer[3][14].CLK
clock => avgBuffer[3][15].CLK
clock => avgBuffer[4][0].CLK
clock => avgBuffer[4][1].CLK
clock => avgBuffer[4][2].CLK
clock => avgBuffer[4][3].CLK
clock => avgBuffer[4][4].CLK
clock => avgBuffer[4][5].CLK
clock => avgBuffer[4][6].CLK
clock => avgBuffer[4][7].CLK
clock => avgBuffer[4][8].CLK
clock => avgBuffer[4][9].CLK
clock => avgBuffer[4][10].CLK
clock => avgBuffer[4][11].CLK
clock => avgBuffer[4][12].CLK
clock => avgBuffer[4][13].CLK
clock => avgBuffer[4][14].CLK
clock => avgBuffer[4][15].CLK
clock => avgBuffer[5][0].CLK
clock => avgBuffer[5][1].CLK
clock => avgBuffer[5][2].CLK
clock => avgBuffer[5][3].CLK
clock => avgBuffer[5][4].CLK
clock => avgBuffer[5][5].CLK
clock => avgBuffer[5][6].CLK
clock => avgBuffer[5][7].CLK
clock => avgBuffer[5][8].CLK
clock => avgBuffer[5][9].CLK
clock => avgBuffer[5][10].CLK
clock => avgBuffer[5][11].CLK
clock => avgBuffer[5][12].CLK
clock => avgBuffer[5][13].CLK
clock => avgBuffer[5][14].CLK
clock => avgBuffer[5][15].CLK
clock => avgBuffer[6][0].CLK
clock => avgBuffer[6][1].CLK
clock => avgBuffer[6][2].CLK
clock => avgBuffer[6][3].CLK
clock => avgBuffer[6][4].CLK
clock => avgBuffer[6][5].CLK
clock => avgBuffer[6][6].CLK
clock => avgBuffer[6][7].CLK
clock => avgBuffer[6][8].CLK
clock => avgBuffer[6][9].CLK
clock => avgBuffer[6][10].CLK
clock => avgBuffer[6][11].CLK
clock => avgBuffer[6][12].CLK
clock => avgBuffer[6][13].CLK
clock => avgBuffer[6][14].CLK
clock => avgBuffer[6][15].CLK
clock => avgBuffer[7][0].CLK
clock => avgBuffer[7][1].CLK
clock => avgBuffer[7][2].CLK
clock => avgBuffer[7][3].CLK
clock => avgBuffer[7][4].CLK
clock => avgBuffer[7][5].CLK
clock => avgBuffer[7][6].CLK
clock => avgBuffer[7][7].CLK
clock => avgBuffer[7][8].CLK
clock => avgBuffer[7][9].CLK
clock => avgBuffer[7][10].CLK
clock => avgBuffer[7][11].CLK
clock => avgBuffer[7][12].CLK
clock => avgBuffer[7][13].CLK
clock => avgBuffer[7][14].CLK
clock => avgBuffer[7][15].CLK
clock => avgBuffer[8][0].CLK
clock => avgBuffer[8][1].CLK
clock => avgBuffer[8][2].CLK
clock => avgBuffer[8][3].CLK
clock => avgBuffer[8][4].CLK
clock => avgBuffer[8][5].CLK
clock => avgBuffer[8][6].CLK
clock => avgBuffer[8][7].CLK
clock => avgBuffer[8][8].CLK
clock => avgBuffer[8][9].CLK
clock => avgBuffer[8][10].CLK
clock => avgBuffer[8][11].CLK
clock => avgBuffer[8][12].CLK
clock => avgBuffer[8][13].CLK
clock => avgBuffer[8][14].CLK
clock => avgBuffer[8][15].CLK
clock => avgBuffer[9][0].CLK
clock => avgBuffer[9][1].CLK
clock => avgBuffer[9][2].CLK
clock => avgBuffer[9][3].CLK
clock => avgBuffer[9][4].CLK
clock => avgBuffer[9][5].CLK
clock => avgBuffer[9][6].CLK
clock => avgBuffer[9][7].CLK
clock => avgBuffer[9][8].CLK
clock => avgBuffer[9][9].CLK
clock => avgBuffer[9][10].CLK
clock => avgBuffer[9][11].CLK
clock => avgBuffer[9][12].CLK
clock => avgBuffer[9][13].CLK
clock => avgBuffer[9][14].CLK
clock => avgBuffer[9][15].CLK
clock => avgBuffer[10][0].CLK
clock => avgBuffer[10][1].CLK
clock => avgBuffer[10][2].CLK
clock => avgBuffer[10][3].CLK
clock => avgBuffer[10][4].CLK
clock => avgBuffer[10][5].CLK
clock => avgBuffer[10][6].CLK
clock => avgBuffer[10][7].CLK
clock => avgBuffer[10][8].CLK
clock => avgBuffer[10][9].CLK
clock => avgBuffer[10][10].CLK
clock => avgBuffer[10][11].CLK
clock => avgBuffer[10][12].CLK
clock => avgBuffer[10][13].CLK
clock => avgBuffer[10][14].CLK
clock => avgBuffer[10][15].CLK
clock => avgBuffer[11][0].CLK
clock => avgBuffer[11][1].CLK
clock => avgBuffer[11][2].CLK
clock => avgBuffer[11][3].CLK
clock => avgBuffer[11][4].CLK
clock => avgBuffer[11][5].CLK
clock => avgBuffer[11][6].CLK
clock => avgBuffer[11][7].CLK
clock => avgBuffer[11][8].CLK
clock => avgBuffer[11][9].CLK
clock => avgBuffer[11][10].CLK
clock => avgBuffer[11][11].CLK
clock => avgBuffer[11][12].CLK
clock => avgBuffer[11][13].CLK
clock => avgBuffer[11][14].CLK
clock => avgBuffer[11][15].CLK
clock => avgBuffer[12][0].CLK
clock => avgBuffer[12][1].CLK
clock => avgBuffer[12][2].CLK
clock => avgBuffer[12][3].CLK
clock => avgBuffer[12][4].CLK
clock => avgBuffer[12][5].CLK
clock => avgBuffer[12][6].CLK
clock => avgBuffer[12][7].CLK
clock => avgBuffer[12][8].CLK
clock => avgBuffer[12][9].CLK
clock => avgBuffer[12][10].CLK
clock => avgBuffer[12][11].CLK
clock => avgBuffer[12][12].CLK
clock => avgBuffer[12][13].CLK
clock => avgBuffer[12][14].CLK
clock => avgBuffer[12][15].CLK
clock => avgBuffer[13][0].CLK
clock => avgBuffer[13][1].CLK
clock => avgBuffer[13][2].CLK
clock => avgBuffer[13][3].CLK
clock => avgBuffer[13][4].CLK
clock => avgBuffer[13][5].CLK
clock => avgBuffer[13][6].CLK
clock => avgBuffer[13][7].CLK
clock => avgBuffer[13][8].CLK
clock => avgBuffer[13][9].CLK
clock => avgBuffer[13][10].CLK
clock => avgBuffer[13][11].CLK
clock => avgBuffer[13][12].CLK
clock => avgBuffer[13][13].CLK
clock => avgBuffer[13][14].CLK
clock => avgBuffer[13][15].CLK
clock => avgBuffer[14][0].CLK
clock => avgBuffer[14][1].CLK
clock => avgBuffer[14][2].CLK
clock => avgBuffer[14][3].CLK
clock => avgBuffer[14][4].CLK
clock => avgBuffer[14][5].CLK
clock => avgBuffer[14][6].CLK
clock => avgBuffer[14][7].CLK
clock => avgBuffer[14][8].CLK
clock => avgBuffer[14][9].CLK
clock => avgBuffer[14][10].CLK
clock => avgBuffer[14][11].CLK
clock => avgBuffer[14][12].CLK
clock => avgBuffer[14][13].CLK
clock => avgBuffer[14][14].CLK
clock => avgBuffer[14][15].CLK
clock => avgBuffer[15][0].CLK
clock => avgBuffer[15][1].CLK
clock => avgBuffer[15][2].CLK
clock => avgBuffer[15][3].CLK
clock => avgBuffer[15][4].CLK
clock => avgBuffer[15][5].CLK
clock => avgBuffer[15][6].CLK
clock => avgBuffer[15][7].CLK
clock => avgBuffer[15][8].CLK
clock => avgBuffer[15][9].CLK
clock => avgBuffer[15][10].CLK
clock => avgBuffer[15][11].CLK
clock => avgBuffer[15][12].CLK
clock => avgBuffer[15][13].CLK
clock => avgBuffer[15][14].CLK
clock => avgBuffer[15][15].CLK
clock => avgBuffer[16][0].CLK
clock => avgBuffer[16][1].CLK
clock => avgBuffer[16][2].CLK
clock => avgBuffer[16][3].CLK
clock => avgBuffer[16][4].CLK
clock => avgBuffer[16][5].CLK
clock => avgBuffer[16][6].CLK
clock => avgBuffer[16][7].CLK
clock => avgBuffer[16][8].CLK
clock => avgBuffer[16][9].CLK
clock => avgBuffer[16][10].CLK
clock => avgBuffer[16][11].CLK
clock => avgBuffer[16][12].CLK
clock => avgBuffer[16][13].CLK
clock => avgBuffer[16][14].CLK
clock => avgBuffer[16][15].CLK
clock => avgBuffer[17][0].CLK
clock => avgBuffer[17][1].CLK
clock => avgBuffer[17][2].CLK
clock => avgBuffer[17][3].CLK
clock => avgBuffer[17][4].CLK
clock => avgBuffer[17][5].CLK
clock => avgBuffer[17][6].CLK
clock => avgBuffer[17][7].CLK
clock => avgBuffer[17][8].CLK
clock => avgBuffer[17][9].CLK
clock => avgBuffer[17][10].CLK
clock => avgBuffer[17][11].CLK
clock => avgBuffer[17][12].CLK
clock => avgBuffer[17][13].CLK
clock => avgBuffer[17][14].CLK
clock => avgBuffer[17][15].CLK
clock => avgBuffer[18][0].CLK
clock => avgBuffer[18][1].CLK
clock => avgBuffer[18][2].CLK
clock => avgBuffer[18][3].CLK
clock => avgBuffer[18][4].CLK
clock => avgBuffer[18][5].CLK
clock => avgBuffer[18][6].CLK
clock => avgBuffer[18][7].CLK
clock => avgBuffer[18][8].CLK
clock => avgBuffer[18][9].CLK
clock => avgBuffer[18][10].CLK
clock => avgBuffer[18][11].CLK
clock => avgBuffer[18][12].CLK
clock => avgBuffer[18][13].CLK
clock => avgBuffer[18][14].CLK
clock => avgBuffer[18][15].CLK
clock => avgBuffer[19][0].CLK
clock => avgBuffer[19][1].CLK
clock => avgBuffer[19][2].CLK
clock => avgBuffer[19][3].CLK
clock => avgBuffer[19][4].CLK
clock => avgBuffer[19][5].CLK
clock => avgBuffer[19][6].CLK
clock => avgBuffer[19][7].CLK
clock => avgBuffer[19][8].CLK
clock => avgBuffer[19][9].CLK
clock => avgBuffer[19][10].CLK
clock => avgBuffer[19][11].CLK
clock => avgBuffer[19][12].CLK
clock => avgBuffer[19][13].CLK
clock => avgBuffer[19][14].CLK
clock => avgBuffer[19][15].CLK
clock => flag.CLK
clock => enable.CLK
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => index[6].CLK
clock => index[7].CLK
clock => index[8].CLK
clock => index[9].CLK
clock => index[10].CLK
clock => index[11].CLK
clock => index[12].CLK
clock => index[13].CLK
clock => index[14].CLK
clock => index[15].CLK
clock => index[16].CLK
clock => index[17].CLK
clock => index[18].CLK
clock => index[19].CLK
clock => index[20].CLK
clock => index[21].CLK
clock => index[22].CLK
clock => index[23].CLK
clock => index[24].CLK
clock => index[25].CLK
clock => index[26].CLK
clock => index[27].CLK
clock => index[28].CLK
clock => index[29].CLK
clock => index[30].CLK
clock => index[31].CLK
send.data[0] <= send.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[1] <= send.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[2] <= send.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[3] <= send.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[4] <= send.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[5] <= send.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[6] <= send.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[7] <= send.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[8] <= send.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[9] <= send.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[10] <= send.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[11] <= send.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[12] <= send.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[13] <= send.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[14] <= send.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[15] <= send.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[16] <= send.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[17] <= send.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[18] <= send.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[19] <= send.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[20] <= send.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[21] <= send.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[22] <= send.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[23] <= send.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[24] <= send.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[25] <= send.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[26] <= send.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[27] <= send.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[28] <= send.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[29] <= send.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[30] <= send.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[31] <= send.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[0] <= <VCC>
send.addr[1] <= <GND>
send.addr[2] <= <GND>
send.addr[3] <= <GND>
send.addr[4] <= <GND>
send.addr[5] <= <GND>
send.addr[6] <= <GND>
send.addr[7] <= <GND>
recv.data[0] => ~NO_FANOUT~
recv.data[1] => ~NO_FANOUT~
recv.data[2] => ~NO_FANOUT~
recv.data[3] => ~NO_FANOUT~
recv.data[4] => ~NO_FANOUT~
recv.data[5] => ~NO_FANOUT~
recv.data[6] => ~NO_FANOUT~
recv.data[7] => ~NO_FANOUT~
recv.data[8] => ~NO_FANOUT~
recv.data[9] => ~NO_FANOUT~
recv.data[10] => ~NO_FANOUT~
recv.data[11] => ~NO_FANOUT~
recv.data[12] => ~NO_FANOUT~
recv.data[13] => ~NO_FANOUT~
recv.data[14] => ~NO_FANOUT~
recv.data[15] => ~NO_FANOUT~
recv.data[16] => send.data[16]~reg0.DATAIN
recv.data[17] => enable.DATAIN
recv.data[18] => ~NO_FANOUT~
recv.data[19] => ~NO_FANOUT~
recv.data[20] => ~NO_FANOUT~
recv.data[21] => ~NO_FANOUT~
recv.data[22] => ~NO_FANOUT~
recv.data[23] => ~NO_FANOUT~
recv.data[24] => ~NO_FANOUT~
recv.data[25] => ~NO_FANOUT~
recv.data[26] => ~NO_FANOUT~
recv.data[27] => ~NO_FANOUT~
recv.data[28] => Equal0.IN3
recv.data[29] => Equal0.IN0
recv.data[30] => Equal0.IN2
recv.data[31] => Equal0.IN1
recv.addr[0] => ~NO_FANOUT~
recv.addr[1] => ~NO_FANOUT~
recv.addr[2] => ~NO_FANOUT~
recv.addr[3] => ~NO_FANOUT~
recv.addr[4] => ~NO_FANOUT~
recv.addr[5] => ~NO_FANOUT~
recv.addr[6] => ~NO_FANOUT~
recv.addr[7] => ~NO_FANOUT~
avgVal[0] => avgBuffer.DATAB
avgVal[0] => avgBuffer.DATAB
avgVal[0] => avgBuffer.DATAB
avgVal[0] => avgBuffer.DATAB
avgVal[0] => avgBuffer.DATAB
avgVal[0] => avgBuffer.DATAB
avgVal[0] => avgBuffer.DATAB
avgVal[0] => avgBuffer.DATAB
avgVal[0] => avgBuffer.DATAB
avgVal[0] => avgBuffer.DATAB
avgVal[0] => avgBuffer.DATAB
avgVal[0] => avgBuffer.DATAB
avgVal[0] => avgBuffer.DATAB
avgVal[0] => avgBuffer.DATAB
avgVal[0] => avgBuffer.DATAB
avgVal[0] => avgBuffer.DATAB
avgVal[0] => avgBuffer.DATAB
avgVal[0] => avgBuffer.DATAB
avgVal[0] => avgBuffer.DATAB
avgVal[0] => avgBuffer.DATAB
avgVal[0] => avgBuffer.DATAB
avgVal[0] => send.data[0]~reg0.DATAIN
avgVal[1] => avgBuffer.DATAB
avgVal[1] => avgBuffer.DATAB
avgVal[1] => avgBuffer.DATAB
avgVal[1] => avgBuffer.DATAB
avgVal[1] => avgBuffer.DATAB
avgVal[1] => avgBuffer.DATAB
avgVal[1] => avgBuffer.DATAB
avgVal[1] => avgBuffer.DATAB
avgVal[1] => avgBuffer.DATAB
avgVal[1] => avgBuffer.DATAB
avgVal[1] => avgBuffer.DATAB
avgVal[1] => avgBuffer.DATAB
avgVal[1] => avgBuffer.DATAB
avgVal[1] => avgBuffer.DATAB
avgVal[1] => avgBuffer.DATAB
avgVal[1] => avgBuffer.DATAB
avgVal[1] => avgBuffer.DATAB
avgVal[1] => avgBuffer.DATAB
avgVal[1] => avgBuffer.DATAB
avgVal[1] => avgBuffer.DATAB
avgVal[1] => avgBuffer.DATAB
avgVal[1] => send.data[1]~reg0.DATAIN
avgVal[2] => avgBuffer.DATAB
avgVal[2] => avgBuffer.DATAB
avgVal[2] => avgBuffer.DATAB
avgVal[2] => avgBuffer.DATAB
avgVal[2] => avgBuffer.DATAB
avgVal[2] => avgBuffer.DATAB
avgVal[2] => avgBuffer.DATAB
avgVal[2] => avgBuffer.DATAB
avgVal[2] => avgBuffer.DATAB
avgVal[2] => avgBuffer.DATAB
avgVal[2] => avgBuffer.DATAB
avgVal[2] => avgBuffer.DATAB
avgVal[2] => avgBuffer.DATAB
avgVal[2] => avgBuffer.DATAB
avgVal[2] => avgBuffer.DATAB
avgVal[2] => avgBuffer.DATAB
avgVal[2] => avgBuffer.DATAB
avgVal[2] => avgBuffer.DATAB
avgVal[2] => avgBuffer.DATAB
avgVal[2] => avgBuffer.DATAB
avgVal[2] => avgBuffer.DATAB
avgVal[2] => send.data[2]~reg0.DATAIN
avgVal[3] => avgBuffer.DATAB
avgVal[3] => avgBuffer.DATAB
avgVal[3] => avgBuffer.DATAB
avgVal[3] => avgBuffer.DATAB
avgVal[3] => avgBuffer.DATAB
avgVal[3] => avgBuffer.DATAB
avgVal[3] => avgBuffer.DATAB
avgVal[3] => avgBuffer.DATAB
avgVal[3] => avgBuffer.DATAB
avgVal[3] => avgBuffer.DATAB
avgVal[3] => avgBuffer.DATAB
avgVal[3] => avgBuffer.DATAB
avgVal[3] => avgBuffer.DATAB
avgVal[3] => avgBuffer.DATAB
avgVal[3] => avgBuffer.DATAB
avgVal[3] => avgBuffer.DATAB
avgVal[3] => avgBuffer.DATAB
avgVal[3] => avgBuffer.DATAB
avgVal[3] => avgBuffer.DATAB
avgVal[3] => avgBuffer.DATAB
avgVal[3] => avgBuffer.DATAB
avgVal[3] => send.data[3]~reg0.DATAIN
avgVal[4] => avgBuffer.DATAB
avgVal[4] => avgBuffer.DATAB
avgVal[4] => avgBuffer.DATAB
avgVal[4] => avgBuffer.DATAB
avgVal[4] => avgBuffer.DATAB
avgVal[4] => avgBuffer.DATAB
avgVal[4] => avgBuffer.DATAB
avgVal[4] => avgBuffer.DATAB
avgVal[4] => avgBuffer.DATAB
avgVal[4] => avgBuffer.DATAB
avgVal[4] => avgBuffer.DATAB
avgVal[4] => avgBuffer.DATAB
avgVal[4] => avgBuffer.DATAB
avgVal[4] => avgBuffer.DATAB
avgVal[4] => avgBuffer.DATAB
avgVal[4] => avgBuffer.DATAB
avgVal[4] => avgBuffer.DATAB
avgVal[4] => avgBuffer.DATAB
avgVal[4] => avgBuffer.DATAB
avgVal[4] => avgBuffer.DATAB
avgVal[4] => avgBuffer.DATAB
avgVal[4] => send.data[4]~reg0.DATAIN
avgVal[5] => avgBuffer.DATAB
avgVal[5] => avgBuffer.DATAB
avgVal[5] => avgBuffer.DATAB
avgVal[5] => avgBuffer.DATAB
avgVal[5] => avgBuffer.DATAB
avgVal[5] => avgBuffer.DATAB
avgVal[5] => avgBuffer.DATAB
avgVal[5] => avgBuffer.DATAB
avgVal[5] => avgBuffer.DATAB
avgVal[5] => avgBuffer.DATAB
avgVal[5] => avgBuffer.DATAB
avgVal[5] => avgBuffer.DATAB
avgVal[5] => avgBuffer.DATAB
avgVal[5] => avgBuffer.DATAB
avgVal[5] => avgBuffer.DATAB
avgVal[5] => avgBuffer.DATAB
avgVal[5] => avgBuffer.DATAB
avgVal[5] => avgBuffer.DATAB
avgVal[5] => avgBuffer.DATAB
avgVal[5] => avgBuffer.DATAB
avgVal[5] => avgBuffer.DATAB
avgVal[5] => send.data[5]~reg0.DATAIN
avgVal[6] => avgBuffer.DATAB
avgVal[6] => avgBuffer.DATAB
avgVal[6] => avgBuffer.DATAB
avgVal[6] => avgBuffer.DATAB
avgVal[6] => avgBuffer.DATAB
avgVal[6] => avgBuffer.DATAB
avgVal[6] => avgBuffer.DATAB
avgVal[6] => avgBuffer.DATAB
avgVal[6] => avgBuffer.DATAB
avgVal[6] => avgBuffer.DATAB
avgVal[6] => avgBuffer.DATAB
avgVal[6] => avgBuffer.DATAB
avgVal[6] => avgBuffer.DATAB
avgVal[6] => avgBuffer.DATAB
avgVal[6] => avgBuffer.DATAB
avgVal[6] => avgBuffer.DATAB
avgVal[6] => avgBuffer.DATAB
avgVal[6] => avgBuffer.DATAB
avgVal[6] => avgBuffer.DATAB
avgVal[6] => avgBuffer.DATAB
avgVal[6] => avgBuffer.DATAB
avgVal[6] => send.data[6]~reg0.DATAIN
avgVal[7] => avgBuffer.DATAB
avgVal[7] => avgBuffer.DATAB
avgVal[7] => avgBuffer.DATAB
avgVal[7] => avgBuffer.DATAB
avgVal[7] => avgBuffer.DATAB
avgVal[7] => avgBuffer.DATAB
avgVal[7] => avgBuffer.DATAB
avgVal[7] => avgBuffer.DATAB
avgVal[7] => avgBuffer.DATAB
avgVal[7] => avgBuffer.DATAB
avgVal[7] => avgBuffer.DATAB
avgVal[7] => avgBuffer.DATAB
avgVal[7] => avgBuffer.DATAB
avgVal[7] => avgBuffer.DATAB
avgVal[7] => avgBuffer.DATAB
avgVal[7] => avgBuffer.DATAB
avgVal[7] => avgBuffer.DATAB
avgVal[7] => avgBuffer.DATAB
avgVal[7] => avgBuffer.DATAB
avgVal[7] => avgBuffer.DATAB
avgVal[7] => avgBuffer.DATAB
avgVal[7] => send.data[7]~reg0.DATAIN
avgVal[8] => avgBuffer.DATAB
avgVal[8] => avgBuffer.DATAB
avgVal[8] => avgBuffer.DATAB
avgVal[8] => avgBuffer.DATAB
avgVal[8] => avgBuffer.DATAB
avgVal[8] => avgBuffer.DATAB
avgVal[8] => avgBuffer.DATAB
avgVal[8] => avgBuffer.DATAB
avgVal[8] => avgBuffer.DATAB
avgVal[8] => avgBuffer.DATAB
avgVal[8] => avgBuffer.DATAB
avgVal[8] => avgBuffer.DATAB
avgVal[8] => avgBuffer.DATAB
avgVal[8] => avgBuffer.DATAB
avgVal[8] => avgBuffer.DATAB
avgVal[8] => avgBuffer.DATAB
avgVal[8] => avgBuffer.DATAB
avgVal[8] => avgBuffer.DATAB
avgVal[8] => avgBuffer.DATAB
avgVal[8] => avgBuffer.DATAB
avgVal[8] => avgBuffer.DATAB
avgVal[8] => send.data[8]~reg0.DATAIN
avgVal[9] => avgBuffer.DATAB
avgVal[9] => avgBuffer.DATAB
avgVal[9] => avgBuffer.DATAB
avgVal[9] => avgBuffer.DATAB
avgVal[9] => avgBuffer.DATAB
avgVal[9] => avgBuffer.DATAB
avgVal[9] => avgBuffer.DATAB
avgVal[9] => avgBuffer.DATAB
avgVal[9] => avgBuffer.DATAB
avgVal[9] => avgBuffer.DATAB
avgVal[9] => avgBuffer.DATAB
avgVal[9] => avgBuffer.DATAB
avgVal[9] => avgBuffer.DATAB
avgVal[9] => avgBuffer.DATAB
avgVal[9] => avgBuffer.DATAB
avgVal[9] => avgBuffer.DATAB
avgVal[9] => avgBuffer.DATAB
avgVal[9] => avgBuffer.DATAB
avgVal[9] => avgBuffer.DATAB
avgVal[9] => avgBuffer.DATAB
avgVal[9] => avgBuffer.DATAB
avgVal[9] => send.data[9]~reg0.DATAIN
avgVal[10] => avgBuffer.DATAB
avgVal[10] => avgBuffer.DATAB
avgVal[10] => avgBuffer.DATAB
avgVal[10] => avgBuffer.DATAB
avgVal[10] => avgBuffer.DATAB
avgVal[10] => avgBuffer.DATAB
avgVal[10] => avgBuffer.DATAB
avgVal[10] => avgBuffer.DATAB
avgVal[10] => avgBuffer.DATAB
avgVal[10] => avgBuffer.DATAB
avgVal[10] => avgBuffer.DATAB
avgVal[10] => avgBuffer.DATAB
avgVal[10] => avgBuffer.DATAB
avgVal[10] => avgBuffer.DATAB
avgVal[10] => avgBuffer.DATAB
avgVal[10] => avgBuffer.DATAB
avgVal[10] => avgBuffer.DATAB
avgVal[10] => avgBuffer.DATAB
avgVal[10] => avgBuffer.DATAB
avgVal[10] => avgBuffer.DATAB
avgVal[10] => avgBuffer.DATAB
avgVal[10] => send.data[10]~reg0.DATAIN
avgVal[11] => avgBuffer.DATAB
avgVal[11] => avgBuffer.DATAB
avgVal[11] => avgBuffer.DATAB
avgVal[11] => avgBuffer.DATAB
avgVal[11] => avgBuffer.DATAB
avgVal[11] => avgBuffer.DATAB
avgVal[11] => avgBuffer.DATAB
avgVal[11] => avgBuffer.DATAB
avgVal[11] => avgBuffer.DATAB
avgVal[11] => avgBuffer.DATAB
avgVal[11] => avgBuffer.DATAB
avgVal[11] => avgBuffer.DATAB
avgVal[11] => avgBuffer.DATAB
avgVal[11] => avgBuffer.DATAB
avgVal[11] => avgBuffer.DATAB
avgVal[11] => avgBuffer.DATAB
avgVal[11] => avgBuffer.DATAB
avgVal[11] => avgBuffer.DATAB
avgVal[11] => avgBuffer.DATAB
avgVal[11] => avgBuffer.DATAB
avgVal[11] => avgBuffer.DATAB
avgVal[11] => send.data[11]~reg0.DATAIN
avgVal[12] => avgBuffer.DATAB
avgVal[12] => avgBuffer.DATAB
avgVal[12] => avgBuffer.DATAB
avgVal[12] => avgBuffer.DATAB
avgVal[12] => avgBuffer.DATAB
avgVal[12] => avgBuffer.DATAB
avgVal[12] => avgBuffer.DATAB
avgVal[12] => avgBuffer.DATAB
avgVal[12] => avgBuffer.DATAB
avgVal[12] => avgBuffer.DATAB
avgVal[12] => avgBuffer.DATAB
avgVal[12] => avgBuffer.DATAB
avgVal[12] => avgBuffer.DATAB
avgVal[12] => avgBuffer.DATAB
avgVal[12] => avgBuffer.DATAB
avgVal[12] => avgBuffer.DATAB
avgVal[12] => avgBuffer.DATAB
avgVal[12] => avgBuffer.DATAB
avgVal[12] => avgBuffer.DATAB
avgVal[12] => avgBuffer.DATAB
avgVal[12] => avgBuffer.DATAB
avgVal[12] => send.data[12]~reg0.DATAIN
avgVal[13] => avgBuffer.DATAB
avgVal[13] => avgBuffer.DATAB
avgVal[13] => avgBuffer.DATAB
avgVal[13] => avgBuffer.DATAB
avgVal[13] => avgBuffer.DATAB
avgVal[13] => avgBuffer.DATAB
avgVal[13] => avgBuffer.DATAB
avgVal[13] => avgBuffer.DATAB
avgVal[13] => avgBuffer.DATAB
avgVal[13] => avgBuffer.DATAB
avgVal[13] => avgBuffer.DATAB
avgVal[13] => avgBuffer.DATAB
avgVal[13] => avgBuffer.DATAB
avgVal[13] => avgBuffer.DATAB
avgVal[13] => avgBuffer.DATAB
avgVal[13] => avgBuffer.DATAB
avgVal[13] => avgBuffer.DATAB
avgVal[13] => avgBuffer.DATAB
avgVal[13] => avgBuffer.DATAB
avgVal[13] => avgBuffer.DATAB
avgVal[13] => avgBuffer.DATAB
avgVal[13] => send.data[13]~reg0.DATAIN
avgVal[14] => avgBuffer.DATAB
avgVal[14] => avgBuffer.DATAB
avgVal[14] => avgBuffer.DATAB
avgVal[14] => avgBuffer.DATAB
avgVal[14] => avgBuffer.DATAB
avgVal[14] => avgBuffer.DATAB
avgVal[14] => avgBuffer.DATAB
avgVal[14] => avgBuffer.DATAB
avgVal[14] => avgBuffer.DATAB
avgVal[14] => avgBuffer.DATAB
avgVal[14] => avgBuffer.DATAB
avgVal[14] => avgBuffer.DATAB
avgVal[14] => avgBuffer.DATAB
avgVal[14] => avgBuffer.DATAB
avgVal[14] => avgBuffer.DATAB
avgVal[14] => avgBuffer.DATAB
avgVal[14] => avgBuffer.DATAB
avgVal[14] => avgBuffer.DATAB
avgVal[14] => avgBuffer.DATAB
avgVal[14] => avgBuffer.DATAB
avgVal[14] => avgBuffer.DATAB
avgVal[14] => send.data[14]~reg0.DATAIN
avgVal[15] => avgBuffer.DATAB
avgVal[15] => avgBuffer.DATAB
avgVal[15] => avgBuffer.DATAB
avgVal[15] => avgBuffer.DATAB
avgVal[15] => avgBuffer.DATAB
avgVal[15] => avgBuffer.DATAB
avgVal[15] => avgBuffer.DATAB
avgVal[15] => avgBuffer.DATAB
avgVal[15] => avgBuffer.DATAB
avgVal[15] => avgBuffer.DATAB
avgVal[15] => avgBuffer.DATAB
avgVal[15] => avgBuffer.DATAB
avgVal[15] => avgBuffer.DATAB
avgVal[15] => avgBuffer.DATAB
avgVal[15] => avgBuffer.DATAB
avgVal[15] => avgBuffer.DATAB
avgVal[15] => avgBuffer.DATAB
avgVal[15] => avgBuffer.DATAB
avgVal[15] => avgBuffer.DATAB
avgVal[15] => avgBuffer.DATAB
avgVal[15] => avgBuffer.DATAB
avgVal[15] => send.data[15]~reg0.DATAIN
calc => process_0.IN1
sendCorr[0] <= correlation[0].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[1] <= correlation[1].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[2] <= correlation[2].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[3] <= correlation[3].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[4] <= correlation[4].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[5] <= correlation[5].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[6] <= correlation[6].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[7] <= correlation[7].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[8] <= correlation[8].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[9] <= correlation[9].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[10] <= correlation[10].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[11] <= correlation[11].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[12] <= correlation[12].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[13] <= correlation[13].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[14] <= correlation[14].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[15] <= correlation[15].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[16] <= correlation[16].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[17] <= correlation[17].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[18] <= correlation[18].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[19] <= correlation[19].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[20] <= correlation[20].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[21] <= correlation[21].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[22] <= correlation[22].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[23] <= correlation[23].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[24] <= correlation[24].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[25] <= correlation[25].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[26] <= correlation[26].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[27] <= correlation[27].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[28] <= correlation[28].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[29] <= correlation[29].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[30] <= correlation[30].DB_MAX_OUTPUT_PORT_TYPE
sendCorr[31] <= correlation[31].DB_MAX_OUTPUT_PORT_TYPE


|CORASP_Wave_Test|testCor:test_cor
clock => send.data[0]~reg0.CLK
clock => send.data[1]~reg0.CLK
clock => send.data[2]~reg0.CLK
clock => send.data[3]~reg0.CLK
clock => send.data[4]~reg0.CLK
clock => send.data[5]~reg0.CLK
clock => send.data[6]~reg0.CLK
clock => send.data[7]~reg0.CLK
clock => send.data[8]~reg0.CLK
clock => send.data[9]~reg0.CLK
clock => send.data[10]~reg0.CLK
clock => send.data[11]~reg0.CLK
clock => send.data[12]~reg0.CLK
clock => send.data[13]~reg0.CLK
clock => send.data[14]~reg0.CLK
clock => send.data[15]~reg0.CLK
clock => send.data[16]~reg0.CLK
clock => send.data[17]~reg0.CLK
clock => send.data[18]~reg0.CLK
clock => send.data[19]~reg0.CLK
clock => send.data[20]~reg0.CLK
clock => send.data[21]~reg0.CLK
clock => send.data[22]~reg0.CLK
clock => send.data[23]~reg0.CLK
clock => send.data[24]~reg0.CLK
clock => send.data[25]~reg0.CLK
clock => send.data[26]~reg0.CLK
clock => send.data[27]~reg0.CLK
clock => send.data[28]~reg0.CLK
clock => send.data[29]~reg0.CLK
clock => send.data[30]~reg0.CLK
clock => send.data[31]~reg0.CLK
flag => send.data[0]~reg0.DATAIN
flag => send.data[17]~reg0.DATAIN
send.data[0] <= send.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[1] <= send.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[2] <= send.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[3] <= send.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[4] <= send.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[5] <= send.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[6] <= send.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[7] <= send.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[8] <= send.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[9] <= send.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[10] <= send.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[11] <= send.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[12] <= send.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[13] <= send.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[14] <= send.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[15] <= send.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[16] <= send.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[17] <= send.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[18] <= send.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[19] <= send.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[20] <= send.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[21] <= send.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[22] <= send.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[23] <= send.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[24] <= send.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[25] <= send.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[26] <= send.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[27] <= send.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[28] <= send.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[29] <= send.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[30] <= send.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[31] <= send.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[0] <= <GND>
send.addr[1] <= <VCC>
send.addr[2] <= <GND>
send.addr[3] <= <GND>
send.addr[4] <= <GND>
send.addr[5] <= <GND>
send.addr[6] <= <GND>
send.addr[7] <= <GND>
recv.data[0] => ~NO_FANOUT~
recv.data[1] => ~NO_FANOUT~
recv.data[2] => ~NO_FANOUT~
recv.data[3] => ~NO_FANOUT~
recv.data[4] => ~NO_FANOUT~
recv.data[5] => ~NO_FANOUT~
recv.data[6] => ~NO_FANOUT~
recv.data[7] => ~NO_FANOUT~
recv.data[8] => ~NO_FANOUT~
recv.data[9] => ~NO_FANOUT~
recv.data[10] => ~NO_FANOUT~
recv.data[11] => ~NO_FANOUT~
recv.data[12] => ~NO_FANOUT~
recv.data[13] => ~NO_FANOUT~
recv.data[14] => ~NO_FANOUT~
recv.data[15] => ~NO_FANOUT~
recv.data[16] => ~NO_FANOUT~
recv.data[17] => ~NO_FANOUT~
recv.data[18] => ~NO_FANOUT~
recv.data[19] => ~NO_FANOUT~
recv.data[20] => ~NO_FANOUT~
recv.data[21] => ~NO_FANOUT~
recv.data[22] => ~NO_FANOUT~
recv.data[23] => ~NO_FANOUT~
recv.data[24] => ~NO_FANOUT~
recv.data[25] => ~NO_FANOUT~
recv.data[26] => ~NO_FANOUT~
recv.data[27] => ~NO_FANOUT~
recv.data[28] => ~NO_FANOUT~
recv.data[29] => ~NO_FANOUT~
recv.data[30] => ~NO_FANOUT~
recv.data[31] => ~NO_FANOUT~
recv.addr[0] => ~NO_FANOUT~
recv.addr[1] => ~NO_FANOUT~
recv.addr[2] => ~NO_FANOUT~
recv.addr[3] => ~NO_FANOUT~
recv.addr[4] => ~NO_FANOUT~
recv.addr[5] => ~NO_FANOUT~
recv.addr[6] => ~NO_FANOUT~
recv.addr[7] => ~NO_FANOUT~


