// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _operator_1_HH_
#define _operator_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct operator_1 : public sc_module {
    // Port declarations 5
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<64> > v;
    sc_out< sc_lv<8> > ap_return;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    operator_1(sc_module_name name);
    SC_HAS_PROCESS(operator_1);

    ~operator_1();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<1> > tmp_i_i_i_fu_86_p2;
    sc_signal< sc_lv<1> > tmp_i_i_i_reg_756;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_i_i_i_reg_756_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_i_i_i_47_fu_92_p2;
    sc_signal< sc_lv<1> > tmp_i_i_i_47_reg_762;
    sc_signal< sc_lv<1> > tmp_i_i_i_47_reg_762_pp0_iter1_reg;
    sc_signal< sc_lv<1> > isneg_fu_102_p3;
    sc_signal< sc_lv<1> > isneg_reg_768;
    sc_signal< sc_lv<1> > isneg_reg_768_pp0_iter1_reg;
    sc_signal< sc_lv<54> > p_Val2_s_fu_132_p3;
    sc_signal< sc_lv<54> > p_Val2_s_reg_777;
    sc_signal< sc_lv<1> > tmp_9_fu_140_p2;
    sc_signal< sc_lv<1> > tmp_9_reg_786;
    sc_signal< sc_lv<1> > tmp_9_reg_786_pp0_iter1_reg;
    sc_signal< sc_lv<12> > F2_fu_146_p2;
    sc_signal< sc_lv<12> > F2_reg_792;
    sc_signal< sc_lv<1> > tmp_s_fu_152_p2;
    sc_signal< sc_lv<1> > tmp_s_reg_799;
    sc_signal< sc_lv<12> > F2_2_fu_164_p3;
    sc_signal< sc_lv<12> > F2_2_reg_805;
    sc_signal< sc_lv<12> > F2_2_reg_805_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_3_fu_172_p2;
    sc_signal< sc_lv<1> > tmp_3_reg_811;
    sc_signal< sc_lv<8> > tmp_21_fu_178_p1;
    sc_signal< sc_lv<8> > tmp_21_reg_818;
    sc_signal< sc_lv<8> > tmp_21_reg_818_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_5_fu_182_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_824;
    sc_signal< sc_lv<1> > icmp_fu_198_p2;
    sc_signal< sc_lv<1> > icmp_reg_829;
    sc_signal< sc_lv<1> > icmp_reg_829_pp0_iter1_reg;
    sc_signal< sc_lv<12> > pos2_fu_204_p2;
    sc_signal< sc_lv<12> > pos2_reg_835;
    sc_signal< sc_lv<1> > tmp_37_reg_842;
    sc_signal< sc_lv<1> > tmp_37_reg_842_pp0_iter1_reg;
    sc_signal< sc_lv<8> > sel_tmp9_fu_350_p3;
    sc_signal< sc_lv<8> > sel_tmp9_reg_847;
    sc_signal< sc_lv<1> > sel_tmp12_demorgan_fu_358_p2;
    sc_signal< sc_lv<1> > sel_tmp12_demorgan_reg_852;
    sc_signal< sc_lv<1> > carry_1_i_fu_379_p2;
    sc_signal< sc_lv<1> > carry_1_i_reg_857;
    sc_signal< sc_lv<1> > tmp_15_fu_397_p2;
    sc_signal< sc_lv<1> > tmp_15_reg_863;
    sc_signal< sc_lv<1> > rev_fu_411_p2;
    sc_signal< sc_lv<1> > rev_reg_869;
    sc_signal< sc_lv<1> > Range1_all_ones_1_fu_436_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_1_reg_876;
    sc_signal< sc_lv<1> > tmp_19_fu_442_p2;
    sc_signal< sc_lv<1> > tmp_19_reg_883;
    sc_signal< sc_lv<1> > Range2_all_ones_fu_462_p2;
    sc_signal< sc_lv<1> > Range2_all_ones_reg_889;
    sc_signal< sc_lv<1> > tmp_22_fu_468_p2;
    sc_signal< sc_lv<1> > tmp_22_reg_894;
    sc_signal< sc_lv<1> > Range1_all_zeros_1_fu_479_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_1_reg_899;
    sc_signal< sc_lv<1> > sel_tmp11_fu_496_p2;
    sc_signal< sc_lv<1> > sel_tmp11_reg_904;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > p_Val2_2_fu_68_p1;
    sc_signal< sc_lv<11> > loc_V_fu_72_p4;
    sc_signal< sc_lv<52> > loc_V_1_fu_82_p1;
    sc_signal< sc_lv<53> > tmp_1_fu_114_p3;
    sc_signal< sc_lv<54> > p_Result_s_fu_122_p1;
    sc_signal< sc_lv<54> > man_V_1_fu_126_p2;
    sc_signal< sc_lv<63> > tmp_8_fu_98_p1;
    sc_signal< sc_lv<12> > tmp_7_fu_110_p1;
    sc_signal< sc_lv<12> > tmp_2_fu_158_p2;
    sc_signal< sc_lv<9> > tmp_29_fu_188_p4;
    sc_signal< sc_lv<32> > F2_2_cast_fu_218_p1;
    sc_signal< sc_lv<54> > tmp_6_fu_221_p1;
    sc_signal< sc_lv<54> > tmp_4_fu_225_p2;
    sc_signal< sc_lv<8> > tmp_30_fu_230_p1;
    sc_signal< sc_lv<8> > p_Val2_0_i_i6_fu_234_p3;
    sc_signal< sc_lv<12> > tmp_12_fu_253_p2;
    sc_signal< sc_lv<32> > tmp_25_cast_fu_258_p1;
    sc_signal< sc_lv<1> > tmp_11_fu_248_p2;
    sc_signal< sc_lv<1> > tmp_31_fu_262_p3;
    sc_signal< sc_lv<8> > p_Val2_3_fu_241_p3;
    sc_signal< sc_lv<1> > qb_fu_269_p3;
    sc_signal< sc_lv<8> > tmp_13_fu_284_p1;
    sc_signal< sc_lv<8> > p_Val2_4_fu_288_p2;
    sc_signal< sc_lv<1> > tmp_33_fu_294_p3;
    sc_signal< sc_lv<1> > sel_tmp1_fu_314_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_319_p2;
    sc_signal< sc_lv<1> > tmp_32_fu_276_p3;
    sc_signal< sc_lv<1> > sel_tmp3_fu_324_p2;
    sc_signal< sc_lv<8> > sel_tmp_fu_308_p3;
    sc_signal< sc_lv<1> > sel_tmp7_fu_338_p2;
    sc_signal< sc_lv<1> > sel_tmp8_fu_344_p2;
    sc_signal< sc_lv<8> > sel_tmp4_fu_330_p3;
    sc_signal< sc_lv<1> > tmp_8_not_fu_362_p2;
    sc_signal< sc_lv<1> > not_sel_tmp_fu_367_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_302_p2;
    sc_signal< sc_lv<1> > tmp_fu_373_p2;
    sc_signal< sc_lv<12> > pos1_fu_385_p2;
    sc_signal< sc_lv<1> > tmp_35_fu_403_p3;
    sc_signal< sc_lv<32> > pos1_cast_fu_390_p1;
    sc_signal< sc_lv<54> > tmp_16_fu_417_p1;
    sc_signal< sc_lv<54> > tmp_17_fu_421_p2;
    sc_signal< sc_lv<1> > lD_fu_426_p1;
    sc_signal< sc_lv<1> > tmp1_fu_430_p2;
    sc_signal< sc_lv<32> > pos2_cast_fu_394_p1;
    sc_signal< sc_lv<54> > tmp_20_fu_447_p1;
    sc_signal< sc_lv<54> > Range2_V_1_fu_451_p2;
    sc_signal< sc_lv<54> > r_V_fu_456_p2;
    sc_signal< sc_lv<1> > tmp_22_not_fu_484_p2;
    sc_signal< sc_lv<1> > tmp_23_fu_474_p2;
    sc_signal< sc_lv<1> > sel_tmp10_fu_490_p2;
    sc_signal< sc_lv<8> > tmp_18_fu_506_p1;
    sc_signal< sc_lv<1> > sel_tmp5_fu_514_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_519_p2;
    sc_signal< sc_lv<8> > tmp_10_fu_509_p2;
    sc_signal< sc_lv<8> > p_Val2_5_fu_524_p3;
    sc_signal< sc_lv<1> > rev5_fu_539_p2;
    sc_signal< sc_lv<1> > or_cond115_i_fu_544_p2;
    sc_signal< sc_lv<1> > Range2_all_ones_1_i_fu_549_p3;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_565_p2;
    sc_signal< sc_lv<1> > or_cond117_i_fu_556_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_560_p2;
    sc_signal< sc_lv<1> > sel_tmp12_fu_579_p3;
    sc_signal< sc_lv<1> > p_119_i_fu_575_p2;
    sc_signal< sc_lv<1> > p_122_i_fu_570_p2;
    sc_signal< sc_lv<1> > sel_tmp13_fu_592_p3;
    sc_signal< sc_lv<1> > Range1_all_ones_2_i_fu_584_p3;
    sc_signal< sc_lv<1> > Range1_all_zeros_2_i_fu_599_p3;
    sc_signal< sc_lv<1> > Range1_all_ones_2_i_48_fu_614_p2;
    sc_signal< sc_lv<1> > newsignbit_fu_531_p3;
    sc_signal< sc_lv<1> > sel_tmp14_fu_625_p2;
    sc_signal< sc_lv<1> > tmp2_fu_630_p2;
    sc_signal< sc_lv<1> > sel_tmp16_fu_641_p2;
    sc_signal< sc_lv<1> > tmp_24_fu_619_p2;
    sc_signal< sc_lv<1> > sel_tmp15_fu_636_p2;
    sc_signal< sc_lv<1> > tmp3_fu_653_p2;
    sc_signal< sc_lv<1> > deleted_zeros_fu_607_p3;
    sc_signal< sc_lv<1> > underflow_fu_645_p3;
    sc_signal< sc_lv<1> > p_121_demorgan_i_fu_658_p2;
    sc_signal< sc_lv<1> > underflow_not_fu_664_p2;
    sc_signal< sc_lv<1> > p_121_demorgan_i_not_fu_676_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_not_fu_670_p2;
    sc_signal< sc_lv<1> > sel_tmp17_demorgan_fu_696_p2;
    sc_signal< sc_lv<1> > sel_tmp17_fu_700_p2;
    sc_signal< sc_lv<1> > sel_tmp18_fu_706_p2;
    sc_signal< sc_lv<1> > tmp_demorgan_fu_502_p2;
    sc_signal< sc_lv<1> > tmp_25_fu_711_p2;
    sc_signal< sc_lv<1> > tmp_26_fu_717_p2;
    sc_signal< sc_lv<1> > sel_tmp55_demorgan_fu_731_p2;
    sc_signal< sc_lv<1> > brmerge_fu_682_p2;
    sc_signal< sc_lv<1> > sel_tmp20_fu_736_p2;
    sc_signal< sc_lv<1> > sel_tmp21_fu_742_p2;
    sc_signal< sc_lv<8> > p_Val2_12_0_i_mux_fu_688_p3;
    sc_signal< sc_lv<8> > sel_tmp19_fu_723_p3;
    sc_signal< sc_lv<8> > agg_result_fu_748_p3;
    sc_signal< sc_logic > ap_ce_reg;
    sc_signal< sc_lv<64> > v_int_reg;
    sc_signal< sc_lv<8> > ap_return_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<11> ap_const_lv11_433;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<12> ap_const_lv12_9;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<12> ap_const_lv12_FFF;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<12> ap_const_lv12_8;
    static const sc_lv<54> ap_const_lv54_3FFFFFFFFFFFFF;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_F2_2_cast_fu_218_p1();
    void thread_F2_2_fu_164_p3();
    void thread_F2_fu_146_p2();
    void thread_Range1_all_ones_1_fu_436_p2();
    void thread_Range1_all_ones_2_i_48_fu_614_p2();
    void thread_Range1_all_ones_2_i_fu_584_p3();
    void thread_Range1_all_ones_fu_560_p2();
    void thread_Range1_all_zeros_1_fu_479_p2();
    void thread_Range1_all_zeros_2_i_fu_599_p3();
    void thread_Range1_all_zeros_fu_565_p2();
    void thread_Range2_V_1_fu_451_p2();
    void thread_Range2_all_ones_1_i_fu_549_p3();
    void thread_Range2_all_ones_fu_462_p2();
    void thread_agg_result_fu_748_p3();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_return();
    void thread_brmerge_fu_682_p2();
    void thread_brmerge_i_i_not_fu_670_p2();
    void thread_carry_1_i_fu_379_p2();
    void thread_deleted_zeros_fu_607_p3();
    void thread_icmp_fu_198_p2();
    void thread_isneg_fu_102_p3();
    void thread_lD_fu_426_p1();
    void thread_loc_V_1_fu_82_p1();
    void thread_loc_V_fu_72_p4();
    void thread_man_V_1_fu_126_p2();
    void thread_newsignbit_fu_531_p3();
    void thread_not_sel_tmp_fu_367_p2();
    void thread_or_cond115_i_fu_544_p2();
    void thread_or_cond117_i_fu_556_p2();
    void thread_p_119_i_fu_575_p2();
    void thread_p_121_demorgan_i_fu_658_p2();
    void thread_p_121_demorgan_i_not_fu_676_p2();
    void thread_p_122_i_fu_570_p2();
    void thread_p_Result_s_fu_122_p1();
    void thread_p_Val2_0_i_i6_fu_234_p3();
    void thread_p_Val2_12_0_i_mux_fu_688_p3();
    void thread_p_Val2_2_fu_68_p1();
    void thread_p_Val2_3_fu_241_p3();
    void thread_p_Val2_4_fu_288_p2();
    void thread_p_Val2_5_fu_524_p3();
    void thread_p_Val2_s_fu_132_p3();
    void thread_pos1_cast_fu_390_p1();
    void thread_pos1_fu_385_p2();
    void thread_pos2_cast_fu_394_p1();
    void thread_pos2_fu_204_p2();
    void thread_qb_fu_269_p3();
    void thread_r_V_fu_456_p2();
    void thread_rev5_fu_539_p2();
    void thread_rev_fu_411_p2();
    void thread_sel_tmp10_fu_490_p2();
    void thread_sel_tmp11_fu_496_p2();
    void thread_sel_tmp12_demorgan_fu_358_p2();
    void thread_sel_tmp12_fu_579_p3();
    void thread_sel_tmp13_fu_592_p3();
    void thread_sel_tmp14_fu_625_p2();
    void thread_sel_tmp15_fu_636_p2();
    void thread_sel_tmp16_fu_641_p2();
    void thread_sel_tmp17_demorgan_fu_696_p2();
    void thread_sel_tmp17_fu_700_p2();
    void thread_sel_tmp18_fu_706_p2();
    void thread_sel_tmp19_fu_723_p3();
    void thread_sel_tmp1_fu_314_p2();
    void thread_sel_tmp20_fu_736_p2();
    void thread_sel_tmp21_fu_742_p2();
    void thread_sel_tmp2_fu_319_p2();
    void thread_sel_tmp3_fu_324_p2();
    void thread_sel_tmp4_fu_330_p3();
    void thread_sel_tmp55_demorgan_fu_731_p2();
    void thread_sel_tmp5_fu_514_p2();
    void thread_sel_tmp6_fu_519_p2();
    void thread_sel_tmp7_fu_338_p2();
    void thread_sel_tmp8_fu_344_p2();
    void thread_sel_tmp9_fu_350_p3();
    void thread_sel_tmp_fu_308_p3();
    void thread_tmp1_fu_430_p2();
    void thread_tmp2_fu_630_p2();
    void thread_tmp3_fu_653_p2();
    void thread_tmp_10_fu_509_p2();
    void thread_tmp_11_fu_248_p2();
    void thread_tmp_12_fu_253_p2();
    void thread_tmp_13_fu_284_p1();
    void thread_tmp_14_fu_302_p2();
    void thread_tmp_15_fu_397_p2();
    void thread_tmp_16_fu_417_p1();
    void thread_tmp_17_fu_421_p2();
    void thread_tmp_18_fu_506_p1();
    void thread_tmp_19_fu_442_p2();
    void thread_tmp_1_fu_114_p3();
    void thread_tmp_20_fu_447_p1();
    void thread_tmp_21_fu_178_p1();
    void thread_tmp_22_fu_468_p2();
    void thread_tmp_22_not_fu_484_p2();
    void thread_tmp_23_fu_474_p2();
    void thread_tmp_24_fu_619_p2();
    void thread_tmp_25_cast_fu_258_p1();
    void thread_tmp_25_fu_711_p2();
    void thread_tmp_26_fu_717_p2();
    void thread_tmp_29_fu_188_p4();
    void thread_tmp_2_fu_158_p2();
    void thread_tmp_30_fu_230_p1();
    void thread_tmp_31_fu_262_p3();
    void thread_tmp_32_fu_276_p3();
    void thread_tmp_33_fu_294_p3();
    void thread_tmp_35_fu_403_p3();
    void thread_tmp_3_fu_172_p2();
    void thread_tmp_4_fu_225_p2();
    void thread_tmp_5_fu_182_p2();
    void thread_tmp_6_fu_221_p1();
    void thread_tmp_7_fu_110_p1();
    void thread_tmp_8_fu_98_p1();
    void thread_tmp_8_not_fu_362_p2();
    void thread_tmp_9_fu_140_p2();
    void thread_tmp_demorgan_fu_502_p2();
    void thread_tmp_fu_373_p2();
    void thread_tmp_i_i_i_47_fu_92_p2();
    void thread_tmp_i_i_i_fu_86_p2();
    void thread_tmp_s_fu_152_p2();
    void thread_underflow_fu_645_p3();
    void thread_underflow_not_fu_664_p2();
};

}

using namespace ap_rtl;

#endif
