(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param8 = (^~((((8'ha1) ? (8'ha0) : (8'ha5)) | (~&(8'ha6))) ? (((8'h9f) ? (8'ha7) : (8'haa)) ? {(8'ha0)} : ((8'h9d) ? (8'ha4) : (8'ha1))) : (+((8'h9c) == (8'ha7))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h21):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire3;
  input wire signed [(3'h5):(1'h0)] wire2;
  input wire signed [(3'h6):(1'h0)] wire1;
  input wire [(4'h8):(1'h0)] wire0;
  wire signed [(4'ha):(1'h0)] wire7;
  wire [(3'h7):(1'h0)] wire6;
  wire [(4'h8):(1'h0)] wire5;
  reg signed [(3'h7):(1'h0)] reg4 = (1'h0);
  assign y = {wire7, wire6, wire5, reg4, (1'h0)};
  always
    @(posedge clk) begin
      reg4 <= wire1;
    end
  assign wire5 = (^wire3);
  assign wire6 = $unsigned(($unsigned(wire0[(1'h1):(1'h0)]) >>> (((8'h9e) | wire1) << (^wire1))));
  assign wire7 = ((&(+wire3)) ? (8'h9c) : (-$signed((wire6 > (8'h9d)))));
endmodule