--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml cnc2.twx
cnc2.ncd -o cnc2.twr cnc2.pcf -ucf cnc2.ucf

Design file:              cnc2.ncd
Physical constraint file: cnc2.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 586345016 paths analyzed, 16816 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.298ns.
--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_0 (SLICE_X6Y13.CE), 372135 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_12 (FF)
  Destination:          DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.312ns (Levels of Logic = 6)
  Clock Path Skew:      0.049ns (0.703 - 0.654)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_12 to DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y43.AQ      Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_12
    SLICE_X6Y53.C2       net (fanout=17)       2.405   DDA_Partition_1/m_DDATimeBase<12>
    SLICE_X6Y53.C        Tilo                  0.205   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<8>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X5Y53.A1       net (fanout=1)        0.621   N316
    SLICE_X5Y53.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<3>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y28.A2       net (fanout=420)      3.825   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y28.AMUX     Topaa                 0.370   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X10Y26.A4      net (fanout=1)        1.232   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<8>
    SLICE_X10Y26.COUT    Topcya                0.409   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y27.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y27.BMUX    Tcinb                 0.222   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y54.A3       net (fanout=273)      2.660   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y54.AMUX     Tilo                  0.313   N320
                                                       DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o1
    SLICE_X6Y13.CE       net (fanout=8)        3.062   DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o
    SLICE_X6Y13.CLK      Tceck                 0.335   DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache<4>
                                                       DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_0
    -------------------------------------------------  ---------------------------
    Total                                     16.312ns (2.504ns logic, 13.808ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_12 (FF)
  Destination:          DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.298ns (Levels of Logic = 6)
  Clock Path Skew:      0.049ns (0.703 - 0.654)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_12 to DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y43.AQ      Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_12
    SLICE_X6Y53.C2       net (fanout=17)       2.405   DDA_Partition_1/m_DDATimeBase<12>
    SLICE_X6Y53.C        Tilo                  0.205   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<8>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X5Y53.A1       net (fanout=1)        0.621   N316
    SLICE_X5Y53.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<3>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y28.A2       net (fanout=420)      3.825   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y28.AMUX     Topaa                 0.370   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X10Y26.A4      net (fanout=1)        1.232   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<8>
    SLICE_X10Y26.COUT    Topcya                0.395   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<4>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y27.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y27.BMUX    Tcinb                 0.222   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y54.A3       net (fanout=273)      2.660   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y54.AMUX     Tilo                  0.313   N320
                                                       DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o1
    SLICE_X6Y13.CE       net (fanout=8)        3.062   DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o
    SLICE_X6Y13.CLK      Tceck                 0.335   DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache<4>
                                                       DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_0
    -------------------------------------------------  ---------------------------
    Total                                     16.298ns (2.490ns logic, 13.808ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_12 (FF)
  Destination:          DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.295ns (Levels of Logic = 7)
  Clock Path Skew:      0.049ns (0.703 - 0.654)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_12 to DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y43.AQ      Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_12
    SLICE_X6Y53.C2       net (fanout=17)       2.405   DDA_Partition_1/m_DDATimeBase<12>
    SLICE_X6Y53.C        Tilo                  0.205   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<8>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X5Y53.A1       net (fanout=1)        0.621   N316
    SLICE_X5Y53.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<3>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y28.A2       net (fanout=420)      3.825   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y28.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y29.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y30.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X10Y27.A5      net (fanout=1)        1.080   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<16>
    SLICE_X10Y27.BMUX    Topab                 0.476   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y54.A3       net (fanout=273)      2.660   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y54.AMUX     Tilo                  0.313   N320
                                                       DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o1
    SLICE_X6Y13.CE       net (fanout=8)        3.062   DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o
    SLICE_X6Y13.CLK      Tceck                 0.335   DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache<4>
                                                       DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_0
    -------------------------------------------------  ---------------------------
    Total                                     16.295ns (2.636ns logic, 13.659ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_10 (SLICE_X6Y13.CE), 372135 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_12 (FF)
  Destination:          DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.295ns (Levels of Logic = 6)
  Clock Path Skew:      0.049ns (0.703 - 0.654)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_12 to DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y43.AQ      Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_12
    SLICE_X6Y53.C2       net (fanout=17)       2.405   DDA_Partition_1/m_DDATimeBase<12>
    SLICE_X6Y53.C        Tilo                  0.205   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<8>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X5Y53.A1       net (fanout=1)        0.621   N316
    SLICE_X5Y53.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<3>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y28.A2       net (fanout=420)      3.825   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y28.AMUX     Topaa                 0.370   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X10Y26.A4      net (fanout=1)        1.232   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<8>
    SLICE_X10Y26.COUT    Topcya                0.409   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y27.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y27.BMUX    Tcinb                 0.222   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y54.A3       net (fanout=273)      2.660   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y54.AMUX     Tilo                  0.313   N320
                                                       DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o1
    SLICE_X6Y13.CE       net (fanout=8)        3.062   DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o
    SLICE_X6Y13.CLK      Tceck                 0.318   DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache<4>
                                                       DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_10
    -------------------------------------------------  ---------------------------
    Total                                     16.295ns (2.487ns logic, 13.808ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_12 (FF)
  Destination:          DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.281ns (Levels of Logic = 6)
  Clock Path Skew:      0.049ns (0.703 - 0.654)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_12 to DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y43.AQ      Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_12
    SLICE_X6Y53.C2       net (fanout=17)       2.405   DDA_Partition_1/m_DDATimeBase<12>
    SLICE_X6Y53.C        Tilo                  0.205   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<8>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X5Y53.A1       net (fanout=1)        0.621   N316
    SLICE_X5Y53.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<3>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y28.A2       net (fanout=420)      3.825   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y28.AMUX     Topaa                 0.370   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X10Y26.A4      net (fanout=1)        1.232   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<8>
    SLICE_X10Y26.COUT    Topcya                0.395   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<4>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y27.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y27.BMUX    Tcinb                 0.222   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y54.A3       net (fanout=273)      2.660   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y54.AMUX     Tilo                  0.313   N320
                                                       DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o1
    SLICE_X6Y13.CE       net (fanout=8)        3.062   DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o
    SLICE_X6Y13.CLK      Tceck                 0.318   DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache<4>
                                                       DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_10
    -------------------------------------------------  ---------------------------
    Total                                     16.281ns (2.473ns logic, 13.808ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_12 (FF)
  Destination:          DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.278ns (Levels of Logic = 7)
  Clock Path Skew:      0.049ns (0.703 - 0.654)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_12 to DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y43.AQ      Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_12
    SLICE_X6Y53.C2       net (fanout=17)       2.405   DDA_Partition_1/m_DDATimeBase<12>
    SLICE_X6Y53.C        Tilo                  0.205   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<8>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X5Y53.A1       net (fanout=1)        0.621   N316
    SLICE_X5Y53.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<3>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y28.A2       net (fanout=420)      3.825   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y28.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y29.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y30.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X10Y27.A5      net (fanout=1)        1.080   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<16>
    SLICE_X10Y27.BMUX    Topab                 0.476   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y54.A3       net (fanout=273)      2.660   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y54.AMUX     Tilo                  0.313   N320
                                                       DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o1
    SLICE_X6Y13.CE       net (fanout=8)        3.062   DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o
    SLICE_X6Y13.CLK      Tceck                 0.318   DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache<4>
                                                       DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_10
    -------------------------------------------------  ---------------------------
    Total                                     16.278ns (2.619ns logic, 13.659ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_11 (SLICE_X6Y13.CE), 372135 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_12 (FF)
  Destination:          DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.292ns (Levels of Logic = 6)
  Clock Path Skew:      0.049ns (0.703 - 0.654)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_12 to DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y43.AQ      Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_12
    SLICE_X6Y53.C2       net (fanout=17)       2.405   DDA_Partition_1/m_DDATimeBase<12>
    SLICE_X6Y53.C        Tilo                  0.205   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<8>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X5Y53.A1       net (fanout=1)        0.621   N316
    SLICE_X5Y53.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<3>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y28.A2       net (fanout=420)      3.825   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y28.AMUX     Topaa                 0.370   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X10Y26.A4      net (fanout=1)        1.232   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<8>
    SLICE_X10Y26.COUT    Topcya                0.409   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y27.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y27.BMUX    Tcinb                 0.222   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y54.A3       net (fanout=273)      2.660   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y54.AMUX     Tilo                  0.313   N320
                                                       DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o1
    SLICE_X6Y13.CE       net (fanout=8)        3.062   DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o
    SLICE_X6Y13.CLK      Tceck                 0.315   DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache<4>
                                                       DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_11
    -------------------------------------------------  ---------------------------
    Total                                     16.292ns (2.484ns logic, 13.808ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_12 (FF)
  Destination:          DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.278ns (Levels of Logic = 6)
  Clock Path Skew:      0.049ns (0.703 - 0.654)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_12 to DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y43.AQ      Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_12
    SLICE_X6Y53.C2       net (fanout=17)       2.405   DDA_Partition_1/m_DDATimeBase<12>
    SLICE_X6Y53.C        Tilo                  0.205   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<8>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X5Y53.A1       net (fanout=1)        0.621   N316
    SLICE_X5Y53.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<3>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y28.A2       net (fanout=420)      3.825   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y28.AMUX     Topaa                 0.370   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X10Y26.A4      net (fanout=1)        1.232   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<8>
    SLICE_X10Y26.COUT    Topcya                0.395   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<4>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y27.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y27.BMUX    Tcinb                 0.222   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y54.A3       net (fanout=273)      2.660   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y54.AMUX     Tilo                  0.313   N320
                                                       DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o1
    SLICE_X6Y13.CE       net (fanout=8)        3.062   DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o
    SLICE_X6Y13.CLK      Tceck                 0.315   DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache<4>
                                                       DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_11
    -------------------------------------------------  ---------------------------
    Total                                     16.278ns (2.470ns logic, 13.808ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_12 (FF)
  Destination:          DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.275ns (Levels of Logic = 7)
  Clock Path Skew:      0.049ns (0.703 - 0.654)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_12 to DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y43.AQ      Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_12
    SLICE_X6Y53.C2       net (fanout=17)       2.405   DDA_Partition_1/m_DDATimeBase<12>
    SLICE_X6Y53.C        Tilo                  0.205   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<8>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X5Y53.A1       net (fanout=1)        0.621   N316
    SLICE_X5Y53.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<3>
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y28.A2       net (fanout=420)      3.825   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y28.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y29.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y30.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X10Y27.A5      net (fanout=1)        1.080   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<16>
    SLICE_X10Y27.BMUX    Topab                 0.476   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y54.A3       net (fanout=273)      2.660   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y54.AMUX     Tilo                  0.313   N320
                                                       DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o1
    SLICE_X6Y13.CE       net (fanout=8)        3.062   DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o
    SLICE_X6Y13.CLK      Tceck                 0.315   DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache<4>
                                                       DDA_Partition_1/G1.Channel[3].Distributor/m_DDACommandCache_11
    -------------------------------------------------  ---------------------------
    Total                                     16.275ns (2.616ns logic, 13.659ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMA (SLICE_X12Y57.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.336ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.BQ      Tcko                  0.234   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1
    SLICE_X12Y57.D2      net (fanout=34)       0.397   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<1>
    SLICE_X12Y57.CLK     Tah         (-Th)     0.295   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMD_O
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.336ns (-0.061ns logic, 0.397ns route)
                                                       (-18.2% logic, 118.2% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMB (SLICE_X12Y57.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.336ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.BQ      Tcko                  0.234   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1
    SLICE_X12Y57.D2      net (fanout=34)       0.397   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<1>
    SLICE_X12Y57.CLK     Tah         (-Th)     0.295   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMD_O
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.336ns (-0.061ns logic, 0.397ns route)
                                                       (-18.2% logic, 118.2% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMC (SLICE_X12Y57.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.336ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.BQ      Tcko                  0.234   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1
    SLICE_X12Y57.D2      net (fanout=34)       0.397   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<1>
    SLICE_X12Y57.CLK     Tah         (-Th)     0.295   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMD_O
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.336ns (-0.061ns logic, 0.397ns route)
                                                       (-18.2% logic, 118.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMA/CLK
  Location pin: SLICE_X0Y16.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMB/CLK
  Location pin: SLICE_X0Y16.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   16.298|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 586345016 paths, 0 nets, and 21393 connections

Design statistics:
   Minimum period:  16.298ns{1}   (Maximum frequency:  61.357MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 21 15:31:48 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 211 MB



