<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p156" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_156{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_156{left:96px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t3_156{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_156{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_156{left:69px;bottom:1071px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t6_156{left:69px;bottom:1012px;letter-spacing:0.12px;}
#t7_156{left:151px;bottom:1012px;letter-spacing:0.15px;word-spacing:0.01px;}
#t8_156{left:69px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t9_156{left:69px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_156{left:69px;bottom:955px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tb_156{left:69px;bottom:930px;letter-spacing:-0.2px;word-spacing:-0.58px;}
#tc_156{left:69px;bottom:914px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#td_156{left:69px;bottom:889px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_156{left:69px;bottom:872px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tf_156{left:69px;bottom:855px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tg_156{left:69px;bottom:787px;letter-spacing:0.14px;}
#th_156{left:150px;bottom:787px;letter-spacing:0.22px;word-spacing:0.06px;}
#ti_156{left:69px;bottom:762px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_156{left:69px;bottom:745px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_156{left:69px;bottom:729px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tl_156{left:69px;bottom:712px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_156{left:69px;bottom:695px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tn_156{left:69px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_156{left:69px;bottom:654px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tp_156{left:69px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_156{left:69px;bottom:613px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_156{left:69px;bottom:596px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ts_156{left:69px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_156{left:69px;bottom:562px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tu_156{left:69px;bottom:538px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tv_156{left:69px;bottom:521px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tw_156{left:69px;bottom:453px;letter-spacing:0.14px;}
#tx_156{left:150px;bottom:453px;letter-spacing:0.2px;word-spacing:-0.01px;}
#ty_156{left:69px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_156{left:711px;bottom:428px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t10_156{left:777px;bottom:428px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t11_156{left:69px;bottom:411px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#t12_156{left:236px;bottom:411px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#t13_156{left:288px;bottom:411px;letter-spacing:-0.13px;word-spacing:-1.27px;}
#t14_156{left:69px;bottom:394px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#t15_156{left:69px;bottom:377px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#t16_156{left:651px;bottom:384px;}
#t17_156{left:666px;bottom:377px;letter-spacing:-0.13px;word-spacing:-1.34px;}
#t18_156{left:69px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t19_156{left:69px;bottom:336px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#t1a_156{left:69px;bottom:319px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_156{left:69px;bottom:302px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#t1c_156{left:759px;bottom:302px;}
#t1d_156{left:768px;bottom:302px;letter-spacing:-0.13px;word-spacing:-1px;}
#t1e_156{left:69px;bottom:286px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t1f_156{left:788px;bottom:292px;}
#t1g_156{left:802px;bottom:286px;letter-spacing:-0.11px;word-spacing:-1.27px;}
#t1h_156{left:69px;bottom:269px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1i_156{left:69px;bottom:210px;letter-spacing:0.11px;}
#t1j_156{left:151px;bottom:210px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1k_156{left:69px;bottom:186px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1l_156{left:69px;bottom:165px;letter-spacing:-0.14px;}
#t1m_156{left:95px;bottom:165px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1n_156{left:95px;bottom:142px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#t1o_156{left:95px;bottom:125px;letter-spacing:-0.15px;word-spacing:-0.42px;}

.s1_156{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_156{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_156{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_156{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_156{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_156{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s7_156{font-size:11px;font-family:Verdana_13-;color:#000;}
.s8_156{font-size:14px;font-family:Verdana-Italic_142;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts156" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_142;
	src: url("fonts/Verdana-Italic_142.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg156Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg156" style="-webkit-user-select: none;"><object width="935" height="1210" data="156/156.svg" type="image/svg+xml" id="pdf156" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_156" class="t s1_156">6-4 </span><span id="t2_156" class="t s1_156">Vol. 1 </span>
<span id="t3_156" class="t s2_156">PROCEDURE CALLS, INTERRUPTS, AND EXCEPTIONS </span>
<span id="t4_156" class="t s3_156">in the current code segment (near return) or another code segment (far return). Performing such an operation, </span>
<span id="t5_156" class="t s3_156">however, should be undertaken very cautiously, using only well defined code entry points. </span>
<span id="t6_156" class="t s4_156">6.2.5 </span><span id="t7_156" class="t s4_156">Stack Behavior in 64-Bit Mode </span>
<span id="t8_156" class="t s3_156">In 64-bit mode, address calculations that reference SS segments are treated as if the segment base is zero. Fields </span>
<span id="t9_156" class="t s3_156">(base, limit, and attribute) in segment descriptor registers are ignored. SS DPL is modified such that it is always </span>
<span id="ta_156" class="t s3_156">equal to CPL. This will be true even if it is the only field in the SS descriptor that is modified. </span>
<span id="tb_156" class="t s3_156">Registers E(SP), E(IP) and E(BP) are promoted to 64-bits and are re-named RSP, RIP, and RBP respectively. Some </span>
<span id="tc_156" class="t s3_156">forms of segment load instructions are invalid (for example, LDS, POP ES). </span>
<span id="td_156" class="t s3_156">PUSH/POP instructions increment/decrement the stack using a 64-bit width. When the contents of a segment </span>
<span id="te_156" class="t s3_156">register is pushed onto 64-bit stack, the pointer is automatically aligned to 64 bits (as with a stack that has a 32- </span>
<span id="tf_156" class="t s3_156">bit width). </span>
<span id="tg_156" class="t s5_156">6.3 </span><span id="th_156" class="t s5_156">SHADOW STACKS </span>
<span id="ti_156" class="t s3_156">A shadow stack is a second stack used exclusively for control transfer operations. This stack is separate from the </span>
<span id="tj_156" class="t s3_156">procedure stack. The shadow stack is not used to store data, hence is not explicitly writeable by software. Writes </span>
<span id="tk_156" class="t s3_156">to the shadow stack are restricted to control transfer instructions and shadow stack management instructions. </span>
<span id="tl_156" class="t s3_156">Shadow stacks can be enabled separately for privilege level 3 (user mode) or privilege levels less than 3 (super- </span>
<span id="tm_156" class="t s3_156">visor mode). </span>
<span id="tn_156" class="t s3_156">Shadow stacks are active only in protected mode with paging enabled. Shadow stacks cannot be enabled for a </span>
<span id="to_156" class="t s3_156">program executing in virtual 8086 mode. </span>
<span id="tp_156" class="t s3_156">Processors that support shadow stacks have an architectural register called the shadow stack pointer (SSP) that </span>
<span id="tq_156" class="t s3_156">points to the current top of the shadow stack. The SSP cannot be directly encoded as a source, destination, or </span>
<span id="tr_156" class="t s3_156">memory operand in instructions. The width of the shadow stack is 32-bit in 32-bit/compatibility mode, and is 64- </span>
<span id="ts_156" class="t s3_156">bit in 64-bit mode. The address-size attribute of the shadow stack is likewise 32-bit in 32-bit/compatibility mode, </span>
<span id="tt_156" class="t s3_156">and 64-bit in 64-bit mode. </span>
<span id="tu_156" class="t s3_156">The size of the shadow stack pushes and pops for far CALL and call to interrupt/exception handlers is fixed at 64 </span>
<span id="tv_156" class="t s3_156">bits, and the processor uses 8-byte, zero padded stores for these pushes in 32-bit/compatibility modes. </span>
<span id="tw_156" class="t s5_156">6.4 </span><span id="tx_156" class="t s5_156">CALLING PROCEDURES USING CALL AND RET </span>
<span id="ty_156" class="t s3_156">The CALL instruction allows control transfers to procedures within the current code segment (</span><span id="tz_156" class="t s6_156">near call</span><span id="t10_156" class="t s3_156">) and in a </span>
<span id="t11_156" class="t s3_156">different code segment (</span><span id="t12_156" class="t s6_156">far call</span><span id="t13_156" class="t s3_156">). Near calls usually provide access to local procedures within the currently running </span>
<span id="t14_156" class="t s3_156">program or task. Far calls are usually used to access operating system procedures or procedures in a different task. </span>
<span id="t15_156" class="t s3_156">See “CALL—Call Procedure” in Chapter 3, “Instruction Set Reference, A-L,” of the Intel </span>
<span id="t16_156" class="t s7_156">® </span>
<span id="t17_156" class="t s3_156">64 and IA-32 Architectures </span>
<span id="t18_156" class="t s3_156">Software Developer’s Manual, Volume 2A, for a detailed description of the CALL instruction. </span>
<span id="t19_156" class="t s3_156">The RET instruction also allows near and far returns to match the near and far versions of the CALL instruction. In </span>
<span id="t1a_156" class="t s3_156">addition, the RET instruction allows a program to increment the stack pointer on a return to release parameters </span>
<span id="t1b_156" class="t s3_156">from the stack. The number of bytes released from the stack is determined by an optional argument (</span><span id="t1c_156" class="t s8_156">n</span><span id="t1d_156" class="t s3_156">) to the RET </span>
<span id="t1e_156" class="t s3_156">instruction. See “RET—Return from Procedure” in Chapter 4, “Instruction Set Reference, M-U,” of the Intel </span>
<span id="t1f_156" class="t s7_156">® </span>
<span id="t1g_156" class="t s3_156">64 and </span>
<span id="t1h_156" class="t s3_156">IA-32 Architectures Software Developer’s Manual, Volume 2B, for a detailed description of the RET instruction. </span>
<span id="t1i_156" class="t s4_156">6.4.1 </span><span id="t1j_156" class="t s4_156">Near CALL and RET Operation </span>
<span id="t1k_156" class="t s3_156">When executing a near call, the processor does the following (see Figure 6-2): </span>
<span id="t1l_156" class="t s3_156">1. </span><span id="t1m_156" class="t s3_156">Pushes the current value of the EIP register on the stack. </span>
<span id="t1n_156" class="t s3_156">If shadow stack is enabled and the displacement value is not 0, pushes the current value of the EIP register on </span>
<span id="t1o_156" class="t s3_156">the shadow stack. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
