Running PRESTO HDLC
Compiling Package Declaration CONSTANTS_PKG
Compiling Package Body CONSTANTS_PKG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration SUBTYPES_PKG
Compiling Package Body SUBTYPES_PKG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration RECORDS_PKG
Compiling Package Body RECORDS_PKG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration COMPONENTS_PKG
Compiling Package Body COMPONENTS_PKG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration MINI_MIPS
Compiling Architecture BEHAVIORAL of MINI_MIPS
Warning:  ./vhdl/mini_mips.vhd:17: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration CONTROLLER
Compiling Architecture BEHAVIORAL of CONTROLLER
Warning:  ./vhdl/controller.vhd:15: The architecture behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration IF_TOP
Compiling Architecture BEHAVIORAL of IF_TOP
Warning:  ./vhdl/if/if_top.vhd:20: The architecture behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration PC
Compiling Architecture BEHAVIORAL of PC
Warning:  ./vhdl/if/pc.vhd:20: The architecture behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ID_TOP
Compiling Architecture BEHAVIORAL of ID_TOP
Warning:  ./vhdl/id/id_top.vhd:20: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration REGFILE
Compiling Architecture BEHAVIORAL of REGFILE
Warning:  ./vhdl/id/regfile.vhd:19: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration EXE_TOP
Compiling Architecture BEHAVIORAL of EXE_TOP
Warning:  ./vhdl/exe/exe_top.vhd:19: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ALU
Compiling Architecture BEHAVIORAL of ALU
Warning:  ./vhdl/exe/alu.vhd:19: The architecture behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ALU_CTRL
Compiling Architecture BEHAVIORAL of ALU_CTRL
Warning:  ./vhdl/exe/alu_ctrl.vhd:16: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Warning:  ./vhdl/mini_mips.vhd:36: The initial value for signal 'dummy_zero' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 45 in file
	'./vhdl/mini_mips.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Warning: Overwriting design file '/h/dk/w/ael10jso/mips_project/mini_mips.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'mini_mips'.

Information: There are 106 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition nom_1.20V_25C set on design mini_mips has different process,
voltage and temperatures parameters than the parameters at which target library 
IO65LPHVT_SF_1V8_50A_7M4X0Y2Z is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'controller'
  Processing 'alu_ctrl'
  Processing 'alu_DW_mult_uns_0'
  Processing 'alu_DW01_add_0'
  Processing 'alu_DW01_sub_0'
  Processing 'alu_DW_cmp_1'
  Processing 'alu_DW_cmp_0'
  Processing 'alu'
  Processing 'exe_top'
  Processing 'regfile'
  Processing 'id_top'
  Processing 'if_top_DW01_inc_0'
  Processing 'pc'
  Processing 'if_top'
  Processing 'mini_mips'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	U31/A U31/Z id_top_inst/regfile_inst/U2601/A id_top_inst/regfile_inst/U2601/Z id_top_inst/regfile_inst/U498/B id_top_inst/regfile_inst/U498/Z exe_top_inst/U30/C exe_top_inst/U30/Z exe_top_inst/alu_inst/U382/D0 exe_top_inst/alu_inst/U382/Z exe_top_inst/alu_inst/U381/C exe_top_inst/alu_inst/U381/Z exe_top_inst/alu_inst/U364/A exe_top_inst/alu_inst/U364/Z 
Information: Timing loop detected. (OPT-150)
	exe_top_inst/alu_inst/U314/C exe_top_inst/alu_inst/U314/Z exe_top_inst/alu_inst/U302/A exe_top_inst/alu_inst/U302/Z U26/A U26/Z id_top_inst/regfile_inst/U2596/A id_top_inst/regfile_inst/U2596/Z id_top_inst/regfile_inst/U418/B id_top_inst/regfile_inst/U418/Z exe_top_inst/U25/C exe_top_inst/U25/Z exe_top_inst/alu_inst/U315/D0 exe_top_inst/alu_inst/U315/Z 
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U498'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U418'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U978'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U274'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U482'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U450'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U306'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1010'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U386'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U82'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U514'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U466'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1026'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U402'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U34'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U338'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U50'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U898'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U162'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U146'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U706'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U722'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U754'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U194'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U770'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U370'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U930'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U130'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U434'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U226'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U322'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U882'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U98'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U658'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U258'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U818'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U354'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U290'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U850'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U66'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U626'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U242'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U802'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U210'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1090'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U530'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U674'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U114'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U178'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U738'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U914'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U690'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U994'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1042'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1074'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U610'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U594'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U642'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U962'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U866'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U946'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U786'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U834'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1058'
         to break a timing loop (originally by case_analysis). (OPT-314)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12   63206.5      0.00       0.0    2910.2                          
    0:00:12   63206.5      0.00       0.0    2910.2                          
    0:00:19   80284.9      0.00       0.0       0.0                          
    0:00:20   80284.9      0.00       0.0       0.0                          
    0:00:20   80284.9      0.00       0.0       0.0                          
    0:00:20   80284.9      0.00       0.0       0.0                          
    0:00:20   80284.9      0.00       0.0       0.0                          
    0:00:27   35207.6      0.00       0.0       0.0                          
    0:00:28   35052.7      0.00       0.0       0.0                          
    0:00:31   35052.7      0.00       0.0       0.0                          
    0:00:31   35052.7      0.00       0.0       0.0                          
    0:00:31   35052.7      0.00       0.0       0.0                          
    0:00:31   35052.7      0.00       0.0       0.0                          
    0:00:31   35052.7      0.00       0.0       0.0                          
    0:00:31   35052.7      0.00       0.0       0.0                          
    0:00:31   35052.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:31   35052.7      0.00       0.0       0.0                          
    0:00:31   35052.7      0.00       0.0       0.0                          
    0:00:33   35052.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:33   35052.7      0.00       0.0       0.0                          
    0:00:33   35052.7      0.00       0.0       0.0                          
    0:00:37   34948.7      0.00       0.0       0.0                          
    0:00:38   34893.6      0.00       0.0       0.0                          
    0:00:39   34838.4      0.00       0.0       0.0                          
    0:00:39   34810.9      0.00       0.0       0.0                          
    0:00:40   34798.4      0.00       0.0       0.0                          
    0:00:40   34798.4      0.00       0.0       0.0                          
    0:00:40   34798.4      0.00       0.0       0.0                          
    0:00:40   34798.4      0.00       0.0       0.0                          
    0:00:40   34798.4      0.00       0.0       0.0                          
    0:00:40   34798.4      0.00       0.0       0.0                          
    0:00:40   34798.4      0.00       0.0       0.0                          
    0:00:40   34798.4      0.00       0.0       0.0                          
    0:00:40   34798.4      0.00       0.0       0.0                          
Loading db file '/h/dk/w/ael10jso/mips_project/vhdl/mem/SPHDL100823_nom_1.20V_25C.db'
Loading db file '/usr/local-eit/cad2/cmpstm/stm065v536/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_7.0/libs/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_nom_1.00V_1.80V_25C.db'
Loading db file '/usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPHVT_5.1/libs/CORE65LPHVT_nom_1.20V_25C.db'

  Optimization Complete
  ---------------------
Warning: Design 'mini_mips' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'exe_top_inst/alu_inst/clk': 1068 load(s), 1 driver(s)
Writing ddc file './netlists/mips.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/h/dk/w/ael10jso/mips_project/netlists/mips.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'mini_mips' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
	U60/A U60/Z id_top_inst/regfile_inst/U776/A id_top_inst/regfile_inst/U776/Z id_top_inst/regfile_inst/U498/B id_top_inst/regfile_inst/U498/Z exe_top_inst/U17/C exe_top_inst/U17/Z exe_top_inst/alu_inst/U188/D0 exe_top_inst/alu_inst/U188/Z exe_top_inst/alu_inst/U434/C exe_top_inst/alu_inst/U434/Z exe_top_inst/alu_inst/U433/A exe_top_inst/alu_inst/U433/Z 
Information: Timing loop detected. (OPT-150)
	exe_top_inst/alu_inst/U393/C exe_top_inst/alu_inst/U393/Z exe_top_inst/alu_inst/U392/A exe_top_inst/alu_inst/U392/Z U57/A U57/Z id_top_inst/regfile_inst/U710/A id_top_inst/regfile_inst/U710/Z id_top_inst/regfile_inst/U418/B id_top_inst/regfile_inst/U418/Z exe_top_inst/U20/C exe_top_inst/U20/Z exe_top_inst/alu_inst/U290/A exe_top_inst/alu_inst/U290/Z exe_top_inst/alu_inst/U171/D0 exe_top_inst/alu_inst/U171/Z 
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U498'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U418'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U978'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U274'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U482'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U450'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U306'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1010'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U386'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U82'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U514'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U466'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1026'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U402'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U34'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U338'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U50'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U898'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U162'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U146'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U706'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U722'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U754'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U194'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U770'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U370'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U930'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U130'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U434'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U226'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U322'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U882'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U98'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U658'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U258'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U818'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U354'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U290'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U850'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U66'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U626'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U242'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U802'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U210'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1090'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U530'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U674'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U114'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U178'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U738'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U914'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U690'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U994'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1042'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1074'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U610'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U594'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U642'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U962'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U866'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U946'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U786'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U834'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1058'
         to break a timing loop (originally by case_analysis). (OPT-314)
Writing vhdl file '/h/dk/w/ael10jso/mips_project/netlists/mips.vhdl'.
Warning: A dummy net 'n_1000' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1001' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1002' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1003' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1004' is created to connect open pin 'TC'. (VHDL-290)
Warning: A dummy net 'n_1005' is created to connect open pin 'GE_LT'. (VHDL-290)
Warning: A dummy net 'n_1006' is created to connect open pin 'GE_GT_EQ'. (VHDL-290)
Warning: A dummy net 'n_1007' is created to connect open pin 'EQ_NE'. (VHDL-290)
Warning: A dummy net 'n_1008' is created to connect open pin 'TC'. (VHDL-290)
Warning: A dummy net 'n_1009' is created to connect open pin 'GE_LT'. (VHDL-290)
Warning: A dummy net 'n_1010' is created to connect open pin 'GE_GT_EQ'. (VHDL-290)
Warning: A dummy net 'n_1011' is created to connect open pin 'EQ_NE'. (VHDL-290)
Warning: A dummy net 'n_1012' is created to connect open pin 'EQ_NE'. (VHDL-290)
Warning: A dummy net 'n_1013' is created to connect open pin 'EQ_NE'. (VHDL-290)
Warning: A dummy net 'n_1014' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1015' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1016' is created to connect open pin 'mini_mips_o[DMEM_WEN]'. (VHDL-290)
Warning: A dummy net 'n_1017' is created to connect open pin 'ctrl_o[BRANCH]'. (VHDL-290)
Warning: A dummy net 'n_1018' is created to connect open pin 'ctrl_o[CALU_OP][3]'. (VHDL-290)
Warning: A dummy net 'n_1019' is created to connect open pin 'ctrl_o[CALU_OP][2]'. (VHDL-290)
Writing verilog file '/h/dk/w/ael10jso/mips_project/netlists/mips.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 3 nets to module mini_mips using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
 
****************************************
Report : area
Design : mini_mips
Version: F-2011.09-SP3
Date   : Wed May  7 11:51:11 2014
****************************************

Library(s) Used:

    CORE65LPHVT (File: /usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPHVT_5.1/libs/CORE65LPHVT_nom_1.20V_25C.db)

Number of ports:                          125
Number of nets:                           271
Number of cells:                           41
Number of combinational cells:             37
Number of sequential cells:                 0
Number of macros:                           0
Number of buf/inv:                          5
Number of references:                       7

Combinational area:       23603.319692
Noncombinational area:    11195.079596
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:          34798.399288
Total area:                 undefined
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mini_mips
Version: F-2011.09-SP3
Date   : Wed May  7 11:51:11 2014
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_1.20V_25C   Library: SPHDL100823
Wire Load Model Mode: top

  Startpoint: id_top_inst/regfile_inst/registers_reg[28][2]
              (rising edge-triggered flip-flop clocked by myclk)
  Endpoint: exe_top_inst/alu_inst/HI_LO_c_reg[HI][31]
            (rising edge-triggered flip-flop clocked by myclk)
  Path Group: myclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock myclk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_top_inst/regfile_inst/registers_reg[28][2]/CP (HS65_LH_DFPRQNX9)
                                                          0.00 #     0.00 r
  id_top_inst/regfile_inst/registers_reg[28][2]/QN (HS65_LH_DFPRQNX9)
                                                          0.17       0.17 r
  id_top_inst/regfile_inst/U1516/Z (HS65_LH_IVX9)         0.02       0.20 f
  id_top_inst/regfile_inst/U1338/Z (HS65_LH_MX41X7)       0.11       0.30 f
  id_top_inst/regfile_inst/U1277/Z (HS65_LH_NAND4ABX3)
                                                          0.12       0.43 f
  id_top_inst/regfile_inst/U1275/Z (HS65_LH_OAI21X3)      0.11       0.54 r
  id_top_inst/regfile_inst/U738/Z (HS65_LH_OAI12X18)      0.11       0.65 f
  id_top_inst/regfile_inst/regfile_o[READ_DATA0][2] (regfile)
                                                          0.00       0.65 f
  id_top_inst/id_top_o[REG_A][2] (id_top)                 0.00       0.65 f
  exe_top_inst/exe_top_i[REGS_A][2] (exe_top)             0.00       0.65 f
  exe_top_inst/alu_inst/alu_i[SRC_A][2] (alu)             0.00       0.65 f
  exe_top_inst/alu_inst/mult_68/a[2] (alu_DW_mult_uns_0)
                                                          0.00       0.65 f
  exe_top_inst/alu_inst/mult_68/U2377/Z (HS65_LH_IVX9)
                                                          0.07       0.72 r
  exe_top_inst/alu_inst/mult_68/U2028/Z (HS65_LH_IVX9)
                                                          0.14       0.86 f
  exe_top_inst/alu_inst/mult_68/U3360/Z (HS65_LHS_XOR2X6)
                                                          0.17       1.03 r
  exe_top_inst/alu_inst/mult_68/U3252/Z (HS65_LH_NOR2AX3)
                                                          0.32       1.34 r
  exe_top_inst/alu_inst/mult_68/U3251/Z (HS65_LH_IVX9)
                                                          0.14       1.49 f
  exe_top_inst/alu_inst/mult_68/U2678/Z (HS65_LH_IVX9)
                                                          0.11       1.60 r
  exe_top_inst/alu_inst/mult_68/U2014/Z (HS65_LH_AO22X9)
                                                          0.13       1.73 r
  exe_top_inst/alu_inst/mult_68/U2013/Z (HS65_LHS_XOR2X6)
                                                          0.10       1.83 f
  exe_top_inst/alu_inst/mult_68/U2012/S0 (HS65_LH_HA1X4)
                                                          0.16       1.99 f
  exe_top_inst/alu_inst/mult_68/U2385/CO (HS65_LH_FA1X4)
                                                          0.16       2.15 f
  exe_top_inst/alu_inst/mult_68/U2388/CO (HS65_LH_FA1X4)
                                                          0.15       2.30 f
  exe_top_inst/alu_inst/mult_68/U2391/CO (HS65_LH_FA1X4)
                                                          0.15       2.45 f
  exe_top_inst/alu_inst/mult_68/U2394/CO (HS65_LH_FA1X4)
                                                          0.15       2.60 f
  exe_top_inst/alu_inst/mult_68/U2397/CO (HS65_LH_FA1X4)
                                                          0.15       2.75 f
  exe_top_inst/alu_inst/mult_68/U2400/CO (HS65_LH_FA1X4)
                                                          0.15       2.90 f
  exe_top_inst/alu_inst/mult_68/U2403/CO (HS65_LH_FA1X4)
                                                          0.15       3.05 f
  exe_top_inst/alu_inst/mult_68/U2406/CO (HS65_LH_FA1X4)
                                                          0.15       3.20 f
  exe_top_inst/alu_inst/mult_68/U2412/CO (HS65_LH_FA1X4)
                                                          0.15       3.35 f
  exe_top_inst/alu_inst/mult_68/U2418/CO (HS65_LH_FA1X4)
                                                          0.15       3.51 f
  exe_top_inst/alu_inst/mult_68/U2430/CO (HS65_LH_FA1X4)
                                                          0.15       3.66 f
  exe_top_inst/alu_inst/mult_68/U2439/CO (HS65_LH_FA1X4)
                                                          0.15       3.81 f
  exe_top_inst/alu_inst/mult_68/U2451/CO (HS65_LH_FA1X4)
                                                          0.15       3.96 f
  exe_top_inst/alu_inst/mult_68/U2111/CO (HS65_LH_FA1X4)
                                                          0.15       4.11 f
  exe_top_inst/alu_inst/mult_68/U2114/CO (HS65_LH_FA1X4)
                                                          0.15       4.26 f
  exe_top_inst/alu_inst/mult_68/U2117/CO (HS65_LH_FA1X4)
                                                          0.15       4.41 f
  exe_top_inst/alu_inst/mult_68/U2120/CO (HS65_LH_FA1X4)
                                                          0.15       4.56 f
  exe_top_inst/alu_inst/mult_68/U2123/CO (HS65_LH_FA1X4)
                                                          0.15       4.71 f
  exe_top_inst/alu_inst/mult_68/U2126/CO (HS65_LH_FA1X4)
                                                          0.15       4.86 f
  exe_top_inst/alu_inst/mult_68/U2104/CO (HS65_LH_FA1X4)
                                                          0.15       5.01 f
  exe_top_inst/alu_inst/mult_68/U2129/CO (HS65_LH_FA1X4)
                                                          0.15       5.17 f
  exe_top_inst/alu_inst/mult_68/U2132/CO (HS65_LH_FA1X4)
                                                          0.15       5.32 f
  exe_top_inst/alu_inst/mult_68/U2135/CO (HS65_LH_FA1X4)
                                                          0.15       5.47 f
  exe_top_inst/alu_inst/mult_68/U2138/CO (HS65_LH_FA1X4)
                                                          0.15       5.62 f
  exe_top_inst/alu_inst/mult_68/U2141/CO (HS65_LH_FA1X4)
                                                          0.15       5.77 f
  exe_top_inst/alu_inst/mult_68/U2144/CO (HS65_LH_FA1X4)
                                                          0.15       5.92 f
  exe_top_inst/alu_inst/mult_68/U2147/CO (HS65_LH_FA1X4)
                                                          0.15       6.07 f
  exe_top_inst/alu_inst/mult_68/U2150/CO (HS65_LH_FA1X4)
                                                          0.15       6.22 f
  exe_top_inst/alu_inst/mult_68/U2107/CO (HS65_LH_FA1X4)
                                                          0.15       6.37 f
  exe_top_inst/alu_inst/mult_68/U3243/CO (HS65_LH_FA1X4)
                                                          0.15       6.52 f
  exe_top_inst/alu_inst/mult_68/U2153/CO (HS65_LH_FA1X4)
                                                          0.15       6.67 f
  exe_top_inst/alu_inst/mult_68/U1964/CO (HS65_LH_FA1X4)
                                                          0.15       6.83 f
  exe_top_inst/alu_inst/mult_68/U1965/CO (HS65_LH_FA1X4)
                                                          0.15       6.98 f
  exe_top_inst/alu_inst/mult_68/U1966/CO (HS65_LH_FA1X4)
                                                          0.15       7.13 f
  exe_top_inst/alu_inst/mult_68/U1967/CO (HS65_LH_FA1X4)
                                                          0.15       7.28 f
  exe_top_inst/alu_inst/mult_68/U1968/CO (HS65_LH_FA1X4)
                                                          0.15       7.43 f
  exe_top_inst/alu_inst/mult_68/U1969/CO (HS65_LH_FA1X4)
                                                          0.15       7.58 f
  exe_top_inst/alu_inst/mult_68/U1970/CO (HS65_LH_FA1X4)
                                                          0.15       7.73 f
  exe_top_inst/alu_inst/mult_68/U1971/CO (HS65_LH_FA1X4)
                                                          0.15       7.88 f
  exe_top_inst/alu_inst/mult_68/U1972/CO (HS65_LH_FA1X4)
                                                          0.15       8.03 f
  exe_top_inst/alu_inst/mult_68/U1973/CO (HS65_LH_FA1X4)
                                                          0.15       8.18 f
  exe_top_inst/alu_inst/mult_68/U1974/CO (HS65_LH_FA1X4)
                                                          0.15       8.34 f
  exe_top_inst/alu_inst/mult_68/U1975/CO (HS65_LH_FA1X4)
                                                          0.15       8.49 f
  exe_top_inst/alu_inst/mult_68/U1976/CO (HS65_LH_FA1X4)
                                                          0.15       8.64 f
  exe_top_inst/alu_inst/mult_68/U1977/CO (HS65_LH_FA1X4)
                                                          0.15       8.79 f
  exe_top_inst/alu_inst/mult_68/U1978/CO (HS65_LH_FA1X4)
                                                          0.15       8.94 f
  exe_top_inst/alu_inst/mult_68/U1979/CO (HS65_LH_FA1X4)
                                                          0.15       9.09 f
  exe_top_inst/alu_inst/mult_68/U1980/CO (HS65_LH_FA1X4)
                                                          0.15       9.24 f
  exe_top_inst/alu_inst/mult_68/U1981/CO (HS65_LH_FA1X4)
                                                          0.15       9.39 f
  exe_top_inst/alu_inst/mult_68/U1982/CO (HS65_LH_FA1X4)
                                                          0.15       9.54 f
  exe_top_inst/alu_inst/mult_68/U1983/CO (HS65_LH_FA1X4)
                                                          0.15       9.69 f
  exe_top_inst/alu_inst/mult_68/U1984/CO (HS65_LH_FA1X4)
                                                          0.15       9.84 f
  exe_top_inst/alu_inst/mult_68/U1985/CO (HS65_LH_FA1X4)
                                                          0.15      10.00 f
  exe_top_inst/alu_inst/mult_68/U1986/CO (HS65_LH_FA1X4)
                                                          0.15      10.15 f
  exe_top_inst/alu_inst/mult_68/U1987/CO (HS65_LH_FA1X4)
                                                          0.15      10.30 f
  exe_top_inst/alu_inst/mult_68/U1988/CO (HS65_LH_FA1X4)
                                                          0.15      10.45 f
  exe_top_inst/alu_inst/mult_68/U1989/CO (HS65_LH_FA1X4)
                                                          0.15      10.60 f
  exe_top_inst/alu_inst/mult_68/U1990/CO (HS65_LH_FA1X4)
                                                          0.15      10.75 f
  exe_top_inst/alu_inst/mult_68/U1991/CO (HS65_LH_FA1X4)
                                                          0.15      10.90 f
  exe_top_inst/alu_inst/mult_68/U2110/CO (HS65_LH_FA1X4)
                                                          0.16      11.06 f
  exe_top_inst/alu_inst/mult_68/U3353/Z (HS65_LHS_XOR3X2)
                                                          0.15      11.21 f
  exe_top_inst/alu_inst/mult_68/product[63] (alu_DW_mult_uns_0)
                                                          0.00      11.21 f
  exe_top_inst/alu_inst/U269/Z (HS65_LH_AO22X9)           0.12      11.32 f
  exe_top_inst/alu_inst/HI_LO_c_reg[HI][31]/D (HS65_LH_DFPRQX9)
                                                          0.00      11.32 f
  data arrival time                                                 11.32

  clock myclk (rise edge)                                20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -1.00      19.00
  exe_top_inst/alu_inst/HI_LO_c_reg[HI][31]/CP (HS65_LH_DFPRQX9)
                                                          0.00      19.00 r
  library setup time                                     -0.13      18.87
  data required time                                                18.87
  --------------------------------------------------------------------------
  data required time                                                18.87
  data arrival time                                                -11.32
  --------------------------------------------------------------------------
  slack (MET)                                                        7.55


1
