
NT_usb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a608  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040a608  0040a608  0001a608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000bf8  20000000  0040a610  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000625c  20000bf8  0040b208  00020bf8  2**2
                  ALLOC
  4 .stack        00003004  20006e54  00411464  00020bf8  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020bf8  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020c26  2**0
                  CONTENTS, READONLY
  7 .debug_info   0002a93f  00000000  00000000  00020c7f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004e24  00000000  00000000  0004b5be  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000ed0  00000000  00000000  000503e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001000  00000000  00000000  000512b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001cc39  00000000  00000000  000522b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000124ac  00000000  00000000  0006eeeb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006f938  00000000  00000000  00081397  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000306c  00000000  00000000  000f0cd0  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0000c9bd  00000000  00000000  000f3d3c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	58 9e 00 20 51 32 40 00 4d 32 40 00 4d 32 40 00     X.. Q2@.M2@.M2@.
  400010:	4d 32 40 00 4d 32 40 00 4d 32 40 00 00 00 00 00     M2@.M2@.M2@.....
	...
  40002c:	4d 32 40 00 4d 32 40 00 00 00 00 00 4d 32 40 00     M2@.M2@.....M2@.
  40003c:	4d 32 40 00 4d 32 40 00 85 40 40 00 4d 32 40 00     M2@.M2@..@@.M2@.
  40004c:	fd 39 40 00 4d 32 40 00 4d 32 40 00 4d 32 40 00     .9@.M2@.M2@.M2@.
  40005c:	4d 32 40 00 4d 32 40 00 75 14 40 00 89 14 40 00     M2@.M2@.u.@...@.
  40006c:	9d 14 40 00 b1 14 40 00 c5 14 40 00 4d 32 40 00     ..@...@...@.M2@.
  40007c:	4d 32 40 00 4d 32 40 00 4d 32 40 00 4d 32 40 00     M2@.M2@.M2@.M2@.
  40008c:	4d 32 40 00 4d 32 40 00 4d 32 40 00 4d 32 40 00     M2@.M2@.M2@.M2@.
  40009c:	4d 32 40 00 4d 32 40 00 4d 32 40 00 4d 32 40 00     M2@.M2@.M2@.M2@.
  4000ac:	4d 32 40 00 4d 32 40 00 4d 32 40 00 01 13 40 00     M2@.M2@.M2@...@.
  4000bc:	15 13 40 00 4d 32 40 00 4d 32 40 00 4d 32 40 00     ..@.M2@.M2@.M2@.
  4000cc:	d5 1f 40 00 41 39 40 00 4d 32 40 00 4d 32 40 00     ..@.A9@.M2@.M2@.
  4000dc:	4d 32 40 00 4d 32 40 00 4d 32 40 00 4d 32 40 00     M2@.M2@.M2@.M2@.
  4000ec:	4d 32 40 00 4d 32 40 00 4d 32 40 00                 M2@.M2@.M2@.

004000f8 <__do_global_dtors_aux>:
  4000f8:	b510      	push	{r4, lr}
  4000fa:	4c05      	ldr	r4, [pc, #20]	; (400110 <__do_global_dtors_aux+0x18>)
  4000fc:	7823      	ldrb	r3, [r4, #0]
  4000fe:	b933      	cbnz	r3, 40010e <__do_global_dtors_aux+0x16>
  400100:	4b04      	ldr	r3, [pc, #16]	; (400114 <__do_global_dtors_aux+0x1c>)
  400102:	b113      	cbz	r3, 40010a <__do_global_dtors_aux+0x12>
  400104:	4804      	ldr	r0, [pc, #16]	; (400118 <__do_global_dtors_aux+0x20>)
  400106:	f3af 8000 	nop.w
  40010a:	2301      	movs	r3, #1
  40010c:	7023      	strb	r3, [r4, #0]
  40010e:	bd10      	pop	{r4, pc}
  400110:	20000bf8 	.word	0x20000bf8
  400114:	00000000 	.word	0x00000000
  400118:	0040a610 	.word	0x0040a610

0040011c <frame_dummy>:
  40011c:	4b0c      	ldr	r3, [pc, #48]	; (400150 <frame_dummy+0x34>)
  40011e:	b143      	cbz	r3, 400132 <frame_dummy+0x16>
  400120:	480c      	ldr	r0, [pc, #48]	; (400154 <frame_dummy+0x38>)
  400122:	490d      	ldr	r1, [pc, #52]	; (400158 <frame_dummy+0x3c>)
  400124:	b510      	push	{r4, lr}
  400126:	f3af 8000 	nop.w
  40012a:	480c      	ldr	r0, [pc, #48]	; (40015c <frame_dummy+0x40>)
  40012c:	6803      	ldr	r3, [r0, #0]
  40012e:	b923      	cbnz	r3, 40013a <frame_dummy+0x1e>
  400130:	bd10      	pop	{r4, pc}
  400132:	480a      	ldr	r0, [pc, #40]	; (40015c <frame_dummy+0x40>)
  400134:	6803      	ldr	r3, [r0, #0]
  400136:	b933      	cbnz	r3, 400146 <frame_dummy+0x2a>
  400138:	4770      	bx	lr
  40013a:	4b09      	ldr	r3, [pc, #36]	; (400160 <frame_dummy+0x44>)
  40013c:	2b00      	cmp	r3, #0
  40013e:	d0f7      	beq.n	400130 <frame_dummy+0x14>
  400140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400144:	4718      	bx	r3
  400146:	4b06      	ldr	r3, [pc, #24]	; (400160 <frame_dummy+0x44>)
  400148:	2b00      	cmp	r3, #0
  40014a:	d0f5      	beq.n	400138 <frame_dummy+0x1c>
  40014c:	4718      	bx	r3
  40014e:	bf00      	nop
  400150:	00000000 	.word	0x00000000
  400154:	0040a610 	.word	0x0040a610
  400158:	20000bfc 	.word	0x20000bfc
  40015c:	0040a610 	.word	0x0040a610
  400160:	00000000 	.word	0x00000000

00400164 <sysclk_enable_usb>:
  400164:	b510      	push	{r4, lr}
  400166:	2020      	movs	r0, #32
  400168:	4b0a      	ldr	r3, [pc, #40]	; (400194 <sysclk_enable_usb+0x30>)
  40016a:	4798      	blx	r3
  40016c:	4c0a      	ldr	r4, [pc, #40]	; (400198 <sysclk_enable_usb+0x34>)
  40016e:	47a0      	blx	r4
  400170:	2800      	cmp	r0, #0
  400172:	d0fc      	beq.n	40016e <sysclk_enable_usb+0xa>
  400174:	4b09      	ldr	r3, [pc, #36]	; (40019c <sysclk_enable_usb+0x38>)
  400176:	4798      	blx	r3
  400178:	4a09      	ldr	r2, [pc, #36]	; (4001a0 <sysclk_enable_usb+0x3c>)
  40017a:	4b0a      	ldr	r3, [pc, #40]	; (4001a4 <sysclk_enable_usb+0x40>)
  40017c:	629a      	str	r2, [r3, #40]	; 0x28
  40017e:	4c0a      	ldr	r4, [pc, #40]	; (4001a8 <sysclk_enable_usb+0x44>)
  400180:	47a0      	blx	r4
  400182:	2800      	cmp	r0, #0
  400184:	d0fc      	beq.n	400180 <sysclk_enable_usb+0x1c>
  400186:	2003      	movs	r0, #3
  400188:	4b08      	ldr	r3, [pc, #32]	; (4001ac <sysclk_enable_usb+0x48>)
  40018a:	4798      	blx	r3
  40018c:	4b08      	ldr	r3, [pc, #32]	; (4001b0 <sysclk_enable_usb+0x4c>)
  40018e:	4798      	blx	r3
  400190:	bd10      	pop	{r4, pc}
  400192:	bf00      	nop
  400194:	0040153d 	.word	0x0040153d
  400198:	00401589 	.word	0x00401589
  40019c:	00401599 	.word	0x00401599
  4001a0:	200f3f01 	.word	0x200f3f01
  4001a4:	400e0400 	.word	0x400e0400
  4001a8:	004015a9 	.word	0x004015a9
  4001ac:	00401661 	.word	0x00401661
  4001b0:	00401671 	.word	0x00401671

004001b4 <sysclk_init>:
  4001b4:	b510      	push	{r4, lr}
  4001b6:	480e      	ldr	r0, [pc, #56]	; (4001f0 <sysclk_init+0x3c>)
  4001b8:	4b0e      	ldr	r3, [pc, #56]	; (4001f4 <sysclk_init+0x40>)
  4001ba:	4798      	blx	r3
  4001bc:	2020      	movs	r0, #32
  4001be:	4b0e      	ldr	r3, [pc, #56]	; (4001f8 <sysclk_init+0x44>)
  4001c0:	4798      	blx	r3
  4001c2:	4c0e      	ldr	r4, [pc, #56]	; (4001fc <sysclk_init+0x48>)
  4001c4:	47a0      	blx	r4
  4001c6:	2800      	cmp	r0, #0
  4001c8:	d0fc      	beq.n	4001c4 <sysclk_init+0x10>
  4001ca:	4b0d      	ldr	r3, [pc, #52]	; (400200 <sysclk_init+0x4c>)
  4001cc:	4798      	blx	r3
  4001ce:	4a0d      	ldr	r2, [pc, #52]	; (400204 <sysclk_init+0x50>)
  4001d0:	4b0d      	ldr	r3, [pc, #52]	; (400208 <sysclk_init+0x54>)
  4001d2:	629a      	str	r2, [r3, #40]	; 0x28
  4001d4:	4c0d      	ldr	r4, [pc, #52]	; (40020c <sysclk_init+0x58>)
  4001d6:	47a0      	blx	r4
  4001d8:	2800      	cmp	r0, #0
  4001da:	d0fc      	beq.n	4001d6 <sysclk_init+0x22>
  4001dc:	2010      	movs	r0, #16
  4001de:	4b0c      	ldr	r3, [pc, #48]	; (400210 <sysclk_init+0x5c>)
  4001e0:	4798      	blx	r3
  4001e2:	4b0c      	ldr	r3, [pc, #48]	; (400214 <sysclk_init+0x60>)
  4001e4:	4798      	blx	r3
  4001e6:	480c      	ldr	r0, [pc, #48]	; (400218 <sysclk_init+0x64>)
  4001e8:	4b02      	ldr	r3, [pc, #8]	; (4001f4 <sysclk_init+0x40>)
  4001ea:	4798      	blx	r3
  4001ec:	bd10      	pop	{r4, pc}
  4001ee:	bf00      	nop
  4001f0:	07270e00 	.word	0x07270e00
  4001f4:	00403425 	.word	0x00403425
  4001f8:	0040153d 	.word	0x0040153d
  4001fc:	00401589 	.word	0x00401589
  400200:	00401599 	.word	0x00401599
  400204:	200f3f01 	.word	0x200f3f01
  400208:	400e0400 	.word	0x400e0400
  40020c:	004015a9 	.word	0x004015a9
  400210:	004014d9 	.word	0x004014d9
  400214:	00403319 	.word	0x00403319
  400218:	05b8d800 	.word	0x05b8d800

0040021c <udi_cdc_comm_enable>:
  40021c:	490e      	ldr	r1, [pc, #56]	; (400258 <udi_cdc_comm_enable+0x3c>)
  40021e:	2300      	movs	r3, #0
  400220:	700b      	strb	r3, [r1, #0]
  400222:	4a0e      	ldr	r2, [pc, #56]	; (40025c <udi_cdc_comm_enable+0x40>)
  400224:	8013      	strh	r3, [r2, #0]
  400226:	4a0e      	ldr	r2, [pc, #56]	; (400260 <udi_cdc_comm_enable+0x44>)
  400228:	20a1      	movs	r0, #161	; 0xa1
  40022a:	7010      	strb	r0, [r2, #0]
  40022c:	2020      	movs	r0, #32
  40022e:	7050      	strb	r0, [r2, #1]
  400230:	8053      	strh	r3, [r2, #2]
  400232:	8093      	strh	r3, [r2, #4]
  400234:	2002      	movs	r0, #2
  400236:	80d0      	strh	r0, [r2, #6]
  400238:	8113      	strh	r3, [r2, #8]
  40023a:	4a0a      	ldr	r2, [pc, #40]	; (400264 <udi_cdc_comm_enable+0x48>)
  40023c:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
  400240:	6010      	str	r0, [r2, #0]
  400242:	7113      	strb	r3, [r2, #4]
  400244:	7153      	strb	r3, [r2, #5]
  400246:	2308      	movs	r3, #8
  400248:	7193      	strb	r3, [r2, #6]
  40024a:	780b      	ldrb	r3, [r1, #0]
  40024c:	3301      	adds	r3, #1
  40024e:	b2db      	uxtb	r3, r3
  400250:	700b      	strb	r3, [r1, #0]
  400252:	2001      	movs	r0, #1
  400254:	4770      	bx	lr
  400256:	bf00      	nop
  400258:	20000c1f 	.word	0x20000c1f
  40025c:	20000cb4 	.word	0x20000cb4
  400260:	20000d4c 	.word	0x20000d4c
  400264:	20000c18 	.word	0x20000c18

00400268 <udi_cdc_comm_disable>:
  400268:	4a02      	ldr	r2, [pc, #8]	; (400274 <udi_cdc_comm_disable+0xc>)
  40026a:	7813      	ldrb	r3, [r2, #0]
  40026c:	3b01      	subs	r3, #1
  40026e:	b2db      	uxtb	r3, r3
  400270:	7013      	strb	r3, [r2, #0]
  400272:	4770      	bx	lr
  400274:	20000c1f 	.word	0x20000c1f

00400278 <udi_cdc_data_disable>:
  400278:	4a04      	ldr	r2, [pc, #16]	; (40028c <udi_cdc_data_disable+0x14>)
  40027a:	7813      	ldrb	r3, [r2, #0]
  40027c:	3b01      	subs	r3, #1
  40027e:	b2db      	uxtb	r3, r3
  400280:	7013      	strb	r3, [r2, #0]
  400282:	7813      	ldrb	r3, [r2, #0]
  400284:	2200      	movs	r2, #0
  400286:	4b02      	ldr	r3, [pc, #8]	; (400290 <udi_cdc_data_disable+0x18>)
  400288:	701a      	strb	r2, [r3, #0]
  40028a:	4770      	bx	lr
  40028c:	20000c20 	.word	0x20000c20
  400290:	20000c16 	.word	0x20000c16

00400294 <udi_cdc_data_setup>:
  400294:	2000      	movs	r0, #0
  400296:	4770      	bx	lr

00400298 <udi_cdc_getsetting>:
  400298:	2000      	movs	r0, #0
  40029a:	4770      	bx	lr

0040029c <udi_cdc_comm_setup>:
  40029c:	4b1d      	ldr	r3, [pc, #116]	; (400314 <udi_cdc_comm_setup+0x78>)
  40029e:	781b      	ldrb	r3, [r3, #0]
  4002a0:	f013 0f80 	tst.w	r3, #128	; 0x80
  4002a4:	d105      	bne.n	4002b2 <udi_cdc_comm_setup+0x16>
  4002a6:	f003 0360 	and.w	r3, r3, #96	; 0x60
  4002aa:	2b20      	cmp	r3, #32
  4002ac:	d018      	beq.n	4002e0 <udi_cdc_comm_setup+0x44>
  4002ae:	2000      	movs	r0, #0
  4002b0:	4770      	bx	lr
  4002b2:	f003 0360 	and.w	r3, r3, #96	; 0x60
  4002b6:	2b20      	cmp	r3, #32
  4002b8:	d001      	beq.n	4002be <udi_cdc_comm_setup+0x22>
  4002ba:	2000      	movs	r0, #0
  4002bc:	4770      	bx	lr
  4002be:	4b15      	ldr	r3, [pc, #84]	; (400314 <udi_cdc_comm_setup+0x78>)
  4002c0:	785b      	ldrb	r3, [r3, #1]
  4002c2:	2b21      	cmp	r3, #33	; 0x21
  4002c4:	d124      	bne.n	400310 <udi_cdc_comm_setup+0x74>
  4002c6:	4b13      	ldr	r3, [pc, #76]	; (400314 <udi_cdc_comm_setup+0x78>)
  4002c8:	88db      	ldrh	r3, [r3, #6]
  4002ca:	2b07      	cmp	r3, #7
  4002cc:	d001      	beq.n	4002d2 <udi_cdc_comm_setup+0x36>
  4002ce:	2000      	movs	r0, #0
  4002d0:	4770      	bx	lr
  4002d2:	4b10      	ldr	r3, [pc, #64]	; (400314 <udi_cdc_comm_setup+0x78>)
  4002d4:	4a10      	ldr	r2, [pc, #64]	; (400318 <udi_cdc_comm_setup+0x7c>)
  4002d6:	609a      	str	r2, [r3, #8]
  4002d8:	2207      	movs	r2, #7
  4002da:	819a      	strh	r2, [r3, #12]
  4002dc:	2001      	movs	r0, #1
  4002de:	4770      	bx	lr
  4002e0:	4b0c      	ldr	r3, [pc, #48]	; (400314 <udi_cdc_comm_setup+0x78>)
  4002e2:	7858      	ldrb	r0, [r3, #1]
  4002e4:	2820      	cmp	r0, #32
  4002e6:	d004      	beq.n	4002f2 <udi_cdc_comm_setup+0x56>
  4002e8:	2822      	cmp	r0, #34	; 0x22
  4002ea:	bf14      	ite	ne
  4002ec:	2000      	movne	r0, #0
  4002ee:	2001      	moveq	r0, #1
  4002f0:	4770      	bx	lr
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <udi_cdc_comm_setup+0x78>)
  4002f4:	88db      	ldrh	r3, [r3, #6]
  4002f6:	2b07      	cmp	r3, #7
  4002f8:	d001      	beq.n	4002fe <udi_cdc_comm_setup+0x62>
  4002fa:	2000      	movs	r0, #0
  4002fc:	4770      	bx	lr
  4002fe:	4b05      	ldr	r3, [pc, #20]	; (400314 <udi_cdc_comm_setup+0x78>)
  400300:	4a06      	ldr	r2, [pc, #24]	; (40031c <udi_cdc_comm_setup+0x80>)
  400302:	611a      	str	r2, [r3, #16]
  400304:	4a04      	ldr	r2, [pc, #16]	; (400318 <udi_cdc_comm_setup+0x7c>)
  400306:	609a      	str	r2, [r3, #8]
  400308:	2207      	movs	r2, #7
  40030a:	819a      	strh	r2, [r3, #12]
  40030c:	2001      	movs	r0, #1
  40030e:	4770      	bx	lr
  400310:	2000      	movs	r0, #0
  400312:	4770      	bx	lr
  400314:	20006dcc 	.word	0x20006dcc
  400318:	20000c18 	.word	0x20000c18
  40031c:	00400321 	.word	0x00400321

00400320 <udi_cdc_line_coding_received>:
  400320:	4770      	bx	lr
	...

00400324 <udi_cdc_tx_send>:
  400324:	4b44      	ldr	r3, [pc, #272]	; (400438 <udi_cdc_tx_send+0x114>)
  400326:	781b      	ldrb	r3, [r3, #0]
  400328:	b103      	cbz	r3, 40032c <udi_cdc_tx_send+0x8>
  40032a:	4770      	bx	lr
  40032c:	b570      	push	{r4, r5, r6, lr}
  40032e:	b084      	sub	sp, #16
  400330:	4b42      	ldr	r3, [pc, #264]	; (40043c <udi_cdc_tx_send+0x118>)
  400332:	4798      	blx	r3
  400334:	2800      	cmp	r0, #0
  400336:	d041      	beq.n	4003bc <udi_cdc_tx_send+0x98>
  400338:	4b41      	ldr	r3, [pc, #260]	; (400440 <udi_cdc_tx_send+0x11c>)
  40033a:	881c      	ldrh	r4, [r3, #0]
  40033c:	4b41      	ldr	r3, [pc, #260]	; (400444 <udi_cdc_tx_send+0x120>)
  40033e:	4798      	blx	r3
  400340:	4284      	cmp	r4, r0
  400342:	d076      	beq.n	400432 <udi_cdc_tx_send+0x10e>
  400344:	f3ef 8310 	mrs	r3, PRIMASK
  400348:	fab3 f383 	clz	r3, r3
  40034c:	095b      	lsrs	r3, r3, #5
  40034e:	9303      	str	r3, [sp, #12]
  400350:	b672      	cpsid	i
  400352:	f3bf 8f5f 	dmb	sy
  400356:	2200      	movs	r2, #0
  400358:	4b3b      	ldr	r3, [pc, #236]	; (400448 <udi_cdc_tx_send+0x124>)
  40035a:	701a      	strb	r2, [r3, #0]
  40035c:	9d03      	ldr	r5, [sp, #12]
  40035e:	4b3b      	ldr	r3, [pc, #236]	; (40044c <udi_cdc_tx_send+0x128>)
  400360:	781c      	ldrb	r4, [r3, #0]
  400362:	b2e4      	uxtb	r4, r4
  400364:	4b3a      	ldr	r3, [pc, #232]	; (400450 <udi_cdc_tx_send+0x12c>)
  400366:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
  40036a:	2b00      	cmp	r3, #0
  40036c:	d02d      	beq.n	4003ca <udi_cdc_tx_send+0xa6>
  40036e:	2200      	movs	r2, #0
  400370:	4b38      	ldr	r3, [pc, #224]	; (400454 <udi_cdc_tx_send+0x130>)
  400372:	801a      	strh	r2, [r3, #0]
  400374:	4b38      	ldr	r3, [pc, #224]	; (400458 <udi_cdc_tx_send+0x134>)
  400376:	781b      	ldrb	r3, [r3, #0]
  400378:	2b00      	cmp	r3, #0
  40037a:	d142      	bne.n	400402 <udi_cdc_tx_send+0xde>
  40037c:	fab4 f384 	clz	r3, r4
  400380:	095b      	lsrs	r3, r3, #5
  400382:	4a32      	ldr	r2, [pc, #200]	; (40044c <udi_cdc_tx_send+0x128>)
  400384:	7013      	strb	r3, [r2, #0]
  400386:	2201      	movs	r2, #1
  400388:	4b2b      	ldr	r3, [pc, #172]	; (400438 <udi_cdc_tx_send+0x114>)
  40038a:	701a      	strb	r2, [r3, #0]
  40038c:	b125      	cbz	r5, 400398 <udi_cdc_tx_send+0x74>
  40038e:	4b2e      	ldr	r3, [pc, #184]	; (400448 <udi_cdc_tx_send+0x124>)
  400390:	701a      	strb	r2, [r3, #0]
  400392:	f3bf 8f5f 	dmb	sy
  400396:	b662      	cpsie	i
  400398:	4626      	mov	r6, r4
  40039a:	4b2d      	ldr	r3, [pc, #180]	; (400450 <udi_cdc_tx_send+0x12c>)
  40039c:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
  4003a0:	2b40      	cmp	r3, #64	; 0x40
  4003a2:	bf14      	ite	ne
  4003a4:	2501      	movne	r5, #1
  4003a6:	2500      	moveq	r5, #0
  4003a8:	d034      	beq.n	400414 <udi_cdc_tx_send+0xf0>
  4003aa:	4b24      	ldr	r3, [pc, #144]	; (40043c <udi_cdc_tx_send+0x118>)
  4003ac:	4798      	blx	r3
  4003ae:	2800      	cmp	r0, #0
  4003b0:	d02b      	beq.n	40040a <udi_cdc_tx_send+0xe6>
  4003b2:	4b24      	ldr	r3, [pc, #144]	; (400444 <udi_cdc_tx_send+0x120>)
  4003b4:	4798      	blx	r3
  4003b6:	4b22      	ldr	r3, [pc, #136]	; (400440 <udi_cdc_tx_send+0x11c>)
  4003b8:	8018      	strh	r0, [r3, #0]
  4003ba:	e02e      	b.n	40041a <udi_cdc_tx_send+0xf6>
  4003bc:	4b20      	ldr	r3, [pc, #128]	; (400440 <udi_cdc_tx_send+0x11c>)
  4003be:	881c      	ldrh	r4, [r3, #0]
  4003c0:	4b26      	ldr	r3, [pc, #152]	; (40045c <udi_cdc_tx_send+0x138>)
  4003c2:	4798      	blx	r3
  4003c4:	4284      	cmp	r4, r0
  4003c6:	d1bd      	bne.n	400344 <udi_cdc_tx_send+0x20>
  4003c8:	e033      	b.n	400432 <udi_cdc_tx_send+0x10e>
  4003ca:	4a22      	ldr	r2, [pc, #136]	; (400454 <udi_cdc_tx_send+0x130>)
  4003cc:	8813      	ldrh	r3, [r2, #0]
  4003ce:	3301      	adds	r3, #1
  4003d0:	8013      	strh	r3, [r2, #0]
  4003d2:	4b1a      	ldr	r3, [pc, #104]	; (40043c <udi_cdc_tx_send+0x118>)
  4003d4:	4798      	blx	r3
  4003d6:	b918      	cbnz	r0, 4003e0 <udi_cdc_tx_send+0xbc>
  4003d8:	4b1e      	ldr	r3, [pc, #120]	; (400454 <udi_cdc_tx_send+0x130>)
  4003da:	881b      	ldrh	r3, [r3, #0]
  4003dc:	2b63      	cmp	r3, #99	; 0x63
  4003de:	d908      	bls.n	4003f2 <udi_cdc_tx_send+0xce>
  4003e0:	4b16      	ldr	r3, [pc, #88]	; (40043c <udi_cdc_tx_send+0x118>)
  4003e2:	4798      	blx	r3
  4003e4:	2800      	cmp	r0, #0
  4003e6:	d0c2      	beq.n	40036e <udi_cdc_tx_send+0x4a>
  4003e8:	4b1a      	ldr	r3, [pc, #104]	; (400454 <udi_cdc_tx_send+0x130>)
  4003ea:	881b      	ldrh	r3, [r3, #0]
  4003ec:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
  4003f0:	d2bd      	bcs.n	40036e <udi_cdc_tx_send+0x4a>
  4003f2:	b1f5      	cbz	r5, 400432 <udi_cdc_tx_send+0x10e>
  4003f4:	2201      	movs	r2, #1
  4003f6:	4b14      	ldr	r3, [pc, #80]	; (400448 <udi_cdc_tx_send+0x124>)
  4003f8:	701a      	strb	r2, [r3, #0]
  4003fa:	f3bf 8f5f 	dmb	sy
  4003fe:	b662      	cpsie	i
  400400:	e017      	b.n	400432 <udi_cdc_tx_send+0x10e>
  400402:	fab4 f484 	clz	r4, r4
  400406:	0964      	lsrs	r4, r4, #5
  400408:	e7bd      	b.n	400386 <udi_cdc_tx_send+0x62>
  40040a:	4b14      	ldr	r3, [pc, #80]	; (40045c <udi_cdc_tx_send+0x138>)
  40040c:	4798      	blx	r3
  40040e:	4b0c      	ldr	r3, [pc, #48]	; (400440 <udi_cdc_tx_send+0x11c>)
  400410:	8018      	strh	r0, [r3, #0]
  400412:	e002      	b.n	40041a <udi_cdc_tx_send+0xf6>
  400414:	2200      	movs	r2, #0
  400416:	4b0a      	ldr	r3, [pc, #40]	; (400440 <udi_cdc_tx_send+0x11c>)
  400418:	801a      	strh	r2, [r3, #0]
  40041a:	4b0d      	ldr	r3, [pc, #52]	; (400450 <udi_cdc_tx_send+0x12c>)
  40041c:	f833 3016 	ldrh.w	r3, [r3, r6, lsl #1]
  400420:	4a0f      	ldr	r2, [pc, #60]	; (400460 <udi_cdc_tx_send+0x13c>)
  400422:	9200      	str	r2, [sp, #0]
  400424:	4a0f      	ldr	r2, [pc, #60]	; (400464 <udi_cdc_tx_send+0x140>)
  400426:	eb02 1284 	add.w	r2, r2, r4, lsl #6
  40042a:	4629      	mov	r1, r5
  40042c:	2081      	movs	r0, #129	; 0x81
  40042e:	4c0e      	ldr	r4, [pc, #56]	; (400468 <udi_cdc_tx_send+0x144>)
  400430:	47a0      	blx	r4
  400432:	b004      	add	sp, #16
  400434:	bd70      	pop	{r4, r5, r6, pc}
  400436:	bf00      	nop
  400438:	20000d48 	.word	0x20000d48
  40043c:	00402a35 	.word	0x00402a35
  400440:	20000d44 	.word	0x20000d44
  400444:	00402aa1 	.word	0x00402aa1
  400448:	20000134 	.word	0x20000134
  40044c:	20000d40 	.word	0x20000d40
  400450:	20000d3c 	.word	0x20000d3c
  400454:	20000c14 	.word	0x20000c14
  400458:	20000cb8 	.word	0x20000cb8
  40045c:	00402a91 	.word	0x00402a91
  400460:	0040046d 	.word	0x0040046d
  400464:	20000cbc 	.word	0x20000cbc
  400468:	00402dfd 	.word	0x00402dfd

0040046c <udi_cdc_data_sent>:
  40046c:	b100      	cbz	r0, 400470 <udi_cdc_data_sent+0x4>
  40046e:	4770      	bx	lr
  400470:	b508      	push	{r3, lr}
  400472:	4b07      	ldr	r3, [pc, #28]	; (400490 <udi_cdc_data_sent+0x24>)
  400474:	781b      	ldrb	r3, [r3, #0]
  400476:	fab3 f383 	clz	r3, r3
  40047a:	095b      	lsrs	r3, r3, #5
  40047c:	4a05      	ldr	r2, [pc, #20]	; (400494 <udi_cdc_data_sent+0x28>)
  40047e:	f822 0013 	strh.w	r0, [r2, r3, lsl #1]
  400482:	4b05      	ldr	r3, [pc, #20]	; (400498 <udi_cdc_data_sent+0x2c>)
  400484:	7018      	strb	r0, [r3, #0]
  400486:	4b05      	ldr	r3, [pc, #20]	; (40049c <udi_cdc_data_sent+0x30>)
  400488:	7018      	strb	r0, [r3, #0]
  40048a:	4b05      	ldr	r3, [pc, #20]	; (4004a0 <udi_cdc_data_sent+0x34>)
  40048c:	4798      	blx	r3
  40048e:	bd08      	pop	{r3, pc}
  400490:	20000d40 	.word	0x20000d40
  400494:	20000d3c 	.word	0x20000d3c
  400498:	20000cb8 	.word	0x20000cb8
  40049c:	20000d48 	.word	0x20000d48
  4004a0:	00400325 	.word	0x00400325

004004a4 <udi_cdc_data_sof_notify>:
  4004a4:	b508      	push	{r3, lr}
  4004a6:	2000      	movs	r0, #0
  4004a8:	4b01      	ldr	r3, [pc, #4]	; (4004b0 <udi_cdc_data_sof_notify+0xc>)
  4004aa:	4798      	blx	r3
  4004ac:	bd08      	pop	{r3, pc}
  4004ae:	bf00      	nop
  4004b0:	00400325 	.word	0x00400325

004004b4 <udi_cdc_multi_get_nb_received_data>:
  4004b4:	b082      	sub	sp, #8
  4004b6:	f3ef 8310 	mrs	r3, PRIMASK
  4004ba:	fab3 f383 	clz	r3, r3
  4004be:	095b      	lsrs	r3, r3, #5
  4004c0:	9301      	str	r3, [sp, #4]
  4004c2:	b672      	cpsid	i
  4004c4:	f3bf 8f5f 	dmb	sy
  4004c8:	2200      	movs	r2, #0
  4004ca:	4b0b      	ldr	r3, [pc, #44]	; (4004f8 <udi_cdc_multi_get_nb_received_data+0x44>)
  4004cc:	701a      	strb	r2, [r3, #0]
  4004ce:	9901      	ldr	r1, [sp, #4]
  4004d0:	4b0a      	ldr	r3, [pc, #40]	; (4004fc <udi_cdc_multi_get_nb_received_data+0x48>)
  4004d2:	8818      	ldrh	r0, [r3, #0]
  4004d4:	b283      	uxth	r3, r0
  4004d6:	4a0a      	ldr	r2, [pc, #40]	; (400500 <udi_cdc_multi_get_nb_received_data+0x4c>)
  4004d8:	7812      	ldrb	r2, [r2, #0]
  4004da:	b2d2      	uxtb	r2, r2
  4004dc:	4809      	ldr	r0, [pc, #36]	; (400504 <udi_cdc_multi_get_nb_received_data+0x50>)
  4004de:	f830 0012 	ldrh.w	r0, [r0, r2, lsl #1]
  4004e2:	b280      	uxth	r0, r0
  4004e4:	1ac0      	subs	r0, r0, r3
  4004e6:	b129      	cbz	r1, 4004f4 <udi_cdc_multi_get_nb_received_data+0x40>
  4004e8:	2201      	movs	r2, #1
  4004ea:	4b03      	ldr	r3, [pc, #12]	; (4004f8 <udi_cdc_multi_get_nb_received_data+0x44>)
  4004ec:	701a      	strb	r2, [r3, #0]
  4004ee:	f3bf 8f5f 	dmb	sy
  4004f2:	b662      	cpsie	i
  4004f4:	b002      	add	sp, #8
  4004f6:	4770      	bx	lr
  4004f8:	20000134 	.word	0x20000134
  4004fc:	20000cac 	.word	0x20000cac
  400500:	20000ca8 	.word	0x20000ca8
  400504:	20000ca4 	.word	0x20000ca4

00400508 <udi_cdc_multi_is_rx_ready>:
  400508:	b508      	push	{r3, lr}
  40050a:	4b03      	ldr	r3, [pc, #12]	; (400518 <udi_cdc_multi_is_rx_ready+0x10>)
  40050c:	4798      	blx	r3
  40050e:	3000      	adds	r0, #0
  400510:	bf18      	it	ne
  400512:	2001      	movne	r0, #1
  400514:	bd08      	pop	{r3, pc}
  400516:	bf00      	nop
  400518:	004004b5 	.word	0x004004b5

0040051c <udi_cdc_rx_start>:
  40051c:	b510      	push	{r4, lr}
  40051e:	b084      	sub	sp, #16
  400520:	f3ef 8310 	mrs	r3, PRIMASK
  400524:	fab3 f383 	clz	r3, r3
  400528:	095b      	lsrs	r3, r3, #5
  40052a:	9303      	str	r3, [sp, #12]
  40052c:	b672      	cpsid	i
  40052e:	f3bf 8f5f 	dmb	sy
  400532:	2200      	movs	r2, #0
  400534:	4b1e      	ldr	r3, [pc, #120]	; (4005b0 <udi_cdc_rx_start+0x94>)
  400536:	701a      	strb	r2, [r3, #0]
  400538:	9b03      	ldr	r3, [sp, #12]
  40053a:	4a1e      	ldr	r2, [pc, #120]	; (4005b4 <udi_cdc_rx_start+0x98>)
  40053c:	7814      	ldrb	r4, [r2, #0]
  40053e:	4a1e      	ldr	r2, [pc, #120]	; (4005b8 <udi_cdc_rx_start+0x9c>)
  400540:	7812      	ldrb	r2, [r2, #0]
  400542:	b94a      	cbnz	r2, 400558 <udi_cdc_rx_start+0x3c>
  400544:	b2e4      	uxtb	r4, r4
  400546:	4a1d      	ldr	r2, [pc, #116]	; (4005bc <udi_cdc_rx_start+0xa0>)
  400548:	8811      	ldrh	r1, [r2, #0]
  40054a:	b289      	uxth	r1, r1
  40054c:	4a1c      	ldr	r2, [pc, #112]	; (4005c0 <udi_cdc_rx_start+0xa4>)
  40054e:	f832 2014 	ldrh.w	r2, [r2, r4, lsl #1]
  400552:	b292      	uxth	r2, r2
  400554:	4291      	cmp	r1, r2
  400556:	d209      	bcs.n	40056c <udi_cdc_rx_start+0x50>
  400558:	b33b      	cbz	r3, 4005aa <udi_cdc_rx_start+0x8e>
  40055a:	2201      	movs	r2, #1
  40055c:	4b14      	ldr	r3, [pc, #80]	; (4005b0 <udi_cdc_rx_start+0x94>)
  40055e:	701a      	strb	r2, [r3, #0]
  400560:	f3bf 8f5f 	dmb	sy
  400564:	b662      	cpsie	i
  400566:	2000      	movs	r0, #0
  400568:	b004      	add	sp, #16
  40056a:	bd10      	pop	{r4, pc}
  40056c:	2100      	movs	r1, #0
  40056e:	4a13      	ldr	r2, [pc, #76]	; (4005bc <udi_cdc_rx_start+0xa0>)
  400570:	8011      	strh	r1, [r2, #0]
  400572:	fab4 f284 	clz	r2, r4
  400576:	0952      	lsrs	r2, r2, #5
  400578:	490e      	ldr	r1, [pc, #56]	; (4005b4 <udi_cdc_rx_start+0x98>)
  40057a:	700a      	strb	r2, [r1, #0]
  40057c:	2101      	movs	r1, #1
  40057e:	4a0e      	ldr	r2, [pc, #56]	; (4005b8 <udi_cdc_rx_start+0x9c>)
  400580:	7011      	strb	r1, [r2, #0]
  400582:	b123      	cbz	r3, 40058e <udi_cdc_rx_start+0x72>
  400584:	4b0a      	ldr	r3, [pc, #40]	; (4005b0 <udi_cdc_rx_start+0x94>)
  400586:	7019      	strb	r1, [r3, #0]
  400588:	f3bf 8f5f 	dmb	sy
  40058c:	b662      	cpsie	i
  40058e:	2000      	movs	r0, #0
  400590:	4b0c      	ldr	r3, [pc, #48]	; (4005c4 <udi_cdc_rx_start+0xa8>)
  400592:	4798      	blx	r3
  400594:	4b0c      	ldr	r3, [pc, #48]	; (4005c8 <udi_cdc_rx_start+0xac>)
  400596:	9300      	str	r3, [sp, #0]
  400598:	2340      	movs	r3, #64	; 0x40
  40059a:	4a0c      	ldr	r2, [pc, #48]	; (4005cc <udi_cdc_rx_start+0xb0>)
  40059c:	eb02 1284 	add.w	r2, r2, r4, lsl #6
  4005a0:	2101      	movs	r1, #1
  4005a2:	2002      	movs	r0, #2
  4005a4:	4c0a      	ldr	r4, [pc, #40]	; (4005d0 <udi_cdc_rx_start+0xb4>)
  4005a6:	47a0      	blx	r4
  4005a8:	e7de      	b.n	400568 <udi_cdc_rx_start+0x4c>
  4005aa:	2000      	movs	r0, #0
  4005ac:	e7dc      	b.n	400568 <udi_cdc_rx_start+0x4c>
  4005ae:	bf00      	nop
  4005b0:	20000134 	.word	0x20000134
  4005b4:	20000ca8 	.word	0x20000ca8
  4005b8:	20000cb0 	.word	0x20000cb0
  4005bc:	20000cac 	.word	0x20000cac
  4005c0:	20000ca4 	.word	0x20000ca4
  4005c4:	00400509 	.word	0x00400509
  4005c8:	00400669 	.word	0x00400669
  4005cc:	20000c24 	.word	0x20000c24
  4005d0:	00402dfd 	.word	0x00402dfd

004005d4 <udi_cdc_data_enable>:
  4005d4:	b510      	push	{r4, lr}
  4005d6:	2400      	movs	r4, #0
  4005d8:	4b16      	ldr	r3, [pc, #88]	; (400634 <udi_cdc_data_enable+0x60>)
  4005da:	701c      	strb	r4, [r3, #0]
  4005dc:	4b16      	ldr	r3, [pc, #88]	; (400638 <udi_cdc_data_enable+0x64>)
  4005de:	701c      	strb	r4, [r3, #0]
  4005e0:	4b16      	ldr	r3, [pc, #88]	; (40063c <udi_cdc_data_enable+0x68>)
  4005e2:	701c      	strb	r4, [r3, #0]
  4005e4:	4b16      	ldr	r3, [pc, #88]	; (400640 <udi_cdc_data_enable+0x6c>)
  4005e6:	701c      	strb	r4, [r3, #0]
  4005e8:	4b16      	ldr	r3, [pc, #88]	; (400644 <udi_cdc_data_enable+0x70>)
  4005ea:	801c      	strh	r4, [r3, #0]
  4005ec:	805c      	strh	r4, [r3, #2]
  4005ee:	4b16      	ldr	r3, [pc, #88]	; (400648 <udi_cdc_data_enable+0x74>)
  4005f0:	801c      	strh	r4, [r3, #0]
  4005f2:	4620      	mov	r0, r4
  4005f4:	4b15      	ldr	r3, [pc, #84]	; (40064c <udi_cdc_data_enable+0x78>)
  4005f6:	4798      	blx	r3
  4005f8:	4b15      	ldr	r3, [pc, #84]	; (400650 <udi_cdc_data_enable+0x7c>)
  4005fa:	701c      	strb	r4, [r3, #0]
  4005fc:	4b15      	ldr	r3, [pc, #84]	; (400654 <udi_cdc_data_enable+0x80>)
  4005fe:	701c      	strb	r4, [r3, #0]
  400600:	4b15      	ldr	r3, [pc, #84]	; (400658 <udi_cdc_data_enable+0x84>)
  400602:	801c      	strh	r4, [r3, #0]
  400604:	805c      	strh	r4, [r3, #2]
  400606:	4b15      	ldr	r3, [pc, #84]	; (40065c <udi_cdc_data_enable+0x88>)
  400608:	801c      	strh	r4, [r3, #0]
  40060a:	4620      	mov	r0, r4
  40060c:	4b14      	ldr	r3, [pc, #80]	; (400660 <udi_cdc_data_enable+0x8c>)
  40060e:	4798      	blx	r3
  400610:	4601      	mov	r1, r0
  400612:	b140      	cbz	r0, 400626 <udi_cdc_data_enable+0x52>
  400614:	4a07      	ldr	r2, [pc, #28]	; (400634 <udi_cdc_data_enable+0x60>)
  400616:	7813      	ldrb	r3, [r2, #0]
  400618:	3301      	adds	r3, #1
  40061a:	b2db      	uxtb	r3, r3
  40061c:	7013      	strb	r3, [r2, #0]
  40061e:	7813      	ldrb	r3, [r2, #0]
  400620:	b2db      	uxtb	r3, r3
  400622:	2b01      	cmp	r3, #1
  400624:	d001      	beq.n	40062a <udi_cdc_data_enable+0x56>
  400626:	4608      	mov	r0, r1
  400628:	bd10      	pop	{r4, pc}
  40062a:	2201      	movs	r2, #1
  40062c:	4b0d      	ldr	r3, [pc, #52]	; (400664 <udi_cdc_data_enable+0x90>)
  40062e:	701a      	strb	r2, [r3, #0]
  400630:	e7f9      	b.n	400626 <udi_cdc_data_enable+0x52>
  400632:	bf00      	nop
  400634:	20000c20 	.word	0x20000c20
  400638:	20000d48 	.word	0x20000d48
  40063c:	20000cb8 	.word	0x20000cb8
  400640:	20000d40 	.word	0x20000d40
  400644:	20000d3c 	.word	0x20000d3c
  400648:	20000d44 	.word	0x20000d44
  40064c:	00400325 	.word	0x00400325
  400650:	20000cb0 	.word	0x20000cb0
  400654:	20000ca8 	.word	0x20000ca8
  400658:	20000ca4 	.word	0x20000ca4
  40065c:	20000cac 	.word	0x20000cac
  400660:	0040051d 	.word	0x0040051d
  400664:	20000c16 	.word	0x20000c16

00400668 <udi_cdc_data_received>:
  400668:	b9e8      	cbnz	r0, 4006a6 <udi_cdc_data_received+0x3e>
  40066a:	b510      	push	{r4, lr}
  40066c:	b082      	sub	sp, #8
  40066e:	4610      	mov	r0, r2
  400670:	4b0d      	ldr	r3, [pc, #52]	; (4006a8 <udi_cdc_data_received+0x40>)
  400672:	781c      	ldrb	r4, [r3, #0]
  400674:	fab4 f484 	clz	r4, r4
  400678:	0964      	lsrs	r4, r4, #5
  40067a:	b151      	cbz	r1, 400692 <udi_cdc_data_received+0x2a>
  40067c:	b289      	uxth	r1, r1
  40067e:	4b0b      	ldr	r3, [pc, #44]	; (4006ac <udi_cdc_data_received+0x44>)
  400680:	f823 1014 	strh.w	r1, [r3, r4, lsl #1]
  400684:	2000      	movs	r0, #0
  400686:	4b0a      	ldr	r3, [pc, #40]	; (4006b0 <udi_cdc_data_received+0x48>)
  400688:	7018      	strb	r0, [r3, #0]
  40068a:	4b0a      	ldr	r3, [pc, #40]	; (4006b4 <udi_cdc_data_received+0x4c>)
  40068c:	4798      	blx	r3
  40068e:	b002      	add	sp, #8
  400690:	bd10      	pop	{r4, pc}
  400692:	4b09      	ldr	r3, [pc, #36]	; (4006b8 <udi_cdc_data_received+0x50>)
  400694:	9300      	str	r3, [sp, #0]
  400696:	2340      	movs	r3, #64	; 0x40
  400698:	4a08      	ldr	r2, [pc, #32]	; (4006bc <udi_cdc_data_received+0x54>)
  40069a:	eb02 1284 	add.w	r2, r2, r4, lsl #6
  40069e:	2101      	movs	r1, #1
  4006a0:	4c07      	ldr	r4, [pc, #28]	; (4006c0 <udi_cdc_data_received+0x58>)
  4006a2:	47a0      	blx	r4
  4006a4:	e7f3      	b.n	40068e <udi_cdc_data_received+0x26>
  4006a6:	4770      	bx	lr
  4006a8:	20000ca8 	.word	0x20000ca8
  4006ac:	20000ca4 	.word	0x20000ca4
  4006b0:	20000cb0 	.word	0x20000cb0
  4006b4:	0040051d 	.word	0x0040051d
  4006b8:	00400669 	.word	0x00400669
  4006bc:	20000c24 	.word	0x20000c24
  4006c0:	00402dfd 	.word	0x00402dfd

004006c4 <udi_cdc_is_rx_ready>:
  4006c4:	b508      	push	{r3, lr}
  4006c6:	2000      	movs	r0, #0
  4006c8:	4b01      	ldr	r3, [pc, #4]	; (4006d0 <udi_cdc_is_rx_ready+0xc>)
  4006ca:	4798      	blx	r3
  4006cc:	bd08      	pop	{r3, pc}
  4006ce:	bf00      	nop
  4006d0:	00400509 	.word	0x00400509

004006d4 <udi_cdc_multi_getc>:
  4006d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4006d8:	b082      	sub	sp, #8
  4006da:	4b25      	ldr	r3, [pc, #148]	; (400770 <udi_cdc_multi_getc+0x9c>)
  4006dc:	f893 8006 	ldrb.w	r8, [r3, #6]
  4006e0:	f1b8 0f09 	cmp.w	r8, #9
  4006e4:	bf14      	ite	ne
  4006e6:	f04f 0800 	movne.w	r8, #0
  4006ea:	f04f 0801 	moveq.w	r8, #1
  4006ee:	f04f 0a00 	mov.w	sl, #0
  4006f2:	4c20      	ldr	r4, [pc, #128]	; (400774 <udi_cdc_multi_getc+0xa0>)
  4006f4:	46d1      	mov	r9, sl
  4006f6:	4657      	mov	r7, sl
  4006f8:	4d1f      	ldr	r5, [pc, #124]	; (400778 <udi_cdc_multi_getc+0xa4>)
  4006fa:	4e20      	ldr	r6, [pc, #128]	; (40077c <udi_cdc_multi_getc+0xa8>)
  4006fc:	e004      	b.n	400708 <udi_cdc_multi_getc+0x34>
  4006fe:	428b      	cmp	r3, r1
  400700:	d323      	bcc.n	40074a <udi_cdc_multi_getc+0x76>
  400702:	4b1f      	ldr	r3, [pc, #124]	; (400780 <udi_cdc_multi_getc+0xac>)
  400704:	781b      	ldrb	r3, [r3, #0]
  400706:	b1d3      	cbz	r3, 40073e <udi_cdc_multi_getc+0x6a>
  400708:	f3ef 8310 	mrs	r3, PRIMASK
  40070c:	fab3 f383 	clz	r3, r3
  400710:	095b      	lsrs	r3, r3, #5
  400712:	9301      	str	r3, [sp, #4]
  400714:	b672      	cpsid	i
  400716:	f3bf 8f5f 	dmb	sy
  40071a:	7027      	strb	r7, [r4, #0]
  40071c:	9801      	ldr	r0, [sp, #4]
  40071e:	882b      	ldrh	r3, [r5, #0]
  400720:	b29b      	uxth	r3, r3
  400722:	7832      	ldrb	r2, [r6, #0]
  400724:	b2d2      	uxtb	r2, r2
  400726:	4917      	ldr	r1, [pc, #92]	; (400784 <udi_cdc_multi_getc+0xb0>)
  400728:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
  40072c:	b289      	uxth	r1, r1
  40072e:	2800      	cmp	r0, #0
  400730:	d0e5      	beq.n	4006fe <udi_cdc_multi_getc+0x2a>
  400732:	2001      	movs	r0, #1
  400734:	7020      	strb	r0, [r4, #0]
  400736:	f3bf 8f5f 	dmb	sy
  40073a:	b662      	cpsie	i
  40073c:	e7df      	b.n	4006fe <udi_cdc_multi_getc+0x2a>
  40073e:	f04f 0a00 	mov.w	sl, #0
  400742:	4650      	mov	r0, sl
  400744:	b002      	add	sp, #8
  400746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40074a:	490f      	ldr	r1, [pc, #60]	; (400788 <udi_cdc_multi_getc+0xb4>)
  40074c:	eb01 1282 	add.w	r2, r1, r2, lsl #6
  400750:	5cd2      	ldrb	r2, [r2, r3]
  400752:	ea42 0a0a 	orr.w	sl, r2, sl
  400756:	3301      	adds	r3, #1
  400758:	b29b      	uxth	r3, r3
  40075a:	802b      	strh	r3, [r5, #0]
  40075c:	4648      	mov	r0, r9
  40075e:	4b0b      	ldr	r3, [pc, #44]	; (40078c <udi_cdc_multi_getc+0xb8>)
  400760:	4798      	blx	r3
  400762:	f1b8 0f00 	cmp.w	r8, #0
  400766:	d0ec      	beq.n	400742 <udi_cdc_multi_getc+0x6e>
  400768:	ea4f 2a0a 	mov.w	sl, sl, lsl #8
  40076c:	46c8      	mov	r8, r9
  40076e:	e7cb      	b.n	400708 <udi_cdc_multi_getc+0x34>
  400770:	20000c18 	.word	0x20000c18
  400774:	20000134 	.word	0x20000134
  400778:	20000cac 	.word	0x20000cac
  40077c:	20000ca8 	.word	0x20000ca8
  400780:	20000c16 	.word	0x20000c16
  400784:	20000ca4 	.word	0x20000ca4
  400788:	20000c24 	.word	0x20000c24
  40078c:	0040051d 	.word	0x0040051d

00400790 <udi_cdc_getc>:
  400790:	b508      	push	{r3, lr}
  400792:	2000      	movs	r0, #0
  400794:	4b01      	ldr	r3, [pc, #4]	; (40079c <udi_cdc_getc+0xc>)
  400796:	4798      	blx	r3
  400798:	bd08      	pop	{r3, pc}
  40079a:	bf00      	nop
  40079c:	004006d5 	.word	0x004006d5

004007a0 <udi_cdc_multi_get_free_tx_buffer>:
  4007a0:	b082      	sub	sp, #8
  4007a2:	f3ef 8310 	mrs	r3, PRIMASK
  4007a6:	fab3 f383 	clz	r3, r3
  4007aa:	095b      	lsrs	r3, r3, #5
  4007ac:	9301      	str	r3, [sp, #4]
  4007ae:	b672      	cpsid	i
  4007b0:	f3bf 8f5f 	dmb	sy
  4007b4:	2200      	movs	r2, #0
  4007b6:	4b14      	ldr	r3, [pc, #80]	; (400808 <udi_cdc_multi_get_free_tx_buffer+0x68>)
  4007b8:	701a      	strb	r2, [r3, #0]
  4007ba:	9a01      	ldr	r2, [sp, #4]
  4007bc:	4b13      	ldr	r3, [pc, #76]	; (40080c <udi_cdc_multi_get_free_tx_buffer+0x6c>)
  4007be:	781b      	ldrb	r3, [r3, #0]
  4007c0:	b2db      	uxtb	r3, r3
  4007c2:	4913      	ldr	r1, [pc, #76]	; (400810 <udi_cdc_multi_get_free_tx_buffer+0x70>)
  4007c4:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
  4007c8:	2840      	cmp	r0, #64	; 0x40
  4007ca:	d00a      	beq.n	4007e2 <udi_cdc_multi_get_free_tx_buffer+0x42>
  4007cc:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
  4007d0:	b12a      	cbz	r2, 4007de <udi_cdc_multi_get_free_tx_buffer+0x3e>
  4007d2:	2201      	movs	r2, #1
  4007d4:	4b0c      	ldr	r3, [pc, #48]	; (400808 <udi_cdc_multi_get_free_tx_buffer+0x68>)
  4007d6:	701a      	strb	r2, [r3, #0]
  4007d8:	f3bf 8f5f 	dmb	sy
  4007dc:	b662      	cpsie	i
  4007de:	b002      	add	sp, #8
  4007e0:	4770      	bx	lr
  4007e2:	490c      	ldr	r1, [pc, #48]	; (400814 <udi_cdc_multi_get_free_tx_buffer+0x74>)
  4007e4:	7809      	ldrb	r1, [r1, #0]
  4007e6:	2900      	cmp	r1, #0
  4007e8:	d1f0      	bne.n	4007cc <udi_cdc_multi_get_free_tx_buffer+0x2c>
  4007ea:	490b      	ldr	r1, [pc, #44]	; (400818 <udi_cdc_multi_get_free_tx_buffer+0x78>)
  4007ec:	7809      	ldrb	r1, [r1, #0]
  4007ee:	2900      	cmp	r1, #0
  4007f0:	d1ec      	bne.n	4007cc <udi_cdc_multi_get_free_tx_buffer+0x2c>
  4007f2:	2001      	movs	r0, #1
  4007f4:	4908      	ldr	r1, [pc, #32]	; (400818 <udi_cdc_multi_get_free_tx_buffer+0x78>)
  4007f6:	7008      	strb	r0, [r1, #0]
  4007f8:	fab3 f383 	clz	r3, r3
  4007fc:	095b      	lsrs	r3, r3, #5
  4007fe:	4903      	ldr	r1, [pc, #12]	; (40080c <udi_cdc_multi_get_free_tx_buffer+0x6c>)
  400800:	700b      	strb	r3, [r1, #0]
  400802:	2000      	movs	r0, #0
  400804:	e7e2      	b.n	4007cc <udi_cdc_multi_get_free_tx_buffer+0x2c>
  400806:	bf00      	nop
  400808:	20000134 	.word	0x20000134
  40080c:	20000d40 	.word	0x20000d40
  400810:	20000d3c 	.word	0x20000d3c
  400814:	20000d48 	.word	0x20000d48
  400818:	20000cb8 	.word	0x20000cb8

0040081c <udi_cdc_multi_is_tx_ready>:
  40081c:	b508      	push	{r3, lr}
  40081e:	4b03      	ldr	r3, [pc, #12]	; (40082c <udi_cdc_multi_is_tx_ready+0x10>)
  400820:	4798      	blx	r3
  400822:	3000      	adds	r0, #0
  400824:	bf18      	it	ne
  400826:	2001      	movne	r0, #1
  400828:	bd08      	pop	{r3, pc}
  40082a:	bf00      	nop
  40082c:	004007a1 	.word	0x004007a1

00400830 <udi_cdc_multi_putc>:
  400830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400834:	b082      	sub	sp, #8
  400836:	460c      	mov	r4, r1
  400838:	4b1d      	ldr	r3, [pc, #116]	; (4008b0 <udi_cdc_multi_putc+0x80>)
  40083a:	799d      	ldrb	r5, [r3, #6]
  40083c:	2d09      	cmp	r5, #9
  40083e:	bf14      	ite	ne
  400840:	2500      	movne	r5, #0
  400842:	2501      	moveq	r5, #1
  400844:	4e1b      	ldr	r6, [pc, #108]	; (4008b4 <udi_cdc_multi_putc+0x84>)
  400846:	4f1c      	ldr	r7, [pc, #112]	; (4008b8 <udi_cdc_multi_putc+0x88>)
  400848:	f8df 807c 	ldr.w	r8, [pc, #124]	; 4008c8 <udi_cdc_multi_putc+0x98>
  40084c:	e022      	b.n	400894 <udi_cdc_multi_putc+0x64>
  40084e:	f3ef 8310 	mrs	r3, PRIMASK
  400852:	fab3 f383 	clz	r3, r3
  400856:	095b      	lsrs	r3, r3, #5
  400858:	9301      	str	r3, [sp, #4]
  40085a:	b672      	cpsid	i
  40085c:	f3bf 8f5f 	dmb	sy
  400860:	2300      	movs	r3, #0
  400862:	703b      	strb	r3, [r7, #0]
  400864:	9801      	ldr	r0, [sp, #4]
  400866:	f898 3000 	ldrb.w	r3, [r8]
  40086a:	b2db      	uxtb	r3, r3
  40086c:	4a13      	ldr	r2, [pc, #76]	; (4008bc <udi_cdc_multi_putc+0x8c>)
  40086e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
  400872:	f101 0e01 	add.w	lr, r1, #1
  400876:	f822 e013 	strh.w	lr, [r2, r3, lsl #1]
  40087a:	4a11      	ldr	r2, [pc, #68]	; (4008c0 <udi_cdc_multi_putc+0x90>)
  40087c:	eb02 1383 	add.w	r3, r2, r3, lsl #6
  400880:	545c      	strb	r4, [r3, r1]
  400882:	b120      	cbz	r0, 40088e <udi_cdc_multi_putc+0x5e>
  400884:	2301      	movs	r3, #1
  400886:	703b      	strb	r3, [r7, #0]
  400888:	f3bf 8f5f 	dmb	sy
  40088c:	b662      	cpsie	i
  40088e:	b165      	cbz	r5, 4008aa <udi_cdc_multi_putc+0x7a>
  400890:	1224      	asrs	r4, r4, #8
  400892:	2500      	movs	r5, #0
  400894:	2000      	movs	r0, #0
  400896:	47b0      	blx	r6
  400898:	2800      	cmp	r0, #0
  40089a:	d1d8      	bne.n	40084e <udi_cdc_multi_putc+0x1e>
  40089c:	4b09      	ldr	r3, [pc, #36]	; (4008c4 <udi_cdc_multi_putc+0x94>)
  40089e:	781b      	ldrb	r3, [r3, #0]
  4008a0:	2b00      	cmp	r3, #0
  4008a2:	d1f7      	bne.n	400894 <udi_cdc_multi_putc+0x64>
  4008a4:	b002      	add	sp, #8
  4008a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4008aa:	2001      	movs	r0, #1
  4008ac:	e7fa      	b.n	4008a4 <udi_cdc_multi_putc+0x74>
  4008ae:	bf00      	nop
  4008b0:	20000c18 	.word	0x20000c18
  4008b4:	0040081d 	.word	0x0040081d
  4008b8:	20000134 	.word	0x20000134
  4008bc:	20000d3c 	.word	0x20000d3c
  4008c0:	20000cbc 	.word	0x20000cbc
  4008c4:	20000c16 	.word	0x20000c16
  4008c8:	20000d40 	.word	0x20000d40

004008cc <udi_cdc_putc>:
  4008cc:	b508      	push	{r3, lr}
  4008ce:	4601      	mov	r1, r0
  4008d0:	2000      	movs	r0, #0
  4008d2:	4b01      	ldr	r3, [pc, #4]	; (4008d8 <udi_cdc_putc+0xc>)
  4008d4:	4798      	blx	r3
  4008d6:	bd08      	pop	{r3, pc}
  4008d8:	00400831 	.word	0x00400831

004008dc <udc_next_desc_in_iface>:
  4008dc:	4b10      	ldr	r3, [pc, #64]	; (400920 <udc_next_desc_in_iface+0x44>)
  4008de:	681b      	ldr	r3, [r3, #0]
  4008e0:	681a      	ldr	r2, [r3, #0]
  4008e2:	8853      	ldrh	r3, [r2, #2]
  4008e4:	441a      	add	r2, r3
  4008e6:	7803      	ldrb	r3, [r0, #0]
  4008e8:	4418      	add	r0, r3
  4008ea:	4290      	cmp	r0, r2
  4008ec:	d211      	bcs.n	400912 <udc_next_desc_in_iface+0x36>
  4008ee:	7843      	ldrb	r3, [r0, #1]
  4008f0:	2b04      	cmp	r3, #4
  4008f2:	d010      	beq.n	400916 <udc_next_desc_in_iface+0x3a>
  4008f4:	428b      	cmp	r3, r1
  4008f6:	d009      	beq.n	40090c <udc_next_desc_in_iface+0x30>
  4008f8:	7803      	ldrb	r3, [r0, #0]
  4008fa:	4418      	add	r0, r3
  4008fc:	4290      	cmp	r0, r2
  4008fe:	d206      	bcs.n	40090e <udc_next_desc_in_iface+0x32>
  400900:	7843      	ldrb	r3, [r0, #1]
  400902:	2b04      	cmp	r3, #4
  400904:	d009      	beq.n	40091a <udc_next_desc_in_iface+0x3e>
  400906:	428b      	cmp	r3, r1
  400908:	d1f6      	bne.n	4008f8 <udc_next_desc_in_iface+0x1c>
  40090a:	e007      	b.n	40091c <udc_next_desc_in_iface+0x40>
  40090c:	4770      	bx	lr
  40090e:	2000      	movs	r0, #0
  400910:	4770      	bx	lr
  400912:	2000      	movs	r0, #0
  400914:	4770      	bx	lr
  400916:	2000      	movs	r0, #0
  400918:	4770      	bx	lr
  40091a:	2000      	movs	r0, #0
  40091c:	4770      	bx	lr
  40091e:	bf00      	nop
  400920:	20000d64 	.word	0x20000d64

00400924 <udc_valid_address>:
  400924:	b508      	push	{r3, lr}
  400926:	4b03      	ldr	r3, [pc, #12]	; (400934 <udc_valid_address+0x10>)
  400928:	7898      	ldrb	r0, [r3, #2]
  40092a:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  40092e:	4b02      	ldr	r3, [pc, #8]	; (400938 <udc_valid_address+0x14>)
  400930:	4798      	blx	r3
  400932:	bd08      	pop	{r3, pc}
  400934:	20006dcc 	.word	0x20006dcc
  400938:	00402a39 	.word	0x00402a39

0040093c <udc_update_iface_desc>:
  40093c:	4b19      	ldr	r3, [pc, #100]	; (4009a4 <udc_update_iface_desc+0x68>)
  40093e:	781b      	ldrb	r3, [r3, #0]
  400940:	b34b      	cbz	r3, 400996 <udc_update_iface_desc+0x5a>
  400942:	4b19      	ldr	r3, [pc, #100]	; (4009a8 <udc_update_iface_desc+0x6c>)
  400944:	681b      	ldr	r3, [r3, #0]
  400946:	681b      	ldr	r3, [r3, #0]
  400948:	791a      	ldrb	r2, [r3, #4]
  40094a:	4282      	cmp	r2, r0
  40094c:	d925      	bls.n	40099a <udc_update_iface_desc+0x5e>
  40094e:	b470      	push	{r4, r5, r6}
  400950:	4a16      	ldr	r2, [pc, #88]	; (4009ac <udc_update_iface_desc+0x70>)
  400952:	6013      	str	r3, [r2, #0]
  400954:	885c      	ldrh	r4, [r3, #2]
  400956:	441c      	add	r4, r3
  400958:	42a3      	cmp	r3, r4
  40095a:	d220      	bcs.n	40099e <udc_update_iface_desc+0x62>
  40095c:	2500      	movs	r5, #0
  40095e:	2601      	movs	r6, #1
  400960:	e007      	b.n	400972 <udc_update_iface_desc+0x36>
  400962:	4a12      	ldr	r2, [pc, #72]	; (4009ac <udc_update_iface_desc+0x70>)
  400964:	6013      	str	r3, [r2, #0]
  400966:	e00f      	b.n	400988 <udc_update_iface_desc+0x4c>
  400968:	781a      	ldrb	r2, [r3, #0]
  40096a:	4413      	add	r3, r2
  40096c:	4635      	mov	r5, r6
  40096e:	42a3      	cmp	r3, r4
  400970:	d20c      	bcs.n	40098c <udc_update_iface_desc+0x50>
  400972:	785a      	ldrb	r2, [r3, #1]
  400974:	2a04      	cmp	r2, #4
  400976:	d1f7      	bne.n	400968 <udc_update_iface_desc+0x2c>
  400978:	789a      	ldrb	r2, [r3, #2]
  40097a:	4282      	cmp	r2, r0
  40097c:	d1f4      	bne.n	400968 <udc_update_iface_desc+0x2c>
  40097e:	78da      	ldrb	r2, [r3, #3]
  400980:	428a      	cmp	r2, r1
  400982:	d1f1      	bne.n	400968 <udc_update_iface_desc+0x2c>
  400984:	2d00      	cmp	r5, #0
  400986:	d1ec      	bne.n	400962 <udc_update_iface_desc+0x26>
  400988:	2001      	movs	r0, #1
  40098a:	e002      	b.n	400992 <udc_update_iface_desc+0x56>
  40098c:	4a07      	ldr	r2, [pc, #28]	; (4009ac <udc_update_iface_desc+0x70>)
  40098e:	6013      	str	r3, [r2, #0]
  400990:	2000      	movs	r0, #0
  400992:	bc70      	pop	{r4, r5, r6}
  400994:	4770      	bx	lr
  400996:	2000      	movs	r0, #0
  400998:	4770      	bx	lr
  40099a:	2000      	movs	r0, #0
  40099c:	4770      	bx	lr
  40099e:	2000      	movs	r0, #0
  4009a0:	e7f7      	b.n	400992 <udc_update_iface_desc+0x56>
  4009a2:	bf00      	nop
  4009a4:	20000d60 	.word	0x20000d60
  4009a8:	20000d64 	.word	0x20000d64
  4009ac:	20000d68 	.word	0x20000d68

004009b0 <udc_iface_disable>:
  4009b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4009b4:	4604      	mov	r4, r0
  4009b6:	2100      	movs	r1, #0
  4009b8:	4b13      	ldr	r3, [pc, #76]	; (400a08 <udc_iface_disable+0x58>)
  4009ba:	4798      	blx	r3
  4009bc:	4680      	mov	r8, r0
  4009be:	b910      	cbnz	r0, 4009c6 <udc_iface_disable+0x16>
  4009c0:	4640      	mov	r0, r8
  4009c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4009c6:	4b11      	ldr	r3, [pc, #68]	; (400a0c <udc_iface_disable+0x5c>)
  4009c8:	681b      	ldr	r3, [r3, #0]
  4009ca:	685b      	ldr	r3, [r3, #4]
  4009cc:	f853 9024 	ldr.w	r9, [r3, r4, lsl #2]
  4009d0:	f8d9 300c 	ldr.w	r3, [r9, #12]
  4009d4:	4798      	blx	r3
  4009d6:	4601      	mov	r1, r0
  4009d8:	4620      	mov	r0, r4
  4009da:	4b0b      	ldr	r3, [pc, #44]	; (400a08 <udc_iface_disable+0x58>)
  4009dc:	4798      	blx	r3
  4009de:	4680      	mov	r8, r0
  4009e0:	2800      	cmp	r0, #0
  4009e2:	d0ed      	beq.n	4009c0 <udc_iface_disable+0x10>
  4009e4:	4b0a      	ldr	r3, [pc, #40]	; (400a10 <udc_iface_disable+0x60>)
  4009e6:	681c      	ldr	r4, [r3, #0]
  4009e8:	2605      	movs	r6, #5
  4009ea:	4d0a      	ldr	r5, [pc, #40]	; (400a14 <udc_iface_disable+0x64>)
  4009ec:	4f0a      	ldr	r7, [pc, #40]	; (400a18 <udc_iface_disable+0x68>)
  4009ee:	4631      	mov	r1, r6
  4009f0:	4620      	mov	r0, r4
  4009f2:	47a8      	blx	r5
  4009f4:	4604      	mov	r4, r0
  4009f6:	b110      	cbz	r0, 4009fe <udc_iface_disable+0x4e>
  4009f8:	7880      	ldrb	r0, [r0, #2]
  4009fa:	47b8      	blx	r7
  4009fc:	e7f7      	b.n	4009ee <udc_iface_disable+0x3e>
  4009fe:	f8d9 3004 	ldr.w	r3, [r9, #4]
  400a02:	4798      	blx	r3
  400a04:	e7dc      	b.n	4009c0 <udc_iface_disable+0x10>
  400a06:	bf00      	nop
  400a08:	0040093d 	.word	0x0040093d
  400a0c:	20000d64 	.word	0x20000d64
  400a10:	20000d68 	.word	0x20000d68
  400a14:	004008dd 	.word	0x004008dd
  400a18:	00402ba9 	.word	0x00402ba9

00400a1c <udc_iface_enable>:
  400a1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a20:	4680      	mov	r8, r0
  400a22:	4b10      	ldr	r3, [pc, #64]	; (400a64 <udc_iface_enable+0x48>)
  400a24:	4798      	blx	r3
  400a26:	4603      	mov	r3, r0
  400a28:	b1c8      	cbz	r0, 400a5e <udc_iface_enable+0x42>
  400a2a:	4b0f      	ldr	r3, [pc, #60]	; (400a68 <udc_iface_enable+0x4c>)
  400a2c:	681c      	ldr	r4, [r3, #0]
  400a2e:	2605      	movs	r6, #5
  400a30:	4d0e      	ldr	r5, [pc, #56]	; (400a6c <udc_iface_enable+0x50>)
  400a32:	4f0f      	ldr	r7, [pc, #60]	; (400a70 <udc_iface_enable+0x54>)
  400a34:	4631      	mov	r1, r6
  400a36:	4620      	mov	r0, r4
  400a38:	47a8      	blx	r5
  400a3a:	4604      	mov	r4, r0
  400a3c:	b138      	cbz	r0, 400a4e <udc_iface_enable+0x32>
  400a3e:	8882      	ldrh	r2, [r0, #4]
  400a40:	78c1      	ldrb	r1, [r0, #3]
  400a42:	7880      	ldrb	r0, [r0, #2]
  400a44:	47b8      	blx	r7
  400a46:	4603      	mov	r3, r0
  400a48:	2800      	cmp	r0, #0
  400a4a:	d1f3      	bne.n	400a34 <udc_iface_enable+0x18>
  400a4c:	e007      	b.n	400a5e <udc_iface_enable+0x42>
  400a4e:	4b09      	ldr	r3, [pc, #36]	; (400a74 <udc_iface_enable+0x58>)
  400a50:	681b      	ldr	r3, [r3, #0]
  400a52:	685b      	ldr	r3, [r3, #4]
  400a54:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
  400a58:	681b      	ldr	r3, [r3, #0]
  400a5a:	4798      	blx	r3
  400a5c:	4603      	mov	r3, r0
  400a5e:	4618      	mov	r0, r3
  400a60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a64:	0040093d 	.word	0x0040093d
  400a68:	20000d68 	.word	0x20000d68
  400a6c:	004008dd 	.word	0x004008dd
  400a70:	00402ab1 	.word	0x00402ab1
  400a74:	20000d64 	.word	0x20000d64

00400a78 <udc_start>:
  400a78:	b508      	push	{r3, lr}
  400a7a:	4b01      	ldr	r3, [pc, #4]	; (400a80 <udc_start+0x8>)
  400a7c:	4798      	blx	r3
  400a7e:	bd08      	pop	{r3, pc}
  400a80:	00402959 	.word	0x00402959

00400a84 <udc_reset>:
  400a84:	b570      	push	{r4, r5, r6, lr}
  400a86:	4b0d      	ldr	r3, [pc, #52]	; (400abc <udc_reset+0x38>)
  400a88:	781b      	ldrb	r3, [r3, #0]
  400a8a:	b183      	cbz	r3, 400aae <udc_reset+0x2a>
  400a8c:	4b0c      	ldr	r3, [pc, #48]	; (400ac0 <udc_reset+0x3c>)
  400a8e:	681b      	ldr	r3, [r3, #0]
  400a90:	681b      	ldr	r3, [r3, #0]
  400a92:	791b      	ldrb	r3, [r3, #4]
  400a94:	b15b      	cbz	r3, 400aae <udc_reset+0x2a>
  400a96:	2400      	movs	r4, #0
  400a98:	4e0a      	ldr	r6, [pc, #40]	; (400ac4 <udc_reset+0x40>)
  400a9a:	4d09      	ldr	r5, [pc, #36]	; (400ac0 <udc_reset+0x3c>)
  400a9c:	4620      	mov	r0, r4
  400a9e:	47b0      	blx	r6
  400aa0:	3401      	adds	r4, #1
  400aa2:	b2e4      	uxtb	r4, r4
  400aa4:	682b      	ldr	r3, [r5, #0]
  400aa6:	681b      	ldr	r3, [r3, #0]
  400aa8:	791b      	ldrb	r3, [r3, #4]
  400aaa:	42a3      	cmp	r3, r4
  400aac:	d8f6      	bhi.n	400a9c <udc_reset+0x18>
  400aae:	2200      	movs	r2, #0
  400ab0:	4b02      	ldr	r3, [pc, #8]	; (400abc <udc_reset+0x38>)
  400ab2:	701a      	strb	r2, [r3, #0]
  400ab4:	2201      	movs	r2, #1
  400ab6:	4b04      	ldr	r3, [pc, #16]	; (400ac8 <udc_reset+0x44>)
  400ab8:	801a      	strh	r2, [r3, #0]
  400aba:	bd70      	pop	{r4, r5, r6, pc}
  400abc:	20000d60 	.word	0x20000d60
  400ac0:	20000d64 	.word	0x20000d64
  400ac4:	004009b1 	.word	0x004009b1
  400ac8:	20000d56 	.word	0x20000d56

00400acc <udc_sof_notify>:
  400acc:	b538      	push	{r3, r4, r5, lr}
  400ace:	4b0d      	ldr	r3, [pc, #52]	; (400b04 <udc_sof_notify+0x38>)
  400ad0:	781b      	ldrb	r3, [r3, #0]
  400ad2:	b1b3      	cbz	r3, 400b02 <udc_sof_notify+0x36>
  400ad4:	4b0c      	ldr	r3, [pc, #48]	; (400b08 <udc_sof_notify+0x3c>)
  400ad6:	681b      	ldr	r3, [r3, #0]
  400ad8:	681a      	ldr	r2, [r3, #0]
  400ada:	7912      	ldrb	r2, [r2, #4]
  400adc:	b18a      	cbz	r2, 400b02 <udc_sof_notify+0x36>
  400ade:	2400      	movs	r4, #0
  400ae0:	4d09      	ldr	r5, [pc, #36]	; (400b08 <udc_sof_notify+0x3c>)
  400ae2:	e006      	b.n	400af2 <udc_sof_notify+0x26>
  400ae4:	3401      	adds	r4, #1
  400ae6:	b2e4      	uxtb	r4, r4
  400ae8:	682b      	ldr	r3, [r5, #0]
  400aea:	681a      	ldr	r2, [r3, #0]
  400aec:	7912      	ldrb	r2, [r2, #4]
  400aee:	42a2      	cmp	r2, r4
  400af0:	d907      	bls.n	400b02 <udc_sof_notify+0x36>
  400af2:	685b      	ldr	r3, [r3, #4]
  400af4:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
  400af8:	691b      	ldr	r3, [r3, #16]
  400afa:	2b00      	cmp	r3, #0
  400afc:	d0f2      	beq.n	400ae4 <udc_sof_notify+0x18>
  400afe:	4798      	blx	r3
  400b00:	e7f0      	b.n	400ae4 <udc_sof_notify+0x18>
  400b02:	bd38      	pop	{r3, r4, r5, pc}
  400b04:	20000d60 	.word	0x20000d60
  400b08:	20000d64 	.word	0x20000d64

00400b0c <udc_process_setup>:
  400b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400b0e:	4b96      	ldr	r3, [pc, #600]	; (400d68 <udc_process_setup+0x25c>)
  400b10:	2200      	movs	r2, #0
  400b12:	819a      	strh	r2, [r3, #12]
  400b14:	611a      	str	r2, [r3, #16]
  400b16:	615a      	str	r2, [r3, #20]
  400b18:	781b      	ldrb	r3, [r3, #0]
  400b1a:	f013 0f80 	tst.w	r3, #128	; 0x80
  400b1e:	d114      	bne.n	400b4a <udc_process_setup+0x3e>
  400b20:	f013 0f60 	tst.w	r3, #96	; 0x60
  400b24:	f000 80b8 	beq.w	400c98 <udc_process_setup+0x18c>
  400b28:	4b8f      	ldr	r3, [pc, #572]	; (400d68 <udc_process_setup+0x25c>)
  400b2a:	781b      	ldrb	r3, [r3, #0]
  400b2c:	f003 031f 	and.w	r3, r3, #31
  400b30:	2b01      	cmp	r3, #1
  400b32:	f000 818b 	beq.w	400e4c <udc_process_setup+0x340>
  400b36:	4b8c      	ldr	r3, [pc, #560]	; (400d68 <udc_process_setup+0x25c>)
  400b38:	781b      	ldrb	r3, [r3, #0]
  400b3a:	f003 031f 	and.w	r3, r3, #31
  400b3e:	2b02      	cmp	r3, #2
  400b40:	f000 81ac 	beq.w	400e9c <udc_process_setup+0x390>
  400b44:	2300      	movs	r3, #0
  400b46:	4618      	mov	r0, r3
  400b48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400b4a:	4a87      	ldr	r2, [pc, #540]	; (400d68 <udc_process_setup+0x25c>)
  400b4c:	88d2      	ldrh	r2, [r2, #6]
  400b4e:	2a00      	cmp	r2, #0
  400b50:	f000 81cd 	beq.w	400eee <udc_process_setup+0x3e2>
  400b54:	f013 0f60 	tst.w	r3, #96	; 0x60
  400b58:	d1e6      	bne.n	400b28 <udc_process_setup+0x1c>
  400b5a:	f013 031f 	ands.w	r3, r3, #31
  400b5e:	d106      	bne.n	400b6e <udc_process_setup+0x62>
  400b60:	4981      	ldr	r1, [pc, #516]	; (400d68 <udc_process_setup+0x25c>)
  400b62:	7849      	ldrb	r1, [r1, #1]
  400b64:	2906      	cmp	r1, #6
  400b66:	d013      	beq.n	400b90 <udc_process_setup+0x84>
  400b68:	2908      	cmp	r1, #8
  400b6a:	d058      	beq.n	400c1e <udc_process_setup+0x112>
  400b6c:	b149      	cbz	r1, 400b82 <udc_process_setup+0x76>
  400b6e:	2b01      	cmp	r3, #1
  400b70:	d05c      	beq.n	400c2c <udc_process_setup+0x120>
  400b72:	2b02      	cmp	r3, #2
  400b74:	d1d8      	bne.n	400b28 <udc_process_setup+0x1c>
  400b76:	4b7c      	ldr	r3, [pc, #496]	; (400d68 <udc_process_setup+0x25c>)
  400b78:	785b      	ldrb	r3, [r3, #1]
  400b7a:	2b00      	cmp	r3, #0
  400b7c:	d07e      	beq.n	400c7c <udc_process_setup+0x170>
  400b7e:	2300      	movs	r3, #0
  400b80:	e160      	b.n	400e44 <udc_process_setup+0x338>
  400b82:	2a02      	cmp	r2, #2
  400b84:	d1d0      	bne.n	400b28 <udc_process_setup+0x1c>
  400b86:	2102      	movs	r1, #2
  400b88:	4878      	ldr	r0, [pc, #480]	; (400d6c <udc_process_setup+0x260>)
  400b8a:	4b79      	ldr	r3, [pc, #484]	; (400d70 <udc_process_setup+0x264>)
  400b8c:	4798      	blx	r3
  400b8e:	e09f      	b.n	400cd0 <udc_process_setup+0x1c4>
  400b90:	4b75      	ldr	r3, [pc, #468]	; (400d68 <udc_process_setup+0x25c>)
  400b92:	885a      	ldrh	r2, [r3, #2]
  400b94:	0a13      	lsrs	r3, r2, #8
  400b96:	3b01      	subs	r3, #1
  400b98:	2b0e      	cmp	r3, #14
  400b9a:	f200 8150 	bhi.w	400e3e <udc_process_setup+0x332>
  400b9e:	e8df f013 	tbh	[pc, r3, lsl #1]
  400ba2:	000f      	.short	0x000f
  400ba4:	0036001c 	.word	0x0036001c
  400ba8:	014e014e 	.word	0x014e014e
  400bac:	014e014e 	.word	0x014e014e
  400bb0:	014e014e 	.word	0x014e014e
  400bb4:	014e014e 	.word	0x014e014e
  400bb8:	014e014e 	.word	0x014e014e
  400bbc:	002e014e 	.word	0x002e014e
  400bc0:	4b6c      	ldr	r3, [pc, #432]	; (400d74 <udc_process_setup+0x268>)
  400bc2:	6818      	ldr	r0, [r3, #0]
  400bc4:	7801      	ldrb	r1, [r0, #0]
  400bc6:	4b6a      	ldr	r3, [pc, #424]	; (400d70 <udc_process_setup+0x264>)
  400bc8:	4798      	blx	r3
  400bca:	4b67      	ldr	r3, [pc, #412]	; (400d68 <udc_process_setup+0x25c>)
  400bcc:	88da      	ldrh	r2, [r3, #6]
  400bce:	899b      	ldrh	r3, [r3, #12]
  400bd0:	4293      	cmp	r3, r2
  400bd2:	d97d      	bls.n	400cd0 <udc_process_setup+0x1c4>
  400bd4:	4b64      	ldr	r3, [pc, #400]	; (400d68 <udc_process_setup+0x25c>)
  400bd6:	819a      	strh	r2, [r3, #12]
  400bd8:	e07a      	b.n	400cd0 <udc_process_setup+0x1c4>
  400bda:	b2d2      	uxtb	r2, r2
  400bdc:	4b65      	ldr	r3, [pc, #404]	; (400d74 <udc_process_setup+0x268>)
  400bde:	681b      	ldr	r3, [r3, #0]
  400be0:	7c5b      	ldrb	r3, [r3, #17]
  400be2:	4293      	cmp	r3, r2
  400be4:	d9a0      	bls.n	400b28 <udc_process_setup+0x1c>
  400be6:	4b63      	ldr	r3, [pc, #396]	; (400d74 <udc_process_setup+0x268>)
  400be8:	685b      	ldr	r3, [r3, #4]
  400bea:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
  400bee:	8841      	ldrh	r1, [r0, #2]
  400bf0:	4b5f      	ldr	r3, [pc, #380]	; (400d70 <udc_process_setup+0x264>)
  400bf2:	4798      	blx	r3
  400bf4:	4b5c      	ldr	r3, [pc, #368]	; (400d68 <udc_process_setup+0x25c>)
  400bf6:	689b      	ldr	r3, [r3, #8]
  400bf8:	2202      	movs	r2, #2
  400bfa:	705a      	strb	r2, [r3, #1]
  400bfc:	e7e5      	b.n	400bca <udc_process_setup+0xbe>
  400bfe:	4b5d      	ldr	r3, [pc, #372]	; (400d74 <udc_process_setup+0x268>)
  400c00:	6898      	ldr	r0, [r3, #8]
  400c02:	2800      	cmp	r0, #0
  400c04:	d090      	beq.n	400b28 <udc_process_setup+0x1c>
  400c06:	8841      	ldrh	r1, [r0, #2]
  400c08:	4b59      	ldr	r3, [pc, #356]	; (400d70 <udc_process_setup+0x264>)
  400c0a:	4798      	blx	r3
  400c0c:	e7dd      	b.n	400bca <udc_process_setup+0xbe>
  400c0e:	f012 0fff 	tst.w	r2, #255	; 0xff
  400c12:	d189      	bne.n	400b28 <udc_process_setup+0x1c>
  400c14:	2104      	movs	r1, #4
  400c16:	4858      	ldr	r0, [pc, #352]	; (400d78 <udc_process_setup+0x26c>)
  400c18:	4b55      	ldr	r3, [pc, #340]	; (400d70 <udc_process_setup+0x264>)
  400c1a:	4798      	blx	r3
  400c1c:	e7d5      	b.n	400bca <udc_process_setup+0xbe>
  400c1e:	2a01      	cmp	r2, #1
  400c20:	d182      	bne.n	400b28 <udc_process_setup+0x1c>
  400c22:	2101      	movs	r1, #1
  400c24:	4855      	ldr	r0, [pc, #340]	; (400d7c <udc_process_setup+0x270>)
  400c26:	4b52      	ldr	r3, [pc, #328]	; (400d70 <udc_process_setup+0x264>)
  400c28:	4798      	blx	r3
  400c2a:	e051      	b.n	400cd0 <udc_process_setup+0x1c4>
  400c2c:	494e      	ldr	r1, [pc, #312]	; (400d68 <udc_process_setup+0x25c>)
  400c2e:	7849      	ldrb	r1, [r1, #1]
  400c30:	290a      	cmp	r1, #10
  400c32:	d19e      	bne.n	400b72 <udc_process_setup+0x66>
  400c34:	2a01      	cmp	r2, #1
  400c36:	f47f af77 	bne.w	400b28 <udc_process_setup+0x1c>
  400c3a:	4b50      	ldr	r3, [pc, #320]	; (400d7c <udc_process_setup+0x270>)
  400c3c:	781b      	ldrb	r3, [r3, #0]
  400c3e:	2b00      	cmp	r3, #0
  400c40:	f43f af72 	beq.w	400b28 <udc_process_setup+0x1c>
  400c44:	4b48      	ldr	r3, [pc, #288]	; (400d68 <udc_process_setup+0x25c>)
  400c46:	791c      	ldrb	r4, [r3, #4]
  400c48:	4b4d      	ldr	r3, [pc, #308]	; (400d80 <udc_process_setup+0x274>)
  400c4a:	681d      	ldr	r5, [r3, #0]
  400c4c:	682b      	ldr	r3, [r5, #0]
  400c4e:	791b      	ldrb	r3, [r3, #4]
  400c50:	42a3      	cmp	r3, r4
  400c52:	f67f af69 	bls.w	400b28 <udc_process_setup+0x1c>
  400c56:	2100      	movs	r1, #0
  400c58:	4620      	mov	r0, r4
  400c5a:	4b4a      	ldr	r3, [pc, #296]	; (400d84 <udc_process_setup+0x278>)
  400c5c:	4798      	blx	r3
  400c5e:	2800      	cmp	r0, #0
  400c60:	f43f af62 	beq.w	400b28 <udc_process_setup+0x1c>
  400c64:	686b      	ldr	r3, [r5, #4]
  400c66:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
  400c6a:	68db      	ldr	r3, [r3, #12]
  400c6c:	4798      	blx	r3
  400c6e:	4b46      	ldr	r3, [pc, #280]	; (400d88 <udc_process_setup+0x27c>)
  400c70:	7018      	strb	r0, [r3, #0]
  400c72:	2101      	movs	r1, #1
  400c74:	4618      	mov	r0, r3
  400c76:	4b3e      	ldr	r3, [pc, #248]	; (400d70 <udc_process_setup+0x264>)
  400c78:	4798      	blx	r3
  400c7a:	e029      	b.n	400cd0 <udc_process_setup+0x1c4>
  400c7c:	2a02      	cmp	r2, #2
  400c7e:	f47f af53 	bne.w	400b28 <udc_process_setup+0x1c>
  400c82:	4b39      	ldr	r3, [pc, #228]	; (400d68 <udc_process_setup+0x25c>)
  400c84:	7918      	ldrb	r0, [r3, #4]
  400c86:	4b41      	ldr	r3, [pc, #260]	; (400d8c <udc_process_setup+0x280>)
  400c88:	4798      	blx	r3
  400c8a:	4b41      	ldr	r3, [pc, #260]	; (400d90 <udc_process_setup+0x284>)
  400c8c:	8018      	strh	r0, [r3, #0]
  400c8e:	2102      	movs	r1, #2
  400c90:	4618      	mov	r0, r3
  400c92:	4b37      	ldr	r3, [pc, #220]	; (400d70 <udc_process_setup+0x264>)
  400c94:	4798      	blx	r3
  400c96:	e01b      	b.n	400cd0 <udc_process_setup+0x1c4>
  400c98:	f013 031f 	ands.w	r3, r3, #31
  400c9c:	f040 8082 	bne.w	400da4 <udc_process_setup+0x298>
  400ca0:	4a31      	ldr	r2, [pc, #196]	; (400d68 <udc_process_setup+0x25c>)
  400ca2:	7852      	ldrb	r2, [r2, #1]
  400ca4:	3a01      	subs	r2, #1
  400ca6:	2a08      	cmp	r2, #8
  400ca8:	d87c      	bhi.n	400da4 <udc_process_setup+0x298>
  400caa:	e8df f012 	tbh	[pc, r2, lsl #1]
  400cae:	0013      	.short	0x0013
  400cb0:	00ca007b 	.word	0x00ca007b
  400cb4:	0009007b 	.word	0x0009007b
  400cb8:	007b007b 	.word	0x007b007b
  400cbc:	0023007b 	.word	0x0023007b
  400cc0:	4b29      	ldr	r3, [pc, #164]	; (400d68 <udc_process_setup+0x25c>)
  400cc2:	88db      	ldrh	r3, [r3, #6]
  400cc4:	2b00      	cmp	r3, #0
  400cc6:	f47f af2f 	bne.w	400b28 <udc_process_setup+0x1c>
  400cca:	4a32      	ldr	r2, [pc, #200]	; (400d94 <udc_process_setup+0x288>)
  400ccc:	4b26      	ldr	r3, [pc, #152]	; (400d68 <udc_process_setup+0x25c>)
  400cce:	611a      	str	r2, [r3, #16]
  400cd0:	2301      	movs	r3, #1
  400cd2:	e738      	b.n	400b46 <udc_process_setup+0x3a>
  400cd4:	4b24      	ldr	r3, [pc, #144]	; (400d68 <udc_process_setup+0x25c>)
  400cd6:	88db      	ldrh	r3, [r3, #6]
  400cd8:	2b00      	cmp	r3, #0
  400cda:	f47f af25 	bne.w	400b28 <udc_process_setup+0x1c>
  400cde:	4b22      	ldr	r3, [pc, #136]	; (400d68 <udc_process_setup+0x25c>)
  400ce0:	885b      	ldrh	r3, [r3, #2]
  400ce2:	2b01      	cmp	r3, #1
  400ce4:	f47f af20 	bne.w	400b28 <udc_process_setup+0x1c>
  400ce8:	4a20      	ldr	r2, [pc, #128]	; (400d6c <udc_process_setup+0x260>)
  400cea:	8813      	ldrh	r3, [r2, #0]
  400cec:	f023 0302 	bic.w	r3, r3, #2
  400cf0:	8013      	strh	r3, [r2, #0]
  400cf2:	e7ed      	b.n	400cd0 <udc_process_setup+0x1c4>
  400cf4:	4b1c      	ldr	r3, [pc, #112]	; (400d68 <udc_process_setup+0x25c>)
  400cf6:	88db      	ldrh	r3, [r3, #6]
  400cf8:	2b00      	cmp	r3, #0
  400cfa:	f47f af15 	bne.w	400b28 <udc_process_setup+0x1c>
  400cfe:	4b26      	ldr	r3, [pc, #152]	; (400d98 <udc_process_setup+0x28c>)
  400d00:	4798      	blx	r3
  400d02:	2800      	cmp	r0, #0
  400d04:	f43f af10 	beq.w	400b28 <udc_process_setup+0x1c>
  400d08:	4b17      	ldr	r3, [pc, #92]	; (400d68 <udc_process_setup+0x25c>)
  400d0a:	789a      	ldrb	r2, [r3, #2]
  400d0c:	4b19      	ldr	r3, [pc, #100]	; (400d74 <udc_process_setup+0x268>)
  400d0e:	681b      	ldr	r3, [r3, #0]
  400d10:	7c5b      	ldrb	r3, [r3, #17]
  400d12:	429a      	cmp	r2, r3
  400d14:	f73f af08 	bgt.w	400b28 <udc_process_setup+0x1c>
  400d18:	4b20      	ldr	r3, [pc, #128]	; (400d9c <udc_process_setup+0x290>)
  400d1a:	4798      	blx	r3
  400d1c:	4b12      	ldr	r3, [pc, #72]	; (400d68 <udc_process_setup+0x25c>)
  400d1e:	789b      	ldrb	r3, [r3, #2]
  400d20:	4a16      	ldr	r2, [pc, #88]	; (400d7c <udc_process_setup+0x270>)
  400d22:	7013      	strb	r3, [r2, #0]
  400d24:	2b00      	cmp	r3, #0
  400d26:	d0d3      	beq.n	400cd0 <udc_process_setup+0x1c4>
  400d28:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
  400d2c:	3b01      	subs	r3, #1
  400d2e:	4a11      	ldr	r2, [pc, #68]	; (400d74 <udc_process_setup+0x268>)
  400d30:	6852      	ldr	r2, [r2, #4]
  400d32:	eb02 00c3 	add.w	r0, r2, r3, lsl #3
  400d36:	4912      	ldr	r1, [pc, #72]	; (400d80 <udc_process_setup+0x274>)
  400d38:	6008      	str	r0, [r1, #0]
  400d3a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  400d3e:	791b      	ldrb	r3, [r3, #4]
  400d40:	2b00      	cmp	r3, #0
  400d42:	d0c5      	beq.n	400cd0 <udc_process_setup+0x1c4>
  400d44:	2400      	movs	r4, #0
  400d46:	4626      	mov	r6, r4
  400d48:	4d15      	ldr	r5, [pc, #84]	; (400da0 <udc_process_setup+0x294>)
  400d4a:	460f      	mov	r7, r1
  400d4c:	4631      	mov	r1, r6
  400d4e:	4620      	mov	r0, r4
  400d50:	47a8      	blx	r5
  400d52:	2800      	cmp	r0, #0
  400d54:	f43f aee8 	beq.w	400b28 <udc_process_setup+0x1c>
  400d58:	3401      	adds	r4, #1
  400d5a:	b2e4      	uxtb	r4, r4
  400d5c:	683b      	ldr	r3, [r7, #0]
  400d5e:	681b      	ldr	r3, [r3, #0]
  400d60:	791b      	ldrb	r3, [r3, #4]
  400d62:	42a3      	cmp	r3, r4
  400d64:	d8f2      	bhi.n	400d4c <udc_process_setup+0x240>
  400d66:	e7b3      	b.n	400cd0 <udc_process_setup+0x1c4>
  400d68:	20006dcc 	.word	0x20006dcc
  400d6c:	20000d56 	.word	0x20000d56
  400d70:	00402aa5 	.word	0x00402aa5
  400d74:	200000bc 	.word	0x200000bc
  400d78:	20000130 	.word	0x20000130
  400d7c:	20000d60 	.word	0x20000d60
  400d80:	20000d64 	.word	0x20000d64
  400d84:	0040093d 	.word	0x0040093d
  400d88:	20000d5c 	.word	0x20000d5c
  400d8c:	00402c01 	.word	0x00402c01
  400d90:	20000d58 	.word	0x20000d58
  400d94:	00400925 	.word	0x00400925
  400d98:	00402a75 	.word	0x00402a75
  400d9c:	00400a85 	.word	0x00400a85
  400da0:	00400a1d 	.word	0x00400a1d
  400da4:	2b01      	cmp	r3, #1
  400da6:	d00a      	beq.n	400dbe <udc_process_setup+0x2b2>
  400da8:	2b02      	cmp	r3, #2
  400daa:	f47f aebd 	bne.w	400b28 <udc_process_setup+0x1c>
  400dae:	4b52      	ldr	r3, [pc, #328]	; (400ef8 <udc_process_setup+0x3ec>)
  400db0:	785b      	ldrb	r3, [r3, #1]
  400db2:	2b01      	cmp	r3, #1
  400db4:	d020      	beq.n	400df8 <udc_process_setup+0x2ec>
  400db6:	2b03      	cmp	r3, #3
  400db8:	d02e      	beq.n	400e18 <udc_process_setup+0x30c>
  400dba:	2300      	movs	r3, #0
  400dbc:	e042      	b.n	400e44 <udc_process_setup+0x338>
  400dbe:	4a4e      	ldr	r2, [pc, #312]	; (400ef8 <udc_process_setup+0x3ec>)
  400dc0:	7852      	ldrb	r2, [r2, #1]
  400dc2:	2a0b      	cmp	r2, #11
  400dc4:	d1f0      	bne.n	400da8 <udc_process_setup+0x29c>
  400dc6:	4b4c      	ldr	r3, [pc, #304]	; (400ef8 <udc_process_setup+0x3ec>)
  400dc8:	88db      	ldrh	r3, [r3, #6]
  400dca:	2b00      	cmp	r3, #0
  400dcc:	f47f aeac 	bne.w	400b28 <udc_process_setup+0x1c>
  400dd0:	4b4a      	ldr	r3, [pc, #296]	; (400efc <udc_process_setup+0x3f0>)
  400dd2:	781b      	ldrb	r3, [r3, #0]
  400dd4:	2b00      	cmp	r3, #0
  400dd6:	f43f aea7 	beq.w	400b28 <udc_process_setup+0x1c>
  400dda:	4b47      	ldr	r3, [pc, #284]	; (400ef8 <udc_process_setup+0x3ec>)
  400ddc:	791c      	ldrb	r4, [r3, #4]
  400dde:	885d      	ldrh	r5, [r3, #2]
  400de0:	4620      	mov	r0, r4
  400de2:	4b47      	ldr	r3, [pc, #284]	; (400f00 <udc_process_setup+0x3f4>)
  400de4:	4798      	blx	r3
  400de6:	2800      	cmp	r0, #0
  400de8:	f43f ae9e 	beq.w	400b28 <udc_process_setup+0x1c>
  400dec:	b2e9      	uxtb	r1, r5
  400dee:	4620      	mov	r0, r4
  400df0:	4b44      	ldr	r3, [pc, #272]	; (400f04 <udc_process_setup+0x3f8>)
  400df2:	4798      	blx	r3
  400df4:	4603      	mov	r3, r0
  400df6:	e025      	b.n	400e44 <udc_process_setup+0x338>
  400df8:	4b3f      	ldr	r3, [pc, #252]	; (400ef8 <udc_process_setup+0x3ec>)
  400dfa:	88db      	ldrh	r3, [r3, #6]
  400dfc:	2b00      	cmp	r3, #0
  400dfe:	f47f ae93 	bne.w	400b28 <udc_process_setup+0x1c>
  400e02:	4b3d      	ldr	r3, [pc, #244]	; (400ef8 <udc_process_setup+0x3ec>)
  400e04:	885b      	ldrh	r3, [r3, #2]
  400e06:	2b00      	cmp	r3, #0
  400e08:	f47f ae8e 	bne.w	400b28 <udc_process_setup+0x1c>
  400e0c:	4b3a      	ldr	r3, [pc, #232]	; (400ef8 <udc_process_setup+0x3ec>)
  400e0e:	7918      	ldrb	r0, [r3, #4]
  400e10:	4b3d      	ldr	r3, [pc, #244]	; (400f08 <udc_process_setup+0x3fc>)
  400e12:	4798      	blx	r3
  400e14:	4603      	mov	r3, r0
  400e16:	e015      	b.n	400e44 <udc_process_setup+0x338>
  400e18:	4b37      	ldr	r3, [pc, #220]	; (400ef8 <udc_process_setup+0x3ec>)
  400e1a:	88db      	ldrh	r3, [r3, #6]
  400e1c:	2b00      	cmp	r3, #0
  400e1e:	f47f ae83 	bne.w	400b28 <udc_process_setup+0x1c>
  400e22:	4b35      	ldr	r3, [pc, #212]	; (400ef8 <udc_process_setup+0x3ec>)
  400e24:	885b      	ldrh	r3, [r3, #2]
  400e26:	2b00      	cmp	r3, #0
  400e28:	f47f ae7e 	bne.w	400b28 <udc_process_setup+0x1c>
  400e2c:	4c32      	ldr	r4, [pc, #200]	; (400ef8 <udc_process_setup+0x3ec>)
  400e2e:	7920      	ldrb	r0, [r4, #4]
  400e30:	4b36      	ldr	r3, [pc, #216]	; (400f0c <udc_process_setup+0x400>)
  400e32:	4798      	blx	r3
  400e34:	7920      	ldrb	r0, [r4, #4]
  400e36:	4b36      	ldr	r3, [pc, #216]	; (400f10 <udc_process_setup+0x404>)
  400e38:	4798      	blx	r3
  400e3a:	4603      	mov	r3, r0
  400e3c:	e002      	b.n	400e44 <udc_process_setup+0x338>
  400e3e:	2300      	movs	r3, #0
  400e40:	e000      	b.n	400e44 <udc_process_setup+0x338>
  400e42:	2300      	movs	r3, #0
  400e44:	2b00      	cmp	r3, #0
  400e46:	f47f ae7e 	bne.w	400b46 <udc_process_setup+0x3a>
  400e4a:	e66d      	b.n	400b28 <udc_process_setup+0x1c>
  400e4c:	4b2b      	ldr	r3, [pc, #172]	; (400efc <udc_process_setup+0x3f0>)
  400e4e:	781b      	ldrb	r3, [r3, #0]
  400e50:	2b00      	cmp	r3, #0
  400e52:	d04e      	beq.n	400ef2 <udc_process_setup+0x3e6>
  400e54:	4b28      	ldr	r3, [pc, #160]	; (400ef8 <udc_process_setup+0x3ec>)
  400e56:	791c      	ldrb	r4, [r3, #4]
  400e58:	4b2e      	ldr	r3, [pc, #184]	; (400f14 <udc_process_setup+0x408>)
  400e5a:	681d      	ldr	r5, [r3, #0]
  400e5c:	682b      	ldr	r3, [r5, #0]
  400e5e:	791b      	ldrb	r3, [r3, #4]
  400e60:	42a3      	cmp	r3, r4
  400e62:	d801      	bhi.n	400e68 <udc_process_setup+0x35c>
  400e64:	2300      	movs	r3, #0
  400e66:	e66e      	b.n	400b46 <udc_process_setup+0x3a>
  400e68:	2100      	movs	r1, #0
  400e6a:	4620      	mov	r0, r4
  400e6c:	4b2a      	ldr	r3, [pc, #168]	; (400f18 <udc_process_setup+0x40c>)
  400e6e:	4798      	blx	r3
  400e70:	2800      	cmp	r0, #0
  400e72:	f43f ae60 	beq.w	400b36 <udc_process_setup+0x2a>
  400e76:	686b      	ldr	r3, [r5, #4]
  400e78:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
  400e7c:	68eb      	ldr	r3, [r5, #12]
  400e7e:	4798      	blx	r3
  400e80:	4601      	mov	r1, r0
  400e82:	4620      	mov	r0, r4
  400e84:	4b24      	ldr	r3, [pc, #144]	; (400f18 <udc_process_setup+0x40c>)
  400e86:	4798      	blx	r3
  400e88:	2800      	cmp	r0, #0
  400e8a:	f43f ae54 	beq.w	400b36 <udc_process_setup+0x2a>
  400e8e:	68ab      	ldr	r3, [r5, #8]
  400e90:	4798      	blx	r3
  400e92:	4603      	mov	r3, r0
  400e94:	2800      	cmp	r0, #0
  400e96:	f47f ae56 	bne.w	400b46 <udc_process_setup+0x3a>
  400e9a:	e64c      	b.n	400b36 <udc_process_setup+0x2a>
  400e9c:	4b17      	ldr	r3, [pc, #92]	; (400efc <udc_process_setup+0x3f0>)
  400e9e:	781b      	ldrb	r3, [r3, #0]
  400ea0:	b30b      	cbz	r3, 400ee6 <udc_process_setup+0x3da>
  400ea2:	4b1c      	ldr	r3, [pc, #112]	; (400f14 <udc_process_setup+0x408>)
  400ea4:	681a      	ldr	r2, [r3, #0]
  400ea6:	6813      	ldr	r3, [r2, #0]
  400ea8:	791b      	ldrb	r3, [r3, #4]
  400eaa:	b1f3      	cbz	r3, 400eea <udc_process_setup+0x3de>
  400eac:	2400      	movs	r4, #0
  400eae:	4e1a      	ldr	r6, [pc, #104]	; (400f18 <udc_process_setup+0x40c>)
  400eb0:	4f18      	ldr	r7, [pc, #96]	; (400f14 <udc_process_setup+0x408>)
  400eb2:	6853      	ldr	r3, [r2, #4]
  400eb4:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
  400eb8:	68eb      	ldr	r3, [r5, #12]
  400eba:	4798      	blx	r3
  400ebc:	4601      	mov	r1, r0
  400ebe:	4620      	mov	r0, r4
  400ec0:	47b0      	blx	r6
  400ec2:	4603      	mov	r3, r0
  400ec4:	2800      	cmp	r0, #0
  400ec6:	f43f ae3e 	beq.w	400b46 <udc_process_setup+0x3a>
  400eca:	68ab      	ldr	r3, [r5, #8]
  400ecc:	4798      	blx	r3
  400ece:	4603      	mov	r3, r0
  400ed0:	2800      	cmp	r0, #0
  400ed2:	f47f ae38 	bne.w	400b46 <udc_process_setup+0x3a>
  400ed6:	3401      	adds	r4, #1
  400ed8:	b2e4      	uxtb	r4, r4
  400eda:	683a      	ldr	r2, [r7, #0]
  400edc:	6811      	ldr	r1, [r2, #0]
  400ede:	7909      	ldrb	r1, [r1, #4]
  400ee0:	42a1      	cmp	r1, r4
  400ee2:	d8e6      	bhi.n	400eb2 <udc_process_setup+0x3a6>
  400ee4:	e62f      	b.n	400b46 <udc_process_setup+0x3a>
  400ee6:	2300      	movs	r3, #0
  400ee8:	e62d      	b.n	400b46 <udc_process_setup+0x3a>
  400eea:	2300      	movs	r3, #0
  400eec:	e62b      	b.n	400b46 <udc_process_setup+0x3a>
  400eee:	2300      	movs	r3, #0
  400ef0:	e629      	b.n	400b46 <udc_process_setup+0x3a>
  400ef2:	2300      	movs	r3, #0
  400ef4:	e627      	b.n	400b46 <udc_process_setup+0x3a>
  400ef6:	bf00      	nop
  400ef8:	20006dcc 	.word	0x20006dcc
  400efc:	20000d60 	.word	0x20000d60
  400f00:	004009b1 	.word	0x004009b1
  400f04:	00400a1d 	.word	0x00400a1d
  400f08:	00402d25 	.word	0x00402d25
  400f0c:	00402f79 	.word	0x00402f79
  400f10:	00402c41 	.word	0x00402c41
  400f14:	20000d64 	.word	0x20000d64
  400f18:	0040093d 	.word	0x0040093d

00400f1c <board_init>:
		ioport_set_pin_mode(pin, mode);\
		ioport_set_pin_sense_mode(pin, sense);\
	} while (0)

void board_init(void)
{
  400f1c:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400f1e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400f22:	4b46      	ldr	r3, [pc, #280]	; (40103c <board_init+0x120>)
  400f24:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400f26:	2009      	movs	r0, #9
  400f28:	4c45      	ldr	r4, [pc, #276]	; (401040 <board_init+0x124>)
  400f2a:	47a0      	blx	r4
  400f2c:	200a      	movs	r0, #10
  400f2e:	47a0      	blx	r4
  400f30:	200b      	movs	r0, #11
  400f32:	47a0      	blx	r4
  400f34:	200c      	movs	r0, #12
  400f36:	47a0      	blx	r4
  400f38:	200d      	movs	r0, #13
  400f3a:	47a0      	blx	r4
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400f3c:	4b41      	ldr	r3, [pc, #260]	; (401044 <board_init+0x128>)
  400f3e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400f42:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400f44:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400f48:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400f4a:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400f4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400f50:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400f52:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400f56:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400f58:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400f5a:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400f5e:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400f60:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  400f62:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  400f66:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400f6a:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400f6c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400f70:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400f72:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400f74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400f78:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400f7a:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  400f7e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400f80:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400f82:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  400f86:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400f88:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  400f8a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400f8e:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400f90:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400f94:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400f96:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400f98:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400f9c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400f9e:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  400fa2:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400fa4:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400fa6:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  400faa:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400fac:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  400fae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  400fb2:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400fb4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400fb8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400fba:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400fbc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400fc0:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400fc2:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
  400fc6:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400fc8:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400fca:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
  400fce:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400fd0:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  400fd2:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400fd6:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400fd8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400fdc:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400fde:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400fe0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400fe4:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400fe6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400fea:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400fec:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400fee:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400ff2:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400ff4:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  400ff6:	2208      	movs	r2, #8
  400ff8:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400ffa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ffe:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401000:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401002:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401006:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401008:	f021 0108 	bic.w	r1, r1, #8
  40100c:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40100e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401010:	f021 0108 	bic.w	r1, r1, #8
  401014:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401016:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  401018:	2210      	movs	r2, #16
  40101a:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40101c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401020:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401022:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401024:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401028:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40102a:	f021 0110 	bic.w	r1, r1, #16
  40102e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401030:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401032:	f021 0110 	bic.w	r1, r1, #16
  401036:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401038:	605a      	str	r2, [r3, #4]
  40103a:	bd10      	pop	{r4, pc}
  40103c:	400e1850 	.word	0x400e1850
  401040:	004015b9 	.word	0x004015b9
  401044:	400e1400 	.word	0x400e1400

00401048 <afec_interrupt>:
  401048:	b508      	push	{r3, lr}
  40104a:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
  40104e:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  401052:	4b03      	ldr	r3, [pc, #12]	; (401060 <afec_interrupt+0x18>)
  401054:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  401058:	b103      	cbz	r3, 40105c <afec_interrupt+0x14>
  40105a:	4798      	blx	r3
  40105c:	bd08      	pop	{r3, pc}
  40105e:	bf00      	nop
  401060:	20006d58 	.word	0x20006d58

00401064 <afec_process_callback>:
  401064:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401068:	b083      	sub	sp, #12
  40106a:	6b02      	ldr	r2, [r0, #48]	; 0x30
  40106c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  40106e:	4013      	ands	r3, r2
  401070:	9301      	str	r3, [sp, #4]
  401072:	4f1f      	ldr	r7, [pc, #124]	; (4010f0 <afec_process_callback+0x8c>)
  401074:	42b8      	cmp	r0, r7
  401076:	bf14      	ite	ne
  401078:	2700      	movne	r7, #0
  40107a:	2701      	moveq	r7, #1
  40107c:	2501      	movs	r5, #1
  40107e:	2400      	movs	r4, #0
  401080:	462e      	mov	r6, r5
  401082:	f8df 8070 	ldr.w	r8, [pc, #112]	; 4010f4 <afec_process_callback+0x90>
  401086:	f04f 0906 	mov.w	r9, #6
  40108a:	e014      	b.n	4010b6 <afec_process_callback+0x52>
  40108c:	9b01      	ldr	r3, [sp, #4]
  40108e:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  401092:	d00e      	beq.n	4010b2 <afec_process_callback+0x4e>
  401094:	4649      	mov	r1, r9
  401096:	4638      	mov	r0, r7
  401098:	47c0      	blx	r8
  40109a:	e00a      	b.n	4010b2 <afec_process_callback+0x4e>
  40109c:	2c0b      	cmp	r4, #11
  40109e:	d819      	bhi.n	4010d4 <afec_process_callback+0x70>
  4010a0:	9a01      	ldr	r2, [sp, #4]
  4010a2:	f104 0311 	add.w	r3, r4, #17
  4010a6:	fa06 f303 	lsl.w	r3, r6, r3
  4010aa:	4213      	tst	r3, r2
  4010ac:	d10f      	bne.n	4010ce <afec_process_callback+0x6a>
  4010ae:	2d0d      	cmp	r5, #13
  4010b0:	d81a      	bhi.n	4010e8 <afec_process_callback+0x84>
  4010b2:	3401      	adds	r4, #1
  4010b4:	3501      	adds	r5, #1
  4010b6:	4621      	mov	r1, r4
  4010b8:	2c06      	cmp	r4, #6
  4010ba:	d8ef      	bhi.n	40109c <afec_process_callback+0x38>
  4010bc:	d0e6      	beq.n	40108c <afec_process_callback+0x28>
  4010be:	9b01      	ldr	r3, [sp, #4]
  4010c0:	fa06 f204 	lsl.w	r2, r6, r4
  4010c4:	421a      	tst	r2, r3
  4010c6:	d0f2      	beq.n	4010ae <afec_process_callback+0x4a>
  4010c8:	4638      	mov	r0, r7
  4010ca:	47c0      	blx	r8
  4010cc:	e7ef      	b.n	4010ae <afec_process_callback+0x4a>
  4010ce:	4638      	mov	r0, r7
  4010d0:	47c0      	blx	r8
  4010d2:	e7ec      	b.n	4010ae <afec_process_callback+0x4a>
  4010d4:	9a01      	ldr	r2, [sp, #4]
  4010d6:	f104 0312 	add.w	r3, r4, #18
  4010da:	fa06 f303 	lsl.w	r3, r6, r3
  4010de:	4213      	tst	r3, r2
  4010e0:	d0e5      	beq.n	4010ae <afec_process_callback+0x4a>
  4010e2:	4638      	mov	r0, r7
  4010e4:	47c0      	blx	r8
  4010e6:	e7e2      	b.n	4010ae <afec_process_callback+0x4a>
  4010e8:	b003      	add	sp, #12
  4010ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4010ee:	bf00      	nop
  4010f0:	400b4000 	.word	0x400b4000
  4010f4:	00401049 	.word	0x00401049

004010f8 <afec_ch_set_config>:
  4010f8:	b430      	push	{r4, r5}
  4010fa:	6e04      	ldr	r4, [r0, #96]	; 0x60
  4010fc:	2301      	movs	r3, #1
  4010fe:	408b      	lsls	r3, r1
  401100:	ea24 0403 	bic.w	r4, r4, r3
  401104:	7815      	ldrb	r5, [r2, #0]
  401106:	2d00      	cmp	r5, #0
  401108:	bf08      	it	eq
  40110a:	2300      	moveq	r3, #0
  40110c:	4323      	orrs	r3, r4
  40110e:	6603      	str	r3, [r0, #96]	; 0x60
  401110:	6d44      	ldr	r4, [r0, #84]	; 0x54
  401112:	004b      	lsls	r3, r1, #1
  401114:	2103      	movs	r1, #3
  401116:	4099      	lsls	r1, r3
  401118:	ea24 0401 	bic.w	r4, r4, r1
  40111c:	7851      	ldrb	r1, [r2, #1]
  40111e:	4099      	lsls	r1, r3
  401120:	4321      	orrs	r1, r4
  401122:	6541      	str	r1, [r0, #84]	; 0x54
  401124:	bc30      	pop	{r4, r5}
  401126:	4770      	bx	lr

00401128 <afec_get_config_defaults>:
  401128:	2200      	movs	r2, #0
  40112a:	6002      	str	r2, [r0, #0]
  40112c:	4b08      	ldr	r3, [pc, #32]	; (401150 <afec_get_config_defaults+0x28>)
  40112e:	6043      	str	r3, [r0, #4]
  401130:	4b08      	ldr	r3, [pc, #32]	; (401154 <afec_get_config_defaults+0x2c>)
  401132:	6083      	str	r3, [r0, #8]
  401134:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  401138:	60c3      	str	r3, [r0, #12]
  40113a:	6102      	str	r2, [r0, #16]
  40113c:	2302      	movs	r3, #2
  40113e:	7503      	strb	r3, [r0, #20]
  401140:	2301      	movs	r3, #1
  401142:	7543      	strb	r3, [r0, #21]
  401144:	7583      	strb	r3, [r0, #22]
  401146:	75c2      	strb	r2, [r0, #23]
  401148:	7603      	strb	r3, [r0, #24]
  40114a:	7643      	strb	r3, [r0, #25]
  40114c:	7683      	strb	r3, [r0, #26]
  40114e:	4770      	bx	lr
  401150:	05b8d800 	.word	0x05b8d800
  401154:	005b8d80 	.word	0x005b8d80

00401158 <afec_ch_get_config_defaults>:
  401158:	2300      	movs	r3, #0
  40115a:	7003      	strb	r3, [r0, #0]
  40115c:	2301      	movs	r3, #1
  40115e:	7043      	strb	r3, [r0, #1]
  401160:	4770      	bx	lr
	...

00401164 <afec_init>:
  401164:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401166:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40116a:	d001      	beq.n	401170 <afec_init+0xc>
  40116c:	2019      	movs	r0, #25
  40116e:	4770      	bx	lr
  401170:	b470      	push	{r4, r5, r6}
  401172:	2301      	movs	r3, #1
  401174:	6003      	str	r3, [r0, #0]
  401176:	7dcb      	ldrb	r3, [r1, #23]
  401178:	2b00      	cmp	r3, #0
  40117a:	bf14      	ite	ne
  40117c:	f04f 4500 	movne.w	r5, #2147483648	; 0x80000000
  401180:	2500      	moveq	r5, #0
  401182:	7d8b      	ldrb	r3, [r1, #22]
  401184:	2b00      	cmp	r3, #0
  401186:	bf14      	ite	ne
  401188:	f44f 0400 	movne.w	r4, #8388608	; 0x800000
  40118c:	2400      	moveq	r4, #0
  40118e:	7d0b      	ldrb	r3, [r1, #20]
  401190:	061b      	lsls	r3, r3, #24
  401192:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  401196:	690a      	ldr	r2, [r1, #16]
  401198:	68ce      	ldr	r6, [r1, #12]
  40119a:	4332      	orrs	r2, r6
  40119c:	4313      	orrs	r3, r2
  40119e:	7d4a      	ldrb	r2, [r1, #21]
  4011a0:	0712      	lsls	r2, r2, #28
  4011a2:	f002 5240 	and.w	r2, r2, #805306368	; 0x30000000
  4011a6:	4313      	orrs	r3, r2
  4011a8:	688a      	ldr	r2, [r1, #8]
  4011aa:	0056      	lsls	r6, r2, #1
  4011ac:	684a      	ldr	r2, [r1, #4]
  4011ae:	fbb2 f2f6 	udiv	r2, r2, r6
  4011b2:	3a01      	subs	r2, #1
  4011b4:	0212      	lsls	r2, r2, #8
  4011b6:	b292      	uxth	r2, r2
  4011b8:	4313      	orrs	r3, r2
  4011ba:	432b      	orrs	r3, r5
  4011bc:	4323      	orrs	r3, r4
  4011be:	6043      	str	r3, [r0, #4]
  4011c0:	7e0b      	ldrb	r3, [r1, #24]
  4011c2:	2b00      	cmp	r3, #0
  4011c4:	bf14      	ite	ne
  4011c6:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  4011ca:	2300      	moveq	r3, #0
  4011cc:	680a      	ldr	r2, [r1, #0]
  4011ce:	4313      	orrs	r3, r2
  4011d0:	7e4a      	ldrb	r2, [r1, #25]
  4011d2:	2a00      	cmp	r2, #0
  4011d4:	bf14      	ite	ne
  4011d6:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  4011da:	2200      	moveq	r2, #0
  4011dc:	4313      	orrs	r3, r2
  4011de:	6083      	str	r3, [r0, #8]
  4011e0:	7e8b      	ldrb	r3, [r1, #26]
  4011e2:	021b      	lsls	r3, r3, #8
  4011e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
  4011e8:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
  4011ec:	4b0e      	ldr	r3, [pc, #56]	; (401228 <afec_init+0xc4>)
  4011ee:	4298      	cmp	r0, r3
  4011f0:	d005      	beq.n	4011fe <afec_init+0x9a>
  4011f2:	4b0e      	ldr	r3, [pc, #56]	; (40122c <afec_init+0xc8>)
  4011f4:	4298      	cmp	r0, r3
  4011f6:	d00c      	beq.n	401212 <afec_init+0xae>
  4011f8:	2000      	movs	r0, #0
  4011fa:	bc70      	pop	{r4, r5, r6}
  4011fc:	4770      	bx	lr
  4011fe:	4b0c      	ldr	r3, [pc, #48]	; (401230 <afec_init+0xcc>)
  401200:	f103 0138 	add.w	r1, r3, #56	; 0x38
  401204:	2200      	movs	r2, #0
  401206:	f843 2f04 	str.w	r2, [r3, #4]!
  40120a:	428b      	cmp	r3, r1
  40120c:	d1fb      	bne.n	401206 <afec_init+0xa2>
  40120e:	2000      	movs	r0, #0
  401210:	e7f3      	b.n	4011fa <afec_init+0x96>
  401212:	4b08      	ldr	r3, [pc, #32]	; (401234 <afec_init+0xd0>)
  401214:	f103 0138 	add.w	r1, r3, #56	; 0x38
  401218:	2200      	movs	r2, #0
  40121a:	f843 2b04 	str.w	r2, [r3], #4
  40121e:	428b      	cmp	r3, r1
  401220:	d1fb      	bne.n	40121a <afec_init+0xb6>
  401222:	2000      	movs	r0, #0
  401224:	e7e9      	b.n	4011fa <afec_init+0x96>
  401226:	bf00      	nop
  401228:	400b0000 	.word	0x400b0000
  40122c:	400b4000 	.word	0x400b4000
  401230:	20006d54 	.word	0x20006d54
  401234:	20006d90 	.word	0x20006d90

00401238 <afec_enable_interrupt>:
  401238:	4b0c      	ldr	r3, [pc, #48]	; (40126c <afec_enable_interrupt+0x34>)
  40123a:	4299      	cmp	r1, r3
  40123c:	d007      	beq.n	40124e <afec_enable_interrupt+0x16>
  40123e:	2906      	cmp	r1, #6
  401240:	d80b      	bhi.n	40125a <afec_enable_interrupt+0x22>
  401242:	d006      	beq.n	401252 <afec_enable_interrupt+0x1a>
  401244:	2301      	movs	r3, #1
  401246:	fa03 f101 	lsl.w	r1, r3, r1
  40124a:	6241      	str	r1, [r0, #36]	; 0x24
  40124c:	4770      	bx	lr
  40124e:	6243      	str	r3, [r0, #36]	; 0x24
  401250:	4770      	bx	lr
  401252:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401256:	6243      	str	r3, [r0, #36]	; 0x24
  401258:	4770      	bx	lr
  40125a:	290b      	cmp	r1, #11
  40125c:	bf94      	ite	ls
  40125e:	3111      	addls	r1, #17
  401260:	3112      	addhi	r1, #18
  401262:	2301      	movs	r3, #1
  401264:	fa03 f101 	lsl.w	r1, r3, r1
  401268:	6241      	str	r1, [r0, #36]	; 0x24
  40126a:	4770      	bx	lr
  40126c:	df00803f 	.word	0xdf00803f

00401270 <afec_set_callback>:
  401270:	b538      	push	{r3, r4, r5, lr}
  401272:	4c11      	ldr	r4, [pc, #68]	; (4012b8 <afec_set_callback+0x48>)
  401274:	42a0      	cmp	r0, r4
  401276:	bf0c      	ite	eq
  401278:	240e      	moveq	r4, #14
  40127a:	2400      	movne	r4, #0
  40127c:	440c      	add	r4, r1
  40127e:	4d0f      	ldr	r5, [pc, #60]	; (4012bc <afec_set_callback+0x4c>)
  401280:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
  401284:	d10a      	bne.n	40129c <afec_set_callback+0x2c>
  401286:	4a0e      	ldr	r2, [pc, #56]	; (4012c0 <afec_set_callback+0x50>)
  401288:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
  40128c:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
  401290:	011b      	lsls	r3, r3, #4
  401292:	b2db      	uxtb	r3, r3
  401294:	f882 331f 	strb.w	r3, [r2, #799]	; 0x31f
  401298:	6014      	str	r4, [r2, #0]
  40129a:	e009      	b.n	4012b0 <afec_set_callback+0x40>
  40129c:	4a08      	ldr	r2, [pc, #32]	; (4012c0 <afec_set_callback+0x50>)
  40129e:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  4012a2:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
  4012a6:	011b      	lsls	r3, r3, #4
  4012a8:	b2db      	uxtb	r3, r3
  4012aa:	f882 331e 	strb.w	r3, [r2, #798]	; 0x31e
  4012ae:	6014      	str	r4, [r2, #0]
  4012b0:	4b04      	ldr	r3, [pc, #16]	; (4012c4 <afec_set_callback+0x54>)
  4012b2:	4798      	blx	r3
  4012b4:	bd38      	pop	{r3, r4, r5, pc}
  4012b6:	bf00      	nop
  4012b8:	400b4000 	.word	0x400b4000
  4012bc:	20006d58 	.word	0x20006d58
  4012c0:	e000e100 	.word	0xe000e100
  4012c4:	00401239 	.word	0x00401239

004012c8 <afec_disable_interrupt>:
  4012c8:	4b0c      	ldr	r3, [pc, #48]	; (4012fc <afec_disable_interrupt+0x34>)
  4012ca:	4299      	cmp	r1, r3
  4012cc:	d007      	beq.n	4012de <afec_disable_interrupt+0x16>
  4012ce:	2906      	cmp	r1, #6
  4012d0:	d80b      	bhi.n	4012ea <afec_disable_interrupt+0x22>
  4012d2:	d006      	beq.n	4012e2 <afec_disable_interrupt+0x1a>
  4012d4:	2301      	movs	r3, #1
  4012d6:	fa03 f101 	lsl.w	r1, r3, r1
  4012da:	6281      	str	r1, [r0, #40]	; 0x28
  4012dc:	4770      	bx	lr
  4012de:	6283      	str	r3, [r0, #40]	; 0x28
  4012e0:	4770      	bx	lr
  4012e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4012e6:	6283      	str	r3, [r0, #40]	; 0x28
  4012e8:	4770      	bx	lr
  4012ea:	290b      	cmp	r1, #11
  4012ec:	bf94      	ite	ls
  4012ee:	3111      	addls	r1, #17
  4012f0:	3112      	addhi	r1, #18
  4012f2:	2301      	movs	r3, #1
  4012f4:	fa03 f101 	lsl.w	r1, r3, r1
  4012f8:	6281      	str	r1, [r0, #40]	; 0x28
  4012fa:	4770      	bx	lr
  4012fc:	df00803f 	.word	0xdf00803f

00401300 <AFEC0_Handler>:
  401300:	b508      	push	{r3, lr}
  401302:	4802      	ldr	r0, [pc, #8]	; (40130c <AFEC0_Handler+0xc>)
  401304:	4b02      	ldr	r3, [pc, #8]	; (401310 <AFEC0_Handler+0x10>)
  401306:	4798      	blx	r3
  401308:	bd08      	pop	{r3, pc}
  40130a:	bf00      	nop
  40130c:	400b0000 	.word	0x400b0000
  401310:	00401065 	.word	0x00401065

00401314 <AFEC1_Handler>:
  401314:	b508      	push	{r3, lr}
  401316:	4802      	ldr	r0, [pc, #8]	; (401320 <AFEC1_Handler+0xc>)
  401318:	4b02      	ldr	r3, [pc, #8]	; (401324 <AFEC1_Handler+0x10>)
  40131a:	4798      	blx	r3
  40131c:	bd08      	pop	{r3, pc}
  40131e:	bf00      	nop
  401320:	400b4000 	.word	0x400b4000
  401324:	00401065 	.word	0x00401065

00401328 <afec_enable>:
  401328:	b500      	push	{lr}
  40132a:	b083      	sub	sp, #12
  40132c:	4b13      	ldr	r3, [pc, #76]	; (40137c <afec_enable+0x54>)
  40132e:	4298      	cmp	r0, r3
  401330:	bf0c      	ite	eq
  401332:	201f      	moveq	r0, #31
  401334:	201e      	movne	r0, #30
  401336:	4b12      	ldr	r3, [pc, #72]	; (401380 <afec_enable+0x58>)
  401338:	4798      	blx	r3
  40133a:	4b12      	ldr	r3, [pc, #72]	; (401384 <afec_enable+0x5c>)
  40133c:	789b      	ldrb	r3, [r3, #2]
  40133e:	2bff      	cmp	r3, #255	; 0xff
  401340:	d01a      	beq.n	401378 <afec_enable+0x50>
  401342:	f3ef 8310 	mrs	r3, PRIMASK
  401346:	fab3 f383 	clz	r3, r3
  40134a:	095b      	lsrs	r3, r3, #5
  40134c:	9301      	str	r3, [sp, #4]
  40134e:	b672      	cpsid	i
  401350:	f3bf 8f5f 	dmb	sy
  401354:	2200      	movs	r2, #0
  401356:	4b0c      	ldr	r3, [pc, #48]	; (401388 <afec_enable+0x60>)
  401358:	701a      	strb	r2, [r3, #0]
  40135a:	9901      	ldr	r1, [sp, #4]
  40135c:	4a09      	ldr	r2, [pc, #36]	; (401384 <afec_enable+0x5c>)
  40135e:	7893      	ldrb	r3, [r2, #2]
  401360:	3301      	adds	r3, #1
  401362:	7093      	strb	r3, [r2, #2]
  401364:	b129      	cbz	r1, 401372 <afec_enable+0x4a>
  401366:	2201      	movs	r2, #1
  401368:	4b07      	ldr	r3, [pc, #28]	; (401388 <afec_enable+0x60>)
  40136a:	701a      	strb	r2, [r3, #0]
  40136c:	f3bf 8f5f 	dmb	sy
  401370:	b662      	cpsie	i
  401372:	b003      	add	sp, #12
  401374:	f85d fb04 	ldr.w	pc, [sp], #4
  401378:	e7fe      	b.n	401378 <afec_enable+0x50>
  40137a:	bf00      	nop
  40137c:	400b4000 	.word	0x400b4000
  401380:	004015b9 	.word	0x004015b9
  401384:	20006d50 	.word	0x20006d50
  401388:	20000134 	.word	0x20000134

0040138c <efc_init>:
  40138c:	b508      	push	{r3, lr}
  40138e:	0212      	lsls	r2, r2, #8
  401390:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
  401394:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
  401398:	4311      	orrs	r1, r2
  40139a:	4b02      	ldr	r3, [pc, #8]	; (4013a4 <efc_init+0x18>)
  40139c:	4798      	blx	r3
  40139e:	2000      	movs	r0, #0
  4013a0:	bd08      	pop	{r3, pc}
  4013a2:	bf00      	nop
  4013a4:	20000075 	.word	0x20000075

004013a8 <efc_perform_command>:
  4013a8:	f1a1 030e 	sub.w	r3, r1, #14
  4013ac:	2b01      	cmp	r3, #1
  4013ae:	d802      	bhi.n	4013b6 <efc_perform_command+0xe>
  4013b0:	f04f 30ff 	mov.w	r0, #4294967295
  4013b4:	4770      	bx	lr
  4013b6:	b510      	push	{r4, lr}
  4013b8:	b082      	sub	sp, #8
  4013ba:	f3ef 8310 	mrs	r3, PRIMASK
  4013be:	fab3 f383 	clz	r3, r3
  4013c2:	095b      	lsrs	r3, r3, #5
  4013c4:	9301      	str	r3, [sp, #4]
  4013c6:	b672      	cpsid	i
  4013c8:	f3bf 8f5f 	dmb	sy
  4013cc:	2400      	movs	r4, #0
  4013ce:	4b0b      	ldr	r3, [pc, #44]	; (4013fc <efc_perform_command+0x54>)
  4013d0:	701c      	strb	r4, [r3, #0]
  4013d2:	9c01      	ldr	r4, [sp, #4]
  4013d4:	0212      	lsls	r2, r2, #8
  4013d6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
  4013da:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
  4013de:	f042 42b4 	orr.w	r2, r2, #1509949440	; 0x5a000000
  4013e2:	b2c9      	uxtb	r1, r1
  4013e4:	4311      	orrs	r1, r2
  4013e6:	4b06      	ldr	r3, [pc, #24]	; (401400 <efc_perform_command+0x58>)
  4013e8:	4798      	blx	r3
  4013ea:	b12c      	cbz	r4, 4013f8 <efc_perform_command+0x50>
  4013ec:	2201      	movs	r2, #1
  4013ee:	4b03      	ldr	r3, [pc, #12]	; (4013fc <efc_perform_command+0x54>)
  4013f0:	701a      	strb	r2, [r3, #0]
  4013f2:	f3bf 8f5f 	dmb	sy
  4013f6:	b662      	cpsie	i
  4013f8:	b002      	add	sp, #8
  4013fa:	bd10      	pop	{r4, pc}
  4013fc:	20000134 	.word	0x20000134
  401400:	20000079 	.word	0x20000079

00401404 <pio_get_interrupt_status>:
  401404:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
  401406:	4770      	bx	lr

00401408 <pio_get_interrupt_mask>:
  401408:	6c80      	ldr	r0, [r0, #72]	; 0x48
  40140a:	4770      	bx	lr

0040140c <pio_handler_process>:
  40140c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401410:	4681      	mov	r9, r0
  401412:	460f      	mov	r7, r1
  401414:	4b12      	ldr	r3, [pc, #72]	; (401460 <pio_handler_process+0x54>)
  401416:	4798      	blx	r3
  401418:	4605      	mov	r5, r0
  40141a:	4648      	mov	r0, r9
  40141c:	4b11      	ldr	r3, [pc, #68]	; (401464 <pio_handler_process+0x58>)
  40141e:	4798      	blx	r3
  401420:	4005      	ands	r5, r0
  401422:	d013      	beq.n	40144c <pio_handler_process+0x40>
  401424:	4c10      	ldr	r4, [pc, #64]	; (401468 <pio_handler_process+0x5c>)
  401426:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40142a:	e003      	b.n	401434 <pio_handler_process+0x28>
  40142c:	42b4      	cmp	r4, r6
  40142e:	d00d      	beq.n	40144c <pio_handler_process+0x40>
  401430:	3410      	adds	r4, #16
  401432:	b15d      	cbz	r5, 40144c <pio_handler_process+0x40>
  401434:	6820      	ldr	r0, [r4, #0]
  401436:	42b8      	cmp	r0, r7
  401438:	d1f8      	bne.n	40142c <pio_handler_process+0x20>
  40143a:	6861      	ldr	r1, [r4, #4]
  40143c:	4229      	tst	r1, r5
  40143e:	d0f5      	beq.n	40142c <pio_handler_process+0x20>
  401440:	68e3      	ldr	r3, [r4, #12]
  401442:	4798      	blx	r3
  401444:	6863      	ldr	r3, [r4, #4]
  401446:	ea25 0503 	bic.w	r5, r5, r3
  40144a:	e7ef      	b.n	40142c <pio_handler_process+0x20>
  40144c:	4b07      	ldr	r3, [pc, #28]	; (40146c <pio_handler_process+0x60>)
  40144e:	681b      	ldr	r3, [r3, #0]
  401450:	b123      	cbz	r3, 40145c <pio_handler_process+0x50>
  401452:	4b07      	ldr	r3, [pc, #28]	; (401470 <pio_handler_process+0x64>)
  401454:	681b      	ldr	r3, [r3, #0]
  401456:	b10b      	cbz	r3, 40145c <pio_handler_process+0x50>
  401458:	4648      	mov	r0, r9
  40145a:	4798      	blx	r3
  40145c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401460:	00401405 	.word	0x00401405
  401464:	00401409 	.word	0x00401409
  401468:	20000d6c 	.word	0x20000d6c
  40146c:	20006dc8 	.word	0x20006dc8
  401470:	20000ddc 	.word	0x20000ddc

00401474 <PIOA_Handler>:
  401474:	b508      	push	{r3, lr}
  401476:	2109      	movs	r1, #9
  401478:	4801      	ldr	r0, [pc, #4]	; (401480 <PIOA_Handler+0xc>)
  40147a:	4b02      	ldr	r3, [pc, #8]	; (401484 <PIOA_Handler+0x10>)
  40147c:	4798      	blx	r3
  40147e:	bd08      	pop	{r3, pc}
  401480:	400e0e00 	.word	0x400e0e00
  401484:	0040140d 	.word	0x0040140d

00401488 <PIOB_Handler>:
  401488:	b508      	push	{r3, lr}
  40148a:	210a      	movs	r1, #10
  40148c:	4801      	ldr	r0, [pc, #4]	; (401494 <PIOB_Handler+0xc>)
  40148e:	4b02      	ldr	r3, [pc, #8]	; (401498 <PIOB_Handler+0x10>)
  401490:	4798      	blx	r3
  401492:	bd08      	pop	{r3, pc}
  401494:	400e1000 	.word	0x400e1000
  401498:	0040140d 	.word	0x0040140d

0040149c <PIOC_Handler>:
  40149c:	b508      	push	{r3, lr}
  40149e:	210b      	movs	r1, #11
  4014a0:	4801      	ldr	r0, [pc, #4]	; (4014a8 <PIOC_Handler+0xc>)
  4014a2:	4b02      	ldr	r3, [pc, #8]	; (4014ac <PIOC_Handler+0x10>)
  4014a4:	4798      	blx	r3
  4014a6:	bd08      	pop	{r3, pc}
  4014a8:	400e1200 	.word	0x400e1200
  4014ac:	0040140d 	.word	0x0040140d

004014b0 <PIOD_Handler>:
  4014b0:	b508      	push	{r3, lr}
  4014b2:	210c      	movs	r1, #12
  4014b4:	4801      	ldr	r0, [pc, #4]	; (4014bc <PIOD_Handler+0xc>)
  4014b6:	4b02      	ldr	r3, [pc, #8]	; (4014c0 <PIOD_Handler+0x10>)
  4014b8:	4798      	blx	r3
  4014ba:	bd08      	pop	{r3, pc}
  4014bc:	400e1400 	.word	0x400e1400
  4014c0:	0040140d 	.word	0x0040140d

004014c4 <PIOE_Handler>:
  4014c4:	b508      	push	{r3, lr}
  4014c6:	210d      	movs	r1, #13
  4014c8:	4801      	ldr	r0, [pc, #4]	; (4014d0 <PIOE_Handler+0xc>)
  4014ca:	4b02      	ldr	r3, [pc, #8]	; (4014d4 <PIOE_Handler+0x10>)
  4014cc:	4798      	blx	r3
  4014ce:	bd08      	pop	{r3, pc}
  4014d0:	400e1600 	.word	0x400e1600
  4014d4:	0040140d 	.word	0x0040140d

004014d8 <pmc_switch_mck_to_pllack>:
  4014d8:	4a17      	ldr	r2, [pc, #92]	; (401538 <pmc_switch_mck_to_pllack+0x60>)
  4014da:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4014dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4014e0:	4318      	orrs	r0, r3
  4014e2:	6310      	str	r0, [r2, #48]	; 0x30
  4014e4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4014e6:	f013 0f08 	tst.w	r3, #8
  4014ea:	d10a      	bne.n	401502 <pmc_switch_mck_to_pllack+0x2a>
  4014ec:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4014f0:	4911      	ldr	r1, [pc, #68]	; (401538 <pmc_switch_mck_to_pllack+0x60>)
  4014f2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4014f4:	f012 0f08 	tst.w	r2, #8
  4014f8:	d103      	bne.n	401502 <pmc_switch_mck_to_pllack+0x2a>
  4014fa:	3b01      	subs	r3, #1
  4014fc:	d1f9      	bne.n	4014f2 <pmc_switch_mck_to_pllack+0x1a>
  4014fe:	2001      	movs	r0, #1
  401500:	4770      	bx	lr
  401502:	4a0d      	ldr	r2, [pc, #52]	; (401538 <pmc_switch_mck_to_pllack+0x60>)
  401504:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401506:	f023 0303 	bic.w	r3, r3, #3
  40150a:	f043 0302 	orr.w	r3, r3, #2
  40150e:	6313      	str	r3, [r2, #48]	; 0x30
  401510:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401512:	f013 0f08 	tst.w	r3, #8
  401516:	d10a      	bne.n	40152e <pmc_switch_mck_to_pllack+0x56>
  401518:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40151c:	4906      	ldr	r1, [pc, #24]	; (401538 <pmc_switch_mck_to_pllack+0x60>)
  40151e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401520:	f012 0f08 	tst.w	r2, #8
  401524:	d105      	bne.n	401532 <pmc_switch_mck_to_pllack+0x5a>
  401526:	3b01      	subs	r3, #1
  401528:	d1f9      	bne.n	40151e <pmc_switch_mck_to_pllack+0x46>
  40152a:	2001      	movs	r0, #1
  40152c:	4770      	bx	lr
  40152e:	2000      	movs	r0, #0
  401530:	4770      	bx	lr
  401532:	2000      	movs	r0, #0
  401534:	4770      	bx	lr
  401536:	bf00      	nop
  401538:	400e0400 	.word	0x400e0400

0040153c <pmc_switch_mainck_to_fastrc>:
  40153c:	4911      	ldr	r1, [pc, #68]	; (401584 <pmc_switch_mainck_to_fastrc+0x48>)
  40153e:	6a0a      	ldr	r2, [r1, #32]
  401540:	f442 125c 	orr.w	r2, r2, #3604480	; 0x370000
  401544:	f042 0208 	orr.w	r2, r2, #8
  401548:	620a      	str	r2, [r1, #32]
  40154a:	460a      	mov	r2, r1
  40154c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40154e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  401552:	d0fb      	beq.n	40154c <pmc_switch_mainck_to_fastrc+0x10>
  401554:	4a0b      	ldr	r2, [pc, #44]	; (401584 <pmc_switch_mainck_to_fastrc+0x48>)
  401556:	6a13      	ldr	r3, [r2, #32]
  401558:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40155c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401560:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401564:	4318      	orrs	r0, r3
  401566:	6210      	str	r0, [r2, #32]
  401568:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40156a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  40156e:	d0fb      	beq.n	401568 <pmc_switch_mainck_to_fastrc+0x2c>
  401570:	4a04      	ldr	r2, [pc, #16]	; (401584 <pmc_switch_mainck_to_fastrc+0x48>)
  401572:	6a13      	ldr	r3, [r2, #32]
  401574:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  401578:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  40157c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401580:	6213      	str	r3, [r2, #32]
  401582:	4770      	bx	lr
  401584:	400e0400 	.word	0x400e0400

00401588 <pmc_osc_is_ready_mainck>:
  401588:	4b02      	ldr	r3, [pc, #8]	; (401594 <pmc_osc_is_ready_mainck+0xc>)
  40158a:	6e98      	ldr	r0, [r3, #104]	; 0x68
  40158c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401590:	4770      	bx	lr
  401592:	bf00      	nop
  401594:	400e0400 	.word	0x400e0400

00401598 <pmc_disable_pllack>:
  401598:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40159c:	4b01      	ldr	r3, [pc, #4]	; (4015a4 <pmc_disable_pllack+0xc>)
  40159e:	629a      	str	r2, [r3, #40]	; 0x28
  4015a0:	4770      	bx	lr
  4015a2:	bf00      	nop
  4015a4:	400e0400 	.word	0x400e0400

004015a8 <pmc_is_locked_pllack>:
  4015a8:	4b02      	ldr	r3, [pc, #8]	; (4015b4 <pmc_is_locked_pllack+0xc>)
  4015aa:	6e98      	ldr	r0, [r3, #104]	; 0x68
  4015ac:	f000 0002 	and.w	r0, r0, #2
  4015b0:	4770      	bx	lr
  4015b2:	bf00      	nop
  4015b4:	400e0400 	.word	0x400e0400

004015b8 <pmc_enable_periph_clk>:
  4015b8:	282f      	cmp	r0, #47	; 0x2f
  4015ba:	d81e      	bhi.n	4015fa <pmc_enable_periph_clk+0x42>
  4015bc:	281f      	cmp	r0, #31
  4015be:	d80c      	bhi.n	4015da <pmc_enable_periph_clk+0x22>
  4015c0:	4b11      	ldr	r3, [pc, #68]	; (401608 <pmc_enable_periph_clk+0x50>)
  4015c2:	699a      	ldr	r2, [r3, #24]
  4015c4:	2301      	movs	r3, #1
  4015c6:	4083      	lsls	r3, r0
  4015c8:	4393      	bics	r3, r2
  4015ca:	d018      	beq.n	4015fe <pmc_enable_periph_clk+0x46>
  4015cc:	2301      	movs	r3, #1
  4015ce:	fa03 f000 	lsl.w	r0, r3, r0
  4015d2:	4b0d      	ldr	r3, [pc, #52]	; (401608 <pmc_enable_periph_clk+0x50>)
  4015d4:	6118      	str	r0, [r3, #16]
  4015d6:	2000      	movs	r0, #0
  4015d8:	4770      	bx	lr
  4015da:	3820      	subs	r0, #32
  4015dc:	4b0a      	ldr	r3, [pc, #40]	; (401608 <pmc_enable_periph_clk+0x50>)
  4015de:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4015e2:	2301      	movs	r3, #1
  4015e4:	4083      	lsls	r3, r0
  4015e6:	4393      	bics	r3, r2
  4015e8:	d00b      	beq.n	401602 <pmc_enable_periph_clk+0x4a>
  4015ea:	2301      	movs	r3, #1
  4015ec:	fa03 f000 	lsl.w	r0, r3, r0
  4015f0:	4b05      	ldr	r3, [pc, #20]	; (401608 <pmc_enable_periph_clk+0x50>)
  4015f2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
  4015f6:	2000      	movs	r0, #0
  4015f8:	4770      	bx	lr
  4015fa:	2001      	movs	r0, #1
  4015fc:	4770      	bx	lr
  4015fe:	2000      	movs	r0, #0
  401600:	4770      	bx	lr
  401602:	2000      	movs	r0, #0
  401604:	4770      	bx	lr
  401606:	bf00      	nop
  401608:	400e0400 	.word	0x400e0400

0040160c <pmc_disable_periph_clk>:
  40160c:	282f      	cmp	r0, #47	; 0x2f
  40160e:	d822      	bhi.n	401656 <pmc_disable_periph_clk+0x4a>
  401610:	281f      	cmp	r0, #31
  401612:	d80e      	bhi.n	401632 <pmc_disable_periph_clk+0x26>
  401614:	4b11      	ldr	r3, [pc, #68]	; (40165c <pmc_disable_periph_clk+0x50>)
  401616:	699a      	ldr	r2, [r3, #24]
  401618:	2301      	movs	r3, #1
  40161a:	4083      	lsls	r3, r0
  40161c:	4393      	bics	r3, r2
  40161e:	d001      	beq.n	401624 <pmc_disable_periph_clk+0x18>
  401620:	2000      	movs	r0, #0
  401622:	4770      	bx	lr
  401624:	2301      	movs	r3, #1
  401626:	fa03 f000 	lsl.w	r0, r3, r0
  40162a:	4b0c      	ldr	r3, [pc, #48]	; (40165c <pmc_disable_periph_clk+0x50>)
  40162c:	6158      	str	r0, [r3, #20]
  40162e:	2000      	movs	r0, #0
  401630:	4770      	bx	lr
  401632:	3820      	subs	r0, #32
  401634:	4b09      	ldr	r3, [pc, #36]	; (40165c <pmc_disable_periph_clk+0x50>)
  401636:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40163a:	2301      	movs	r3, #1
  40163c:	4083      	lsls	r3, r0
  40163e:	4393      	bics	r3, r2
  401640:	d001      	beq.n	401646 <pmc_disable_periph_clk+0x3a>
  401642:	2000      	movs	r0, #0
  401644:	4770      	bx	lr
  401646:	2301      	movs	r3, #1
  401648:	fa03 f000 	lsl.w	r0, r3, r0
  40164c:	4b03      	ldr	r3, [pc, #12]	; (40165c <pmc_disable_periph_clk+0x50>)
  40164e:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
  401652:	2000      	movs	r0, #0
  401654:	4770      	bx	lr
  401656:	2001      	movs	r0, #1
  401658:	4770      	bx	lr
  40165a:	bf00      	nop
  40165c:	400e0400 	.word	0x400e0400

00401660 <pmc_switch_udpck_to_pllack>:
  401660:	0200      	lsls	r0, r0, #8
  401662:	f400 6070 	and.w	r0, r0, #3840	; 0xf00
  401666:	4b01      	ldr	r3, [pc, #4]	; (40166c <pmc_switch_udpck_to_pllack+0xc>)
  401668:	6398      	str	r0, [r3, #56]	; 0x38
  40166a:	4770      	bx	lr
  40166c:	400e0400 	.word	0x400e0400

00401670 <pmc_enable_udpck>:
  401670:	2280      	movs	r2, #128	; 0x80
  401672:	4b01      	ldr	r3, [pc, #4]	; (401678 <pmc_enable_udpck+0x8>)
  401674:	601a      	str	r2, [r3, #0]
  401676:	4770      	bx	lr
  401678:	400e0400 	.word	0x400e0400

0040167c <pmc_set_fast_startup_input>:
  40167c:	4b03      	ldr	r3, [pc, #12]	; (40168c <pmc_set_fast_startup_input+0x10>)
  40167e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401680:	f3c0 0012 	ubfx	r0, r0, #0, #19
  401684:	4310      	orrs	r0, r2
  401686:	6718      	str	r0, [r3, #112]	; 0x70
  401688:	4770      	bx	lr
  40168a:	bf00      	nop
  40168c:	400e0400 	.word	0x400e0400

00401690 <pmc_is_wakeup_clocks_restored>:
  401690:	4b02      	ldr	r3, [pc, #8]	; (40169c <pmc_is_wakeup_clocks_restored+0xc>)
  401692:	7818      	ldrb	r0, [r3, #0]
  401694:	f080 0001 	eor.w	r0, r0, #1
  401698:	4770      	bx	lr
  40169a:	bf00      	nop
  40169c:	20000de0 	.word	0x20000de0

004016a0 <pwm_clocks_generate>:
  4016a0:	b4f0      	push	{r4, r5, r6, r7}
  4016a2:	b08c      	sub	sp, #48	; 0x30
  4016a4:	4607      	mov	r7, r0
  4016a6:	460e      	mov	r6, r1
  4016a8:	ac01      	add	r4, sp, #4
  4016aa:	4d11      	ldr	r5, [pc, #68]	; (4016f0 <pwm_clocks_generate+0x50>)
  4016ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4016ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4016b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4016b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4016b4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  4016b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  4016bc:	aa01      	add	r2, sp, #4
  4016be:	2300      	movs	r3, #0
  4016c0:	f852 0b04 	ldr.w	r0, [r2], #4
  4016c4:	fbb6 f0f0 	udiv	r0, r6, r0
  4016c8:	fbb0 f0f7 	udiv	r0, r0, r7
  4016cc:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  4016d0:	d907      	bls.n	4016e2 <pwm_clocks_generate+0x42>
  4016d2:	3301      	adds	r3, #1
  4016d4:	2b0b      	cmp	r3, #11
  4016d6:	d1f3      	bne.n	4016c0 <pwm_clocks_generate+0x20>
  4016d8:	f64f 70ff 	movw	r0, #65535	; 0xffff
  4016dc:	b00c      	add	sp, #48	; 0x30
  4016de:	bcf0      	pop	{r4, r5, r6, r7}
  4016e0:	4770      	bx	lr
  4016e2:	2b0a      	cmp	r3, #10
  4016e4:	bf94      	ite	ls
  4016e6:	ea40 2003 	orrls.w	r0, r0, r3, lsl #8
  4016ea:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
  4016ee:	e7f5      	b.n	4016dc <pwm_clocks_generate+0x3c>
  4016f0:	00409ba4 	.word	0x00409ba4

004016f4 <pwm_init>:
  4016f4:	b570      	push	{r4, r5, r6, lr}
  4016f6:	4606      	mov	r6, r0
  4016f8:	460d      	mov	r5, r1
  4016fa:	680c      	ldr	r4, [r1, #0]
  4016fc:	b144      	cbz	r4, 401710 <pwm_init+0x1c>
  4016fe:	6889      	ldr	r1, [r1, #8]
  401700:	4620      	mov	r0, r4
  401702:	4b0c      	ldr	r3, [pc, #48]	; (401734 <pwm_init+0x40>)
  401704:	4798      	blx	r3
  401706:	4604      	mov	r4, r0
  401708:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40170c:	4298      	cmp	r0, r3
  40170e:	d00c      	beq.n	40172a <pwm_init+0x36>
  401710:	6868      	ldr	r0, [r5, #4]
  401712:	b140      	cbz	r0, 401726 <pwm_init+0x32>
  401714:	68a9      	ldr	r1, [r5, #8]
  401716:	4b07      	ldr	r3, [pc, #28]	; (401734 <pwm_init+0x40>)
  401718:	4798      	blx	r3
  40171a:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40171e:	4298      	cmp	r0, r3
  401720:	d005      	beq.n	40172e <pwm_init+0x3a>
  401722:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
  401726:	6034      	str	r4, [r6, #0]
  401728:	2400      	movs	r4, #0
  40172a:	4620      	mov	r0, r4
  40172c:	bd70      	pop	{r4, r5, r6, pc}
  40172e:	4604      	mov	r4, r0
  401730:	e7fb      	b.n	40172a <pwm_init+0x36>
  401732:	bf00      	nop
  401734:	004016a1 	.word	0x004016a1

00401738 <pwm_channel_init>:
  401738:	b470      	push	{r4, r5, r6}
  40173a:	680a      	ldr	r2, [r1, #0]
  40173c:	684b      	ldr	r3, [r1, #4]
  40173e:	f003 030f 	and.w	r3, r3, #15
  401742:	8a8c      	ldrh	r4, [r1, #20]
  401744:	4323      	orrs	r3, r4
  401746:	890c      	ldrh	r4, [r1, #8]
  401748:	4323      	orrs	r3, r4
  40174a:	7a8c      	ldrb	r4, [r1, #10]
  40174c:	ea43 2344 	orr.w	r3, r3, r4, lsl #9
  401750:	7d8c      	ldrb	r4, [r1, #22]
  401752:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  401756:	7dcc      	ldrb	r4, [r1, #23]
  401758:	ea43 4344 	orr.w	r3, r3, r4, lsl #17
  40175c:	7e0c      	ldrb	r4, [r1, #24]
  40175e:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
  401762:	eb00 1442 	add.w	r4, r0, r2, lsl #5
  401766:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
  40176a:	68cb      	ldr	r3, [r1, #12]
  40176c:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
  401770:	690b      	ldr	r3, [r1, #16]
  401772:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
  401776:	7d8b      	ldrb	r3, [r1, #22]
  401778:	b13b      	cbz	r3, 40178a <pwm_channel_init+0x52>
  40177a:	8b8c      	ldrh	r4, [r1, #28]
  40177c:	8b4b      	ldrh	r3, [r1, #26]
  40177e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  401782:	eb00 1442 	add.w	r4, r0, r2, lsl #5
  401786:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
  40178a:	6c85      	ldr	r5, [r0, #72]	; 0x48
  40178c:	f04f 1301 	mov.w	r3, #65537	; 0x10001
  401790:	4093      	lsls	r3, r2
  401792:	43db      	mvns	r3, r3
  401794:	401d      	ands	r5, r3
  401796:	7fcc      	ldrb	r4, [r1, #31]
  401798:	fa04 f602 	lsl.w	r6, r4, r2
  40179c:	7f8c      	ldrb	r4, [r1, #30]
  40179e:	4094      	lsls	r4, r2
  4017a0:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
  4017a4:	432c      	orrs	r4, r5
  4017a6:	6484      	str	r4, [r0, #72]	; 0x48
  4017a8:	6c44      	ldr	r4, [r0, #68]	; 0x44
  4017aa:	4023      	ands	r3, r4
  4017ac:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
  4017b0:	fa04 f502 	lsl.w	r5, r4, r2
  4017b4:	f891 4020 	ldrb.w	r4, [r1, #32]
  4017b8:	4094      	lsls	r4, r2
  4017ba:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4017be:	4323      	orrs	r3, r4
  4017c0:	6443      	str	r3, [r0, #68]	; 0x44
  4017c2:	2301      	movs	r3, #1
  4017c4:	4093      	lsls	r3, r2
  4017c6:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
  4017ca:	2c00      	cmp	r4, #0
  4017cc:	d043      	beq.n	401856 <pwm_channel_init+0x11e>
  4017ce:	6a04      	ldr	r4, [r0, #32]
  4017d0:	431c      	orrs	r4, r3
  4017d2:	6204      	str	r4, [r0, #32]
  4017d4:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
  4017d8:	2c02      	cmp	r4, #2
  4017da:	d041      	beq.n	401860 <pwm_channel_init+0x128>
  4017dc:	f8d0 50c0 	ldr.w	r5, [r0, #192]	; 0xc0
  4017e0:	43dc      	mvns	r4, r3
  4017e2:	4025      	ands	r5, r4
  4017e4:	f8c0 50c0 	str.w	r5, [r0, #192]	; 0xc0
  4017e8:	f891 5024 	ldrb.w	r5, [r1, #36]	; 0x24
  4017ec:	2d01      	cmp	r5, #1
  4017ee:	bf07      	ittee	eq
  4017f0:	6e84      	ldreq	r4, [r0, #104]	; 0x68
  4017f2:	431c      	orreq	r4, r3
  4017f4:	6e85      	ldrne	r5, [r0, #104]	; 0x68
  4017f6:	402c      	andne	r4, r5
  4017f8:	6684      	str	r4, [r0, #104]	; 0x68
  4017fa:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
  4017fe:	2c02      	cmp	r4, #2
  401800:	d034      	beq.n	40186c <pwm_channel_init+0x134>
  401802:	f8d0 50c0 	ldr.w	r5, [r0, #192]	; 0xc0
  401806:	041b      	lsls	r3, r3, #16
  401808:	43dc      	mvns	r4, r3
  40180a:	4025      	ands	r5, r4
  40180c:	f8c0 50c0 	str.w	r5, [r0, #192]	; 0xc0
  401810:	f891 5025 	ldrb.w	r5, [r1, #37]	; 0x25
  401814:	2d01      	cmp	r5, #1
  401816:	d030      	beq.n	40187a <pwm_channel_init+0x142>
  401818:	6e83      	ldr	r3, [r0, #104]	; 0x68
  40181a:	401c      	ands	r4, r3
  40181c:	6684      	str	r4, [r0, #104]	; 0x68
  40181e:	00d2      	lsls	r2, r2, #3
  401820:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
  401822:	23ff      	movs	r3, #255	; 0xff
  401824:	4093      	lsls	r3, r2
  401826:	ea24 0403 	bic.w	r4, r4, r3
  40182a:	f891 3023 	ldrb.w	r3, [r1, #35]	; 0x23
  40182e:	fa03 f202 	lsl.w	r2, r3, r2
  401832:	4322      	orrs	r2, r4
  401834:	66c2      	str	r2, [r0, #108]	; 0x6c
  401836:	680b      	ldr	r3, [r1, #0]
  401838:	b953      	cbnz	r3, 401850 <pwm_channel_init+0x118>
  40183a:	f891 302c 	ldrb.w	r3, [r1, #44]	; 0x2c
  40183e:	2b01      	cmp	r3, #1
  401840:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  401842:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401846:	bf08      	it	eq
  401848:	f043 7380 	orreq.w	r3, r3, #16777216	; 0x1000000
  40184c:	f8c0 30a0 	str.w	r3, [r0, #160]	; 0xa0
  401850:	2000      	movs	r0, #0
  401852:	bc70      	pop	{r4, r5, r6}
  401854:	4770      	bx	lr
  401856:	6a04      	ldr	r4, [r0, #32]
  401858:	ea24 0403 	bic.w	r4, r4, r3
  40185c:	6204      	str	r4, [r0, #32]
  40185e:	e7b9      	b.n	4017d4 <pwm_channel_init+0x9c>
  401860:	f8d0 40c0 	ldr.w	r4, [r0, #192]	; 0xc0
  401864:	431c      	orrs	r4, r3
  401866:	f8c0 40c0 	str.w	r4, [r0, #192]	; 0xc0
  40186a:	e7c6      	b.n	4017fa <pwm_channel_init+0xc2>
  40186c:	f8d0 40c0 	ldr.w	r4, [r0, #192]	; 0xc0
  401870:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
  401874:	f8c0 30c0 	str.w	r3, [r0, #192]	; 0xc0
  401878:	e7d1      	b.n	40181e <pwm_channel_init+0xe6>
  40187a:	6e84      	ldr	r4, [r0, #104]	; 0x68
  40187c:	4323      	orrs	r3, r4
  40187e:	6683      	str	r3, [r0, #104]	; 0x68
  401880:	e7cd      	b.n	40181e <pwm_channel_init+0xe6>

00401882 <pwm_channel_enable>:
  401882:	2301      	movs	r3, #1
  401884:	fa03 f101 	lsl.w	r1, r3, r1
  401888:	6041      	str	r1, [r0, #4]
  40188a:	4770      	bx	lr

0040188c <pwm_channel_disable>:
  40188c:	2301      	movs	r3, #1
  40188e:	fa03 f101 	lsl.w	r1, r3, r1
  401892:	6081      	str	r1, [r0, #8]
  401894:	4770      	bx	lr

00401896 <pwm_channel_get_interrupt_status>:
  401896:	69c0      	ldr	r0, [r0, #28]
  401898:	4770      	bx	lr

0040189a <pwm_channel_enable_interrupt>:
  40189a:	3210      	adds	r2, #16
  40189c:	2301      	movs	r3, #1
  40189e:	fa03 f202 	lsl.w	r2, r3, r2
  4018a2:	fa03 f101 	lsl.w	r1, r3, r1
  4018a6:	430a      	orrs	r2, r1
  4018a8:	6102      	str	r2, [r0, #16]
  4018aa:	4770      	bx	lr

004018ac <rstc_disable_user_reset>:
  4018ac:	6883      	ldr	r3, [r0, #8]
  4018ae:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4018b2:	f023 0301 	bic.w	r3, r3, #1
  4018b6:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  4018ba:	6083      	str	r3, [r0, #8]
  4018bc:	4770      	bx	lr

004018be <rstc_enable_user_reset_interrupt>:
  4018be:	6883      	ldr	r3, [r0, #8]
  4018c0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4018c4:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  4018c8:	f043 0310 	orr.w	r3, r3, #16
  4018cc:	6083      	str	r3, [r0, #8]
  4018ce:	4770      	bx	lr

004018d0 <rstc_get_status>:
  4018d0:	6840      	ldr	r0, [r0, #4]
  4018d2:	4770      	bx	lr

004018d4 <rtt_init>:
  4018d4:	4b03      	ldr	r3, [pc, #12]	; (4018e4 <rtt_init+0x10>)
  4018d6:	681b      	ldr	r3, [r3, #0]
  4018d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4018dc:	4319      	orrs	r1, r3
  4018de:	6001      	str	r1, [r0, #0]
  4018e0:	2000      	movs	r0, #0
  4018e2:	4770      	bx	lr
  4018e4:	20000de4 	.word	0x20000de4

004018e8 <rtt_enable_interrupt>:
  4018e8:	6802      	ldr	r2, [r0, #0]
  4018ea:	4b03      	ldr	r3, [pc, #12]	; (4018f8 <rtt_enable_interrupt+0x10>)
  4018ec:	681b      	ldr	r3, [r3, #0]
  4018ee:	4319      	orrs	r1, r3
  4018f0:	4311      	orrs	r1, r2
  4018f2:	6001      	str	r1, [r0, #0]
  4018f4:	4770      	bx	lr
  4018f6:	bf00      	nop
  4018f8:	20000de4 	.word	0x20000de4

004018fc <rtt_disable_interrupt>:
  4018fc:	6803      	ldr	r3, [r0, #0]
  4018fe:	ea23 0101 	bic.w	r1, r3, r1
  401902:	4b02      	ldr	r3, [pc, #8]	; (40190c <rtt_disable_interrupt+0x10>)
  401904:	681b      	ldr	r3, [r3, #0]
  401906:	4319      	orrs	r1, r3
  401908:	6001      	str	r1, [r0, #0]
  40190a:	4770      	bx	lr
  40190c:	20000de4 	.word	0x20000de4

00401910 <rtt_read_timer_value>:
  401910:	6882      	ldr	r2, [r0, #8]
  401912:	6883      	ldr	r3, [r0, #8]
  401914:	429a      	cmp	r2, r3
  401916:	d003      	beq.n	401920 <rtt_read_timer_value+0x10>
  401918:	6882      	ldr	r2, [r0, #8]
  40191a:	6883      	ldr	r3, [r0, #8]
  40191c:	4293      	cmp	r3, r2
  40191e:	d1fb      	bne.n	401918 <rtt_read_timer_value+0x8>
  401920:	4618      	mov	r0, r3
  401922:	4770      	bx	lr

00401924 <rtt_get_status>:
  401924:	68c0      	ldr	r0, [r0, #12]
  401926:	4770      	bx	lr

00401928 <spi_enable_clock>:
  401928:	b508      	push	{r3, lr}
  40192a:	2013      	movs	r0, #19
  40192c:	4b01      	ldr	r3, [pc, #4]	; (401934 <spi_enable_clock+0xc>)
  40192e:	4798      	blx	r3
  401930:	bd08      	pop	{r3, pc}
  401932:	bf00      	nop
  401934:	004015b9 	.word	0x004015b9

00401938 <spi_set_peripheral_chip_select_value>:
  401938:	6843      	ldr	r3, [r0, #4]
  40193a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40193e:	6043      	str	r3, [r0, #4]
  401940:	6843      	ldr	r3, [r0, #4]
  401942:	0409      	lsls	r1, r1, #16
  401944:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  401948:	4319      	orrs	r1, r3
  40194a:	6041      	str	r1, [r0, #4]
  40194c:	4770      	bx	lr

0040194e <spi_write>:
  40194e:	b430      	push	{r4, r5}
  401950:	f643 2499 	movw	r4, #15001	; 0x3a99
  401954:	6905      	ldr	r5, [r0, #16]
  401956:	f015 0f02 	tst.w	r5, #2
  40195a:	d103      	bne.n	401964 <spi_write+0x16>
  40195c:	3c01      	subs	r4, #1
  40195e:	d1f9      	bne.n	401954 <spi_write+0x6>
  401960:	2001      	movs	r0, #1
  401962:	e00c      	b.n	40197e <spi_write+0x30>
  401964:	6844      	ldr	r4, [r0, #4]
  401966:	f014 0f02 	tst.w	r4, #2
  40196a:	d006      	beq.n	40197a <spi_write+0x2c>
  40196c:	0412      	lsls	r2, r2, #16
  40196e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  401972:	4311      	orrs	r1, r2
  401974:	b10b      	cbz	r3, 40197a <spi_write+0x2c>
  401976:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
  40197a:	60c1      	str	r1, [r0, #12]
  40197c:	2000      	movs	r0, #0
  40197e:	bc30      	pop	{r4, r5}
  401980:	4770      	bx	lr

00401982 <spi_set_clock_polarity>:
  401982:	b932      	cbnz	r2, 401992 <spi_set_clock_polarity+0x10>
  401984:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  401988:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40198a:	f023 0301 	bic.w	r3, r3, #1
  40198e:	6303      	str	r3, [r0, #48]	; 0x30
  401990:	4770      	bx	lr
  401992:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  401996:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401998:	f043 0301 	orr.w	r3, r3, #1
  40199c:	6303      	str	r3, [r0, #48]	; 0x30
  40199e:	4770      	bx	lr

004019a0 <spi_set_clock_phase>:
  4019a0:	b932      	cbnz	r2, 4019b0 <spi_set_clock_phase+0x10>
  4019a2:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  4019a6:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4019a8:	f023 0302 	bic.w	r3, r3, #2
  4019ac:	6303      	str	r3, [r0, #48]	; 0x30
  4019ae:	4770      	bx	lr
  4019b0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  4019b4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4019b6:	f043 0302 	orr.w	r3, r3, #2
  4019ba:	6303      	str	r3, [r0, #48]	; 0x30
  4019bc:	4770      	bx	lr

004019be <spi_set_bits_per_transfer>:
  4019be:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  4019c2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4019c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4019c8:	630b      	str	r3, [r1, #48]	; 0x30
  4019ca:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4019cc:	431a      	orrs	r2, r3
  4019ce:	630a      	str	r2, [r1, #48]	; 0x30
  4019d0:	4770      	bx	lr

004019d2 <spi_set_baudrate_div>:
  4019d2:	b17a      	cbz	r2, 4019f4 <spi_set_baudrate_div+0x22>
  4019d4:	b410      	push	{r4}
  4019d6:	4614      	mov	r4, r2
  4019d8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  4019dc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4019de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4019e2:	630b      	str	r3, [r1, #48]	; 0x30
  4019e4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4019e6:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4019ea:	630a      	str	r2, [r1, #48]	; 0x30
  4019ec:	2000      	movs	r0, #0
  4019ee:	f85d 4b04 	ldr.w	r4, [sp], #4
  4019f2:	4770      	bx	lr
  4019f4:	f04f 30ff 	mov.w	r0, #4294967295
  4019f8:	4770      	bx	lr

004019fa <spi_set_transfer_delay>:
  4019fa:	b410      	push	{r4}
  4019fc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  401a00:	6b08      	ldr	r0, [r1, #48]	; 0x30
  401a02:	b280      	uxth	r0, r0
  401a04:	6308      	str	r0, [r1, #48]	; 0x30
  401a06:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  401a08:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  401a0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  401a10:	630b      	str	r3, [r1, #48]	; 0x30
  401a12:	f85d 4b04 	ldr.w	r4, [sp], #4
  401a16:	4770      	bx	lr

00401a18 <udd_sleep_mode>:
/*! \brief Authorize or not the CPU powerdown mode
 *
 * \param b_enable   true to authorize idle mode
 */
static void udd_sleep_mode(bool b_idle)
{
  401a18:	b082      	sub	sp, #8
	if (!b_idle && udd_b_idle) {
  401a1a:	4601      	mov	r1, r0
  401a1c:	bb28      	cbnz	r0, 401a6a <udd_sleep_mode+0x52>
  401a1e:	4b24      	ldr	r3, [pc, #144]	; (401ab0 <udd_sleep_mode+0x98>)
  401a20:	781b      	ldrb	r3, [r3, #0]
  401a22:	b91b      	cbnz	r3, 401a2c <udd_sleep_mode+0x14>
		sleepmgr_unlock_mode(UDP_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
		sleepmgr_lock_mode(UDP_SLEEP_MODE_USB_IDLE);
	}
	udd_b_idle = b_idle;
  401a24:	4b22      	ldr	r3, [pc, #136]	; (401ab0 <udd_sleep_mode+0x98>)
  401a26:	7019      	strb	r1, [r3, #0]
}
  401a28:	b002      	add	sp, #8
  401a2a:	4770      	bx	lr
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
  401a2c:	4b21      	ldr	r3, [pc, #132]	; (401ab4 <udd_sleep_mode+0x9c>)
  401a2e:	789b      	ldrb	r3, [r3, #2]
  401a30:	b903      	cbnz	r3, 401a34 <udd_sleep_mode+0x1c>
  401a32:	e7fe      	b.n	401a32 <udd_sleep_mode+0x1a>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401a34:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401a38:	fab3 f383 	clz	r3, r3
  401a3c:	095b      	lsrs	r3, r3, #5
  401a3e:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401a40:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  401a42:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401a46:	2200      	movs	r2, #0
  401a48:	4b1b      	ldr	r3, [pc, #108]	; (401ab8 <udd_sleep_mode+0xa0>)
  401a4a:	701a      	strb	r2, [r3, #0]
	return flags;
  401a4c:	9800      	ldr	r0, [sp, #0]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
  401a4e:	4a19      	ldr	r2, [pc, #100]	; (401ab4 <udd_sleep_mode+0x9c>)
  401a50:	7893      	ldrb	r3, [r2, #2]
  401a52:	3b01      	subs	r3, #1
  401a54:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401a56:	2800      	cmp	r0, #0
  401a58:	d0e4      	beq.n	401a24 <udd_sleep_mode+0xc>
		cpu_irq_enable();
  401a5a:	2201      	movs	r2, #1
  401a5c:	4b16      	ldr	r3, [pc, #88]	; (401ab8 <udd_sleep_mode+0xa0>)
  401a5e:	701a      	strb	r2, [r3, #0]
  401a60:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401a64:	b662      	cpsie	i
  401a66:	e7dd      	b.n	401a24 <udd_sleep_mode+0xc>
  401a68:	e7fe      	b.n	401a68 <udd_sleep_mode+0x50>
	if (b_idle && !udd_b_idle) {
  401a6a:	4b11      	ldr	r3, [pc, #68]	; (401ab0 <udd_sleep_mode+0x98>)
  401a6c:	781b      	ldrb	r3, [r3, #0]
  401a6e:	2b00      	cmp	r3, #0
  401a70:	d1d8      	bne.n	401a24 <udd_sleep_mode+0xc>
	if(sleepmgr_locks[mode] >= 0xff) {
  401a72:	4b10      	ldr	r3, [pc, #64]	; (401ab4 <udd_sleep_mode+0x9c>)
  401a74:	789b      	ldrb	r3, [r3, #2]
  401a76:	2bff      	cmp	r3, #255	; 0xff
  401a78:	d0f6      	beq.n	401a68 <udd_sleep_mode+0x50>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401a7a:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401a7e:	fab3 f383 	clz	r3, r3
  401a82:	095b      	lsrs	r3, r3, #5
  401a84:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401a86:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  401a88:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401a8c:	2200      	movs	r2, #0
  401a8e:	4b0a      	ldr	r3, [pc, #40]	; (401ab8 <udd_sleep_mode+0xa0>)
  401a90:	701a      	strb	r2, [r3, #0]
	return flags;
  401a92:	9801      	ldr	r0, [sp, #4]
	++sleepmgr_locks[mode];
  401a94:	4a07      	ldr	r2, [pc, #28]	; (401ab4 <udd_sleep_mode+0x9c>)
  401a96:	7893      	ldrb	r3, [r2, #2]
  401a98:	3301      	adds	r3, #1
  401a9a:	7093      	strb	r3, [r2, #2]
	if (cpu_irq_is_enabled_flags(flags))
  401a9c:	2800      	cmp	r0, #0
  401a9e:	d0c1      	beq.n	401a24 <udd_sleep_mode+0xc>
		cpu_irq_enable();
  401aa0:	2201      	movs	r2, #1
  401aa2:	4b05      	ldr	r3, [pc, #20]	; (401ab8 <udd_sleep_mode+0xa0>)
  401aa4:	701a      	strb	r2, [r3, #0]
  401aa6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401aaa:	b662      	cpsie	i
  401aac:	e7ba      	b.n	401a24 <udd_sleep_mode+0xc>
  401aae:	bf00      	nop
  401ab0:	20000de9 	.word	0x20000de9
  401ab4:	20006d50 	.word	0x20006d50
  401ab8:	20000134 	.word	0x20000134

00401abc <udd_ctrl_init>:
	cpu_irq_restore(flags);
}

static void udd_ctrl_init(void)
{
	udd_g_ctrlreq.callback = NULL;
  401abc:	4a03      	ldr	r2, [pc, #12]	; (401acc <udd_ctrl_init+0x10>)
  401abe:	2300      	movs	r3, #0
  401ac0:	6113      	str	r3, [r2, #16]
	udd_g_ctrlreq.over_under_run = NULL;
  401ac2:	6153      	str	r3, [r2, #20]
	udd_g_ctrlreq.payload_size = 0;
  401ac4:	8193      	strh	r3, [r2, #12]
	udd_ep_control_state = UDD_EPCTRL_SETUP;
  401ac6:	4a02      	ldr	r2, [pc, #8]	; (401ad0 <udd_ctrl_init+0x14>)
  401ac8:	7013      	strb	r3, [r2, #0]
  401aca:	4770      	bx	lr
  401acc:	20006dcc 	.word	0x20006dcc
  401ad0:	20000dee 	.word	0x20000dee

00401ad4 <udd_ctrl_stall_data>:
	udd_ack_bank0_received(0);
}


static void udd_ctrl_stall_data(void)
{
  401ad4:	b082      	sub	sp, #8
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
  401ad6:	2205      	movs	r2, #5
  401ad8:	4b0a      	ldr	r3, [pc, #40]	; (401b04 <udd_ctrl_stall_data+0x30>)
  401ada:	701a      	strb	r2, [r3, #0]
	udd_enable_stall_handshake(0);
  401adc:	4a0a      	ldr	r2, [pc, #40]	; (401b08 <udd_ctrl_stall_data+0x34>)
  401ade:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401ae0:	9301      	str	r3, [sp, #4]
  401ae2:	9b01      	ldr	r3, [sp, #4]
  401ae4:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401ae8:	9301      	str	r3, [sp, #4]
  401aea:	9b01      	ldr	r3, [sp, #4]
  401aec:	f043 0320 	orr.w	r3, r3, #32
  401af0:	9301      	str	r3, [sp, #4]
  401af2:	9b01      	ldr	r3, [sp, #4]
  401af4:	6313      	str	r3, [r2, #48]	; 0x30
  401af6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401af8:	f013 0f20 	tst.w	r3, #32
  401afc:	d0fb      	beq.n	401af6 <udd_ctrl_stall_data+0x22>
}
  401afe:	b002      	add	sp, #8
  401b00:	4770      	bx	lr
  401b02:	bf00      	nop
  401b04:	20000dee 	.word	0x20000dee
  401b08:	40084000 	.word	0x40084000

00401b0c <udd_ctrl_send_zlp_in>:


static void udd_ctrl_send_zlp_in(void)
{
  401b0c:	b082      	sub	sp, #8
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
  401b0e:	2203      	movs	r2, #3
  401b10:	4b0a      	ldr	r3, [pc, #40]	; (401b3c <udd_ctrl_send_zlp_in+0x30>)
  401b12:	701a      	strb	r2, [r3, #0]
	// Validate and send empty IN packet on control endpoint
	// Send ZLP on IN endpoint
	udd_set_transmit_ready(0);
  401b14:	4a0a      	ldr	r2, [pc, #40]	; (401b40 <udd_ctrl_send_zlp_in+0x34>)
  401b16:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401b18:	9301      	str	r3, [sp, #4]
  401b1a:	9b01      	ldr	r3, [sp, #4]
  401b1c:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401b20:	9301      	str	r3, [sp, #4]
  401b22:	9b01      	ldr	r3, [sp, #4]
  401b24:	f043 0310 	orr.w	r3, r3, #16
  401b28:	9301      	str	r3, [sp, #4]
  401b2a:	9b01      	ldr	r3, [sp, #4]
  401b2c:	6313      	str	r3, [r2, #48]	; 0x30
  401b2e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401b30:	f013 0f10 	tst.w	r3, #16
  401b34:	d0fb      	beq.n	401b2e <udd_ctrl_send_zlp_in+0x22>
}
  401b36:	b002      	add	sp, #8
  401b38:	4770      	bx	lr
  401b3a:	bf00      	nop
  401b3c:	20000dee 	.word	0x20000dee
  401b40:	40084000 	.word	0x40084000

00401b44 <udd_ctrl_endofrequest>:
	// because the buffer of control endpoint is already free
}


static void udd_ctrl_endofrequest(void)
{
  401b44:	b508      	push	{r3, lr}
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
  401b46:	4b02      	ldr	r3, [pc, #8]	; (401b50 <udd_ctrl_endofrequest+0xc>)
  401b48:	691b      	ldr	r3, [r3, #16]
  401b4a:	b103      	cbz	r3, 401b4e <udd_ctrl_endofrequest+0xa>
		udd_g_ctrlreq.callback();
  401b4c:	4798      	blx	r3
  401b4e:	bd08      	pop	{r3, pc}
  401b50:	20006dcc 	.word	0x20006dcc

00401b54 <udd_ctrl_in_sent>:
{
  401b54:	b530      	push	{r4, r5, lr}
  401b56:	b087      	sub	sp, #28
	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
  401b58:	4b63      	ldr	r3, [pc, #396]	; (401ce8 <udd_ctrl_in_sent+0x194>)
  401b5a:	781b      	ldrb	r3, [r3, #0]
  401b5c:	2b03      	cmp	r3, #3
  401b5e:	d029      	beq.n	401bb4 <udd_ctrl_in_sent+0x60>
	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
  401b60:	4b62      	ldr	r3, [pc, #392]	; (401cec <udd_ctrl_in_sent+0x198>)
  401b62:	881b      	ldrh	r3, [r3, #0]
  401b64:	4a62      	ldr	r2, [pc, #392]	; (401cf0 <udd_ctrl_in_sent+0x19c>)
  401b66:	8994      	ldrh	r4, [r2, #12]
  401b68:	1ae4      	subs	r4, r4, r3
  401b6a:	b2a4      	uxth	r4, r4
	if (0 == nb_remain) {
  401b6c:	2c00      	cmp	r4, #0
  401b6e:	d144      	bne.n	401bfa <udd_ctrl_in_sent+0xa6>
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
  401b70:	4a60      	ldr	r2, [pc, #384]	; (401cf4 <udd_ctrl_in_sent+0x1a0>)
  401b72:	8811      	ldrh	r1, [r2, #0]
  401b74:	440b      	add	r3, r1
  401b76:	b29b      	uxth	r3, r3
  401b78:	8013      	strh	r3, [r2, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_nb_trans)
  401b7a:	4a5d      	ldr	r2, [pc, #372]	; (401cf0 <udd_ctrl_in_sent+0x19c>)
  401b7c:	88d2      	ldrh	r2, [r2, #6]
  401b7e:	429a      	cmp	r2, r3
  401b80:	d003      	beq.n	401b8a <udd_ctrl_in_sent+0x36>
				|| b_shortpacket) {
  401b82:	4b5d      	ldr	r3, [pc, #372]	; (401cf8 <udd_ctrl_in_sent+0x1a4>)
  401b84:	781b      	ldrb	r3, [r3, #0]
  401b86:	2b00      	cmp	r3, #0
  401b88:	d02b      	beq.n	401be2 <udd_ctrl_in_sent+0x8e>
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
  401b8a:	2204      	movs	r2, #4
  401b8c:	4b56      	ldr	r3, [pc, #344]	; (401ce8 <udd_ctrl_in_sent+0x194>)
  401b8e:	701a      	strb	r2, [r3, #0]
			udd_ack_in_sent(0);
  401b90:	4a5a      	ldr	r2, [pc, #360]	; (401cfc <udd_ctrl_in_sent+0x1a8>)
  401b92:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401b94:	9301      	str	r3, [sp, #4]
  401b96:	9b01      	ldr	r3, [sp, #4]
  401b98:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401b9c:	9301      	str	r3, [sp, #4]
  401b9e:	9b01      	ldr	r3, [sp, #4]
  401ba0:	f023 0301 	bic.w	r3, r3, #1
  401ba4:	9301      	str	r3, [sp, #4]
  401ba6:	9b01      	ldr	r3, [sp, #4]
  401ba8:	6313      	str	r3, [r2, #48]	; 0x30
  401baa:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401bac:	f013 0f01 	tst.w	r3, #1
  401bb0:	d1fb      	bne.n	401baa <udd_ctrl_in_sent+0x56>
  401bb2:	e014      	b.n	401bde <udd_ctrl_in_sent+0x8a>
		udd_ack_in_sent(0);
  401bb4:	4a51      	ldr	r2, [pc, #324]	; (401cfc <udd_ctrl_in_sent+0x1a8>)
  401bb6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401bb8:	9300      	str	r3, [sp, #0]
  401bba:	9b00      	ldr	r3, [sp, #0]
  401bbc:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401bc0:	9300      	str	r3, [sp, #0]
  401bc2:	9b00      	ldr	r3, [sp, #0]
  401bc4:	f023 0301 	bic.w	r3, r3, #1
  401bc8:	9300      	str	r3, [sp, #0]
  401bca:	9b00      	ldr	r3, [sp, #0]
  401bcc:	6313      	str	r3, [r2, #48]	; 0x30
  401bce:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401bd0:	f013 0f01 	tst.w	r3, #1
  401bd4:	d1fb      	bne.n	401bce <udd_ctrl_in_sent+0x7a>
		udd_ctrl_endofrequest();
  401bd6:	4b4a      	ldr	r3, [pc, #296]	; (401d00 <udd_ctrl_in_sent+0x1ac>)
  401bd8:	4798      	blx	r3
		udd_ctrl_init();
  401bda:	4b4a      	ldr	r3, [pc, #296]	; (401d04 <udd_ctrl_in_sent+0x1b0>)
  401bdc:	4798      	blx	r3
}
  401bde:	b007      	add	sp, #28
  401be0:	bd30      	pop	{r4, r5, pc}
		if ((!udd_g_ctrlreq.over_under_run)
  401be2:	4b43      	ldr	r3, [pc, #268]	; (401cf0 <udd_ctrl_in_sent+0x19c>)
  401be4:	695b      	ldr	r3, [r3, #20]
  401be6:	2b00      	cmp	r3, #0
  401be8:	d05d      	beq.n	401ca6 <udd_ctrl_in_sent+0x152>
				|| (!udd_g_ctrlreq.over_under_run())) {
  401bea:	4798      	blx	r3
  401bec:	2800      	cmp	r0, #0
  401bee:	d05a      	beq.n	401ca6 <udd_ctrl_in_sent+0x152>
			udd_ctrl_payload_nb_trans = 0;
  401bf0:	2200      	movs	r2, #0
  401bf2:	4b3e      	ldr	r3, [pc, #248]	; (401cec <udd_ctrl_in_sent+0x198>)
  401bf4:	801a      	strh	r2, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
  401bf6:	4b3e      	ldr	r3, [pc, #248]	; (401cf0 <udd_ctrl_in_sent+0x19c>)
  401bf8:	899c      	ldrh	r4, [r3, #12]
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
  401bfa:	2c3f      	cmp	r4, #63	; 0x3f
  401bfc:	d953      	bls.n	401ca6 <udd_ctrl_in_sent+0x152>
		b_shortpacket = false;
  401bfe:	2200      	movs	r2, #0
  401c00:	4b3d      	ldr	r3, [pc, #244]	; (401cf8 <udd_ctrl_in_sent+0x1a4>)
  401c02:	701a      	strb	r2, [r3, #0]
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
  401c04:	2440      	movs	r4, #64	; 0x40
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  401c06:	4b3a      	ldr	r3, [pc, #232]	; (401cf0 <udd_ctrl_in_sent+0x19c>)
  401c08:	6899      	ldr	r1, [r3, #8]
  401c0a:	4b38      	ldr	r3, [pc, #224]	; (401cec <udd_ctrl_in_sent+0x198>)
  401c0c:	8818      	ldrh	r0, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401c0e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401c12:	fab3 f383 	clz	r3, r3
  401c16:	095b      	lsrs	r3, r3, #5
  401c18:	9305      	str	r3, [sp, #20]
  __ASM volatile ("cpsid i" : : : "memory");
  401c1a:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  401c1c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401c20:	2200      	movs	r2, #0
  401c22:	4b39      	ldr	r3, [pc, #228]	; (401d08 <udd_ctrl_in_sent+0x1b4>)
  401c24:	701a      	strb	r2, [r3, #0]
	return flags;
  401c26:	9d05      	ldr	r5, [sp, #20]
	if (Is_udd_bank0_received(0)) {
  401c28:	4b34      	ldr	r3, [pc, #208]	; (401cfc <udd_ctrl_in_sent+0x1a8>)
  401c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c2c:	f013 0f02 	tst.w	r3, #2
  401c30:	d13d      	bne.n	401cae <udd_ctrl_in_sent+0x15a>
	for (i = 0; i < nb_remain; i++) {
  401c32:	b14c      	cbz	r4, 401c48 <udd_ctrl_in_sent+0xf4>
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  401c34:	4401      	add	r1, r0
  401c36:	460a      	mov	r2, r1
		udd_endpoint_fifo_write(0, *ptr_src++);
  401c38:	4830      	ldr	r0, [pc, #192]	; (401cfc <udd_ctrl_in_sent+0x1a8>)
  401c3a:	f812 3b01 	ldrb.w	r3, [r2], #1
  401c3e:	6503      	str	r3, [r0, #80]	; 0x50
	for (i = 0; i < nb_remain; i++) {
  401c40:	1a53      	subs	r3, r2, r1
  401c42:	b2db      	uxtb	r3, r3
  401c44:	42a3      	cmp	r3, r4
  401c46:	d3f8      	bcc.n	401c3a <udd_ctrl_in_sent+0xe6>
	udd_ctrl_payload_nb_trans += nb_remain;
  401c48:	4b28      	ldr	r3, [pc, #160]	; (401cec <udd_ctrl_in_sent+0x198>)
  401c4a:	881a      	ldrh	r2, [r3, #0]
  401c4c:	4414      	add	r4, r2
  401c4e:	801c      	strh	r4, [r3, #0]
	udd_set_transmit_ready(0);
  401c50:	4a2a      	ldr	r2, [pc, #168]	; (401cfc <udd_ctrl_in_sent+0x1a8>)
  401c52:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401c54:	9303      	str	r3, [sp, #12]
  401c56:	9b03      	ldr	r3, [sp, #12]
  401c58:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401c5c:	9303      	str	r3, [sp, #12]
  401c5e:	9b03      	ldr	r3, [sp, #12]
  401c60:	f043 0310 	orr.w	r3, r3, #16
  401c64:	9303      	str	r3, [sp, #12]
  401c66:	9b03      	ldr	r3, [sp, #12]
  401c68:	6313      	str	r3, [r2, #48]	; 0x30
  401c6a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401c6c:	f013 0f10 	tst.w	r3, #16
  401c70:	d0fb      	beq.n	401c6a <udd_ctrl_in_sent+0x116>
	udd_ack_in_sent(0);
  401c72:	4a22      	ldr	r2, [pc, #136]	; (401cfc <udd_ctrl_in_sent+0x1a8>)
  401c74:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401c76:	9304      	str	r3, [sp, #16]
  401c78:	9b04      	ldr	r3, [sp, #16]
  401c7a:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401c7e:	9304      	str	r3, [sp, #16]
  401c80:	9b04      	ldr	r3, [sp, #16]
  401c82:	f023 0301 	bic.w	r3, r3, #1
  401c86:	9304      	str	r3, [sp, #16]
  401c88:	9b04      	ldr	r3, [sp, #16]
  401c8a:	6313      	str	r3, [r2, #48]	; 0x30
  401c8c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401c8e:	f013 0f01 	tst.w	r3, #1
  401c92:	d1fb      	bne.n	401c8c <udd_ctrl_in_sent+0x138>
	if (cpu_irq_is_enabled_flags(flags))
  401c94:	2d00      	cmp	r5, #0
  401c96:	d0a2      	beq.n	401bde <udd_ctrl_in_sent+0x8a>
		cpu_irq_enable();
  401c98:	2201      	movs	r2, #1
  401c9a:	4b1b      	ldr	r3, [pc, #108]	; (401d08 <udd_ctrl_in_sent+0x1b4>)
  401c9c:	701a      	strb	r2, [r3, #0]
  401c9e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401ca2:	b662      	cpsie	i
  401ca4:	e79b      	b.n	401bde <udd_ctrl_in_sent+0x8a>
		b_shortpacket = true;
  401ca6:	2201      	movs	r2, #1
  401ca8:	4b13      	ldr	r3, [pc, #76]	; (401cf8 <udd_ctrl_in_sent+0x1a4>)
  401caa:	701a      	strb	r2, [r3, #0]
  401cac:	e7ab      	b.n	401c06 <udd_ctrl_in_sent+0xb2>
	if (cpu_irq_is_enabled_flags(flags))
  401cae:	b12d      	cbz	r5, 401cbc <udd_ctrl_in_sent+0x168>
		cpu_irq_enable();
  401cb0:	2201      	movs	r2, #1
  401cb2:	4b15      	ldr	r3, [pc, #84]	; (401d08 <udd_ctrl_in_sent+0x1b4>)
  401cb4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  401cb6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401cba:	b662      	cpsie	i
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
  401cbc:	2204      	movs	r2, #4
  401cbe:	4b0a      	ldr	r3, [pc, #40]	; (401ce8 <udd_ctrl_in_sent+0x194>)
  401cc0:	701a      	strb	r2, [r3, #0]
		udd_ack_in_sent(0);
  401cc2:	4a0e      	ldr	r2, [pc, #56]	; (401cfc <udd_ctrl_in_sent+0x1a8>)
  401cc4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401cc6:	9302      	str	r3, [sp, #8]
  401cc8:	9b02      	ldr	r3, [sp, #8]
  401cca:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401cce:	9302      	str	r3, [sp, #8]
  401cd0:	9b02      	ldr	r3, [sp, #8]
  401cd2:	f023 0301 	bic.w	r3, r3, #1
  401cd6:	9302      	str	r3, [sp, #8]
  401cd8:	9b02      	ldr	r3, [sp, #8]
  401cda:	6313      	str	r3, [r2, #48]	; 0x30
  401cdc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401cde:	f013 0f01 	tst.w	r3, #1
  401ce2:	d1fb      	bne.n	401cdc <udd_ctrl_in_sent+0x188>
  401ce4:	e77b      	b.n	401bde <udd_ctrl_in_sent+0x8a>
  401ce6:	bf00      	nop
  401ce8:	20000dee 	.word	0x20000dee
  401cec:	20000dea 	.word	0x20000dea
  401cf0:	20006dcc 	.word	0x20006dcc
  401cf4:	20000dec 	.word	0x20000dec
  401cf8:	20000de8 	.word	0x20000de8
  401cfc:	40084000 	.word	0x40084000
  401d00:	00401b45 	.word	0x00401b45
  401d04:	00401abd 	.word	0x00401abd
  401d08:	20000134 	.word	0x20000134

00401d0c <udd_ep_finish_job>:
}


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, int status,
		uint8_t ep_num)
{
  401d0c:	b538      	push	{r3, r4, r5, lr}
	if (ptr_job->busy == false) {
  401d0e:	7c43      	ldrb	r3, [r0, #17]
  401d10:	f013 0f10 	tst.w	r3, #16
  401d14:	d016      	beq.n	401d44 <udd_ep_finish_job+0x38>
  401d16:	460d      	mov	r5, r1
		return; // No on-going job
	}
	ptr_job->busy = false;
  401d18:	7c43      	ldrb	r3, [r0, #17]
  401d1a:	f36f 1304 	bfc	r3, #4, #1
  401d1e:	7443      	strb	r3, [r0, #17]
	if (NULL == ptr_job->call_trans) {
  401d20:	6804      	ldr	r4, [r0, #0]
  401d22:	b17c      	cbz	r4, 401d44 <udd_ep_finish_job+0x38>
		return; // No callback linked to job
	}
	if (Is_udd_endpoint_type_in(ep_num)) {
  401d24:	f102 030c 	add.w	r3, r2, #12
  401d28:	4907      	ldr	r1, [pc, #28]	; (401d48 <udd_ep_finish_job+0x3c>)
  401d2a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  401d2e:	f413 6f80 	tst.w	r3, #1024	; 0x400
		ep_num |= USB_EP_DIR_IN;
  401d32:	bf18      	it	ne
  401d34:	f042 0280 	orrne.w	r2, r2, #128	; 0x80
	}
	ptr_job->call_trans((status == UDD_EP_TRANSFER_ABORT) ?
  401d38:	6881      	ldr	r1, [r0, #8]
  401d3a:	2d01      	cmp	r5, #1
  401d3c:	bf14      	ite	ne
  401d3e:	2000      	movne	r0, #0
  401d40:	2001      	moveq	r0, #1
  401d42:	47a0      	blx	r4
  401d44:	bd38      	pop	{r3, r4, r5, pc}
  401d46:	bf00      	nop
  401d48:	40084000 	.word	0x40084000

00401d4c <udd_ep_ack_out_received>:
		UDD_EP_TRANSFER_ABORT : UDD_EP_TRANSFER_OK, ptr_job->buf_size, ep_num);
}


static void udd_ep_ack_out_received(udd_ep_id_t ep)
{
  401d4c:	b430      	push	{r4, r5}
  401d4e:	b082      	sub	sp, #8
	bool bank0_received, bank1_received;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  401d50:	1e41      	subs	r1, r0, #1
  401d52:	0083      	lsls	r3, r0, #2
  401d54:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  401d58:	f503 2300 	add.w	r3, r3, #524288	; 0x80000

	bank0_received = Is_udd_bank0_received(ep);
  401d5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	bank1_received = Is_udd_bank1_received(ep);
  401d5e:	6b1c      	ldr	r4, [r3, #48]	; 0x30

	if (bank0_received && bank1_received) {
  401d60:	f012 0f02 	tst.w	r2, #2
  401d64:	d032      	beq.n	401dcc <udd_ep_ack_out_received+0x80>
  401d66:	f014 0f40 	tst.w	r4, #64	; 0x40
  401d6a:	d108      	bne.n	401d7e <udd_ep_ack_out_received+0x32>
		// The only way is to use ptr_job->bank
	} else if (bank0_received) {
		// Must be bank0
		ptr_job->bank = 0;
  401d6c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  401d70:	4c2a      	ldr	r4, [pc, #168]	; (401e1c <udd_ep_ack_out_received+0xd0>)
  401d72:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  401d76:	7c54      	ldrb	r4, [r2, #17]
  401d78:	f36f 0483 	bfc	r4, #2, #2
  401d7c:	7454      	strb	r4, [r2, #17]
	} else {
		// Must be bank1
		ptr_job->bank = 1;
	}
	if (ptr_job->bank == 0) {
  401d7e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  401d82:	4c26      	ldr	r4, [pc, #152]	; (401e1c <udd_ep_ack_out_received+0xd0>)
  401d84:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  401d88:	7c52      	ldrb	r2, [r2, #17]
  401d8a:	f012 0f0c 	tst.w	r2, #12
  401d8e:	d128      	bne.n	401de2 <udd_ep_ack_out_received+0x96>
		udd_ack_bank0_received(ep);
  401d90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401d92:	9200      	str	r2, [sp, #0]
  401d94:	9a00      	ldr	r2, [sp, #0]
  401d96:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  401d9a:	9200      	str	r2, [sp, #0]
  401d9c:	9a00      	ldr	r2, [sp, #0]
  401d9e:	f022 0202 	bic.w	r2, r2, #2
  401da2:	9200      	str	r2, [sp, #0]
  401da4:	9a00      	ldr	r2, [sp, #0]
  401da6:	631a      	str	r2, [r3, #48]	; 0x30
  401da8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401daa:	f012 0f02 	tst.w	r2, #2
  401dae:	d1fb      	bne.n	401da8 <udd_ep_ack_out_received+0x5c>
		if (udd_get_endpoint_bank_max_nbr(ep) > 1) {
  401db0:	b380      	cbz	r0, 401e14 <udd_ep_ack_out_received+0xc8>
  401db2:	2803      	cmp	r0, #3
  401db4:	d02e      	beq.n	401e14 <udd_ep_ack_out_received+0xc8>
			ptr_job->bank = 1;
  401db6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  401dba:	4b18      	ldr	r3, [pc, #96]	; (401e1c <udd_ep_ack_out_received+0xd0>)
  401dbc:	eb03 0381 	add.w	r3, r3, r1, lsl #2
  401dc0:	7c5a      	ldrb	r2, [r3, #17]
  401dc2:	2101      	movs	r1, #1
  401dc4:	f361 0283 	bfi	r2, r1, #2, #2
  401dc8:	745a      	strb	r2, [r3, #17]
  401dca:	e023      	b.n	401e14 <udd_ep_ack_out_received+0xc8>
		ptr_job->bank = 1;
  401dcc:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  401dd0:	4c12      	ldr	r4, [pc, #72]	; (401e1c <udd_ep_ack_out_received+0xd0>)
  401dd2:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  401dd6:	7c54      	ldrb	r4, [r2, #17]
  401dd8:	2501      	movs	r5, #1
  401dda:	f365 0483 	bfi	r4, r5, #2, #2
  401dde:	7454      	strb	r4, [r2, #17]
  401de0:	e7cd      	b.n	401d7e <udd_ep_ack_out_received+0x32>
		}
	} else {
		udd_ack_bank1_received(ep);
  401de2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401de4:	9201      	str	r2, [sp, #4]
  401de6:	9a01      	ldr	r2, [sp, #4]
  401de8:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  401dec:	9201      	str	r2, [sp, #4]
  401dee:	9a01      	ldr	r2, [sp, #4]
  401df0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
  401df4:	9201      	str	r2, [sp, #4]
  401df6:	9a01      	ldr	r2, [sp, #4]
  401df8:	631a      	str	r2, [r3, #48]	; 0x30
  401dfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401dfc:	f012 0f40 	tst.w	r2, #64	; 0x40
  401e00:	d1fb      	bne.n	401dfa <udd_ep_ack_out_received+0xae>
		ptr_job->bank = 0;
  401e02:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  401e06:	4b05      	ldr	r3, [pc, #20]	; (401e1c <udd_ep_ack_out_received+0xd0>)
  401e08:	eb03 0181 	add.w	r1, r3, r1, lsl #2
  401e0c:	7c4b      	ldrb	r3, [r1, #17]
  401e0e:	f36f 0383 	bfc	r3, #2, #2
  401e12:	744b      	strb	r3, [r1, #17]
	}
}
  401e14:	b002      	add	sp, #8
  401e16:	bc30      	pop	{r4, r5}
  401e18:	4770      	bx	lr
  401e1a:	bf00      	nop
  401e1c:	20000df0 	.word	0x20000df0

00401e20 <udd_ep_in_sent>:
	return is_short_pkt;
}


static bool udd_ep_in_sent(udd_ep_id_t ep, bool b_tx)
{
  401e20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401e24:	b083      	sub	sp, #12
  401e26:	4688      	mov	r8, r1
	bool b_shortpacket;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  401e28:	4681      	mov	r9, r0
  401e2a:	1e46      	subs	r6, r0, #1

	// All banks are full
	if (ptr_job->bank >= udd_get_endpoint_bank_max_nbr(ep)) {
  401e2c:	eb06 0286 	add.w	r2, r6, r6, lsl #2
  401e30:	4b66      	ldr	r3, [pc, #408]	; (401fcc <udd_ep_in_sent+0x1ac>)
  401e32:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  401e36:	f893 c011 	ldrb.w	ip, [r3, #17]
  401e3a:	f3cc 0c81 	ubfx	ip, ip, #2, #2
  401e3e:	2800      	cmp	r0, #0
  401e40:	f000 80b7 	beq.w	401fb2 <udd_ep_in_sent+0x192>
  401e44:	2803      	cmp	r0, #3
  401e46:	bf0c      	ite	eq
  401e48:	2301      	moveq	r3, #1
  401e4a:	2302      	movne	r3, #2
  401e4c:	4563      	cmp	r3, ip
  401e4e:	f340 80b2 	ble.w	401fb6 <udd_ep_in_sent+0x196>
		return true; // Data pending
	}

	// No more data in buffer
	if (ptr_job->buf_cnt >= ptr_job->buf_size && !ptr_job->b_shortpacket) {
  401e52:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  401e56:	4a5d      	ldr	r2, [pc, #372]	; (401fcc <udd_ep_in_sent+0x1ac>)
  401e58:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401e5c:	68da      	ldr	r2, [r3, #12]
  401e5e:	689b      	ldr	r3, [r3, #8]
  401e60:	429a      	cmp	r2, r3
  401e62:	d309      	bcc.n	401e78 <udd_ep_in_sent+0x58>
  401e64:	eb06 0186 	add.w	r1, r6, r6, lsl #2
  401e68:	4c58      	ldr	r4, [pc, #352]	; (401fcc <udd_ep_in_sent+0x1ac>)
  401e6a:	eb04 0181 	add.w	r1, r4, r1, lsl #2
  401e6e:	7c49      	ldrb	r1, [r1, #17]
  401e70:	f011 0f40 	tst.w	r1, #64	; 0x40
  401e74:	f000 80a3 	beq.w	401fbe <udd_ep_in_sent+0x19e>
	uint8_t *ptr_src = &ptr_job->buf[ptr_job->buf_cnt];
  401e78:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  401e7c:	4953      	ldr	r1, [pc, #332]	; (401fcc <udd_ep_in_sent+0x1ac>)
  401e7e:	eb01 0585 	add.w	r5, r1, r5, lsl #2
  401e82:	686c      	ldr	r4, [r5, #4]
  401e84:	4414      	add	r4, r2
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
  401e86:	1a99      	subs	r1, r3, r2
	uint32_t pkt_size = ptr_job->size;
  401e88:	8a2b      	ldrh	r3, [r5, #16]
  401e8a:	f3c3 0709 	ubfx	r7, r3, #0, #10
	if (nb_remain < pkt_size) {
  401e8e:	42b9      	cmp	r1, r7
		pkt_size = nb_remain;
  401e90:	bf3a      	itte	cc
  401e92:	460f      	movcc	r7, r1
		is_short_pkt = true;
  401e94:	f04f 0e01 	movcc.w	lr, #1
	bool is_short_pkt = false;
  401e98:	f04f 0e00 	movcs.w	lr, #0
	ptr_job->buf_cnt += pkt_size;
  401e9c:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  401ea0:	494a      	ldr	r1, [pc, #296]	; (401fcc <udd_ep_in_sent+0x1ac>)
  401ea2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  401ea6:	443a      	add	r2, r7
  401ea8:	60da      	str	r2, [r3, #12]
	for (; pkt_size >= 8; pkt_size -= 8) {
  401eaa:	2f07      	cmp	r7, #7
  401eac:	d92b      	bls.n	401f06 <udd_ep_in_sent+0xe6>
  401eae:	f104 0308 	add.w	r3, r4, #8
  401eb2:	463d      	mov	r5, r7
  401eb4:	0082      	lsls	r2, r0, #2
  401eb6:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
  401eba:	f502 2200 	add.w	r2, r2, #524288	; 0x80000
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401ebe:	f813 1c08 	ldrb.w	r1, [r3, #-8]
  401ec2:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401ec4:	f813 1c07 	ldrb.w	r1, [r3, #-7]
  401ec8:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401eca:	f813 1c06 	ldrb.w	r1, [r3, #-6]
  401ece:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401ed0:	f813 1c05 	ldrb.w	r1, [r3, #-5]
  401ed4:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401ed6:	f813 1c04 	ldrb.w	r1, [r3, #-4]
  401eda:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401edc:	f813 1c03 	ldrb.w	r1, [r3, #-3]
  401ee0:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401ee2:	f813 1c02 	ldrb.w	r1, [r3, #-2]
  401ee6:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401ee8:	f813 1c01 	ldrb.w	r1, [r3, #-1]
  401eec:	6511      	str	r1, [r2, #80]	; 0x50
	for (; pkt_size >= 8; pkt_size -= 8) {
  401eee:	3d08      	subs	r5, #8
  401ef0:	3308      	adds	r3, #8
  401ef2:	2d07      	cmp	r5, #7
  401ef4:	d8e3      	bhi.n	401ebe <udd_ep_in_sent+0x9e>
  401ef6:	f1a7 0308 	sub.w	r3, r7, #8
  401efa:	f023 0307 	bic.w	r3, r3, #7
  401efe:	3308      	adds	r3, #8
  401f00:	441c      	add	r4, r3
  401f02:	f007 0707 	and.w	r7, r7, #7
	for (; pkt_size; pkt_size--) {
  401f06:	b14f      	cbz	r7, 401f1c <udd_ep_in_sent+0xfc>
  401f08:	19e3      	adds	r3, r4, r7
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401f0a:	4931      	ldr	r1, [pc, #196]	; (401fd0 <udd_ep_in_sent+0x1b0>)
  401f0c:	f109 0914 	add.w	r9, r9, #20
  401f10:	f814 2b01 	ldrb.w	r2, [r4], #1
  401f14:	f841 2029 	str.w	r2, [r1, r9, lsl #2]
	for (; pkt_size; pkt_size--) {
  401f18:	429c      	cmp	r4, r3
  401f1a:	d1f9      	bne.n	401f10 <udd_ep_in_sent+0xf0>
	ptr_job->bank++;
  401f1c:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  401f20:	4a2a      	ldr	r2, [pc, #168]	; (401fcc <udd_ep_in_sent+0x1ac>)
  401f22:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401f26:	f10c 0c01 	add.w	ip, ip, #1
  401f2a:	7c5a      	ldrb	r2, [r3, #17]
  401f2c:	f36c 0283 	bfi	r2, ip, #2, #2
  401f30:	745a      	strb	r2, [r3, #17]

	// Fill FIFO
	b_shortpacket = udd_ep_write_fifo(ep);

	// Data is ready to send
	if (b_tx) {
  401f32:	f1b8 0f00 	cmp.w	r8, #0
  401f36:	d014      	beq.n	401f62 <udd_ep_in_sent+0x142>
  401f38:	0080      	lsls	r0, r0, #2
  401f3a:	f100 2040 	add.w	r0, r0, #1073758208	; 0x40004000
  401f3e:	f500 2000 	add.w	r0, r0, #524288	; 0x80000
		udd_set_transmit_ready(ep);
  401f42:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401f44:	9301      	str	r3, [sp, #4]
  401f46:	9b01      	ldr	r3, [sp, #4]
  401f48:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401f4c:	9301      	str	r3, [sp, #4]
  401f4e:	9b01      	ldr	r3, [sp, #4]
  401f50:	f043 0310 	orr.w	r3, r3, #16
  401f54:	9301      	str	r3, [sp, #4]
  401f56:	9b01      	ldr	r3, [sp, #4]
  401f58:	6303      	str	r3, [r0, #48]	; 0x30
  401f5a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401f5c:	f013 0f10 	tst.w	r3, #16
  401f60:	d0fb      	beq.n	401f5a <udd_ep_in_sent+0x13a>
	}
	// Short PKT? no need to send it again.
	if (b_shortpacket) {
  401f62:	f1be 0f00 	cmp.w	lr, #0
  401f66:	d008      	beq.n	401f7a <udd_ep_in_sent+0x15a>
		ptr_job->b_shortpacket = false;
  401f68:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  401f6c:	4a17      	ldr	r2, [pc, #92]	; (401fcc <udd_ep_in_sent+0x1ac>)
  401f6e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401f72:	7c5a      	ldrb	r2, [r3, #17]
  401f74:	f36f 1286 	bfc	r2, #6, #1
  401f78:	745a      	strb	r2, [r3, #17]
	}
	// All transfer done, including ZLP, Finish Job
	if ((ptr_job->buf_cnt >= ptr_job->buf_size)
  401f7a:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  401f7e:	4a13      	ldr	r2, [pc, #76]	; (401fcc <udd_ep_in_sent+0x1ac>)
  401f80:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401f84:	68da      	ldr	r2, [r3, #12]
  401f86:	689b      	ldr	r3, [r3, #8]
  401f88:	429a      	cmp	r2, r3
  401f8a:	d31a      	bcc.n	401fc2 <udd_ep_in_sent+0x1a2>
			&& (!ptr_job->b_shortpacket)) {
  401f8c:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  401f90:	4a0e      	ldr	r2, [pc, #56]	; (401fcc <udd_ep_in_sent+0x1ac>)
  401f92:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401f96:	7c5b      	ldrb	r3, [r3, #17]
  401f98:	f013 0f40 	tst.w	r3, #64	; 0x40
  401f9c:	d113      	bne.n	401fc6 <udd_ep_in_sent+0x1a6>
		ptr_job->b_buf_end = true;
  401f9e:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401fa2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
  401fa6:	7c73      	ldrb	r3, [r6, #17]
  401fa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401fac:	7473      	strb	r3, [r6, #17]
		return false;
  401fae:	2000      	movs	r0, #0
  401fb0:	e002      	b.n	401fb8 <udd_ep_in_sent+0x198>
	if (ptr_job->bank >= udd_get_endpoint_bank_max_nbr(ep)) {
  401fb2:	2301      	movs	r3, #1
  401fb4:	e74a      	b.n	401e4c <udd_ep_in_sent+0x2c>
		return true; // Data pending
  401fb6:	2001      	movs	r0, #1
	}
	return true; // Pending
}
  401fb8:	b003      	add	sp, #12
  401fba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return false;
  401fbe:	2000      	movs	r0, #0
  401fc0:	e7fa      	b.n	401fb8 <udd_ep_in_sent+0x198>
	return true; // Pending
  401fc2:	2001      	movs	r0, #1
  401fc4:	e7f8      	b.n	401fb8 <udd_ep_in_sent+0x198>
  401fc6:	2001      	movs	r0, #1
  401fc8:	e7f6      	b.n	401fb8 <udd_ep_in_sent+0x198>
  401fca:	bf00      	nop
  401fcc:	20000df0 	.word	0x20000df0
  401fd0:	40084000 	.word	0x40084000

00401fd4 <UDP_Handler>:
{
  401fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401fd8:	b09b      	sub	sp, #108	; 0x6c
	if (!pmc_is_wakeup_clocks_restored() && !Is_udd_suspend()) {
  401fda:	4b86      	ldr	r3, [pc, #536]	; (4021f4 <UDP_Handler+0x220>)
  401fdc:	4798      	blx	r3
  401fde:	b920      	cbnz	r0, 401fea <UDP_Handler+0x16>
  401fe0:	4b85      	ldr	r3, [pc, #532]	; (4021f8 <UDP_Handler+0x224>)
  401fe2:	69db      	ldr	r3, [r3, #28]
  401fe4:	f413 7f80 	tst.w	r3, #256	; 0x100
  401fe8:	d03b      	beq.n	402062 <UDP_Handler+0x8e>
	udd_enable_periph_ck();
  401fea:	2023      	movs	r0, #35	; 0x23
  401fec:	4b83      	ldr	r3, [pc, #524]	; (4021fc <UDP_Handler+0x228>)
  401fee:	4798      	blx	r3
	if (Is_udd_sof_interrupt_enabled() && Is_udd_sof()) {
  401ff0:	4b81      	ldr	r3, [pc, #516]	; (4021f8 <UDP_Handler+0x224>)
  401ff2:	699b      	ldr	r3, [r3, #24]
  401ff4:	f413 6f00 	tst.w	r3, #2048	; 0x800
  401ff8:	d004      	beq.n	402004 <UDP_Handler+0x30>
  401ffa:	4b7f      	ldr	r3, [pc, #508]	; (4021f8 <UDP_Handler+0x224>)
  401ffc:	69db      	ldr	r3, [r3, #28]
  401ffe:	f413 6f00 	tst.w	r3, #2048	; 0x800
  402002:	d137      	bne.n	402074 <UDP_Handler+0xa0>
	if (!Is_udd_endpoint_interrupt(0))
  402004:	4b7c      	ldr	r3, [pc, #496]	; (4021f8 <UDP_Handler+0x224>)
  402006:	69db      	ldr	r3, [r3, #28]
  402008:	f013 0f01 	tst.w	r3, #1
  40200c:	f000 81b6 	beq.w	40237c <UDP_Handler+0x3a8>
	if (Is_udd_setup_received(0)) {
  402010:	4b79      	ldr	r3, [pc, #484]	; (4021f8 <UDP_Handler+0x224>)
  402012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402014:	f013 0f04 	tst.w	r3, #4
  402018:	d133      	bne.n	402082 <UDP_Handler+0xae>
	if (Is_udd_in_sent(0)) {
  40201a:	4b77      	ldr	r3, [pc, #476]	; (4021f8 <UDP_Handler+0x224>)
  40201c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40201e:	f013 0f01 	tst.w	r3, #1
  402022:	f040 80c3 	bne.w	4021ac <UDP_Handler+0x1d8>
	if (Is_udd_bank0_received(0)) {
  402026:	4b74      	ldr	r3, [pc, #464]	; (4021f8 <UDP_Handler+0x224>)
  402028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40202a:	f013 0f02 	tst.w	r3, #2
  40202e:	f040 80c0 	bne.w	4021b2 <UDP_Handler+0x1de>
	if (Is_udd_stall(0)) {
  402032:	4b71      	ldr	r3, [pc, #452]	; (4021f8 <UDP_Handler+0x224>)
  402034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402036:	f013 0f08 	tst.w	r3, #8
  40203a:	f000 819f 	beq.w	40237c <UDP_Handler+0x3a8>
		udd_ack_stall(0);
  40203e:	4a6e      	ldr	r2, [pc, #440]	; (4021f8 <UDP_Handler+0x224>)
  402040:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402042:	9300      	str	r3, [sp, #0]
  402044:	9b00      	ldr	r3, [sp, #0]
  402046:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40204a:	9300      	str	r3, [sp, #0]
  40204c:	9b00      	ldr	r3, [sp, #0]
  40204e:	f023 0308 	bic.w	r3, r3, #8
  402052:	9300      	str	r3, [sp, #0]
  402054:	9b00      	ldr	r3, [sp, #0]
  402056:	6313      	str	r3, [r2, #48]	; 0x30
  402058:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40205a:	f013 0f08 	tst.w	r3, #8
  40205e:	d1fb      	bne.n	402058 <UDP_Handler+0x84>
  402060:	e005      	b.n	40206e <UDP_Handler+0x9a>
  __ASM volatile ("cpsid i" : : : "memory");
  402062:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  402064:	f3bf 8f5f 	dmb	sy
		cpu_irq_disable();
  402068:	2200      	movs	r2, #0
  40206a:	4b65      	ldr	r3, [pc, #404]	; (402200 <UDP_Handler+0x22c>)
  40206c:	701a      	strb	r2, [r3, #0]
}
  40206e:	b01b      	add	sp, #108	; 0x6c
  402070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		udd_ack_sof();
  402074:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402078:	4b5f      	ldr	r3, [pc, #380]	; (4021f8 <UDP_Handler+0x224>)
  40207a:	621a      	str	r2, [r3, #32]
		udc_sof_notify();
  40207c:	4b61      	ldr	r3, [pc, #388]	; (402204 <UDP_Handler+0x230>)
  40207e:	4798      	blx	r3
		goto udd_interrupt_sof_end;
  402080:	e7f5      	b.n	40206e <UDP_Handler+0x9a>
	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
  402082:	4b61      	ldr	r3, [pc, #388]	; (402208 <UDP_Handler+0x234>)
  402084:	781b      	ldrb	r3, [r3, #0]
  402086:	b9cb      	cbnz	r3, 4020bc <UDP_Handler+0xe8>
	if (8 != udd_byte_count(0)) {
  402088:	4b5b      	ldr	r3, [pc, #364]	; (4021f8 <UDP_Handler+0x224>)
  40208a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40208c:	f3c3 430a 	ubfx	r3, r3, #16, #11
  402090:	2b08      	cmp	r3, #8
  402092:	d018      	beq.n	4020c6 <UDP_Handler+0xf2>
		udd_ack_setup_received(0);
  402094:	4a58      	ldr	r2, [pc, #352]	; (4021f8 <UDP_Handler+0x224>)
  402096:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402098:	9301      	str	r3, [sp, #4]
  40209a:	9b01      	ldr	r3, [sp, #4]
  40209c:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4020a0:	9301      	str	r3, [sp, #4]
  4020a2:	9b01      	ldr	r3, [sp, #4]
  4020a4:	f023 0304 	bic.w	r3, r3, #4
  4020a8:	9301      	str	r3, [sp, #4]
  4020aa:	9b01      	ldr	r3, [sp, #4]
  4020ac:	6313      	str	r3, [r2, #48]	; 0x30
  4020ae:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4020b0:	f013 0f04 	tst.w	r3, #4
  4020b4:	d1fb      	bne.n	4020ae <UDP_Handler+0xda>
		udd_ctrl_stall_data();
  4020b6:	4b55      	ldr	r3, [pc, #340]	; (40220c <UDP_Handler+0x238>)
  4020b8:	4798      	blx	r3
  4020ba:	e7d8      	b.n	40206e <UDP_Handler+0x9a>
		udd_ctrl_endofrequest();
  4020bc:	4b54      	ldr	r3, [pc, #336]	; (402210 <UDP_Handler+0x23c>)
  4020be:	4798      	blx	r3
		udd_ctrl_init();
  4020c0:	4b54      	ldr	r3, [pc, #336]	; (402214 <UDP_Handler+0x240>)
  4020c2:	4798      	blx	r3
  4020c4:	e7e0      	b.n	402088 <UDP_Handler+0xb4>
  4020c6:	4b54      	ldr	r3, [pc, #336]	; (402218 <UDP_Handler+0x244>)
  4020c8:	f103 0008 	add.w	r0, r3, #8
			udd_endpoint_fifo_read(0);
  4020cc:	494a      	ldr	r1, [pc, #296]	; (4021f8 <UDP_Handler+0x224>)
  4020ce:	6d0a      	ldr	r2, [r1, #80]	; 0x50
		((uint8_t *) & udd_g_ctrlreq.req)[i] =
  4020d0:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (i = 0; i < 8; i++) {
  4020d4:	4283      	cmp	r3, r0
  4020d6:	d1fa      	bne.n	4020ce <UDP_Handler+0xfa>
	if (udc_process_setup() == false) {
  4020d8:	4b50      	ldr	r3, [pc, #320]	; (40221c <UDP_Handler+0x248>)
  4020da:	4798      	blx	r3
  4020dc:	b998      	cbnz	r0, 402106 <UDP_Handler+0x132>
		udd_ack_setup_received(0);
  4020de:	4a46      	ldr	r2, [pc, #280]	; (4021f8 <UDP_Handler+0x224>)
  4020e0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4020e2:	9302      	str	r3, [sp, #8]
  4020e4:	9b02      	ldr	r3, [sp, #8]
  4020e6:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4020ea:	9302      	str	r3, [sp, #8]
  4020ec:	9b02      	ldr	r3, [sp, #8]
  4020ee:	f023 0304 	bic.w	r3, r3, #4
  4020f2:	9302      	str	r3, [sp, #8]
  4020f4:	9b02      	ldr	r3, [sp, #8]
  4020f6:	6313      	str	r3, [r2, #48]	; 0x30
  4020f8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4020fa:	f013 0f04 	tst.w	r3, #4
  4020fe:	d1fb      	bne.n	4020f8 <UDP_Handler+0x124>
		udd_ctrl_stall_data();
  402100:	4b42      	ldr	r3, [pc, #264]	; (40220c <UDP_Handler+0x238>)
  402102:	4798      	blx	r3
  402104:	e7b3      	b.n	40206e <UDP_Handler+0x9a>
	if (Udd_setup_is_in()) {
  402106:	4b46      	ldr	r3, [pc, #280]	; (402220 <UDP_Handler+0x24c>)
  402108:	f993 3000 	ldrsb.w	r3, [r3]
  40210c:	2b00      	cmp	r3, #0
  40210e:	db1d      	blt.n	40214c <UDP_Handler+0x178>
		udd_ack_setup_received(0);
  402110:	4a39      	ldr	r2, [pc, #228]	; (4021f8 <UDP_Handler+0x224>)
  402112:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402114:	9305      	str	r3, [sp, #20]
  402116:	9b05      	ldr	r3, [sp, #20]
  402118:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40211c:	9305      	str	r3, [sp, #20]
  40211e:	9b05      	ldr	r3, [sp, #20]
  402120:	f023 0304 	bic.w	r3, r3, #4
  402124:	9305      	str	r3, [sp, #20]
  402126:	9b05      	ldr	r3, [sp, #20]
  402128:	6313      	str	r3, [r2, #48]	; 0x30
  40212a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40212c:	f013 0f04 	tst.w	r3, #4
  402130:	d1fb      	bne.n	40212a <UDP_Handler+0x156>
		if (0 == udd_g_ctrlreq.req.wLength) {
  402132:	4b3b      	ldr	r3, [pc, #236]	; (402220 <UDP_Handler+0x24c>)
  402134:	88db      	ldrh	r3, [r3, #6]
  402136:	2b00      	cmp	r3, #0
  402138:	d035      	beq.n	4021a6 <UDP_Handler+0x1d2>
		udd_ctrl_prev_payload_nb_trans = 0;
  40213a:	2300      	movs	r3, #0
  40213c:	4a39      	ldr	r2, [pc, #228]	; (402224 <UDP_Handler+0x250>)
  40213e:	8013      	strh	r3, [r2, #0]
		udd_ctrl_payload_nb_trans = 0;
  402140:	4a39      	ldr	r2, [pc, #228]	; (402228 <UDP_Handler+0x254>)
  402142:	8013      	strh	r3, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
  402144:	2201      	movs	r2, #1
  402146:	4b30      	ldr	r3, [pc, #192]	; (402208 <UDP_Handler+0x234>)
  402148:	701a      	strb	r2, [r3, #0]
  40214a:	e790      	b.n	40206e <UDP_Handler+0x9a>
		udd_set_endpoint_direction_in(0);
  40214c:	4a2a      	ldr	r2, [pc, #168]	; (4021f8 <UDP_Handler+0x224>)
  40214e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402150:	9303      	str	r3, [sp, #12]
  402152:	9b03      	ldr	r3, [sp, #12]
  402154:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402158:	9303      	str	r3, [sp, #12]
  40215a:	9b03      	ldr	r3, [sp, #12]
  40215c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402160:	9303      	str	r3, [sp, #12]
  402162:	9b03      	ldr	r3, [sp, #12]
  402164:	6313      	str	r3, [r2, #48]	; 0x30
  402166:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402168:	f013 0f80 	tst.w	r3, #128	; 0x80
  40216c:	d0fb      	beq.n	402166 <UDP_Handler+0x192>
		udd_ack_setup_received(0);
  40216e:	4a22      	ldr	r2, [pc, #136]	; (4021f8 <UDP_Handler+0x224>)
  402170:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402172:	9304      	str	r3, [sp, #16]
  402174:	9b04      	ldr	r3, [sp, #16]
  402176:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40217a:	9304      	str	r3, [sp, #16]
  40217c:	9b04      	ldr	r3, [sp, #16]
  40217e:	f023 0304 	bic.w	r3, r3, #4
  402182:	9304      	str	r3, [sp, #16]
  402184:	9b04      	ldr	r3, [sp, #16]
  402186:	6313      	str	r3, [r2, #48]	; 0x30
  402188:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40218a:	f013 0f04 	tst.w	r3, #4
  40218e:	d1fb      	bne.n	402188 <UDP_Handler+0x1b4>
		udd_ctrl_prev_payload_nb_trans = 0;
  402190:	2300      	movs	r3, #0
  402192:	4a24      	ldr	r2, [pc, #144]	; (402224 <UDP_Handler+0x250>)
  402194:	8013      	strh	r3, [r2, #0]
		udd_ctrl_payload_nb_trans = 0;
  402196:	4a24      	ldr	r2, [pc, #144]	; (402228 <UDP_Handler+0x254>)
  402198:	8013      	strh	r3, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
  40219a:	2202      	movs	r2, #2
  40219c:	4b1a      	ldr	r3, [pc, #104]	; (402208 <UDP_Handler+0x234>)
  40219e:	701a      	strb	r2, [r3, #0]
		udd_ctrl_in_sent(); // Send first data transfer
  4021a0:	4b22      	ldr	r3, [pc, #136]	; (40222c <UDP_Handler+0x258>)
  4021a2:	4798      	blx	r3
  4021a4:	e763      	b.n	40206e <UDP_Handler+0x9a>
			udd_ctrl_send_zlp_in();
  4021a6:	4b22      	ldr	r3, [pc, #136]	; (402230 <UDP_Handler+0x25c>)
  4021a8:	4798      	blx	r3
  4021aa:	e760      	b.n	40206e <UDP_Handler+0x9a>
		udd_ctrl_in_sent();
  4021ac:	4b1f      	ldr	r3, [pc, #124]	; (40222c <UDP_Handler+0x258>)
  4021ae:	4798      	blx	r3
  4021b0:	e75d      	b.n	40206e <UDP_Handler+0x9a>
	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
  4021b2:	4b15      	ldr	r3, [pc, #84]	; (402208 <UDP_Handler+0x234>)
  4021b4:	781b      	ldrb	r3, [r3, #0]
  4021b6:	2b01      	cmp	r3, #1
  4021b8:	d03c      	beq.n	402234 <UDP_Handler+0x260>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
  4021ba:	2b02      	cmp	r3, #2
  4021bc:	d004      	beq.n	4021c8 <UDP_Handler+0x1f4>
				|| (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP ==
  4021be:	2b04      	cmp	r3, #4
  4021c0:	d002      	beq.n	4021c8 <UDP_Handler+0x1f4>
			udd_ctrl_stall_data();
  4021c2:	4b12      	ldr	r3, [pc, #72]	; (40220c <UDP_Handler+0x238>)
  4021c4:	4798      	blx	r3
  4021c6:	e001      	b.n	4021cc <UDP_Handler+0x1f8>
			udd_ctrl_endofrequest();
  4021c8:	4b11      	ldr	r3, [pc, #68]	; (402210 <UDP_Handler+0x23c>)
  4021ca:	4798      	blx	r3
		udd_ack_bank0_received(0);
  4021cc:	4a0a      	ldr	r2, [pc, #40]	; (4021f8 <UDP_Handler+0x224>)
  4021ce:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4021d0:	9306      	str	r3, [sp, #24]
  4021d2:	9b06      	ldr	r3, [sp, #24]
  4021d4:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4021d8:	9306      	str	r3, [sp, #24]
  4021da:	9b06      	ldr	r3, [sp, #24]
  4021dc:	f023 0302 	bic.w	r3, r3, #2
  4021e0:	9306      	str	r3, [sp, #24]
  4021e2:	9b06      	ldr	r3, [sp, #24]
  4021e4:	6313      	str	r3, [r2, #48]	; 0x30
  4021e6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4021e8:	f013 0f02 	tst.w	r3, #2
  4021ec:	d1fb      	bne.n	4021e6 <UDP_Handler+0x212>
		udd_ctrl_init();
  4021ee:	4b09      	ldr	r3, [pc, #36]	; (402214 <UDP_Handler+0x240>)
  4021f0:	4798      	blx	r3
  4021f2:	e73c      	b.n	40206e <UDP_Handler+0x9a>
  4021f4:	00401691 	.word	0x00401691
  4021f8:	40084000 	.word	0x40084000
  4021fc:	004015b9 	.word	0x004015b9
  402200:	20000134 	.word	0x20000134
  402204:	00400acd 	.word	0x00400acd
  402208:	20000dee 	.word	0x20000dee
  40220c:	00401ad5 	.word	0x00401ad5
  402210:	00401b45 	.word	0x00401b45
  402214:	00401abd 	.word	0x00401abd
  402218:	20006dcb 	.word	0x20006dcb
  40221c:	00400b0d 	.word	0x00400b0d
  402220:	20006dcc 	.word	0x20006dcc
  402224:	20000dec 	.word	0x20000dec
  402228:	20000dea 	.word	0x20000dea
  40222c:	00401b55 	.word	0x00401b55
  402230:	00401b0d 	.word	0x00401b0d
	nb_data = udd_byte_count(0);
  402234:	4b93      	ldr	r3, [pc, #588]	; (402484 <UDP_Handler+0x4b0>)
  402236:	6b19      	ldr	r1, [r3, #48]	; 0x30
  402238:	f3c1 410a 	ubfx	r1, r1, #16, #11
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
  40223c:	4b92      	ldr	r3, [pc, #584]	; (402488 <UDP_Handler+0x4b4>)
  40223e:	899b      	ldrh	r3, [r3, #12]
  402240:	4a92      	ldr	r2, [pc, #584]	; (40248c <UDP_Handler+0x4b8>)
  402242:	8815      	ldrh	r5, [r2, #0]
  402244:	186a      	adds	r2, r5, r1
  402246:	4293      	cmp	r3, r2
		nb_data = udd_g_ctrlreq.payload_size -
  402248:	bfbc      	itt	lt
  40224a:	1b5b      	sublt	r3, r3, r5
  40224c:	b299      	uxthlt	r1, r3
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  40224e:	4b8e      	ldr	r3, [pc, #568]	; (402488 <UDP_Handler+0x4b4>)
  402250:	6898      	ldr	r0, [r3, #8]
  402252:	4428      	add	r0, r5
	for (i = 0; i < nb_data; i++) {
  402254:	b171      	cbz	r1, 402274 <UDP_Handler+0x2a0>
  402256:	4602      	mov	r2, r0
		*ptr_dest++ = udd_endpoint_fifo_read(0);
  402258:	4c8a      	ldr	r4, [pc, #552]	; (402484 <UDP_Handler+0x4b0>)
  40225a:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40225c:	f802 3b01 	strb.w	r3, [r2], #1
	for (i = 0; i < nb_data; i++) {
  402260:	1a13      	subs	r3, r2, r0
  402262:	b2db      	uxtb	r3, r3
  402264:	428b      	cmp	r3, r1
  402266:	d3f8      	bcc.n	40225a <UDP_Handler+0x286>
	udd_ctrl_payload_nb_trans += nb_data;
  402268:	440d      	add	r5, r1
  40226a:	b2ad      	uxth	r5, r5
  40226c:	4b87      	ldr	r3, [pc, #540]	; (40248c <UDP_Handler+0x4b8>)
  40226e:	801d      	strh	r5, [r3, #0]
	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
  402270:	2940      	cmp	r1, #64	; 0x40
  402272:	d01a      	beq.n	4022aa <UDP_Handler+0x2d6>
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
  402274:	4b84      	ldr	r3, [pc, #528]	; (402488 <UDP_Handler+0x4b4>)
  402276:	819d      	strh	r5, [r3, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
  402278:	695b      	ldr	r3, [r3, #20]
  40227a:	b113      	cbz	r3, 402282 <UDP_Handler+0x2ae>
			if (!udd_g_ctrlreq.over_under_run()) {
  40227c:	4798      	blx	r3
  40227e:	2800      	cmp	r0, #0
  402280:	d030      	beq.n	4022e4 <UDP_Handler+0x310>
		udd_ack_bank0_received(0);
  402282:	4a80      	ldr	r2, [pc, #512]	; (402484 <UDP_Handler+0x4b0>)
  402284:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402286:	9308      	str	r3, [sp, #32]
  402288:	9b08      	ldr	r3, [sp, #32]
  40228a:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40228e:	9308      	str	r3, [sp, #32]
  402290:	9b08      	ldr	r3, [sp, #32]
  402292:	f023 0302 	bic.w	r3, r3, #2
  402296:	9308      	str	r3, [sp, #32]
  402298:	9b08      	ldr	r3, [sp, #32]
  40229a:	6313      	str	r3, [r2, #48]	; 0x30
  40229c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40229e:	f013 0f02 	tst.w	r3, #2
  4022a2:	d1fb      	bne.n	40229c <UDP_Handler+0x2c8>
		udd_ctrl_send_zlp_in();
  4022a4:	4b7a      	ldr	r3, [pc, #488]	; (402490 <UDP_Handler+0x4bc>)
  4022a6:	4798      	blx	r3
  4022a8:	e6e1      	b.n	40206e <UDP_Handler+0x9a>
			|| (udd_g_ctrlreq.req.wLength <=
  4022aa:	4b77      	ldr	r3, [pc, #476]	; (402488 <UDP_Handler+0x4b4>)
  4022ac:	88da      	ldrh	r2, [r3, #6]
			(udd_ctrl_prev_payload_nb_trans +
  4022ae:	4b79      	ldr	r3, [pc, #484]	; (402494 <UDP_Handler+0x4c0>)
  4022b0:	881b      	ldrh	r3, [r3, #0]
  4022b2:	442b      	add	r3, r5
			|| (udd_g_ctrlreq.req.wLength <=
  4022b4:	429a      	cmp	r2, r3
  4022b6:	dddd      	ble.n	402274 <UDP_Handler+0x2a0>
	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
  4022b8:	4b73      	ldr	r3, [pc, #460]	; (402488 <UDP_Handler+0x4b4>)
  4022ba:	899b      	ldrh	r3, [r3, #12]
  4022bc:	42ab      	cmp	r3, r5
  4022be:	d025      	beq.n	40230c <UDP_Handler+0x338>
	udd_ack_bank0_received(0);
  4022c0:	4a70      	ldr	r2, [pc, #448]	; (402484 <UDP_Handler+0x4b0>)
  4022c2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4022c4:	930b      	str	r3, [sp, #44]	; 0x2c
  4022c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4022c8:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4022cc:	930b      	str	r3, [sp, #44]	; 0x2c
  4022ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4022d0:	f023 0302 	bic.w	r3, r3, #2
  4022d4:	930b      	str	r3, [sp, #44]	; 0x2c
  4022d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4022d8:	6313      	str	r3, [r2, #48]	; 0x30
  4022da:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4022dc:	f013 0f02 	tst.w	r3, #2
  4022e0:	d1fb      	bne.n	4022da <UDP_Handler+0x306>
  4022e2:	e6c4      	b.n	40206e <UDP_Handler+0x9a>
				udd_ctrl_stall_data();
  4022e4:	4b6c      	ldr	r3, [pc, #432]	; (402498 <UDP_Handler+0x4c4>)
  4022e6:	4798      	blx	r3
				udd_ack_bank0_received(0);
  4022e8:	4a66      	ldr	r2, [pc, #408]	; (402484 <UDP_Handler+0x4b0>)
  4022ea:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4022ec:	9307      	str	r3, [sp, #28]
  4022ee:	9b07      	ldr	r3, [sp, #28]
  4022f0:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4022f4:	9307      	str	r3, [sp, #28]
  4022f6:	9b07      	ldr	r3, [sp, #28]
  4022f8:	f023 0302 	bic.w	r3, r3, #2
  4022fc:	9307      	str	r3, [sp, #28]
  4022fe:	9b07      	ldr	r3, [sp, #28]
  402300:	6313      	str	r3, [r2, #48]	; 0x30
  402302:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402304:	f013 0f02 	tst.w	r3, #2
  402308:	d1fb      	bne.n	402302 <UDP_Handler+0x32e>
  40230a:	e6b0      	b.n	40206e <UDP_Handler+0x9a>
		if (!udd_g_ctrlreq.over_under_run) {
  40230c:	4b5e      	ldr	r3, [pc, #376]	; (402488 <UDP_Handler+0x4b4>)
  40230e:	695b      	ldr	r3, [r3, #20]
  402310:	b153      	cbz	r3, 402328 <UDP_Handler+0x354>
		if (!udd_g_ctrlreq.over_under_run()) {
  402312:	4798      	blx	r3
  402314:	b1e8      	cbz	r0, 402352 <UDP_Handler+0x37e>
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
  402316:	495f      	ldr	r1, [pc, #380]	; (402494 <UDP_Handler+0x4c0>)
  402318:	4a5c      	ldr	r2, [pc, #368]	; (40248c <UDP_Handler+0x4b8>)
  40231a:	880b      	ldrh	r3, [r1, #0]
  40231c:	8810      	ldrh	r0, [r2, #0]
  40231e:	4403      	add	r3, r0
  402320:	800b      	strh	r3, [r1, #0]
		udd_ctrl_payload_nb_trans = 0;
  402322:	2300      	movs	r3, #0
  402324:	8013      	strh	r3, [r2, #0]
  402326:	e7cb      	b.n	4022c0 <UDP_Handler+0x2ec>
			udd_ctrl_stall_data();
  402328:	4b5b      	ldr	r3, [pc, #364]	; (402498 <UDP_Handler+0x4c4>)
  40232a:	4798      	blx	r3
			udd_ack_bank0_received(0);
  40232c:	4a55      	ldr	r2, [pc, #340]	; (402484 <UDP_Handler+0x4b0>)
  40232e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402330:	9309      	str	r3, [sp, #36]	; 0x24
  402332:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402334:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402338:	9309      	str	r3, [sp, #36]	; 0x24
  40233a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40233c:	f023 0302 	bic.w	r3, r3, #2
  402340:	9309      	str	r3, [sp, #36]	; 0x24
  402342:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402344:	6313      	str	r3, [r2, #48]	; 0x30
  402346:	4613      	mov	r3, r2
  402348:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40234a:	f012 0f02 	tst.w	r2, #2
  40234e:	d1fb      	bne.n	402348 <UDP_Handler+0x374>
  402350:	e68d      	b.n	40206e <UDP_Handler+0x9a>
			udd_ctrl_stall_data();
  402352:	4b51      	ldr	r3, [pc, #324]	; (402498 <UDP_Handler+0x4c4>)
  402354:	4798      	blx	r3
			udd_ack_bank0_received(0);
  402356:	4a4b      	ldr	r2, [pc, #300]	; (402484 <UDP_Handler+0x4b0>)
  402358:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40235a:	930a      	str	r3, [sp, #40]	; 0x28
  40235c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40235e:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402362:	930a      	str	r3, [sp, #40]	; 0x28
  402364:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402366:	f023 0302 	bic.w	r3, r3, #2
  40236a:	930a      	str	r3, [sp, #40]	; 0x28
  40236c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40236e:	6313      	str	r3, [r2, #48]	; 0x30
  402370:	4613      	mov	r3, r2
  402372:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402374:	f012 0f02 	tst.w	r2, #2
  402378:	d1fb      	bne.n	402372 <UDP_Handler+0x39e>
  40237a:	e678      	b.n	40206e <UDP_Handler+0x9a>
  40237c:	4a47      	ldr	r2, [pc, #284]	; (40249c <UDP_Handler+0x4c8>)
	for (i = 0; i < nb_data; i++) {
  40237e:	2301      	movs	r3, #1
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Check RXRDY and TXEMPTY event for none DMA endpoints
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  402380:	f8df e100 	ldr.w	lr, [pc, #256]	; 402484 <UDP_Handler+0x4b0>
  402384:	4618      	mov	r0, r3
  402386:	e17f      	b.n	402688 <UDP_Handler+0x6b4>
	uint32_t pkt_size = ptr_job->size;
  402388:	eb07 0287 	add.w	r2, r7, r7, lsl #2
  40238c:	4b43      	ldr	r3, [pc, #268]	; (40249c <UDP_Handler+0x4c8>)
  40238e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  402392:	f8b3 a010 	ldrh.w	sl, [r3, #16]
  402396:	f3ca 0a09 	ubfx	sl, sl, #0, #10
	nb_data = udd_byte_count(ep);
  40239a:	6b23      	ldr	r3, [r4, #48]	; 0x30
  40239c:	f3c3 490a 	ubfx	r9, r3, #16, #11
	if (nb_data > 0) {
  4023a0:	f1b9 0f00 	cmp.w	r9, #0
  4023a4:	f000 81df 	beq.w	402766 <UDP_Handler+0x792>
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
  4023a8:	4b3c      	ldr	r3, [pc, #240]	; (40249c <UDP_Handler+0x4c8>)
  4023aa:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  4023ae:	f8d3 e008 	ldr.w	lr, [r3, #8]
  4023b2:	68da      	ldr	r2, [r3, #12]
  4023b4:	ebae 0002 	sub.w	r0, lr, r2
	uint8_t *ptr_dst = &ptr_job->buf[ptr_job->buf_cnt];
  4023b8:	6859      	ldr	r1, [r3, #4]
		if (nb_data >= nb_remain) {
  4023ba:	4548      	cmp	r0, r9
  4023bc:	f240 81c7 	bls.w	40274e <UDP_Handler+0x77a>
		ptr_job->buf_cnt += nb_data;
  4023c0:	eb07 0087 	add.w	r0, r7, r7, lsl #2
  4023c4:	4b35      	ldr	r3, [pc, #212]	; (40249c <UDP_Handler+0x4c8>)
  4023c6:	eb03 0380 	add.w	r3, r3, r0, lsl #2
  4023ca:	eb02 0009 	add.w	r0, r2, r9
  4023ce:	60d8      	str	r0, [r3, #12]
	nb_data = udd_byte_count(ep);
  4023d0:	4648      	mov	r0, r9
	bool b_full = false, b_short;
  4023d2:	f04f 0b00 	mov.w	fp, #0
	uint8_t *ptr_dst = &ptr_job->buf[ptr_job->buf_cnt];
  4023d6:	4411      	add	r1, r2
  4023d8:	460b      	mov	r3, r1
			*ptr_dst++ = udd_endpoint_fifo_read(ep);
  4023da:	6d22      	ldr	r2, [r4, #80]	; 0x50
  4023dc:	f803 2b01 	strb.w	r2, [r3], #1
		for (i = 0; i < nb_data; i++) {
  4023e0:	1a5a      	subs	r2, r3, r1
  4023e2:	4282      	cmp	r2, r0
  4023e4:	d3f9      	bcc.n	4023da <UDP_Handler+0x406>
	udd_ep_ack_out_received(ep);
  4023e6:	4630      	mov	r0, r6
  4023e8:	4b2d      	ldr	r3, [pc, #180]	; (4024a0 <UDP_Handler+0x4cc>)
  4023ea:	4798      	blx	r3
	if ((b_full || b_short) &&
  4023ec:	f1bb 0f00 	cmp.w	fp, #0
  4023f0:	f000 81bc 	beq.w	40276c <UDP_Handler+0x798>
			!Is_udd_endpoint_stall_requested(ep)) {
  4023f4:	6b23      	ldr	r3, [r4, #48]	; 0x30
	if ((b_full || b_short) &&
  4023f6:	f013 0f20 	tst.w	r3, #32
  4023fa:	f47f ae38 	bne.w	40206e <UDP_Handler+0x9a>
		udd_disable_endpoint_interrupt(ep);
  4023fe:	4b21      	ldr	r3, [pc, #132]	; (402484 <UDP_Handler+0x4b0>)
  402400:	615d      	str	r5, [r3, #20]
		ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  402402:	4b26      	ldr	r3, [pc, #152]	; (40249c <UDP_Handler+0x4c8>)
  402404:	00ba      	lsls	r2, r7, #2
  402406:	19d1      	adds	r1, r2, r7
  402408:	eb03 0181 	add.w	r1, r3, r1, lsl #2
  40240c:	68cb      	ldr	r3, [r1, #12]
  40240e:	608b      	str	r3, [r1, #8]
		udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  402410:	4632      	mov	r2, r6
  402412:	2100      	movs	r1, #0
  402414:	4640      	mov	r0, r8
  402416:	4b23      	ldr	r3, [pc, #140]	; (4024a4 <UDP_Handler+0x4d0>)
  402418:	4798      	blx	r3
  40241a:	e628      	b.n	40206e <UDP_Handler+0x9a>
			return true;
		}
		// TXIN: packet sent
		if (Is_udd_in_sent(ep)) {

			ptr_job->bank--;
  40241c:	eb07 0287 	add.w	r2, r7, r7, lsl #2
  402420:	4b1e      	ldr	r3, [pc, #120]	; (40249c <UDP_Handler+0x4c8>)
  402422:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  402426:	7c53      	ldrb	r3, [r2, #17]
  402428:	f3c3 0181 	ubfx	r1, r3, #2, #2
  40242c:	3103      	adds	r1, #3
  40242e:	f361 0383 	bfi	r3, r1, #2, #2
  402432:	7453      	strb	r3, [r2, #17]
			// Stall when all banks free
			if (ptr_job->b_stall_requested) {
  402434:	7c53      	ldrb	r3, [r2, #17]
  402436:	f013 0f20 	tst.w	r3, #32
  40243a:	d05f      	beq.n	4024fc <UDP_Handler+0x528>
				if (ptr_job->bank) {
  40243c:	f013 0f0c 	tst.w	r3, #12
  402440:	d032      	beq.n	4024a8 <UDP_Handler+0x4d4>
					// Send remaining
					udd_set_transmit_ready(ep);
  402442:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402444:	930c      	str	r3, [sp, #48]	; 0x30
  402446:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402448:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40244c:	930c      	str	r3, [sp, #48]	; 0x30
  40244e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402450:	f043 0310 	orr.w	r3, r3, #16
  402454:	930c      	str	r3, [sp, #48]	; 0x30
  402456:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402458:	6323      	str	r3, [r4, #48]	; 0x30
  40245a:	6b23      	ldr	r3, [r4, #48]	; 0x30
  40245c:	f013 0f10 	tst.w	r3, #16
  402460:	d0fb      	beq.n	40245a <UDP_Handler+0x486>
					udd_ack_in_sent(ep);
  402462:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402464:	930d      	str	r3, [sp, #52]	; 0x34
  402466:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402468:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40246c:	930d      	str	r3, [sp, #52]	; 0x34
  40246e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402470:	f023 0301 	bic.w	r3, r3, #1
  402474:	930d      	str	r3, [sp, #52]	; 0x34
  402476:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402478:	6323      	str	r3, [r4, #48]	; 0x30
  40247a:	6b23      	ldr	r3, [r4, #48]	; 0x30
  40247c:	f013 0f01 	tst.w	r3, #1
  402480:	d1fb      	bne.n	40247a <UDP_Handler+0x4a6>
  402482:	e5f4      	b.n	40206e <UDP_Handler+0x9a>
  402484:	40084000 	.word	0x40084000
  402488:	20006dcc 	.word	0x20006dcc
  40248c:	20000dea 	.word	0x20000dea
  402490:	00401b0d 	.word	0x00401b0d
  402494:	20000dec 	.word	0x20000dec
  402498:	00401ad5 	.word	0x00401ad5
  40249c:	20000df0 	.word	0x20000df0
  4024a0:	00401d4d 	.word	0x00401d4d
  4024a4:	00401d0d 	.word	0x00401d0d
				} else {
					// Ack last packet
					udd_ack_in_sent(ep);
  4024a8:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4024aa:	930e      	str	r3, [sp, #56]	; 0x38
  4024ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4024ae:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4024b2:	930e      	str	r3, [sp, #56]	; 0x38
  4024b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4024b6:	f023 0301 	bic.w	r3, r3, #1
  4024ba:	930e      	str	r3, [sp, #56]	; 0x38
  4024bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4024be:	6323      	str	r3, [r4, #48]	; 0x30
  4024c0:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4024c2:	f013 0f01 	tst.w	r3, #1
  4024c6:	d1fb      	bne.n	4024c0 <UDP_Handler+0x4ec>
					// Enable stall
					udd_enable_stall_handshake(ep);
  4024c8:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4024ca:	930f      	str	r3, [sp, #60]	; 0x3c
  4024cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4024ce:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4024d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4024d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4024d6:	f043 0320 	orr.w	r3, r3, #32
  4024da:	930f      	str	r3, [sp, #60]	; 0x3c
  4024dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4024de:	6323      	str	r3, [r4, #48]	; 0x30
  4024e0:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4024e2:	f013 0f20 	tst.w	r3, #32
  4024e6:	d0fb      	beq.n	4024e0 <UDP_Handler+0x50c>
					// Halt executed
					ptr_job->b_stall_requested = false;
  4024e8:	eb07 0787 	add.w	r7, r7, r7, lsl #2
  4024ec:	4ba1      	ldr	r3, [pc, #644]	; (402774 <UDP_Handler+0x7a0>)
  4024ee:	eb03 0387 	add.w	r3, r3, r7, lsl #2
  4024f2:	7c5a      	ldrb	r2, [r3, #17]
  4024f4:	f36f 1245 	bfc	r2, #5, #1
  4024f8:	745a      	strb	r2, [r3, #17]
  4024fa:	e5b8      	b.n	40206e <UDP_Handler+0x9a>
				}
				return true;
			}
			// Finish Job when buffer end
			if (ptr_job->b_buf_end) {
  4024fc:	f013 0f80 	tst.w	r3, #128	; 0x80
  402500:	d138      	bne.n	402574 <UDP_Handler+0x5a0>
				ptr_job->b_buf_end = false;
				ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
                udd_disable_endpoint_interrupt(ep);
                udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
			}
			if (ptr_job->buf_cnt >= ptr_job->buf_size &&
  402502:	eb07 0287 	add.w	r2, r7, r7, lsl #2
  402506:	4b9b      	ldr	r3, [pc, #620]	; (402774 <UDP_Handler+0x7a0>)
  402508:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  40250c:	68da      	ldr	r2, [r3, #12]
  40250e:	689b      	ldr	r3, [r3, #8]
  402510:	429a      	cmp	r2, r3
  402512:	d341      	bcc.n	402598 <UDP_Handler+0x5c4>
					!ptr_job->b_shortpacket &&
  402514:	eb07 0287 	add.w	r2, r7, r7, lsl #2
  402518:	4b96      	ldr	r3, [pc, #600]	; (402774 <UDP_Handler+0x7a0>)
  40251a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  40251e:	7c5b      	ldrb	r3, [r3, #17]
  402520:	f013 0f4c 	tst.w	r3, #76	; 0x4c
  402524:	d138      	bne.n	402598 <UDP_Handler+0x5c4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  402526:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40252a:	fab3 f383 	clz	r3, r3
  40252e:	095b      	lsrs	r3, r3, #5
  402530:	9310      	str	r3, [sp, #64]	; 0x40
  __ASM volatile ("cpsid i" : : : "memory");
  402532:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  402534:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402538:	2200      	movs	r2, #0
  40253a:	4b8f      	ldr	r3, [pc, #572]	; (402778 <UDP_Handler+0x7a4>)
  40253c:	701a      	strb	r2, [r3, #0]
	return flags;
  40253e:	9b10      	ldr	r3, [sp, #64]	; 0x40
					ptr_job->bank == 0) {
				// All transfer done, including ZLP
				irqflags_t flags = cpu_irq_save();
				udd_disable_endpoint_interrupt(ep);
  402540:	4a8e      	ldr	r2, [pc, #568]	; (40277c <UDP_Handler+0x7a8>)
  402542:	6155      	str	r5, [r2, #20]
	if (cpu_irq_is_enabled_flags(flags))
  402544:	b12b      	cbz	r3, 402552 <UDP_Handler+0x57e>
		cpu_irq_enable();
  402546:	2201      	movs	r2, #1
  402548:	4b8b      	ldr	r3, [pc, #556]	; (402778 <UDP_Handler+0x7a4>)
  40254a:	701a      	strb	r2, [r3, #0]
  40254c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402550:	b662      	cpsie	i
				cpu_irq_restore(flags);
				// Ack last packet
				udd_ack_in_sent(ep);
  402552:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402554:	9311      	str	r3, [sp, #68]	; 0x44
  402556:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402558:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40255c:	9311      	str	r3, [sp, #68]	; 0x44
  40255e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402560:	f023 0301 	bic.w	r3, r3, #1
  402564:	9311      	str	r3, [sp, #68]	; 0x44
  402566:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402568:	6323      	str	r3, [r4, #48]	; 0x30
  40256a:	6b23      	ldr	r3, [r4, #48]	; 0x30
  40256c:	f013 0f01 	tst.w	r3, #1
  402570:	d1fb      	bne.n	40256a <UDP_Handler+0x596>
  402572:	e57c      	b.n	40206e <UDP_Handler+0x9a>
				ptr_job->b_buf_end = false;
  402574:	2314      	movs	r3, #20
  402576:	4a7f      	ldr	r2, [pc, #508]	; (402774 <UDP_Handler+0x7a0>)
  402578:	fb03 2307 	mla	r3, r3, r7, r2
  40257c:	7c59      	ldrb	r1, [r3, #17]
  40257e:	f36f 11c7 	bfc	r1, #7, #1
  402582:	7459      	strb	r1, [r3, #17]
				ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  402584:	68da      	ldr	r2, [r3, #12]
  402586:	609a      	str	r2, [r3, #8]
                udd_disable_endpoint_interrupt(ep);
  402588:	4b7c      	ldr	r3, [pc, #496]	; (40277c <UDP_Handler+0x7a8>)
  40258a:	615d      	str	r5, [r3, #20]
                udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  40258c:	4632      	mov	r2, r6
  40258e:	2100      	movs	r1, #0
  402590:	4640      	mov	r0, r8
  402592:	4b7b      	ldr	r3, [pc, #492]	; (402780 <UDP_Handler+0x7ac>)
  402594:	4798      	blx	r3
  402596:	e7b4      	b.n	402502 <UDP_Handler+0x52e>
				return true;
			} else if (udd_get_endpoint_bank_max_nbr(ep) > 1
  402598:	2e00      	cmp	r6, #0
  40259a:	d05b      	beq.n	402654 <UDP_Handler+0x680>
  40259c:	2e03      	cmp	r6, #3
  40259e:	d059      	beq.n	402654 <UDP_Handler+0x680>
					&& ptr_job->bank > 0) {
  4025a0:	eb07 0287 	add.w	r2, r7, r7, lsl #2
  4025a4:	4b73      	ldr	r3, [pc, #460]	; (402774 <UDP_Handler+0x7a0>)
  4025a6:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  4025aa:	7c5b      	ldrb	r3, [r3, #17]
  4025ac:	f013 0f0c 	tst.w	r3, #12
  4025b0:	d024      	beq.n	4025fc <UDP_Handler+0x628>
				// Already banks buffered, transmit while loading
				udd_set_transmit_ready(ep);
  4025b2:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4025b4:	9312      	str	r3, [sp, #72]	; 0x48
  4025b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4025b8:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4025bc:	9312      	str	r3, [sp, #72]	; 0x48
  4025be:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4025c0:	f043 0310 	orr.w	r3, r3, #16
  4025c4:	9312      	str	r3, [sp, #72]	; 0x48
  4025c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4025c8:	6323      	str	r3, [r4, #48]	; 0x30
  4025ca:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4025cc:	f013 0f10 	tst.w	r3, #16
  4025d0:	d0fb      	beq.n	4025ca <UDP_Handler+0x5f6>
				udd_ack_in_sent(ep);
  4025d2:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4025d4:	9313      	str	r3, [sp, #76]	; 0x4c
  4025d6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4025d8:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4025dc:	9313      	str	r3, [sp, #76]	; 0x4c
  4025de:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4025e0:	f023 0301 	bic.w	r3, r3, #1
  4025e4:	9313      	str	r3, [sp, #76]	; 0x4c
  4025e6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4025e8:	6323      	str	r3, [r4, #48]	; 0x30
  4025ea:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4025ec:	f013 0f01 	tst.w	r3, #1
  4025f0:	d1fb      	bne.n	4025ea <UDP_Handler+0x616>
				udd_ep_in_sent(ep, false);
  4025f2:	2100      	movs	r1, #0
  4025f4:	4630      	mov	r0, r6
  4025f6:	4b63      	ldr	r3, [pc, #396]	; (402784 <UDP_Handler+0x7b0>)
  4025f8:	4798      	blx	r3
  4025fa:	e538      	b.n	40206e <UDP_Handler+0x9a>
			} else if (udd_get_endpoint_bank_max_nbr(ep) > 1) {
				// Still bank free, load and transmit
				if (!udd_ep_in_sent(ep, true)) {
  4025fc:	2101      	movs	r1, #1
  4025fe:	4630      	mov	r0, r6
  402600:	4b60      	ldr	r3, [pc, #384]	; (402784 <UDP_Handler+0x7b0>)
  402602:	4798      	blx	r3
  402604:	b1a0      	cbz	r0, 402630 <UDP_Handler+0x65c>
					ptr_job->b_buf_end = false;
					ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
                    udd_disable_endpoint_interrupt(ep);
                    udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
				}
				udd_ack_in_sent(ep);
  402606:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402608:	9314      	str	r3, [sp, #80]	; 0x50
  40260a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40260c:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402610:	9314      	str	r3, [sp, #80]	; 0x50
  402612:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402614:	f023 0301 	bic.w	r3, r3, #1
  402618:	9314      	str	r3, [sp, #80]	; 0x50
  40261a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40261c:	6323      	str	r3, [r4, #48]	; 0x30
  40261e:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402620:	f013 0f01 	tst.w	r3, #1
  402624:	d1fb      	bne.n	40261e <UDP_Handler+0x64a>
				udd_ep_in_sent(ep, false);
  402626:	2100      	movs	r1, #0
  402628:	4630      	mov	r0, r6
  40262a:	4b56      	ldr	r3, [pc, #344]	; (402784 <UDP_Handler+0x7b0>)
  40262c:	4798      	blx	r3
  40262e:	e51e      	b.n	40206e <UDP_Handler+0x9a>
					ptr_job->b_buf_end = false;
  402630:	2314      	movs	r3, #20
  402632:	4a50      	ldr	r2, [pc, #320]	; (402774 <UDP_Handler+0x7a0>)
  402634:	fb03 2707 	mla	r7, r3, r7, r2
  402638:	7c7a      	ldrb	r2, [r7, #17]
  40263a:	f36f 12c7 	bfc	r2, #7, #1
  40263e:	747a      	strb	r2, [r7, #17]
					ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  402640:	68fb      	ldr	r3, [r7, #12]
  402642:	60bb      	str	r3, [r7, #8]
                    udd_disable_endpoint_interrupt(ep);
  402644:	4b4d      	ldr	r3, [pc, #308]	; (40277c <UDP_Handler+0x7a8>)
  402646:	615d      	str	r5, [r3, #20]
                    udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  402648:	4632      	mov	r2, r6
  40264a:	2100      	movs	r1, #0
  40264c:	4640      	mov	r0, r8
  40264e:	4b4c      	ldr	r3, [pc, #304]	; (402780 <UDP_Handler+0x7ac>)
  402650:	4798      	blx	r3
  402652:	e7d8      	b.n	402606 <UDP_Handler+0x632>
			} else {
				// Single bank transfer, ack when ready
				udd_ep_in_sent(ep, true);
  402654:	2101      	movs	r1, #1
  402656:	4630      	mov	r0, r6
  402658:	4b4a      	ldr	r3, [pc, #296]	; (402784 <UDP_Handler+0x7b0>)
  40265a:	4798      	blx	r3
				udd_ack_in_sent(ep);
  40265c:	6b23      	ldr	r3, [r4, #48]	; 0x30
  40265e:	9315      	str	r3, [sp, #84]	; 0x54
  402660:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402662:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402666:	9315      	str	r3, [sp, #84]	; 0x54
  402668:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40266a:	f023 0301 	bic.w	r3, r3, #1
  40266e:	9315      	str	r3, [sp, #84]	; 0x54
  402670:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402672:	6323      	str	r3, [r4, #48]	; 0x30
  402674:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402676:	f013 0f01 	tst.w	r3, #1
  40267a:	d1fb      	bne.n	402674 <UDP_Handler+0x6a0>
  40267c:	e4f7      	b.n	40206e <UDP_Handler+0x9a>
  40267e:	3301      	adds	r3, #1
  402680:	3214      	adds	r2, #20
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
  402682:	2b04      	cmp	r3, #4
  402684:	f000 8086 	beq.w	402794 <UDP_Handler+0x7c0>
  402688:	b2de      	uxtb	r6, r3
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  40268a:	f8de 1018 	ldr.w	r1, [lr, #24]
  40268e:	fa00 f503 	lsl.w	r5, r0, r3
  402692:	4229      	tst	r1, r5
  402694:	d0f3      	beq.n	40267e <UDP_Handler+0x6aa>
  402696:	1e5f      	subs	r7, r3, #1
		ptr_job = &udd_ep_job[ep - 1];
  402698:	4690      	mov	r8, r2
  40269a:	009c      	lsls	r4, r3, #2
  40269c:	f104 2440 	add.w	r4, r4, #1073758208	; 0x40004000
  4026a0:	f504 2400 	add.w	r4, r4, #524288	; 0x80000
		if (Is_udd_any_bank_received(ep)) {
  4026a4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4026a6:	f011 0f42 	tst.w	r1, #66	; 0x42
  4026aa:	f47f ae6d 	bne.w	402388 <UDP_Handler+0x3b4>
		if (Is_udd_in_sent(ep)) {
  4026ae:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4026b0:	f011 0f01 	tst.w	r1, #1
  4026b4:	f47f aeb2 	bne.w	40241c <UDP_Handler+0x448>
			}
			return true;
		}
		// Stall sent/CRC error
		if (Is_udd_stall(ep)) {
  4026b8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4026ba:	f011 0f08 	tst.w	r1, #8
  4026be:	d0de      	beq.n	40267e <UDP_Handler+0x6aa>
			udd_ack_stall(ep);
  4026c0:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4026c2:	9316      	str	r3, [sp, #88]	; 0x58
  4026c4:	9b16      	ldr	r3, [sp, #88]	; 0x58
  4026c6:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4026ca:	9316      	str	r3, [sp, #88]	; 0x58
  4026cc:	9b16      	ldr	r3, [sp, #88]	; 0x58
  4026ce:	f023 0308 	bic.w	r3, r3, #8
  4026d2:	9316      	str	r3, [sp, #88]	; 0x58
  4026d4:	9b16      	ldr	r3, [sp, #88]	; 0x58
  4026d6:	6323      	str	r3, [r4, #48]	; 0x30
  4026d8:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4026da:	f013 0f08 	tst.w	r3, #8
  4026de:	d1fb      	bne.n	4026d8 <UDP_Handler+0x704>
			if (udd_get_endpoint_type(ep) == UDP_CSR_EPTYPE_ISO_OUT ||
  4026e0:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4026e2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4026e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  4026ea:	f43f acc0 	beq.w	40206e <UDP_Handler+0x9a>
				udd_get_endpoint_type(ep) == UDP_CSR_EPTYPE_ISO_IN) {
  4026ee:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4026f0:	e4bd      	b.n	40206e <UDP_Handler+0x9a>
	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  4026f2:	4b22      	ldr	r3, [pc, #136]	; (40277c <UDP_Handler+0x7a8>)
  4026f4:	69db      	ldr	r3, [r3, #28]
  4026f6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  4026fa:	d050      	beq.n	40279e <UDP_Handler+0x7ca>
		udd_ack_wakeups();
  4026fc:	4c1f      	ldr	r4, [pc, #124]	; (40277c <UDP_Handler+0x7a8>)
  4026fe:	f44f 5318 	mov.w	r3, #9728	; 0x2600
  402702:	6223      	str	r3, [r4, #32]
		udd_disable_wakeups();
  402704:	6163      	str	r3, [r4, #20]
		udd_sleep_mode(true); // Enter in IDLE mode
  402706:	2001      	movs	r0, #1
  402708:	4b1f      	ldr	r3, [pc, #124]	; (402788 <UDP_Handler+0x7b4>)
  40270a:	4798      	blx	r3
		udd_ack_suspend();
  40270c:	f44f 7380 	mov.w	r3, #256	; 0x100
  402710:	6223      	str	r3, [r4, #32]
		udd_enable_suspend_interrupt();
  402712:	6123      	str	r3, [r4, #16]
		udd_enable_sof_interrupt();
  402714:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402718:	6123      	str	r3, [r4, #16]
		goto udd_interrupt_end;
  40271a:	e4a8      	b.n	40206e <UDP_Handler+0x9a>
		udd_ack_suspend();
  40271c:	4b17      	ldr	r3, [pc, #92]	; (40277c <UDP_Handler+0x7a8>)
  40271e:	f44f 7280 	mov.w	r2, #256	; 0x100
  402722:	621a      	str	r2, [r3, #32]
		udd_disable_suspend_interrupt();
  402724:	615a      	str	r2, [r3, #20]
		udd_enable_wake_up_interrupt();
  402726:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40272a:	611a      	str	r2, [r3, #16]
		udd_enable_resume_interrupt();
  40272c:	f44f 7200 	mov.w	r2, #512	; 0x200
  402730:	611a      	str	r2, [r3, #16]
		udd_enable_ext_resume_interrupt();
  402732:	f44f 6280 	mov.w	r2, #1024	; 0x400
  402736:	611a      	str	r2, [r3, #16]
		udd_disable_periph_ck();
  402738:	2023      	movs	r0, #35	; 0x23
  40273a:	4b14      	ldr	r3, [pc, #80]	; (40278c <UDP_Handler+0x7b8>)
  40273c:	4798      	blx	r3
		udd_sleep_mode(false); // Enter in SUSPEND mode
  40273e:	2000      	movs	r0, #0
  402740:	4b11      	ldr	r3, [pc, #68]	; (402788 <UDP_Handler+0x7b4>)
  402742:	4798      	blx	r3
		goto udd_interrupt_end;
  402744:	e493      	b.n	40206e <UDP_Handler+0x9a>
	udd_ep_ack_out_received(ep);
  402746:	4630      	mov	r0, r6
  402748:	4b11      	ldr	r3, [pc, #68]	; (402790 <UDP_Handler+0x7bc>)
  40274a:	4798      	blx	r3
  40274c:	e652      	b.n	4023f4 <UDP_Handler+0x420>
		ptr_job->buf_cnt += nb_data;
  40274e:	eb07 0c87 	add.w	ip, r7, r7, lsl #2
  402752:	4b08      	ldr	r3, [pc, #32]	; (402774 <UDP_Handler+0x7a0>)
  402754:	eb03 038c 	add.w	r3, r3, ip, lsl #2
  402758:	f8c3 e00c 	str.w	lr, [r3, #12]
		for (i = 0; i < nb_data; i++) {
  40275c:	2800      	cmp	r0, #0
  40275e:	d0f2      	beq.n	402746 <UDP_Handler+0x772>
			b_full = true;
  402760:	f04f 0b01 	mov.w	fp, #1
  402764:	e637      	b.n	4023d6 <UDP_Handler+0x402>
	udd_ep_ack_out_received(ep);
  402766:	4630      	mov	r0, r6
  402768:	4b09      	ldr	r3, [pc, #36]	; (402790 <UDP_Handler+0x7bc>)
  40276a:	4798      	blx	r3
	if ((b_full || b_short) &&
  40276c:	45ca      	cmp	sl, r9
  40276e:	f63f ae41 	bhi.w	4023f4 <UDP_Handler+0x420>
  402772:	e47c      	b.n	40206e <UDP_Handler+0x9a>
  402774:	20000df0 	.word	0x20000df0
  402778:	20000134 	.word	0x20000134
  40277c:	40084000 	.word	0x40084000
  402780:	00401d0d 	.word	0x00401d0d
  402784:	00401e21 	.word	0x00401e21
  402788:	00401a19 	.word	0x00401a19
  40278c:	0040160d 	.word	0x0040160d
  402790:	00401d4d 	.word	0x00401d4d
	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  402794:	4b4b      	ldr	r3, [pc, #300]	; (4028c4 <UDP_Handler+0x8f0>)
  402796:	699b      	ldr	r3, [r3, #24]
  402798:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  40279c:	d1a9      	bne.n	4026f2 <UDP_Handler+0x71e>
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  40279e:	4b49      	ldr	r3, [pc, #292]	; (4028c4 <UDP_Handler+0x8f0>)
  4027a0:	699b      	ldr	r3, [r3, #24]
	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  4027a2:	f413 7f00 	tst.w	r3, #512	; 0x200
  4027a6:	d004      	beq.n	4027b2 <UDP_Handler+0x7de>
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  4027a8:	4b46      	ldr	r3, [pc, #280]	; (4028c4 <UDP_Handler+0x8f0>)
  4027aa:	69db      	ldr	r3, [r3, #28]
  4027ac:	f413 7f00 	tst.w	r3, #512	; 0x200
  4027b0:	d1a4      	bne.n	4026fc <UDP_Handler+0x728>
		(Is_udd_ext_resume_interrupt_enabled() && Is_udd_ext_resume())) {
  4027b2:	4b44      	ldr	r3, [pc, #272]	; (4028c4 <UDP_Handler+0x8f0>)
  4027b4:	699b      	ldr	r3, [r3, #24]
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  4027b6:	f413 6f80 	tst.w	r3, #1024	; 0x400
  4027ba:	d004      	beq.n	4027c6 <UDP_Handler+0x7f2>
		(Is_udd_ext_resume_interrupt_enabled() && Is_udd_ext_resume())) {
  4027bc:	4b41      	ldr	r3, [pc, #260]	; (4028c4 <UDP_Handler+0x8f0>)
  4027be:	69db      	ldr	r3, [r3, #28]
  4027c0:	f413 6f80 	tst.w	r3, #1024	; 0x400
  4027c4:	d19a      	bne.n	4026fc <UDP_Handler+0x728>
	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
  4027c6:	4b3f      	ldr	r3, [pc, #252]	; (4028c4 <UDP_Handler+0x8f0>)
  4027c8:	699b      	ldr	r3, [r3, #24]
  4027ca:	f413 7f80 	tst.w	r3, #256	; 0x100
  4027ce:	d004      	beq.n	4027da <UDP_Handler+0x806>
  4027d0:	4b3c      	ldr	r3, [pc, #240]	; (4028c4 <UDP_Handler+0x8f0>)
  4027d2:	69db      	ldr	r3, [r3, #28]
  4027d4:	f413 7f80 	tst.w	r3, #256	; 0x100
  4027d8:	d1a0      	bne.n	40271c <UDP_Handler+0x748>
	if (Is_udd_reset()) {
  4027da:	4b3a      	ldr	r3, [pc, #232]	; (4028c4 <UDP_Handler+0x8f0>)
  4027dc:	69db      	ldr	r3, [r3, #28]
  4027de:	f413 5f80 	tst.w	r3, #4096	; 0x1000
  4027e2:	f43f ac44 	beq.w	40206e <UDP_Handler+0x9a>
		udd_ack_reset();
  4027e6:	4c37      	ldr	r4, [pc, #220]	; (4028c4 <UDP_Handler+0x8f0>)
  4027e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4027ec:	6223      	str	r3, [r4, #32]
		udd_ep_finish_job(&udd_ep_job[i], UDD_EP_TRANSFER_ABORT, i + 1);
  4027ee:	4e36      	ldr	r6, [pc, #216]	; (4028c8 <UDP_Handler+0x8f4>)
  4027f0:	2201      	movs	r2, #1
  4027f2:	4611      	mov	r1, r2
  4027f4:	4630      	mov	r0, r6
  4027f6:	4d35      	ldr	r5, [pc, #212]	; (4028cc <UDP_Handler+0x8f8>)
  4027f8:	47a8      	blx	r5
  4027fa:	2202      	movs	r2, #2
  4027fc:	2101      	movs	r1, #1
  4027fe:	f106 0014 	add.w	r0, r6, #20
  402802:	47a8      	blx	r5
  402804:	2203      	movs	r2, #3
  402806:	2101      	movs	r1, #1
  402808:	f106 0028 	add.w	r0, r6, #40	; 0x28
  40280c:	47a8      	blx	r5
		udc_reset();
  40280e:	4b30      	ldr	r3, [pc, #192]	; (4028d0 <UDP_Handler+0x8fc>)
  402810:	4798      	blx	r3
		udd_disable_address_state();
  402812:	6863      	ldr	r3, [r4, #4]
  402814:	f023 0301 	bic.w	r3, r3, #1
  402818:	6063      	str	r3, [r4, #4]
		udd_disable_configured_state();
  40281a:	6863      	ldr	r3, [r4, #4]
  40281c:	f023 0302 	bic.w	r3, r3, #2
  402820:	6063      	str	r3, [r4, #4]
	udd_enable_address();
  402822:	68a3      	ldr	r3, [r4, #8]
  402824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  402828:	60a3      	str	r3, [r4, #8]
	udd_configure_address(0);
  40282a:	68a3      	ldr	r3, [r4, #8]
  40282c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402830:	60a3      	str	r3, [r4, #8]
	udd_configure_endpoint(0, USB_EP_TYPE_CONTROL, 0);
  402832:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402834:	9318      	str	r3, [sp, #96]	; 0x60
  402836:	9b18      	ldr	r3, [sp, #96]	; 0x60
  402838:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40283c:	9318      	str	r3, [sp, #96]	; 0x60
  40283e:	9b18      	ldr	r3, [sp, #96]	; 0x60
  402840:	f423 4307 	bic.w	r3, r3, #34560	; 0x8700
  402844:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402848:	9318      	str	r3, [sp, #96]	; 0x60
  40284a:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40284c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  402850:	9318      	str	r3, [sp, #96]	; 0x60
  402852:	9b18      	ldr	r3, [sp, #96]	; 0x60
  402854:	6323      	str	r3, [r4, #48]	; 0x30
  402856:	4622      	mov	r2, r4
  402858:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40285a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  40285e:	d0fb      	beq.n	402858 <UDP_Handler+0x884>
	udd_enable_endpoint(0);
  402860:	4a18      	ldr	r2, [pc, #96]	; (4028c4 <UDP_Handler+0x8f0>)
  402862:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402864:	9319      	str	r3, [sp, #100]	; 0x64
  402866:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402868:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40286c:	9319      	str	r3, [sp, #100]	; 0x64
  40286e:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402870:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  402874:	9319      	str	r3, [sp, #100]	; 0x64
  402876:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402878:	6313      	str	r3, [r2, #48]	; 0x30
  40287a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40287c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  402880:	d0fb      	beq.n	40287a <UDP_Handler+0x8a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  402882:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402886:	fab3 f383 	clz	r3, r3
  40288a:	095b      	lsrs	r3, r3, #5
  40288c:	9317      	str	r3, [sp, #92]	; 0x5c
  __ASM volatile ("cpsid i" : : : "memory");
  40288e:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  402890:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402894:	2200      	movs	r2, #0
  402896:	4b0f      	ldr	r3, [pc, #60]	; (4028d4 <UDP_Handler+0x900>)
  402898:	701a      	strb	r2, [r3, #0]
	return flags;
  40289a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
	udd_enable_endpoint_interrupt(0);
  40289c:	2101      	movs	r1, #1
  40289e:	4a09      	ldr	r2, [pc, #36]	; (4028c4 <UDP_Handler+0x8f0>)
  4028a0:	6111      	str	r1, [r2, #16]
	if (cpu_irq_is_enabled_flags(flags))
  4028a2:	b123      	cbz	r3, 4028ae <UDP_Handler+0x8da>
		cpu_irq_enable();
  4028a4:	4b0b      	ldr	r3, [pc, #44]	; (4028d4 <UDP_Handler+0x900>)
  4028a6:	7019      	strb	r1, [r3, #0]
  4028a8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4028ac:	b662      	cpsie	i
		udd_ctrl_init();
  4028ae:	4b0a      	ldr	r3, [pc, #40]	; (4028d8 <UDP_Handler+0x904>)
  4028b0:	4798      	blx	r3
		udd_enable_suspend_interrupt();
  4028b2:	4b04      	ldr	r3, [pc, #16]	; (4028c4 <UDP_Handler+0x8f0>)
  4028b4:	f44f 7280 	mov.w	r2, #256	; 0x100
  4028b8:	611a      	str	r2, [r3, #16]
		udd_enable_sof_interrupt();
  4028ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4028be:	611a      	str	r2, [r3, #16]
		goto udd_interrupt_end;
  4028c0:	f7ff bbd5 	b.w	40206e <UDP_Handler+0x9a>
  4028c4:	40084000 	.word	0x40084000
  4028c8:	20000df0 	.word	0x20000df0
  4028cc:	00401d0d 	.word	0x00401d0d
  4028d0:	00400a85 	.word	0x00400a85
  4028d4:	20000134 	.word	0x20000134
  4028d8:	00401abd 	.word	0x00401abd

004028dc <udd_attach>:
{
  4028dc:	b510      	push	{r4, lr}
  4028de:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  4028e0:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4028e4:	fab3 f383 	clz	r3, r3
  4028e8:	095b      	lsrs	r3, r3, #5
  4028ea:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4028ec:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  4028ee:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4028f2:	2200      	movs	r2, #0
  4028f4:	4b14      	ldr	r3, [pc, #80]	; (402948 <udd_attach+0x6c>)
  4028f6:	701a      	strb	r2, [r3, #0]
	return flags;
  4028f8:	9c01      	ldr	r4, [sp, #4]
	udd_sleep_mode(true);
  4028fa:	2001      	movs	r0, #1
  4028fc:	4b13      	ldr	r3, [pc, #76]	; (40294c <udd_attach+0x70>)
  4028fe:	4798      	blx	r3
	udd_enable_periph_ck();
  402900:	2023      	movs	r0, #35	; 0x23
  402902:	4b13      	ldr	r3, [pc, #76]	; (402950 <udd_attach+0x74>)
  402904:	4798      	blx	r3
	udd_enable_transceiver();
  402906:	4b13      	ldr	r3, [pc, #76]	; (402954 <udd_attach+0x78>)
  402908:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40290a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  40290e:	675a      	str	r2, [r3, #116]	; 0x74
	udd_attach_device();
  402910:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402912:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  402916:	675a      	str	r2, [r3, #116]	; 0x74
	udd_enable_suspend_interrupt();
  402918:	f44f 7280 	mov.w	r2, #256	; 0x100
  40291c:	611a      	str	r2, [r3, #16]
	udd_enable_wake_up_interrupt();
  40291e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  402922:	611a      	str	r2, [r3, #16]
	udd_enable_resume_interrupt();
  402924:	f44f 7200 	mov.w	r2, #512	; 0x200
  402928:	611a      	str	r2, [r3, #16]
	udd_enable_ext_resume_interrupt();
  40292a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40292e:	611a      	str	r2, [r3, #16]
	udd_enable_sof_interrupt();
  402930:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402934:	611a      	str	r2, [r3, #16]
	if (cpu_irq_is_enabled_flags(flags))
  402936:	b12c      	cbz	r4, 402944 <udd_attach+0x68>
		cpu_irq_enable();
  402938:	2201      	movs	r2, #1
  40293a:	4b03      	ldr	r3, [pc, #12]	; (402948 <udd_attach+0x6c>)
  40293c:	701a      	strb	r2, [r3, #0]
  40293e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402942:	b662      	cpsie	i
}
  402944:	b002      	add	sp, #8
  402946:	bd10      	pop	{r4, pc}
  402948:	20000134 	.word	0x20000134
  40294c:	00401a19 	.word	0x00401a19
  402950:	004015b9 	.word	0x004015b9
  402954:	40084000 	.word	0x40084000

00402958 <udd_enable>:
{
  402958:	b530      	push	{r4, r5, lr}
  40295a:	b083      	sub	sp, #12
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  40295c:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402960:	fab3 f383 	clz	r3, r3
  402964:	095b      	lsrs	r3, r3, #5
  402966:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  402968:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  40296a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40296e:	2400      	movs	r4, #0
  402970:	4b27      	ldr	r3, [pc, #156]	; (402a10 <udd_enable+0xb8>)
  402972:	701c      	strb	r4, [r3, #0]
	return flags;
  402974:	9d00      	ldr	r5, [sp, #0]
	udd_enable_periph_ck();
  402976:	2023      	movs	r0, #35	; 0x23
  402978:	4b26      	ldr	r3, [pc, #152]	; (402a14 <udd_enable+0xbc>)
  40297a:	4798      	blx	r3
	sysclk_enable_usb();
  40297c:	4b26      	ldr	r3, [pc, #152]	; (402a18 <udd_enable+0xc0>)
  40297e:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  402980:	4b26      	ldr	r3, [pc, #152]	; (402a1c <udd_enable+0xc4>)
  402982:	2250      	movs	r2, #80	; 0x50
  402984:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402988:	2208      	movs	r2, #8
  40298a:	605a      	str	r2, [r3, #4]
  40298c:	4623      	mov	r3, r4
		udd_ep_job[i].bank = 0;
  40298e:	4824      	ldr	r0, [pc, #144]	; (402a20 <udd_enable+0xc8>)
  402990:	009a      	lsls	r2, r3, #2
  402992:	18d1      	adds	r1, r2, r3
  402994:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  402998:	7c49      	ldrb	r1, [r1, #17]
		udd_ep_job[i].b_buf_end = false;
  40299a:	441a      	add	r2, r3
  40299c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  4029a0:	f001 0183 	and.w	r1, r1, #131	; 0x83
  4029a4:	f36f 11c7 	bfc	r1, #7, #1
  4029a8:	7451      	strb	r1, [r2, #17]
  4029aa:	3301      	adds	r3, #1
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
  4029ac:	2b03      	cmp	r3, #3
  4029ae:	d1ef      	bne.n	402990 <udd_enable+0x38>
	pmc_set_fast_startup_input(PMC_FSMR_USBAL);
  4029b0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
  4029b4:	4b1b      	ldr	r3, [pc, #108]	; (402a24 <udd_enable+0xcc>)
  4029b6:	4798      	blx	r3
	udd_b_idle = false;
  4029b8:	2200      	movs	r2, #0
  4029ba:	4b1b      	ldr	r3, [pc, #108]	; (402a28 <udd_enable+0xd0>)
  4029bc:	701a      	strb	r2, [r3, #0]
	if(sleepmgr_locks[mode] >= 0xff) {
  4029be:	4b1b      	ldr	r3, [pc, #108]	; (402a2c <udd_enable+0xd4>)
  4029c0:	781b      	ldrb	r3, [r3, #0]
  4029c2:	2bff      	cmp	r3, #255	; 0xff
  4029c4:	d022      	beq.n	402a0c <udd_enable+0xb4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  4029c6:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4029ca:	fab3 f383 	clz	r3, r3
  4029ce:	095b      	lsrs	r3, r3, #5
  4029d0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4029d2:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  4029d4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4029d8:	2200      	movs	r2, #0
  4029da:	4b0d      	ldr	r3, [pc, #52]	; (402a10 <udd_enable+0xb8>)
  4029dc:	701a      	strb	r2, [r3, #0]
	return flags;
  4029de:	9901      	ldr	r1, [sp, #4]
	++sleepmgr_locks[mode];
  4029e0:	4a12      	ldr	r2, [pc, #72]	; (402a2c <udd_enable+0xd4>)
  4029e2:	7813      	ldrb	r3, [r2, #0]
  4029e4:	3301      	adds	r3, #1
  4029e6:	7013      	strb	r3, [r2, #0]
	if (cpu_irq_is_enabled_flags(flags))
  4029e8:	b129      	cbz	r1, 4029f6 <udd_enable+0x9e>
		cpu_irq_enable();
  4029ea:	2201      	movs	r2, #1
  4029ec:	4b08      	ldr	r3, [pc, #32]	; (402a10 <udd_enable+0xb8>)
  4029ee:	701a      	strb	r2, [r3, #0]
  4029f0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4029f4:	b662      	cpsie	i
	udd_attach();
  4029f6:	4b0e      	ldr	r3, [pc, #56]	; (402a30 <udd_enable+0xd8>)
  4029f8:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
  4029fa:	b12d      	cbz	r5, 402a08 <udd_enable+0xb0>
		cpu_irq_enable();
  4029fc:	2201      	movs	r2, #1
  4029fe:	4b04      	ldr	r3, [pc, #16]	; (402a10 <udd_enable+0xb8>)
  402a00:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  402a02:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402a06:	b662      	cpsie	i
}
  402a08:	b003      	add	sp, #12
  402a0a:	bd30      	pop	{r4, r5, pc}
  402a0c:	e7fe      	b.n	402a0c <udd_enable+0xb4>
  402a0e:	bf00      	nop
  402a10:	20000134 	.word	0x20000134
  402a14:	004015b9 	.word	0x004015b9
  402a18:	00400165 	.word	0x00400165
  402a1c:	e000e100 	.word	0xe000e100
  402a20:	20000df0 	.word	0x20000df0
  402a24:	0040167d 	.word	0x0040167d
  402a28:	20000de9 	.word	0x20000de9
  402a2c:	20006d50 	.word	0x20006d50
  402a30:	004028dd 	.word	0x004028dd

00402a34 <udd_is_high_speed>:
}
  402a34:	2000      	movs	r0, #0
  402a36:	4770      	bx	lr

00402a38 <udd_set_address>:
	udd_disable_address_state();
  402a38:	4b0d      	ldr	r3, [pc, #52]	; (402a70 <udd_set_address+0x38>)
  402a3a:	685a      	ldr	r2, [r3, #4]
  402a3c:	f022 0201 	bic.w	r2, r2, #1
  402a40:	605a      	str	r2, [r3, #4]
	udd_disable_address();
  402a42:	689a      	ldr	r2, [r3, #8]
  402a44:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  402a48:	609a      	str	r2, [r3, #8]
	if (address) {
  402a4a:	4602      	mov	r2, r0
  402a4c:	b170      	cbz	r0, 402a6c <udd_set_address+0x34>
		udd_configure_address(address);
  402a4e:	6898      	ldr	r0, [r3, #8]
  402a50:	f020 007f 	bic.w	r0, r0, #127	; 0x7f
  402a54:	f002 027f 	and.w	r2, r2, #127	; 0x7f
  402a58:	4310      	orrs	r0, r2
  402a5a:	6098      	str	r0, [r3, #8]
		udd_enable_address();
  402a5c:	689a      	ldr	r2, [r3, #8]
  402a5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
  402a62:	609a      	str	r2, [r3, #8]
		udd_enable_address_state();
  402a64:	685a      	ldr	r2, [r3, #4]
  402a66:	f042 0201 	orr.w	r2, r2, #1
  402a6a:	605a      	str	r2, [r3, #4]
  402a6c:	4770      	bx	lr
  402a6e:	bf00      	nop
  402a70:	40084000 	.word	0x40084000

00402a74 <udd_getaddress>:
	if (Is_udd_address_state_enabled())
  402a74:	4b05      	ldr	r3, [pc, #20]	; (402a8c <udd_getaddress+0x18>)
  402a76:	685b      	ldr	r3, [r3, #4]
  402a78:	f013 0f01 	tst.w	r3, #1
		return udd_get_configured_address();
  402a7c:	bf1d      	ittte	ne
  402a7e:	4b03      	ldrne	r3, [pc, #12]	; (402a8c <udd_getaddress+0x18>)
  402a80:	6898      	ldrne	r0, [r3, #8]
  402a82:	f000 007f 	andne.w	r0, r0, #127	; 0x7f
	return 0;
  402a86:	2000      	moveq	r0, #0
}
  402a88:	4770      	bx	lr
  402a8a:	bf00      	nop
  402a8c:	40084000 	.word	0x40084000

00402a90 <udd_get_frame_number>:
	return udd_frame_number();
  402a90:	4b02      	ldr	r3, [pc, #8]	; (402a9c <udd_get_frame_number+0xc>)
  402a92:	6818      	ldr	r0, [r3, #0]
}
  402a94:	f3c0 000a 	ubfx	r0, r0, #0, #11
  402a98:	4770      	bx	lr
  402a9a:	bf00      	nop
  402a9c:	40084000 	.word	0x40084000

00402aa0 <udd_get_micro_frame_number>:
}
  402aa0:	2000      	movs	r0, #0
  402aa2:	4770      	bx	lr

00402aa4 <udd_set_setup_payload>:
	udd_g_ctrlreq.payload = payload;
  402aa4:	4b01      	ldr	r3, [pc, #4]	; (402aac <udd_set_setup_payload+0x8>)
  402aa6:	6098      	str	r0, [r3, #8]
	udd_g_ctrlreq.payload_size = payload_size;
  402aa8:	8199      	strh	r1, [r3, #12]
  402aaa:	4770      	bx	lr
  402aac:	20006dcc 	.word	0x20006dcc

00402ab0 <udd_ep_alloc>:
{
  402ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
  402ab2:	b083      	sub	sp, #12
	ep = ep & USB_EP_ADDR_MASK;
  402ab4:	f000 040f 	and.w	r4, r0, #15
	if (ep > USB_DEVICE_MAX_EP) {
  402ab8:	2c03      	cmp	r4, #3
  402aba:	d867      	bhi.n	402b8c <udd_ep_alloc+0xdc>
  402abc:	00a3      	lsls	r3, r4, #2
  402abe:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  402ac2:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
	if (Is_udd_endpoint_enabled(ep)) {
  402ac6:	6b1d      	ldr	r5, [r3, #48]	; 0x30
  402ac8:	f415 4f00 	tst.w	r5, #32768	; 0x8000
  402acc:	d161      	bne.n	402b92 <udd_ep_alloc+0xe2>
	if (b_iso && (!udd_is_endpoint_support_iso(ep))) {
  402ace:	f001 0503 	and.w	r5, r1, #3
  402ad2:	2d01      	cmp	r5, #1
  402ad4:	d050      	beq.n	402b78 <udd_ep_alloc+0xc8>
	if (MaxEndpointSize > udd_get_endpoint_size_max(ep)) {
  402ad6:	1f25      	subs	r5, r4, #4
  402ad8:	b2ed      	uxtb	r5, r5
  402ada:	2d02      	cmp	r5, #2
  402adc:	bf34      	ite	cc
  402ade:	f44f 7500 	movcc.w	r5, #512	; 0x200
  402ae2:	2540      	movcs	r5, #64	; 0x40
  402ae4:	4295      	cmp	r5, r2
  402ae6:	db58      	blt.n	402b9a <udd_ep_alloc+0xea>
  402ae8:	b240      	sxtb	r0, r0
	ptr_job = &udd_ep_job[ep - 1];
  402aea:	1e66      	subs	r6, r4, #1
	ptr_job->size = MaxEndpointSize;
  402aec:	eb06 0786 	add.w	r7, r6, r6, lsl #2
  402af0:	4d2b      	ldr	r5, [pc, #172]	; (402ba0 <udd_ep_alloc+0xf0>)
  402af2:	eb05 0587 	add.w	r5, r5, r7, lsl #2
  402af6:	f105 0710 	add.w	r7, r5, #16
  402afa:	f8b5 e010 	ldrh.w	lr, [r5, #16]
  402afe:	f362 0e09 	bfi	lr, r2, #0, #10
  402b02:	f8a5 e010 	strh.w	lr, [r5, #16]
	ptr_job->b_buf_end = false;
  402b06:	7c6a      	ldrb	r2, [r5, #17]
	ptr_job->b_stall_requested = false;
  402b08:	f002 027f 	and.w	r2, r2, #127	; 0x7f
  402b0c:	f36f 1245 	bfc	r2, #5, #1
  402b10:	746a      	strb	r2, [r5, #17]
	if (b_dir_in) {
  402b12:	2800      	cmp	r0, #0
  402b14:	db35      	blt.n	402b82 <udd_ep_alloc+0xd2>
	udd_reset_endpoint(ep);
  402b16:	4e23      	ldr	r6, [pc, #140]	; (402ba4 <udd_ep_alloc+0xf4>)
  402b18:	6ab5      	ldr	r5, [r6, #40]	; 0x28
  402b1a:	2201      	movs	r2, #1
  402b1c:	fa02 f404 	lsl.w	r4, r2, r4
  402b20:	4325      	orrs	r5, r4
  402b22:	62b5      	str	r5, [r6, #40]	; 0x28
  402b24:	4635      	mov	r5, r6
  402b26:	6aaa      	ldr	r2, [r5, #40]	; 0x28
  402b28:	4214      	tst	r4, r2
  402b2a:	d0fc      	beq.n	402b26 <udd_ep_alloc+0x76>
  402b2c:	4d1d      	ldr	r5, [pc, #116]	; (402ba4 <udd_ep_alloc+0xf4>)
  402b2e:	6aaa      	ldr	r2, [r5, #40]	; 0x28
  402b30:	ea22 0404 	bic.w	r4, r2, r4
  402b34:	62ac      	str	r4, [r5, #40]	; 0x28
	udd_configure_endpoint(ep,
  402b36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402b38:	9201      	str	r2, [sp, #4]
  402b3a:	9a01      	ldr	r2, [sp, #4]
  402b3c:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  402b40:	9201      	str	r2, [sp, #4]
  402b42:	9a01      	ldr	r2, [sp, #4]
  402b44:	f422 4207 	bic.w	r2, r2, #34560	; 0x8700
  402b48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  402b4c:	9201      	str	r2, [sp, #4]
  402b4e:	2800      	cmp	r0, #0
  402b50:	ea4f 2201 	mov.w	r2, r1, lsl #8
  402b54:	f402 7240 	and.w	r2, r2, #768	; 0x300
  402b58:	bfb4      	ite	lt
  402b5a:	f442 4204 	orrlt.w	r2, r2, #33792	; 0x8400
  402b5e:	f442 4200 	orrge.w	r2, r2, #32768	; 0x8000
  402b62:	9901      	ldr	r1, [sp, #4]
  402b64:	4311      	orrs	r1, r2
  402b66:	9101      	str	r1, [sp, #4]
  402b68:	9901      	ldr	r1, [sp, #4]
  402b6a:	6319      	str	r1, [r3, #48]	; 0x30
  402b6c:	6b19      	ldr	r1, [r3, #48]	; 0x30
  402b6e:	ea32 0101 	bics.w	r1, r2, r1
  402b72:	d1fb      	bne.n	402b6c <udd_ep_alloc+0xbc>
	return true;
  402b74:	2001      	movs	r0, #1
  402b76:	e00a      	b.n	402b8e <udd_ep_alloc+0xde>
	if (b_iso && (!udd_is_endpoint_support_iso(ep))) {
  402b78:	b16c      	cbz	r4, 402b96 <udd_ep_alloc+0xe6>
  402b7a:	2c03      	cmp	r4, #3
  402b7c:	d1ab      	bne.n	402ad6 <udd_ep_alloc+0x26>
		return false;
  402b7e:	2000      	movs	r0, #0
  402b80:	e005      	b.n	402b8e <udd_ep_alloc+0xde>
		ptr_job->bank = 0;
  402b82:	787a      	ldrb	r2, [r7, #1]
  402b84:	f36f 0283 	bfc	r2, #2, #2
  402b88:	707a      	strb	r2, [r7, #1]
  402b8a:	e7c4      	b.n	402b16 <udd_ep_alloc+0x66>
		return false;
  402b8c:	2000      	movs	r0, #0
}
  402b8e:	b003      	add	sp, #12
  402b90:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return false;
  402b92:	2000      	movs	r0, #0
  402b94:	e7fb      	b.n	402b8e <udd_ep_alloc+0xde>
		return false;
  402b96:	2000      	movs	r0, #0
  402b98:	e7f9      	b.n	402b8e <udd_ep_alloc+0xde>
		return false;
  402b9a:	2000      	movs	r0, #0
  402b9c:	e7f7      	b.n	402b8e <udd_ep_alloc+0xde>
  402b9e:	bf00      	nop
  402ba0:	20000df0 	.word	0x20000df0
  402ba4:	40084000 	.word	0x40084000

00402ba8 <udd_ep_free>:
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  402ba8:	f000 020f 	and.w	r2, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
  402bac:	2a03      	cmp	r2, #3
  402bae:	d822      	bhi.n	402bf6 <udd_ep_free+0x4e>
{
  402bb0:	b500      	push	{lr}
  402bb2:	b083      	sub	sp, #12
  402bb4:	0091      	lsls	r1, r2, #2
  402bb6:	f101 2140 	add.w	r1, r1, #1073758208	; 0x40004000
  402bba:	f501 2100 	add.w	r1, r1, #524288	; 0x80000
	udd_disable_endpoint(ep_index);
  402bbe:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  402bc0:	9301      	str	r3, [sp, #4]
  402bc2:	9b01      	ldr	r3, [sp, #4]
  402bc4:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402bc8:	9301      	str	r3, [sp, #4]
  402bca:	9b01      	ldr	r3, [sp, #4]
  402bcc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
  402bd0:	9301      	str	r3, [sp, #4]
  402bd2:	9b01      	ldr	r3, [sp, #4]
  402bd4:	630b      	str	r3, [r1, #48]	; 0x30
  402bd6:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  402bd8:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  402bdc:	d1fb      	bne.n	402bd6 <udd_ep_free+0x2e>
	udd_ep_finish_job(&udd_ep_job[ep - 1], UDD_EP_TRANSFER_ABORT, ep);
  402bde:	1e50      	subs	r0, r2, #1
  402be0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402be4:	2101      	movs	r1, #1
  402be6:	4b04      	ldr	r3, [pc, #16]	; (402bf8 <udd_ep_free+0x50>)
  402be8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402bec:	4b03      	ldr	r3, [pc, #12]	; (402bfc <udd_ep_free+0x54>)
  402bee:	4798      	blx	r3
}
  402bf0:	b003      	add	sp, #12
  402bf2:	f85d fb04 	ldr.w	pc, [sp], #4
  402bf6:	4770      	bx	lr
  402bf8:	20000df0 	.word	0x20000df0
  402bfc:	00401d0d 	.word	0x00401d0d

00402c00 <udd_ep_is_halted>:
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  402c00:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
  402c04:	2803      	cmp	r0, #3
  402c06:	d815      	bhi.n	402c34 <udd_ep_is_halted+0x34>
	return ptr_job->b_stall_requested ||
  402c08:	1e43      	subs	r3, r0, #1
  402c0a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402c0e:	4a0a      	ldr	r2, [pc, #40]	; (402c38 <udd_ep_is_halted+0x38>)
  402c10:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402c14:	7c5b      	ldrb	r3, [r3, #17]
  402c16:	f013 0f20 	tst.w	r3, #32
  402c1a:	d109      	bne.n	402c30 <udd_ep_is_halted+0x30>
			Is_udd_endpoint_stall_pending(ep & USB_EP_ADDR_MASK);
  402c1c:	300c      	adds	r0, #12
  402c1e:	4b07      	ldr	r3, [pc, #28]	; (402c3c <udd_ep_is_halted+0x3c>)
  402c20:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
	return ptr_job->b_stall_requested ||
  402c24:	f013 0f28 	tst.w	r3, #40	; 0x28
  402c28:	bf14      	ite	ne
  402c2a:	2001      	movne	r0, #1
  402c2c:	2000      	moveq	r0, #0
  402c2e:	4770      	bx	lr
  402c30:	2001      	movs	r0, #1
  402c32:	4770      	bx	lr
		return false;
  402c34:	2000      	movs	r0, #0
}
  402c36:	4770      	bx	lr
  402c38:	20000df0 	.word	0x20000df0
  402c3c:	40084000 	.word	0x40084000

00402c40 <udd_ep_set_halt>:
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  402c40:	f000 010f 	and.w	r1, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
  402c44:	2903      	cmp	r1, #3
  402c46:	d860      	bhi.n	402d0a <udd_ep_set_halt+0xca>
{
  402c48:	b410      	push	{r4}
  402c4a:	b083      	sub	sp, #12
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  402c4c:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402c50:	fab3 f383 	clz	r3, r3
  402c54:	095b      	lsrs	r3, r3, #5
  402c56:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  402c58:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  402c5a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402c5e:	2200      	movs	r2, #0
  402c60:	4b2d      	ldr	r3, [pc, #180]	; (402d18 <udd_ep_set_halt+0xd8>)
  402c62:	701a      	strb	r2, [r3, #0]
	return flags;
  402c64:	9c01      	ldr	r4, [sp, #4]
	if (b_dir_in && (Is_udd_transmit_ready(ep_index)
  402c66:	f010 0f80 	tst.w	r0, #128	; 0x80
  402c6a:	d125      	bne.n	402cb8 <udd_ep_set_halt+0x78>
  402c6c:	008a      	lsls	r2, r1, #2
  402c6e:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
  402c72:	f502 2200 	add.w	r2, r2, #524288	; 0x80000
		udd_enable_stall_handshake(ep_index);
  402c76:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402c78:	9300      	str	r3, [sp, #0]
  402c7a:	9b00      	ldr	r3, [sp, #0]
  402c7c:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402c80:	9300      	str	r3, [sp, #0]
  402c82:	9b00      	ldr	r3, [sp, #0]
  402c84:	f043 0320 	orr.w	r3, r3, #32
  402c88:	9300      	str	r3, [sp, #0]
  402c8a:	9b00      	ldr	r3, [sp, #0]
  402c8c:	6313      	str	r3, [r2, #48]	; 0x30
  402c8e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402c90:	f013 0f20 	tst.w	r3, #32
  402c94:	d0fb      	beq.n	402c8e <udd_ep_set_halt+0x4e>
		udd_enable_endpoint_interrupt(ep_index);
  402c96:	2301      	movs	r3, #1
  402c98:	fa03 f101 	lsl.w	r1, r3, r1
  402c9c:	4b1f      	ldr	r3, [pc, #124]	; (402d1c <udd_ep_set_halt+0xdc>)
  402c9e:	6119      	str	r1, [r3, #16]
	if (cpu_irq_is_enabled_flags(flags))
  402ca0:	2c00      	cmp	r4, #0
  402ca2:	d036      	beq.n	402d12 <udd_ep_set_halt+0xd2>
		cpu_irq_enable();
  402ca4:	2001      	movs	r0, #1
  402ca6:	4b1c      	ldr	r3, [pc, #112]	; (402d18 <udd_ep_set_halt+0xd8>)
  402ca8:	7018      	strb	r0, [r3, #0]
  402caa:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402cae:	b662      	cpsie	i
}
  402cb0:	b003      	add	sp, #12
  402cb2:	f85d 4b04 	ldr.w	r4, [sp], #4
  402cb6:	4770      	bx	lr
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
  402cb8:	1e4b      	subs	r3, r1, #1
	if (b_dir_in && (Is_udd_transmit_ready(ep_index)
  402cba:	f101 020c 	add.w	r2, r1, #12
  402cbe:	4817      	ldr	r0, [pc, #92]	; (402d1c <udd_ep_set_halt+0xdc>)
  402cc0:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  402cc4:	f012 0f10 	tst.w	r2, #16
  402cc8:	d109      	bne.n	402cde <udd_ep_set_halt+0x9e>
				|| ptr_job->bank > 1)) {
  402cca:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  402cce:	4814      	ldr	r0, [pc, #80]	; (402d20 <udd_ep_set_halt+0xe0>)
  402cd0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  402cd4:	7c52      	ldrb	r2, [r2, #17]
  402cd6:	f3c2 0281 	ubfx	r2, r2, #2, #2
  402cda:	2a01      	cmp	r2, #1
  402cdc:	ddc6      	ble.n	402c6c <udd_ep_set_halt+0x2c>
		ptr_job->b_stall_requested = true;
  402cde:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  402ce2:	4b0f      	ldr	r3, [pc, #60]	; (402d20 <udd_ep_set_halt+0xe0>)
  402ce4:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  402ce8:	7c5a      	ldrb	r2, [r3, #17]
  402cea:	f042 0220 	orr.w	r2, r2, #32
  402cee:	745a      	strb	r2, [r3, #17]
		udd_enable_endpoint_interrupt(ep_index);
  402cf0:	2301      	movs	r3, #1
  402cf2:	fa03 f101 	lsl.w	r1, r3, r1
  402cf6:	4b09      	ldr	r3, [pc, #36]	; (402d1c <udd_ep_set_halt+0xdc>)
  402cf8:	6119      	str	r1, [r3, #16]
	if (cpu_irq_is_enabled_flags(flags))
  402cfa:	b144      	cbz	r4, 402d0e <udd_ep_set_halt+0xce>
		cpu_irq_enable();
  402cfc:	2001      	movs	r0, #1
  402cfe:	4b06      	ldr	r3, [pc, #24]	; (402d18 <udd_ep_set_halt+0xd8>)
  402d00:	7018      	strb	r0, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  402d02:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402d06:	b662      	cpsie	i
  402d08:	e7d2      	b.n	402cb0 <udd_ep_set_halt+0x70>
		return false;
  402d0a:	2000      	movs	r0, #0
  402d0c:	4770      	bx	lr
		return true;
  402d0e:	2001      	movs	r0, #1
  402d10:	e7ce      	b.n	402cb0 <udd_ep_set_halt+0x70>
	return true;
  402d12:	2001      	movs	r0, #1
  402d14:	e7cc      	b.n	402cb0 <udd_ep_set_halt+0x70>
  402d16:	bf00      	nop
  402d18:	20000134 	.word	0x20000134
  402d1c:	40084000 	.word	0x40084000
  402d20:	20000df0 	.word	0x20000df0

00402d24 <udd_ep_clear_halt>:
	ep &= USB_EP_ADDR_MASK;
  402d24:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep)
  402d28:	2803      	cmp	r0, #3
  402d2a:	d85e      	bhi.n	402dea <udd_ep_clear_halt+0xc6>
{
  402d2c:	b530      	push	{r4, r5, lr}
  402d2e:	b083      	sub	sp, #12
	ptr_job = &udd_ep_job[ep - 1];
  402d30:	1e44      	subs	r4, r0, #1
	ptr_job->b_stall_requested = false;
  402d32:	eb04 0284 	add.w	r2, r4, r4, lsl #2
  402d36:	4b2f      	ldr	r3, [pc, #188]	; (402df4 <udd_ep_clear_halt+0xd0>)
  402d38:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  402d3c:	7c5a      	ldrb	r2, [r3, #17]
  402d3e:	f36f 1245 	bfc	r2, #5, #1
  402d42:	745a      	strb	r2, [r3, #17]
  402d44:	0083      	lsls	r3, r0, #2
  402d46:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  402d4a:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
	if (Is_udd_endpoint_stall_requested(ep)) {
  402d4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402d50:	f012 0f20 	tst.w	r2, #32
  402d54:	d04b      	beq.n	402dee <udd_ep_clear_halt+0xca>
		udd_disable_stall_handshake(ep);
  402d56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402d58:	9200      	str	r2, [sp, #0]
  402d5a:	9a00      	ldr	r2, [sp, #0]
  402d5c:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  402d60:	9200      	str	r2, [sp, #0]
  402d62:	9a00      	ldr	r2, [sp, #0]
  402d64:	f022 0220 	bic.w	r2, r2, #32
  402d68:	9200      	str	r2, [sp, #0]
  402d6a:	9a00      	ldr	r2, [sp, #0]
  402d6c:	631a      	str	r2, [r3, #48]	; 0x30
  402d6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402d70:	f012 0f20 	tst.w	r2, #32
  402d74:	d1fb      	bne.n	402d6e <udd_ep_clear_halt+0x4a>
		udd_reset_endpoint(ep);
  402d76:	4d20      	ldr	r5, [pc, #128]	; (402df8 <udd_ep_clear_halt+0xd4>)
  402d78:	6aa9      	ldr	r1, [r5, #40]	; 0x28
  402d7a:	2201      	movs	r2, #1
  402d7c:	fa02 f000 	lsl.w	r0, r2, r0
  402d80:	4301      	orrs	r1, r0
  402d82:	62a9      	str	r1, [r5, #40]	; 0x28
  402d84:	4629      	mov	r1, r5
  402d86:	6a8a      	ldr	r2, [r1, #40]	; 0x28
  402d88:	4210      	tst	r0, r2
  402d8a:	d0fc      	beq.n	402d86 <udd_ep_clear_halt+0x62>
  402d8c:	491a      	ldr	r1, [pc, #104]	; (402df8 <udd_ep_clear_halt+0xd4>)
  402d8e:	6a8a      	ldr	r2, [r1, #40]	; 0x28
  402d90:	ea22 0000 	bic.w	r0, r2, r0
  402d94:	6288      	str	r0, [r1, #40]	; 0x28
		udd_ack_stall(ep);
  402d96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402d98:	9201      	str	r2, [sp, #4]
  402d9a:	9a01      	ldr	r2, [sp, #4]
  402d9c:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  402da0:	9201      	str	r2, [sp, #4]
  402da2:	9a01      	ldr	r2, [sp, #4]
  402da4:	f022 0208 	bic.w	r2, r2, #8
  402da8:	9201      	str	r2, [sp, #4]
  402daa:	9a01      	ldr	r2, [sp, #4]
  402dac:	631a      	str	r2, [r3, #48]	; 0x30
  402dae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402db0:	f012 0f08 	tst.w	r2, #8
  402db4:	d1fb      	bne.n	402dae <udd_ep_clear_halt+0x8a>
		if (ptr_job->busy == true) {
  402db6:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  402dba:	4a0e      	ldr	r2, [pc, #56]	; (402df4 <udd_ep_clear_halt+0xd0>)
  402dbc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402dc0:	7c5b      	ldrb	r3, [r3, #17]
  402dc2:	f013 0f10 	tst.w	r3, #16
  402dc6:	d101      	bne.n	402dcc <udd_ep_clear_halt+0xa8>
	return true;
  402dc8:	2001      	movs	r0, #1
  402dca:	e011      	b.n	402df0 <udd_ep_clear_halt+0xcc>
			ptr_job->busy = false;
  402dcc:	4611      	mov	r1, r2
  402dce:	00a2      	lsls	r2, r4, #2
  402dd0:	1913      	adds	r3, r2, r4
  402dd2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  402dd6:	7c58      	ldrb	r0, [r3, #17]
  402dd8:	f36f 1004 	bfc	r0, #4, #1
  402ddc:	7458      	strb	r0, [r3, #17]
			ptr_job->call_nohalt();
  402dde:	4414      	add	r4, r2
  402de0:	f851 3024 	ldr.w	r3, [r1, r4, lsl #2]
  402de4:	4798      	blx	r3
	return true;
  402de6:	2001      	movs	r0, #1
  402de8:	e002      	b.n	402df0 <udd_ep_clear_halt+0xcc>
		return false;
  402dea:	2000      	movs	r0, #0
  402dec:	4770      	bx	lr
	return true;
  402dee:	2001      	movs	r0, #1
}
  402df0:	b003      	add	sp, #12
  402df2:	bd30      	pop	{r4, r5, pc}
  402df4:	20000df0 	.word	0x20000df0
  402df8:	40084000 	.word	0x40084000

00402dfc <udd_ep_run>:
{
  402dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
  402dfe:	b083      	sub	sp, #12
	ep &= USB_EP_ADDR_MASK;
  402e00:	f000 070f 	and.w	r7, r0, #15
	if (USB_DEVICE_MAX_EP < ep) {
  402e04:	2f03      	cmp	r7, #3
  402e06:	f200 80a2 	bhi.w	402f4e <udd_ep_run+0x152>
  402e0a:	00bc      	lsls	r4, r7, #2
  402e0c:	f104 2440 	add.w	r4, r4, #1073758208	; 0x40004000
  402e10:	f504 2400 	add.w	r4, r4, #524288	; 0x80000
	if ((!Is_udd_endpoint_enabled(ep))
  402e14:	6b25      	ldr	r5, [r4, #48]	; 0x30
  402e16:	f415 4f00 	tst.w	r5, #32768	; 0x8000
  402e1a:	f000 809b 	beq.w	402f54 <udd_ep_run+0x158>
	ptr_job = &udd_ep_job[ep - 1];
  402e1e:	1e7d      	subs	r5, r7, #1
			|| ptr_job->b_stall_requested
  402e20:	eb05 0e85 	add.w	lr, r5, r5, lsl #2
  402e24:	4e50      	ldr	r6, [pc, #320]	; (402f68 <udd_ep_run+0x16c>)
  402e26:	eb06 068e 	add.w	r6, r6, lr, lsl #2
  402e2a:	7c76      	ldrb	r6, [r6, #17]
  402e2c:	f016 0f20 	tst.w	r6, #32
  402e30:	f040 8092 	bne.w	402f58 <udd_ep_run+0x15c>
			|| Is_udd_endpoint_stall_requested(ep)) {
  402e34:	6b26      	ldr	r6, [r4, #48]	; 0x30
  402e36:	f016 0f20 	tst.w	r6, #32
  402e3a:	f040 808f 	bne.w	402f5c <udd_ep_run+0x160>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  402e3e:	f3ef 8610 	mrs	r6, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402e42:	fab6 f686 	clz	r6, r6
  402e46:	0976      	lsrs	r6, r6, #5
  402e48:	9600      	str	r6, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  402e4a:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  402e4c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402e50:	f04f 0e00 	mov.w	lr, #0
  402e54:	4e45      	ldr	r6, [pc, #276]	; (402f6c <udd_ep_run+0x170>)
  402e56:	f886 e000 	strb.w	lr, [r6]
	return flags;
  402e5a:	f8dd c000 	ldr.w	ip, [sp]
	if (ptr_job->busy == true) {
  402e5e:	eb05 0e85 	add.w	lr, r5, r5, lsl #2
  402e62:	4e41      	ldr	r6, [pc, #260]	; (402f68 <udd_ep_run+0x16c>)
  402e64:	eb06 068e 	add.w	r6, r6, lr, lsl #2
  402e68:	7c76      	ldrb	r6, [r6, #17]
  402e6a:	f016 0f10 	tst.w	r6, #16
  402e6e:	d00a      	beq.n	402e86 <udd_ep_run+0x8a>
	if (cpu_irq_is_enabled_flags(flags))
  402e70:	f1bc 0f00 	cmp.w	ip, #0
  402e74:	d074      	beq.n	402f60 <udd_ep_run+0x164>
		cpu_irq_enable();
  402e76:	2201      	movs	r2, #1
  402e78:	4b3c      	ldr	r3, [pc, #240]	; (402f6c <udd_ep_run+0x170>)
  402e7a:	701a      	strb	r2, [r3, #0]
  402e7c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402e80:	b662      	cpsie	i
		return false; // Job already on going
  402e82:	2000      	movs	r0, #0
  402e84:	e064      	b.n	402f50 <udd_ep_run+0x154>
	ptr_job->busy = true;
  402e86:	eb05 0e85 	add.w	lr, r5, r5, lsl #2
  402e8a:	4e37      	ldr	r6, [pc, #220]	; (402f68 <udd_ep_run+0x16c>)
  402e8c:	eb06 068e 	add.w	r6, r6, lr, lsl #2
  402e90:	f896 e011 	ldrb.w	lr, [r6, #17]
  402e94:	f04e 0e10 	orr.w	lr, lr, #16
  402e98:	f886 e011 	strb.w	lr, [r6, #17]
	if (cpu_irq_is_enabled_flags(flags))
  402e9c:	f1bc 0f00 	cmp.w	ip, #0
  402ea0:	d007      	beq.n	402eb2 <udd_ep_run+0xb6>
		cpu_irq_enable();
  402ea2:	f04f 0e01 	mov.w	lr, #1
  402ea6:	4e31      	ldr	r6, [pc, #196]	; (402f6c <udd_ep_run+0x170>)
  402ea8:	f886 e000 	strb.w	lr, [r6]
  __ASM volatile ("dmb 0xF":::"memory");
  402eac:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402eb0:	b662      	cpsie	i
	ptr_job->buf = buf;
  402eb2:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 402f68 <udd_ep_run+0x16c>
  402eb6:	eb05 0685 	add.w	r6, r5, r5, lsl #2
  402eba:	00b6      	lsls	r6, r6, #2
  402ebc:	eb0c 0e06 	add.w	lr, ip, r6
  402ec0:	f8ce 2004 	str.w	r2, [lr, #4]
	ptr_job->buf_size = buf_size;
  402ec4:	f8ce 3008 	str.w	r3, [lr, #8]
	ptr_job->buf_cnt = 0;
  402ec8:	2200      	movs	r2, #0
  402eca:	f8ce 200c 	str.w	r2, [lr, #12]
	ptr_job->call_trans = callback;
  402ece:	9a08      	ldr	r2, [sp, #32]
  402ed0:	f84c 2006 	str.w	r2, [ip, r6]
	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
  402ed4:	b911      	cbnz	r1, 402edc <udd_ep_run+0xe0>
  402ed6:	fab3 f183 	clz	r1, r3
  402eda:	0949      	lsrs	r1, r1, #5
  402edc:	4a22      	ldr	r2, [pc, #136]	; (402f68 <udd_ep_run+0x16c>)
  402ede:	00ae      	lsls	r6, r5, #2
  402ee0:	1973      	adds	r3, r6, r5
  402ee2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402ee6:	7c5b      	ldrb	r3, [r3, #17]
  402ee8:	f361 1386 	bfi	r3, r1, #6, #1
	ptr_job->b_buf_end = false;
  402eec:	4435      	add	r5, r6
  402eee:	eb02 0285 	add.w	r2, r2, r5, lsl #2
  402ef2:	f36f 13c7 	bfc	r3, #7, #1
  402ef6:	7453      	strb	r3, [r2, #17]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  402ef8:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402efc:	fab3 f383 	clz	r3, r3
  402f00:	095b      	lsrs	r3, r3, #5
  402f02:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  402f04:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  402f06:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402f0a:	2200      	movs	r2, #0
  402f0c:	4b17      	ldr	r3, [pc, #92]	; (402f6c <udd_ep_run+0x170>)
  402f0e:	701a      	strb	r2, [r3, #0]
	return flags;
  402f10:	9d01      	ldr	r5, [sp, #4]
	udd_enable_endpoint_interrupt(ep);
  402f12:	2301      	movs	r3, #1
  402f14:	40bb      	lsls	r3, r7
  402f16:	4a16      	ldr	r2, [pc, #88]	; (402f70 <udd_ep_run+0x174>)
  402f18:	6113      	str	r3, [r2, #16]
	if (b_dir_in) {
  402f1a:	f010 0f80 	tst.w	r0, #128	; 0x80
  402f1e:	d107      	bne.n	402f30 <udd_ep_run+0x134>
	if (cpu_irq_is_enabled_flags(flags))
  402f20:	b305      	cbz	r5, 402f64 <udd_ep_run+0x168>
		cpu_irq_enable();
  402f22:	2001      	movs	r0, #1
  402f24:	4b11      	ldr	r3, [pc, #68]	; (402f6c <udd_ep_run+0x170>)
  402f26:	7018      	strb	r0, [r3, #0]
  402f28:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402f2c:	b662      	cpsie	i
  402f2e:	e00f      	b.n	402f50 <udd_ep_run+0x154>
		if (Is_udd_in_pending(ep)) {
  402f30:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402f32:	f013 0f11 	tst.w	r3, #17
  402f36:	d1f3      	bne.n	402f20 <udd_ep_run+0x124>
			if (udd_ep_in_sent(ep, true)) {
  402f38:	2101      	movs	r1, #1
  402f3a:	4638      	mov	r0, r7
  402f3c:	4b0d      	ldr	r3, [pc, #52]	; (402f74 <udd_ep_run+0x178>)
  402f3e:	4798      	blx	r3
  402f40:	2800      	cmp	r0, #0
  402f42:	d0ed      	beq.n	402f20 <udd_ep_run+0x124>
				udd_ep_in_sent(ep, false);
  402f44:	2100      	movs	r1, #0
  402f46:	4638      	mov	r0, r7
  402f48:	4b0a      	ldr	r3, [pc, #40]	; (402f74 <udd_ep_run+0x178>)
  402f4a:	4798      	blx	r3
  402f4c:	e7e8      	b.n	402f20 <udd_ep_run+0x124>
		return false;
  402f4e:	2000      	movs	r0, #0
}
  402f50:	b003      	add	sp, #12
  402f52:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return false; // Endpoint is halted
  402f54:	2000      	movs	r0, #0
  402f56:	e7fb      	b.n	402f50 <udd_ep_run+0x154>
  402f58:	2000      	movs	r0, #0
  402f5a:	e7f9      	b.n	402f50 <udd_ep_run+0x154>
  402f5c:	2000      	movs	r0, #0
  402f5e:	e7f7      	b.n	402f50 <udd_ep_run+0x154>
		return false; // Job already on going
  402f60:	2000      	movs	r0, #0
  402f62:	e7f5      	b.n	402f50 <udd_ep_run+0x154>
	return true;
  402f64:	2001      	movs	r0, #1
  402f66:	e7f3      	b.n	402f50 <udd_ep_run+0x154>
  402f68:	20000df0 	.word	0x20000df0
  402f6c:	20000134 	.word	0x20000134
  402f70:	40084000 	.word	0x40084000
  402f74:	00401e21 	.word	0x00401e21

00402f78 <udd_ep_abort>:
{
  402f78:	b5f0      	push	{r4, r5, r6, r7, lr}
  402f7a:	b087      	sub	sp, #28
	ep &= USB_EP_ADDR_MASK;
  402f7c:	f000 050f 	and.w	r5, r0, #15
	if (USB_DEVICE_MAX_EP < ep)
  402f80:	2d03      	cmp	r5, #3
  402f82:	d840      	bhi.n	403006 <udd_ep_abort+0x8e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  402f84:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402f88:	fab3 f383 	clz	r3, r3
  402f8c:	095b      	lsrs	r3, r3, #5
  402f8e:	9305      	str	r3, [sp, #20]
  __ASM volatile ("cpsid i" : : : "memory");
  402f90:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  402f92:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402f96:	2200      	movs	r2, #0
  402f98:	4b4b      	ldr	r3, [pc, #300]	; (4030c8 <udd_ep_abort+0x150>)
  402f9a:	701a      	strb	r2, [r3, #0]
	return flags;
  402f9c:	9b05      	ldr	r3, [sp, #20]
	udd_disable_endpoint_interrupt(ep);
  402f9e:	2401      	movs	r4, #1
  402fa0:	40ac      	lsls	r4, r5
  402fa2:	4a4a      	ldr	r2, [pc, #296]	; (4030cc <udd_ep_abort+0x154>)
  402fa4:	6154      	str	r4, [r2, #20]
	if (cpu_irq_is_enabled_flags(flags))
  402fa6:	b12b      	cbz	r3, 402fb4 <udd_ep_abort+0x3c>
		cpu_irq_enable();
  402fa8:	2201      	movs	r2, #1
  402faa:	4b47      	ldr	r3, [pc, #284]	; (4030c8 <udd_ep_abort+0x150>)
  402fac:	701a      	strb	r2, [r3, #0]
  402fae:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402fb2:	b662      	cpsie	i
	if (b_dir_in) {
  402fb4:	f010 0f80 	tst.w	r0, #128	; 0x80
  402fb8:	d127      	bne.n	40300a <udd_ep_abort+0x92>
  402fba:	00ae      	lsls	r6, r5, #2
  402fbc:	f106 2640 	add.w	r6, r6, #1073758208	; 0x40004000
  402fc0:	f506 2600 	add.w	r6, r6, #524288	; 0x80000
		while(Is_udd_any_bank_received(ep)) {
  402fc4:	6b33      	ldr	r3, [r6, #48]	; 0x30
  402fc6:	f013 0f42 	tst.w	r3, #66	; 0x42
  402fca:	d006      	beq.n	402fda <udd_ep_abort+0x62>
			udd_ep_ack_out_received(ep);
  402fcc:	4f40      	ldr	r7, [pc, #256]	; (4030d0 <udd_ep_abort+0x158>)
  402fce:	4628      	mov	r0, r5
  402fd0:	47b8      	blx	r7
		while(Is_udd_any_bank_received(ep)) {
  402fd2:	6b33      	ldr	r3, [r6, #48]	; 0x30
  402fd4:	f013 0f42 	tst.w	r3, #66	; 0x42
  402fd8:	d1f9      	bne.n	402fce <udd_ep_abort+0x56>
	udd_reset_endpoint(ep);
  402fda:	4a3c      	ldr	r2, [pc, #240]	; (4030cc <udd_ep_abort+0x154>)
  402fdc:	6a93      	ldr	r3, [r2, #40]	; 0x28
  402fde:	4323      	orrs	r3, r4
  402fe0:	6293      	str	r3, [r2, #40]	; 0x28
  402fe2:	6a93      	ldr	r3, [r2, #40]	; 0x28
  402fe4:	421c      	tst	r4, r3
  402fe6:	d0fc      	beq.n	402fe2 <udd_ep_abort+0x6a>
  402fe8:	4a38      	ldr	r2, [pc, #224]	; (4030cc <udd_ep_abort+0x154>)
  402fea:	6a93      	ldr	r3, [r2, #40]	; 0x28
  402fec:	ea23 0404 	bic.w	r4, r3, r4
  402ff0:	6294      	str	r4, [r2, #40]	; 0x28
	udd_ep_finish_job(&udd_ep_job[ep - 1], UDD_EP_TRANSFER_ABORT, ep);
  402ff2:	1e68      	subs	r0, r5, #1
  402ff4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402ff8:	462a      	mov	r2, r5
  402ffa:	2101      	movs	r1, #1
  402ffc:	4b35      	ldr	r3, [pc, #212]	; (4030d4 <udd_ep_abort+0x15c>)
  402ffe:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403002:	4b35      	ldr	r3, [pc, #212]	; (4030d8 <udd_ep_abort+0x160>)
  403004:	4798      	blx	r3
}
  403006:	b007      	add	sp, #28
  403008:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40300a:	00ab      	lsls	r3, r5, #2
  40300c:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  403010:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
		if (Is_udd_transmit_ready(ep)) {
  403014:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  403016:	f012 0f10 	tst.w	r2, #16
  40301a:	d03a      	beq.n	403092 <udd_ep_abort+0x11a>
			udd_kill_data_in_fifo(ep,
  40301c:	b34d      	cbz	r5, 403072 <udd_ep_abort+0xfa>
  40301e:	2d03      	cmp	r5, #3
  403020:	d027      	beq.n	403072 <udd_ep_abort+0xfa>
  403022:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  403024:	9201      	str	r2, [sp, #4]
  403026:	9a01      	ldr	r2, [sp, #4]
  403028:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  40302c:	9201      	str	r2, [sp, #4]
  40302e:	9a01      	ldr	r2, [sp, #4]
  403030:	f022 0210 	bic.w	r2, r2, #16
  403034:	9201      	str	r2, [sp, #4]
  403036:	9a01      	ldr	r2, [sp, #4]
  403038:	631a      	str	r2, [r3, #48]	; 0x30
  40303a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40303c:	f012 0f10 	tst.w	r2, #16
  403040:	d1fb      	bne.n	40303a <udd_ep_abort+0xc2>
  403042:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  403044:	f012 0f10 	tst.w	r2, #16
  403048:	d1fb      	bne.n	403042 <udd_ep_abort+0xca>
  40304a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40304c:	9202      	str	r2, [sp, #8]
  40304e:	9a02      	ldr	r2, [sp, #8]
  403050:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  403054:	9202      	str	r2, [sp, #8]
  403056:	9a02      	ldr	r2, [sp, #8]
  403058:	f042 0210 	orr.w	r2, r2, #16
  40305c:	9202      	str	r2, [sp, #8]
  40305e:	9a02      	ldr	r2, [sp, #8]
  403060:	631a      	str	r2, [r3, #48]	; 0x30
  403062:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  403064:	f012 0f10 	tst.w	r2, #16
  403068:	d0fb      	beq.n	403062 <udd_ep_abort+0xea>
  40306a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40306c:	f012 0f10 	tst.w	r2, #16
  403070:	d0fb      	beq.n	40306a <udd_ep_abort+0xf2>
  403072:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  403074:	9203      	str	r2, [sp, #12]
  403076:	9a03      	ldr	r2, [sp, #12]
  403078:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  40307c:	9203      	str	r2, [sp, #12]
  40307e:	9a03      	ldr	r2, [sp, #12]
  403080:	f022 0210 	bic.w	r2, r2, #16
  403084:	9203      	str	r2, [sp, #12]
  403086:	9a03      	ldr	r2, [sp, #12]
  403088:	631a      	str	r2, [r3, #48]	; 0x30
  40308a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40308c:	f012 0f10 	tst.w	r2, #16
  403090:	d1fb      	bne.n	40308a <udd_ep_abort+0x112>
		udd_ack_in_sent(ep);
  403092:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  403094:	9204      	str	r2, [sp, #16]
  403096:	9a04      	ldr	r2, [sp, #16]
  403098:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  40309c:	9204      	str	r2, [sp, #16]
  40309e:	9a04      	ldr	r2, [sp, #16]
  4030a0:	f022 0201 	bic.w	r2, r2, #1
  4030a4:	9204      	str	r2, [sp, #16]
  4030a6:	9a04      	ldr	r2, [sp, #16]
  4030a8:	631a      	str	r2, [r3, #48]	; 0x30
  4030aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4030ac:	f012 0f01 	tst.w	r2, #1
  4030b0:	d1fb      	bne.n	4030aa <udd_ep_abort+0x132>
		udd_ep_job[ep - 1].bank = 0;
  4030b2:	1e6b      	subs	r3, r5, #1
  4030b4:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  4030b8:	4b06      	ldr	r3, [pc, #24]	; (4030d4 <udd_ep_abort+0x15c>)
  4030ba:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  4030be:	7c5a      	ldrb	r2, [r3, #17]
  4030c0:	f36f 0283 	bfc	r2, #2, #2
  4030c4:	745a      	strb	r2, [r3, #17]
  4030c6:	e788      	b.n	402fda <udd_ep_abort+0x62>
  4030c8:	20000134 	.word	0x20000134
  4030cc:	40084000 	.word	0x40084000
  4030d0:	00401d4d 	.word	0x00401d4d
  4030d4:	20000df0 	.word	0x20000df0
  4030d8:	00401d0d 	.word	0x00401d0d

004030dc <flash_init>:
  4030dc:	b508      	push	{r3, lr}
  4030de:	460a      	mov	r2, r1
  4030e0:	4601      	mov	r1, r0
  4030e2:	4802      	ldr	r0, [pc, #8]	; (4030ec <flash_init+0x10>)
  4030e4:	4b02      	ldr	r3, [pc, #8]	; (4030f0 <flash_init+0x14>)
  4030e6:	4798      	blx	r3
  4030e8:	2000      	movs	r0, #0
  4030ea:	bd08      	pop	{r3, pc}
  4030ec:	400e0a00 	.word	0x400e0a00
  4030f0:	0040138d 	.word	0x0040138d

004030f4 <flash_erase_sector>:
  4030f4:	b508      	push	{r3, lr}
  4030f6:	f5a0 0280 	sub.w	r2, r0, #4194304	; 0x400000
  4030fa:	f3c2 224f 	ubfx	r2, r2, #9, #16
  4030fe:	2111      	movs	r1, #17
  403100:	4803      	ldr	r0, [pc, #12]	; (403110 <flash_erase_sector+0x1c>)
  403102:	4b04      	ldr	r3, [pc, #16]	; (403114 <flash_erase_sector+0x20>)
  403104:	4798      	blx	r3
  403106:	2800      	cmp	r0, #0
  403108:	bf18      	it	ne
  40310a:	2010      	movne	r0, #16
  40310c:	bd08      	pop	{r3, pc}
  40310e:	bf00      	nop
  403110:	400e0a00 	.word	0x400e0a00
  403114:	004013a9 	.word	0x004013a9

00403118 <flash_write>:
  403118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40311c:	b085      	sub	sp, #20
  40311e:	9100      	str	r1, [sp, #0]
  403120:	9303      	str	r3, [sp, #12]
  403122:	f5a0 0380 	sub.w	r3, r0, #4194304	; 0x400000
  403126:	f3c3 2a4f 	ubfx	sl, r3, #9, #16
  40312a:	f3c0 0708 	ubfx	r7, r0, #0, #9
  40312e:	4693      	mov	fp, r2
  403130:	2a00      	cmp	r2, #0
  403132:	d04d      	beq.n	4031d0 <flash_write+0xb8>
  403134:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 4031e0 <flash_write+0xc8>
  403138:	f509 75fe 	add.w	r5, r9, #508	; 0x1fc
  40313c:	e011      	b.n	403162 <flash_write+0x4a>
  40313e:	9a01      	ldr	r2, [sp, #4]
  403140:	2101      	movs	r1, #1
  403142:	4824      	ldr	r0, [pc, #144]	; (4031d4 <flash_write+0xbc>)
  403144:	4b24      	ldr	r3, [pc, #144]	; (4031d8 <flash_write+0xc0>)
  403146:	4798      	blx	r3
  403148:	2800      	cmp	r0, #0
  40314a:	d13e      	bne.n	4031ca <flash_write+0xb2>
  40314c:	9b00      	ldr	r3, [sp, #0]
  40314e:	4423      	add	r3, r4
  403150:	9300      	str	r3, [sp, #0]
  403152:	f10a 0a01 	add.w	sl, sl, #1
  403156:	fa1f fa8a 	uxth.w	sl, sl
  40315a:	2700      	movs	r7, #0
  40315c:	ebbb 0b04 	subs.w	fp, fp, r4
  403160:	d032      	beq.n	4031c8 <flash_write+0xb0>
  403162:	f5c7 7300 	rsb	r3, r7, #512	; 0x200
  403166:	9302      	str	r3, [sp, #8]
  403168:	461c      	mov	r4, r3
  40316a:	455b      	cmp	r3, fp
  40316c:	bf28      	it	cs
  40316e:	465c      	movcs	r4, fp
  403170:	f8cd a004 	str.w	sl, [sp, #4]
  403174:	f50a 5300 	add.w	r3, sl, #8192	; 0x2000
  403178:	ea4f 2843 	mov.w	r8, r3, lsl #9
  40317c:	463a      	mov	r2, r7
  40317e:	4641      	mov	r1, r8
  403180:	4648      	mov	r0, r9
  403182:	4e16      	ldr	r6, [pc, #88]	; (4031dc <flash_write+0xc4>)
  403184:	47b0      	blx	r6
  403186:	4622      	mov	r2, r4
  403188:	9900      	ldr	r1, [sp, #0]
  40318a:	eb09 0007 	add.w	r0, r9, r7
  40318e:	47b0      	blx	r6
  403190:	1938      	adds	r0, r7, r4
  403192:	9a02      	ldr	r2, [sp, #8]
  403194:	1b12      	subs	r2, r2, r4
  403196:	eb04 0108 	add.w	r1, r4, r8
  40319a:	b292      	uxth	r2, r2
  40319c:	4439      	add	r1, r7
  40319e:	4448      	add	r0, r9
  4031a0:	47b0      	blx	r6
  4031a2:	f1a9 0304 	sub.w	r3, r9, #4
  4031a6:	f1a8 0204 	sub.w	r2, r8, #4
  4031aa:	f853 1f04 	ldr.w	r1, [r3, #4]!
  4031ae:	f842 1f04 	str.w	r1, [r2, #4]!
  4031b2:	42ab      	cmp	r3, r5
  4031b4:	d1f9      	bne.n	4031aa <flash_write+0x92>
  4031b6:	9b03      	ldr	r3, [sp, #12]
  4031b8:	2b00      	cmp	r3, #0
  4031ba:	d0c0      	beq.n	40313e <flash_write+0x26>
  4031bc:	9a01      	ldr	r2, [sp, #4]
  4031be:	2103      	movs	r1, #3
  4031c0:	4804      	ldr	r0, [pc, #16]	; (4031d4 <flash_write+0xbc>)
  4031c2:	4b05      	ldr	r3, [pc, #20]	; (4031d8 <flash_write+0xc0>)
  4031c4:	4798      	blx	r3
  4031c6:	e7bf      	b.n	403148 <flash_write+0x30>
  4031c8:	4658      	mov	r0, fp
  4031ca:	b005      	add	sp, #20
  4031cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4031d0:	4610      	mov	r0, r2
  4031d2:	e7fa      	b.n	4031ca <flash_write+0xb2>
  4031d4:	400e0a00 	.word	0x400e0a00
  4031d8:	004013a9 	.word	0x004013a9
  4031dc:	00405509 	.word	0x00405509
  4031e0:	20000e2c 	.word	0x20000e2c

004031e4 <flash_unlock>:
  4031e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4031e8:	f420 50ff 	bic.w	r0, r0, #8160	; 0x1fe0
  4031ec:	f020 001f 	bic.w	r0, r0, #31
  4031f0:	f421 51ff 	bic.w	r1, r1, #8160	; 0x1fe0
  4031f4:	f021 011f 	bic.w	r1, r1, #31
  4031f8:	f501 54ff 	add.w	r4, r1, #8160	; 0x1fe0
  4031fc:	341f      	adds	r4, #31
  4031fe:	b102      	cbz	r2, 403202 <flash_unlock+0x1e>
  403200:	6010      	str	r0, [r2, #0]
  403202:	b103      	cbz	r3, 403206 <flash_unlock+0x22>
  403204:	601c      	str	r4, [r3, #0]
  403206:	f5a0 0480 	sub.w	r4, r0, #4194304	; 0x400000
  40320a:	0a64      	lsrs	r4, r4, #9
  40320c:	b2a4      	uxth	r4, r4
  40320e:	4d0c      	ldr	r5, [pc, #48]	; (403240 <flash_unlock+0x5c>)
  403210:	440d      	add	r5, r1
  403212:	f3c5 254f 	ubfx	r5, r5, #9, #16
  403216:	42a5      	cmp	r5, r4
  403218:	d910      	bls.n	40323c <flash_unlock+0x58>
  40321a:	f8df 802c 	ldr.w	r8, [pc, #44]	; 403248 <flash_unlock+0x64>
  40321e:	2709      	movs	r7, #9
  403220:	4e08      	ldr	r6, [pc, #32]	; (403244 <flash_unlock+0x60>)
  403222:	4622      	mov	r2, r4
  403224:	4639      	mov	r1, r7
  403226:	4640      	mov	r0, r8
  403228:	47b0      	blx	r6
  40322a:	4603      	mov	r3, r0
  40322c:	b918      	cbnz	r0, 403236 <flash_unlock+0x52>
  40322e:	3410      	adds	r4, #16
  403230:	b2a4      	uxth	r4, r4
  403232:	42ac      	cmp	r4, r5
  403234:	d3f5      	bcc.n	403222 <flash_unlock+0x3e>
  403236:	4618      	mov	r0, r3
  403238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40323c:	2300      	movs	r3, #0
  40323e:	e7fa      	b.n	403236 <flash_unlock+0x52>
  403240:	ffc01fff 	.word	0xffc01fff
  403244:	004013a9 	.word	0x004013a9
  403248:	400e0a00 	.word	0x400e0a00

0040324c <Dummy_Handler>:
  40324c:	e7fe      	b.n	40324c <Dummy_Handler>
	...

00403250 <Reset_Handler>:
  403250:	b500      	push	{lr}
  403252:	b083      	sub	sp, #12
  403254:	4b25      	ldr	r3, [pc, #148]	; (4032ec <Reset_Handler+0x9c>)
  403256:	4a26      	ldr	r2, [pc, #152]	; (4032f0 <Reset_Handler+0xa0>)
  403258:	429a      	cmp	r2, r3
  40325a:	d010      	beq.n	40327e <Reset_Handler+0x2e>
  40325c:	4b25      	ldr	r3, [pc, #148]	; (4032f4 <Reset_Handler+0xa4>)
  40325e:	4a23      	ldr	r2, [pc, #140]	; (4032ec <Reset_Handler+0x9c>)
  403260:	429a      	cmp	r2, r3
  403262:	d20c      	bcs.n	40327e <Reset_Handler+0x2e>
  403264:	3b01      	subs	r3, #1
  403266:	1a9b      	subs	r3, r3, r2
  403268:	f023 0303 	bic.w	r3, r3, #3
  40326c:	3304      	adds	r3, #4
  40326e:	4413      	add	r3, r2
  403270:	491f      	ldr	r1, [pc, #124]	; (4032f0 <Reset_Handler+0xa0>)
  403272:	f851 0b04 	ldr.w	r0, [r1], #4
  403276:	f842 0b04 	str.w	r0, [r2], #4
  40327a:	429a      	cmp	r2, r3
  40327c:	d1f9      	bne.n	403272 <Reset_Handler+0x22>
  40327e:	4b1e      	ldr	r3, [pc, #120]	; (4032f8 <Reset_Handler+0xa8>)
  403280:	4a1e      	ldr	r2, [pc, #120]	; (4032fc <Reset_Handler+0xac>)
  403282:	429a      	cmp	r2, r3
  403284:	d20a      	bcs.n	40329c <Reset_Handler+0x4c>
  403286:	3b01      	subs	r3, #1
  403288:	1a9b      	subs	r3, r3, r2
  40328a:	f023 0303 	bic.w	r3, r3, #3
  40328e:	3304      	adds	r3, #4
  403290:	4413      	add	r3, r2
  403292:	2100      	movs	r1, #0
  403294:	f842 1b04 	str.w	r1, [r2], #4
  403298:	4293      	cmp	r3, r2
  40329a:	d1fb      	bne.n	403294 <Reset_Handler+0x44>
  40329c:	4a18      	ldr	r2, [pc, #96]	; (403300 <Reset_Handler+0xb0>)
  40329e:	4b19      	ldr	r3, [pc, #100]	; (403304 <Reset_Handler+0xb4>)
  4032a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4032a4:	6093      	str	r3, [r2, #8]
  4032a6:	f3ef 8310 	mrs	r3, PRIMASK
  4032aa:	fab3 f383 	clz	r3, r3
  4032ae:	095b      	lsrs	r3, r3, #5
  4032b0:	9301      	str	r3, [sp, #4]
  4032b2:	b672      	cpsid	i
  4032b4:	f3bf 8f5f 	dmb	sy
  4032b8:	2200      	movs	r2, #0
  4032ba:	4b13      	ldr	r3, [pc, #76]	; (403308 <Reset_Handler+0xb8>)
  4032bc:	701a      	strb	r2, [r3, #0]
  4032be:	9901      	ldr	r1, [sp, #4]
  4032c0:	4a12      	ldr	r2, [pc, #72]	; (40330c <Reset_Handler+0xbc>)
  4032c2:	6813      	ldr	r3, [r2, #0]
  4032c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4032c8:	6013      	str	r3, [r2, #0]
  4032ca:	f3bf 8f4f 	dsb	sy
  4032ce:	f3bf 8f6f 	isb	sy
  4032d2:	b129      	cbz	r1, 4032e0 <Reset_Handler+0x90>
  4032d4:	2201      	movs	r2, #1
  4032d6:	4b0c      	ldr	r3, [pc, #48]	; (403308 <Reset_Handler+0xb8>)
  4032d8:	701a      	strb	r2, [r3, #0]
  4032da:	f3bf 8f5f 	dmb	sy
  4032de:	b662      	cpsie	i
  4032e0:	4b0b      	ldr	r3, [pc, #44]	; (403310 <Reset_Handler+0xc0>)
  4032e2:	4798      	blx	r3
  4032e4:	4b0b      	ldr	r3, [pc, #44]	; (403314 <Reset_Handler+0xc4>)
  4032e6:	4798      	blx	r3
  4032e8:	e7fe      	b.n	4032e8 <Reset_Handler+0x98>
  4032ea:	bf00      	nop
  4032ec:	20000000 	.word	0x20000000
  4032f0:	0040a610 	.word	0x0040a610
  4032f4:	20000bf8 	.word	0x20000bf8
  4032f8:	20006e54 	.word	0x20006e54
  4032fc:	20000bf8 	.word	0x20000bf8
  403300:	e000ed00 	.word	0xe000ed00
  403304:	00400000 	.word	0x00400000
  403308:	20000134 	.word	0x20000134
  40330c:	e000ed88 	.word	0xe000ed88
  403310:	004054b9 	.word	0x004054b9
  403314:	004040a1 	.word	0x004040a1

00403318 <SystemCoreClockUpdate>:
  403318:	4b3b      	ldr	r3, [pc, #236]	; (403408 <SystemCoreClockUpdate+0xf0>)
  40331a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40331c:	f003 0303 	and.w	r3, r3, #3
  403320:	2b01      	cmp	r3, #1
  403322:	d01d      	beq.n	403360 <SystemCoreClockUpdate+0x48>
  403324:	b183      	cbz	r3, 403348 <SystemCoreClockUpdate+0x30>
  403326:	2b02      	cmp	r3, #2
  403328:	d036      	beq.n	403398 <SystemCoreClockUpdate+0x80>
  40332a:	4b37      	ldr	r3, [pc, #220]	; (403408 <SystemCoreClockUpdate+0xf0>)
  40332c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40332e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403332:	2b70      	cmp	r3, #112	; 0x70
  403334:	d05f      	beq.n	4033f6 <SystemCoreClockUpdate+0xde>
  403336:	4b34      	ldr	r3, [pc, #208]	; (403408 <SystemCoreClockUpdate+0xf0>)
  403338:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40333a:	4934      	ldr	r1, [pc, #208]	; (40340c <SystemCoreClockUpdate+0xf4>)
  40333c:	f3c2 1202 	ubfx	r2, r2, #4, #3
  403340:	680b      	ldr	r3, [r1, #0]
  403342:	40d3      	lsrs	r3, r2
  403344:	600b      	str	r3, [r1, #0]
  403346:	4770      	bx	lr
  403348:	4b31      	ldr	r3, [pc, #196]	; (403410 <SystemCoreClockUpdate+0xf8>)
  40334a:	695b      	ldr	r3, [r3, #20]
  40334c:	f013 0f80 	tst.w	r3, #128	; 0x80
  403350:	bf14      	ite	ne
  403352:	f44f 4200 	movne.w	r2, #32768	; 0x8000
  403356:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40335a:	4b2c      	ldr	r3, [pc, #176]	; (40340c <SystemCoreClockUpdate+0xf4>)
  40335c:	601a      	str	r2, [r3, #0]
  40335e:	e7e4      	b.n	40332a <SystemCoreClockUpdate+0x12>
  403360:	4b29      	ldr	r3, [pc, #164]	; (403408 <SystemCoreClockUpdate+0xf0>)
  403362:	6a1b      	ldr	r3, [r3, #32]
  403364:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  403368:	d003      	beq.n	403372 <SystemCoreClockUpdate+0x5a>
  40336a:	4a2a      	ldr	r2, [pc, #168]	; (403414 <SystemCoreClockUpdate+0xfc>)
  40336c:	4b27      	ldr	r3, [pc, #156]	; (40340c <SystemCoreClockUpdate+0xf4>)
  40336e:	601a      	str	r2, [r3, #0]
  403370:	e7db      	b.n	40332a <SystemCoreClockUpdate+0x12>
  403372:	4a29      	ldr	r2, [pc, #164]	; (403418 <SystemCoreClockUpdate+0x100>)
  403374:	4b25      	ldr	r3, [pc, #148]	; (40340c <SystemCoreClockUpdate+0xf4>)
  403376:	601a      	str	r2, [r3, #0]
  403378:	4b23      	ldr	r3, [pc, #140]	; (403408 <SystemCoreClockUpdate+0xf0>)
  40337a:	6a1b      	ldr	r3, [r3, #32]
  40337c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403380:	2b10      	cmp	r3, #16
  403382:	d005      	beq.n	403390 <SystemCoreClockUpdate+0x78>
  403384:	2b20      	cmp	r3, #32
  403386:	d1d0      	bne.n	40332a <SystemCoreClockUpdate+0x12>
  403388:	4a22      	ldr	r2, [pc, #136]	; (403414 <SystemCoreClockUpdate+0xfc>)
  40338a:	4b20      	ldr	r3, [pc, #128]	; (40340c <SystemCoreClockUpdate+0xf4>)
  40338c:	601a      	str	r2, [r3, #0]
  40338e:	e7cc      	b.n	40332a <SystemCoreClockUpdate+0x12>
  403390:	4a22      	ldr	r2, [pc, #136]	; (40341c <SystemCoreClockUpdate+0x104>)
  403392:	4b1e      	ldr	r3, [pc, #120]	; (40340c <SystemCoreClockUpdate+0xf4>)
  403394:	601a      	str	r2, [r3, #0]
  403396:	e7c8      	b.n	40332a <SystemCoreClockUpdate+0x12>
  403398:	4b1b      	ldr	r3, [pc, #108]	; (403408 <SystemCoreClockUpdate+0xf0>)
  40339a:	6a1b      	ldr	r3, [r3, #32]
  40339c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4033a0:	d016      	beq.n	4033d0 <SystemCoreClockUpdate+0xb8>
  4033a2:	4a1c      	ldr	r2, [pc, #112]	; (403414 <SystemCoreClockUpdate+0xfc>)
  4033a4:	4b19      	ldr	r3, [pc, #100]	; (40340c <SystemCoreClockUpdate+0xf4>)
  4033a6:	601a      	str	r2, [r3, #0]
  4033a8:	4b17      	ldr	r3, [pc, #92]	; (403408 <SystemCoreClockUpdate+0xf0>)
  4033aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4033ac:	f003 0303 	and.w	r3, r3, #3
  4033b0:	2b02      	cmp	r3, #2
  4033b2:	d1ba      	bne.n	40332a <SystemCoreClockUpdate+0x12>
  4033b4:	4a14      	ldr	r2, [pc, #80]	; (403408 <SystemCoreClockUpdate+0xf0>)
  4033b6:	6a91      	ldr	r1, [r2, #40]	; 0x28
  4033b8:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4033ba:	4814      	ldr	r0, [pc, #80]	; (40340c <SystemCoreClockUpdate+0xf4>)
  4033bc:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4033c0:	6803      	ldr	r3, [r0, #0]
  4033c2:	fb01 3303 	mla	r3, r1, r3, r3
  4033c6:	b2d2      	uxtb	r2, r2
  4033c8:	fbb3 f3f2 	udiv	r3, r3, r2
  4033cc:	6003      	str	r3, [r0, #0]
  4033ce:	e7ac      	b.n	40332a <SystemCoreClockUpdate+0x12>
  4033d0:	4a11      	ldr	r2, [pc, #68]	; (403418 <SystemCoreClockUpdate+0x100>)
  4033d2:	4b0e      	ldr	r3, [pc, #56]	; (40340c <SystemCoreClockUpdate+0xf4>)
  4033d4:	601a      	str	r2, [r3, #0]
  4033d6:	4b0c      	ldr	r3, [pc, #48]	; (403408 <SystemCoreClockUpdate+0xf0>)
  4033d8:	6a1b      	ldr	r3, [r3, #32]
  4033da:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4033de:	2b10      	cmp	r3, #16
  4033e0:	d005      	beq.n	4033ee <SystemCoreClockUpdate+0xd6>
  4033e2:	2b20      	cmp	r3, #32
  4033e4:	d1e0      	bne.n	4033a8 <SystemCoreClockUpdate+0x90>
  4033e6:	4a0b      	ldr	r2, [pc, #44]	; (403414 <SystemCoreClockUpdate+0xfc>)
  4033e8:	4b08      	ldr	r3, [pc, #32]	; (40340c <SystemCoreClockUpdate+0xf4>)
  4033ea:	601a      	str	r2, [r3, #0]
  4033ec:	e7dc      	b.n	4033a8 <SystemCoreClockUpdate+0x90>
  4033ee:	4a0b      	ldr	r2, [pc, #44]	; (40341c <SystemCoreClockUpdate+0x104>)
  4033f0:	4b06      	ldr	r3, [pc, #24]	; (40340c <SystemCoreClockUpdate+0xf4>)
  4033f2:	601a      	str	r2, [r3, #0]
  4033f4:	e7d8      	b.n	4033a8 <SystemCoreClockUpdate+0x90>
  4033f6:	4a05      	ldr	r2, [pc, #20]	; (40340c <SystemCoreClockUpdate+0xf4>)
  4033f8:	6813      	ldr	r3, [r2, #0]
  4033fa:	4909      	ldr	r1, [pc, #36]	; (403420 <SystemCoreClockUpdate+0x108>)
  4033fc:	fba1 1303 	umull	r1, r3, r1, r3
  403400:	085b      	lsrs	r3, r3, #1
  403402:	6013      	str	r3, [r2, #0]
  403404:	4770      	bx	lr
  403406:	bf00      	nop
  403408:	400e0400 	.word	0x400e0400
  40340c:	20000138 	.word	0x20000138
  403410:	400e1810 	.word	0x400e1810
  403414:	00b71b00 	.word	0x00b71b00
  403418:	003d0900 	.word	0x003d0900
  40341c:	007a1200 	.word	0x007a1200
  403420:	aaaaaaab 	.word	0xaaaaaaab

00403424 <system_init_flash>:
  403424:	4b12      	ldr	r3, [pc, #72]	; (403470 <system_init_flash+0x4c>)
  403426:	4298      	cmp	r0, r3
  403428:	d911      	bls.n	40344e <system_init_flash+0x2a>
  40342a:	4b12      	ldr	r3, [pc, #72]	; (403474 <system_init_flash+0x50>)
  40342c:	4298      	cmp	r0, r3
  40342e:	d913      	bls.n	403458 <system_init_flash+0x34>
  403430:	4b11      	ldr	r3, [pc, #68]	; (403478 <system_init_flash+0x54>)
  403432:	4298      	cmp	r0, r3
  403434:	d914      	bls.n	403460 <system_init_flash+0x3c>
  403436:	4b11      	ldr	r3, [pc, #68]	; (40347c <system_init_flash+0x58>)
  403438:	4298      	cmp	r0, r3
  40343a:	d915      	bls.n	403468 <system_init_flash+0x44>
  40343c:	4b10      	ldr	r3, [pc, #64]	; (403480 <system_init_flash+0x5c>)
  40343e:	4298      	cmp	r0, r3
  403440:	bf94      	ite	ls
  403442:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
  403446:	4a0f      	ldrhi	r2, [pc, #60]	; (403484 <system_init_flash+0x60>)
  403448:	4b0f      	ldr	r3, [pc, #60]	; (403488 <system_init_flash+0x64>)
  40344a:	601a      	str	r2, [r3, #0]
  40344c:	4770      	bx	lr
  40344e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  403452:	4b0d      	ldr	r3, [pc, #52]	; (403488 <system_init_flash+0x64>)
  403454:	601a      	str	r2, [r3, #0]
  403456:	4770      	bx	lr
  403458:	4a0c      	ldr	r2, [pc, #48]	; (40348c <system_init_flash+0x68>)
  40345a:	4b0b      	ldr	r3, [pc, #44]	; (403488 <system_init_flash+0x64>)
  40345c:	601a      	str	r2, [r3, #0]
  40345e:	4770      	bx	lr
  403460:	4a0b      	ldr	r2, [pc, #44]	; (403490 <system_init_flash+0x6c>)
  403462:	4b09      	ldr	r3, [pc, #36]	; (403488 <system_init_flash+0x64>)
  403464:	601a      	str	r2, [r3, #0]
  403466:	4770      	bx	lr
  403468:	4a0a      	ldr	r2, [pc, #40]	; (403494 <system_init_flash+0x70>)
  40346a:	4b07      	ldr	r3, [pc, #28]	; (403488 <system_init_flash+0x64>)
  40346c:	601a      	str	r2, [r3, #0]
  40346e:	4770      	bx	lr
  403470:	01312cff 	.word	0x01312cff
  403474:	026259ff 	.word	0x026259ff
  403478:	039386ff 	.word	0x039386ff
  40347c:	04c4b3ff 	.word	0x04c4b3ff
  403480:	05f5e0ff 	.word	0x05f5e0ff
  403484:	04000500 	.word	0x04000500
  403488:	400e0a00 	.word	0x400e0a00
  40348c:	04000100 	.word	0x04000100
  403490:	04000200 	.word	0x04000200
  403494:	04000300 	.word	0x04000300

00403498 <_sbrk>:
  403498:	4b0a      	ldr	r3, [pc, #40]	; (4034c4 <_sbrk+0x2c>)
  40349a:	681b      	ldr	r3, [r3, #0]
  40349c:	b153      	cbz	r3, 4034b4 <_sbrk+0x1c>
  40349e:	4b09      	ldr	r3, [pc, #36]	; (4034c4 <_sbrk+0x2c>)
  4034a0:	681b      	ldr	r3, [r3, #0]
  4034a2:	181a      	adds	r2, r3, r0
  4034a4:	4908      	ldr	r1, [pc, #32]	; (4034c8 <_sbrk+0x30>)
  4034a6:	4291      	cmp	r1, r2
  4034a8:	db08      	blt.n	4034bc <_sbrk+0x24>
  4034aa:	4610      	mov	r0, r2
  4034ac:	4a05      	ldr	r2, [pc, #20]	; (4034c4 <_sbrk+0x2c>)
  4034ae:	6010      	str	r0, [r2, #0]
  4034b0:	4618      	mov	r0, r3
  4034b2:	4770      	bx	lr
  4034b4:	4a05      	ldr	r2, [pc, #20]	; (4034cc <_sbrk+0x34>)
  4034b6:	4b03      	ldr	r3, [pc, #12]	; (4034c4 <_sbrk+0x2c>)
  4034b8:	601a      	str	r2, [r3, #0]
  4034ba:	e7f0      	b.n	40349e <_sbrk+0x6>
  4034bc:	f04f 30ff 	mov.w	r0, #4294967295
  4034c0:	4770      	bx	lr
  4034c2:	bf00      	nop
  4034c4:	2000102c 	.word	0x2000102c
  4034c8:	2001fffc 	.word	0x2001fffc
  4034cc:	20009e58 	.word	0x20009e58

004034d0 <afec_data_ready>:
 *
 * \return AFEC latest converted value.
 */
static inline uint32_t afec_get_latest_value(Afec *const afec)
{
	return afec->AFEC_LCDR & AFEC_LCDR_LDATA_Msk;
  4034d0:	4b03      	ldr	r3, [pc, #12]	; (4034e0 <afec_data_ready+0x10>)
  4034d2:	6a1b      	ldr	r3, [r3, #32]
/**
 * \brief AFEC interrupt callback function.
 */
static void afec_data_ready(void)
{
    afec_sample_data.value = afec_get_latest_value(AFEC1);
  4034d4:	4a03      	ldr	r2, [pc, #12]	; (4034e4 <afec_data_ready+0x14>)
  4034d6:	b29b      	uxth	r3, r3
  4034d8:	6013      	str	r3, [r2, #0]
    afec_sample_data.is_done = true;
  4034da:	2301      	movs	r3, #1
  4034dc:	7113      	strb	r3, [r2, #4]
  4034de:	4770      	bx	lr
  4034e0:	400b4000 	.word	0x400b4000
  4034e4:	20006de8 	.word	0x20006de8

004034e8 <spi_master_open_col>:
		return;
	}
}

static void spi_master_open_col(uint8_t col)
{
  4034e8:	b510      	push	{r4, lr}
	spi_write(SPI_MASTER_BASE,col,0,0);
  4034ea:	2300      	movs	r3, #0
  4034ec:	461a      	mov	r2, r3
  4034ee:	4601      	mov	r1, r0
  4034f0:	4804      	ldr	r0, [pc, #16]	; (403504 <spi_master_open_col+0x1c>)
  4034f2:	4c05      	ldr	r4, [pc, #20]	; (403508 <spi_master_open_col+0x20>)
  4034f4:	47a0      	blx	r4
 *
 * \return SPI status register value.
 */
static inline uint32_t spi_read_status(Spi *p_spi)
{
	return p_spi->SPI_SR;
  4034f6:	4a03      	ldr	r2, [pc, #12]	; (403504 <spi_master_open_col+0x1c>)
  4034f8:	6913      	ldr	r3, [r2, #16]
	while ((spi_read_status(SPI_MASTER_BASE) & SPI_SR_RDRF) == 0);
  4034fa:	f013 0f01 	tst.w	r3, #1
  4034fe:	d0fb      	beq.n	4034f8 <spi_master_open_col+0x10>
}
  403500:	bd10      	pop	{r4, pc}
  403502:	bf00      	nop
  403504:	40088000 	.word	0x40088000
  403508:	0040194f 	.word	0x0040194f

0040350c <setFrequency>:

/** PWM channel instance */
pwm_channel_t pwm_channel;

static void setFrequency(uint32_t newFreq)
{
  40350c:	b570      	push	{r4, r5, r6, lr}
  40350e:	b084      	sub	sp, #16
  403510:	4604      	mov	r4, r0
	/* Disable PWM channels for LEDs */
	pwm_channel_disable(PWM, PIN_PWM_LED1_CHANNEL);
  403512:	2101      	movs	r1, #1
  403514:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  403518:	4b16      	ldr	r3, [pc, #88]	; (403574 <setFrequency+0x68>)
  40351a:	4798      	blx	r3
	/* Set PWM clock A as DEFAULT_FREQUENCY*PERIOD_VALUE (clock B is not used) */
	pwm_clock_t clock_setting = {
		.ul_clka = newFreq * PERIOD_VALUE,
  40351c:	2632      	movs	r6, #50	; 0x32
  40351e:	fb06 f404 	mul.w	r4, r6, r4
	pwm_clock_t clock_setting = {
  403522:	9401      	str	r4, [sp, #4]
  403524:	2400      	movs	r4, #0
  403526:	9402      	str	r4, [sp, #8]
  403528:	4b13      	ldr	r3, [pc, #76]	; (403578 <setFrequency+0x6c>)
  40352a:	9303      	str	r3, [sp, #12]
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	afec_sample_data.value = 0;
  40352c:	4b13      	ldr	r3, [pc, #76]	; (40357c <setFrequency+0x70>)
  40352e:	601c      	str	r4, [r3, #0]
	afec_sample_data.is_done = false;
  403530:	711c      	strb	r4, [r3, #4]
	
	pwm_init(PWM, &clock_setting);
  403532:	a901      	add	r1, sp, #4
  403534:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  403538:	4b11      	ldr	r3, [pc, #68]	; (403580 <setFrequency+0x74>)
  40353a:	4798      	blx	r3

	/* Initialize PWM channel */
	/* Period is left-aligned */
	pwm_channel.alignment = PWM_ALIGN_LEFT;
  40353c:	4911      	ldr	r1, [pc, #68]	; (403584 <setFrequency+0x78>)
  40353e:	810c      	strh	r4, [r1, #8]
	/* Output waveform starts at a low level */
	pwm_channel.polarity = PWM_HIGH;
  403540:	2501      	movs	r5, #1
  403542:	728d      	strb	r5, [r1, #10]
	/* Use PWM clock A as source clock */
	pwm_channel.ul_prescaler = PWM_CMR_CPRE_CLKA;
  403544:	230b      	movs	r3, #11
  403546:	604b      	str	r3, [r1, #4]
	/* Period value of output waveform */
	pwm_channel.ul_period = PERIOD_VALUE;
  403548:	610e      	str	r6, [r1, #16]
	/* Duty cycle value of output waveform */
	pwm_channel.ul_duty = INIT_DUTY_VALUE;
  40354a:	2319      	movs	r3, #25
  40354c:	60cb      	str	r3, [r1, #12]
	pwm_channel.channel = PIN_PWM_LED1_CHANNEL;
  40354e:	600d      	str	r5, [r1, #0]

	pwm_channel_init(PWM, &pwm_channel);
  403550:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  403554:	4b0c      	ldr	r3, [pc, #48]	; (403588 <setFrequency+0x7c>)
  403556:	4798      	blx	r3
	pwm_channel_enable_interrupt(PWM, PIN_PWM_LED1_CHANNEL, 0);
  403558:	4622      	mov	r2, r4
  40355a:	4629      	mov	r1, r5
  40355c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  403560:	4b0a      	ldr	r3, [pc, #40]	; (40358c <setFrequency+0x80>)
  403562:	4798      	blx	r3
	pwm_channel_enable(PWM, PIN_PWM_LED1_CHANNEL);
  403564:	4629      	mov	r1, r5
  403566:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  40356a:	4b09      	ldr	r3, [pc, #36]	; (403590 <setFrequency+0x84>)
  40356c:	4798      	blx	r3
}
  40356e:	b004      	add	sp, #16
  403570:	bd70      	pop	{r4, r5, r6, pc}
  403572:	bf00      	nop
  403574:	0040188d 	.word	0x0040188d
  403578:	05b8d800 	.word	0x05b8d800
  40357c:	20006de8 	.word	0x20006de8
  403580:	004016f5 	.word	0x004016f5
  403584:	20006df8 	.word	0x20006df8
  403588:	00401739 	.word	0x00401739
  40358c:	0040189b 	.word	0x0040189b
  403590:	00401883 	.word	0x00401883

00403594 <printUSB>:
bool printUSB(const char* str) {
  403594:	b538      	push	{r3, r4, r5, lr}
  403596:	1e44      	subs	r4, r0, #1
		if (!udi_cdc_putc(*str++)) { // Check if udi_cdc_putc returns success
  403598:	4d05      	ldr	r5, [pc, #20]	; (4035b0 <printUSB+0x1c>)
	while (*str) {
  40359a:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  40359e:	b120      	cbz	r0, 4035aa <printUSB+0x16>
		if (!udi_cdc_putc(*str++)) { // Check if udi_cdc_putc returns success
  4035a0:	47a8      	blx	r5
  4035a2:	2800      	cmp	r0, #0
  4035a4:	d1f9      	bne.n	40359a <printUSB+0x6>
			success = false;
  4035a6:	2000      	movs	r0, #0
}
  4035a8:	bd38      	pop	{r3, r4, r5, pc}
	bool success = true;
  4035aa:	2001      	movs	r0, #1
  4035ac:	bd38      	pop	{r3, r4, r5, pc}
  4035ae:	bf00      	nop
  4035b0:	004008cd 	.word	0x004008cd

004035b4 <usb_printf>:
bool usb_printf(const char* format, ...) {
  4035b4:	b40f      	push	{r0, r1, r2, r3}
  4035b6:	b510      	push	{r4, lr}
  4035b8:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
  4035bc:	ab84      	add	r3, sp, #528	; 0x210
  4035be:	f853 2b04 	ldr.w	r2, [r3], #4
	va_start(args, format);
  4035c2:	9301      	str	r3, [sp, #4]
	vsnprintf(buffer, sizeof(buffer), format, args);
  4035c4:	f44f 7100 	mov.w	r1, #512	; 0x200
  4035c8:	a802      	add	r0, sp, #8
  4035ca:	4c05      	ldr	r4, [pc, #20]	; (4035e0 <usb_printf+0x2c>)
  4035cc:	47a0      	blx	r4
	return printUSB(buffer);
  4035ce:	a802      	add	r0, sp, #8
  4035d0:	4b04      	ldr	r3, [pc, #16]	; (4035e4 <usb_printf+0x30>)
  4035d2:	4798      	blx	r3
}
  4035d4:	f50d 7d02 	add.w	sp, sp, #520	; 0x208
  4035d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4035dc:	b004      	add	sp, #16
  4035de:	4770      	bx	lr
  4035e0:	00406c41 	.word	0x00406c41
  4035e4:	00403595 	.word	0x00403595

004035e8 <testFlash>:
#define TEST_PAGE_ADDRESS (IFLASH_ADDR + IFLASH_SIZE - IFLASH_PAGE_SIZE * 4)
#define FLASH_START_ADDRESS (IFLASH_ADDR + IFLASH_SIZE - IFLASH_PAGE_SIZE * 159)
#define HEX_SIZE 80000

static void testFlash()
{
  4035e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4035ec:	f5ad 5d20 	sub.w	sp, sp, #10240	; 0x2800
	uint32_t ul_idx;
	uint8_t uc_key;
	uint32_t ul_page_buffer[20*IFLASH_PAGE_SIZE / sizeof(uint32_t)];
	
	/* Initialize flash: 6 wait states for flash writing. */
	ul_rc = flash_init(FLASH_ACCESS_MODE_128, 6);
  4035f0:	2106      	movs	r1, #6
  4035f2:	2000      	movs	r0, #0
  4035f4:	4b34      	ldr	r3, [pc, #208]	; (4036c8 <testFlash+0xe0>)
  4035f6:	4798      	blx	r3
	if (ul_rc != FLASH_RC_OK) {
  4035f8:	b138      	cbz	r0, 40360a <testFlash+0x22>
  4035fa:	4601      	mov	r1, r0
		usb_printf("-F- Initialization error %lu\n\r", (UL)ul_rc);
  4035fc:	4833      	ldr	r0, [pc, #204]	; (4036cc <testFlash+0xe4>)
  4035fe:	4b34      	ldr	r3, [pc, #208]	; (4036d0 <testFlash+0xe8>)
  403600:	4798      	blx	r3
	//if (ul_rc != FLASH_RC_OK) {
		//printUSB("-F- Set security bit error %lu\n\r", (UL)ul_rc);
	//}

	usb_printf("-I- All tests done\n\r");
}
  403602:	f50d 5d20 	add.w	sp, sp, #10240	; 0x2800
  403606:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	usb_printf("-I- Unlocking test page: 0x%08x\r\n", ul_test_page_addr);
  40360a:	4c32      	ldr	r4, [pc, #200]	; (4036d4 <testFlash+0xec>)
  40360c:	4621      	mov	r1, r4
  40360e:	4832      	ldr	r0, [pc, #200]	; (4036d8 <testFlash+0xf0>)
  403610:	4b2f      	ldr	r3, [pc, #188]	; (4036d0 <testFlash+0xe8>)
  403612:	4798      	blx	r3
	ul_rc = flash_unlock(ul_test_page_addr,
  403614:	2300      	movs	r3, #0
  403616:	461a      	mov	r2, r3
  403618:	4930      	ldr	r1, [pc, #192]	; (4036dc <testFlash+0xf4>)
  40361a:	4620      	mov	r0, r4
  40361c:	4c30      	ldr	r4, [pc, #192]	; (4036e0 <testFlash+0xf8>)
  40361e:	47a0      	blx	r4
	if (ul_rc != FLASH_RC_OK) {
  403620:	4604      	mov	r4, r0
  403622:	b120      	cbz	r0, 40362e <testFlash+0x46>
		usb_printf("-F- Unlock error %lu\n\r", (UL)ul_rc);
  403624:	4601      	mov	r1, r0
  403626:	482f      	ldr	r0, [pc, #188]	; (4036e4 <testFlash+0xfc>)
  403628:	4b29      	ldr	r3, [pc, #164]	; (4036d0 <testFlash+0xe8>)
  40362a:	4798      	blx	r3
		return 0;
  40362c:	e7e9      	b.n	403602 <testFlash+0x1a>
	usb_printf("-I- Writing test page with walking bit pattern\n\r");
  40362e:	482e      	ldr	r0, [pc, #184]	; (4036e8 <testFlash+0x100>)
  403630:	4b27      	ldr	r3, [pc, #156]	; (4036d0 <testFlash+0xe8>)
  403632:	4798      	blx	r3
  403634:	f1ad 0504 	sub.w	r5, sp, #4
  403638:	462a      	mov	r2, r5
		ul_page_buffer[ul_idx] = 1 << (ul_idx % 32);
  40363a:	2101      	movs	r1, #1
  40363c:	f004 031f 	and.w	r3, r4, #31
  403640:	fa01 f303 	lsl.w	r3, r1, r3
  403644:	f842 3f04 	str.w	r3, [r2, #4]!
	for (ul_idx = 0; ul_idx < (IFLASH_PAGE_SIZE / 4); ul_idx++) {
  403648:	3401      	adds	r4, #1
  40364a:	2c80      	cmp	r4, #128	; 0x80
  40364c:	d1f6      	bne.n	40363c <testFlash+0x54>
	ul_rc = flash_erase_sector(ul_test_page_addr);
  40364e:	4821      	ldr	r0, [pc, #132]	; (4036d4 <testFlash+0xec>)
  403650:	4b26      	ldr	r3, [pc, #152]	; (4036ec <testFlash+0x104>)
  403652:	4798      	blx	r3
	if (ul_rc != FLASH_RC_OK) {
  403654:	4601      	mov	r1, r0
  403656:	b118      	cbz	r0, 403660 <testFlash+0x78>
		usb_printf("-F- Flash programming error %lu\n\r", (UL)ul_rc);
  403658:	4825      	ldr	r0, [pc, #148]	; (4036f0 <testFlash+0x108>)
  40365a:	4b1d      	ldr	r3, [pc, #116]	; (4036d0 <testFlash+0xe8>)
  40365c:	4798      	blx	r3
		return 0;
  40365e:	e7d0      	b.n	403602 <testFlash+0x1a>
	ul_rc = flash_write(ul_test_page_addr, ul_page_buffer,
  403660:	2300      	movs	r3, #0
  403662:	f44f 7200 	mov.w	r2, #512	; 0x200
  403666:	4669      	mov	r1, sp
  403668:	481a      	ldr	r0, [pc, #104]	; (4036d4 <testFlash+0xec>)
  40366a:	4c22      	ldr	r4, [pc, #136]	; (4036f4 <testFlash+0x10c>)
  40366c:	47a0      	blx	r4
	if (ul_rc != FLASH_RC_OK) {
  40366e:	4601      	mov	r1, r0
  403670:	b118      	cbz	r0, 40367a <testFlash+0x92>
		usb_printf("-F- Flash programming error %lu\n\r", (UL)ul_rc);
  403672:	481f      	ldr	r0, [pc, #124]	; (4036f0 <testFlash+0x108>)
  403674:	4b16      	ldr	r3, [pc, #88]	; (4036d0 <testFlash+0xe8>)
  403676:	4798      	blx	r3
		return 0;
  403678:	e7c3      	b.n	403602 <testFlash+0x1a>
	usb_printf("-I- Checking page contents ");
  40367a:	481f      	ldr	r0, [pc, #124]	; (4036f8 <testFlash+0x110>)
  40367c:	4b14      	ldr	r3, [pc, #80]	; (4036d0 <testFlash+0xe8>)
  40367e:	4798      	blx	r3
  403680:	4c1e      	ldr	r4, [pc, #120]	; (4036fc <testFlash+0x114>)
		usb_printf(".");
  403682:	4f1f      	ldr	r7, [pc, #124]	; (403700 <testFlash+0x118>)
  403684:	4e12      	ldr	r6, [pc, #72]	; (4036d0 <testFlash+0xe8>)
	for (ul_idx = 0; ul_idx < (IFLASH_PAGE_SIZE / 4); ul_idx++) {
  403686:	f8df 8088 	ldr.w	r8, [pc, #136]	; 403710 <testFlash+0x128>
		usb_printf(".");
  40368a:	4638      	mov	r0, r7
  40368c:	47b0      	blx	r6
		if (pul_test_page[ul_idx] != ul_page_buffer[ul_idx]) {
  40368e:	f854 2f04 	ldr.w	r2, [r4, #4]!
  403692:	f855 3f04 	ldr.w	r3, [r5, #4]!
  403696:	429a      	cmp	r2, r3
  403698:	d10d      	bne.n	4036b6 <testFlash+0xce>
	for (ul_idx = 0; ul_idx < (IFLASH_PAGE_SIZE / 4); ul_idx++) {
  40369a:	4544      	cmp	r4, r8
  40369c:	d1f5      	bne.n	40368a <testFlash+0xa2>
	usb_printf("OK\n\r");		
  40369e:	4819      	ldr	r0, [pc, #100]	; (403704 <testFlash+0x11c>)
  4036a0:	4b0b      	ldr	r3, [pc, #44]	; (4036d0 <testFlash+0xe8>)
  4036a2:	4798      	blx	r3
	ul_rc = flash_erase_sector(ul_test_page_addr);
  4036a4:	480b      	ldr	r0, [pc, #44]	; (4036d4 <testFlash+0xec>)
  4036a6:	4b11      	ldr	r3, [pc, #68]	; (4036ec <testFlash+0x104>)
  4036a8:	4798      	blx	r3
	if (ul_rc != FLASH_RC_OK) {
  4036aa:	4601      	mov	r1, r0
  4036ac:	b138      	cbz	r0, 4036be <testFlash+0xd6>
		usb_printf("-F- Flash programming error %lu\n\r", (UL)ul_rc);
  4036ae:	4810      	ldr	r0, [pc, #64]	; (4036f0 <testFlash+0x108>)
  4036b0:	4b07      	ldr	r3, [pc, #28]	; (4036d0 <testFlash+0xe8>)
  4036b2:	4798      	blx	r3
		return 0;
  4036b4:	e7a5      	b.n	403602 <testFlash+0x1a>
			usb_printf("\n\r-F- data error\n\r");
  4036b6:	4814      	ldr	r0, [pc, #80]	; (403708 <testFlash+0x120>)
  4036b8:	4b05      	ldr	r3, [pc, #20]	; (4036d0 <testFlash+0xe8>)
  4036ba:	4798      	blx	r3
			return 0;
  4036bc:	e7a1      	b.n	403602 <testFlash+0x1a>
	usb_printf("-I- All tests done\n\r");
  4036be:	4813      	ldr	r0, [pc, #76]	; (40370c <testFlash+0x124>)
  4036c0:	4b03      	ldr	r3, [pc, #12]	; (4036d0 <testFlash+0xe8>)
  4036c2:	4798      	blx	r3
  4036c4:	e79d      	b.n	403602 <testFlash+0x1a>
  4036c6:	bf00      	nop
  4036c8:	004030dd 	.word	0x004030dd
  4036cc:	0040a258 	.word	0x0040a258
  4036d0:	004035b5 	.word	0x004035b5
  4036d4:	004ec200 	.word	0x004ec200
  4036d8:	0040a278 	.word	0x0040a278
  4036dc:	004ec3ff 	.word	0x004ec3ff
  4036e0:	004031e5 	.word	0x004031e5
  4036e4:	0040a29c 	.word	0x0040a29c
  4036e8:	0040a2b4 	.word	0x0040a2b4
  4036ec:	004030f5 	.word	0x004030f5
  4036f0:	0040a2e8 	.word	0x0040a2e8
  4036f4:	00403119 	.word	0x00403119
  4036f8:	0040a30c 	.word	0x0040a30c
  4036fc:	004ec1fc 	.word	0x004ec1fc
  403700:	0040a328 	.word	0x0040a328
  403704:	0040a340 	.word	0x0040a340
  403708:	0040a32c 	.word	0x0040a32c
  40370c:	0040a348 	.word	0x0040a348
  403710:	004ec3fc 	.word	0x004ec3fc

00403714 <send_json_like_message>:
void send_json_like_message() {
  403714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403718:	f5ad 5d1c 	sub.w	sp, sp, #9984	; 0x2700
  40371c:	b087      	sub	sp, #28
    offset += snprintf(json_string + offset, sizeof(json_string) - offset, "{");
  40371e:	237b      	movs	r3, #123	; 0x7b
  403720:	f8ad 3008 	strh.w	r3, [sp, #8]
    offset += snprintf(json_string + offset, sizeof(json_string) - offset, "\"messageType\":\"DATA\",");
  403724:	f10d 0509 	add.w	r5, sp, #9
  403728:	4c5b      	ldr	r4, [pc, #364]	; (403898 <send_json_like_message+0x184>)
  40372a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  40372c:	f8cd 0009 	str.w	r0, [sp, #9]
  403730:	6069      	str	r1, [r5, #4]
  403732:	60aa      	str	r2, [r5, #8]
  403734:	60eb      	str	r3, [r5, #12]
  403736:	6820      	ldr	r0, [r4, #0]
  403738:	6128      	str	r0, [r5, #16]
  40373a:	88a3      	ldrh	r3, [r4, #4]
  40373c:	82ab      	strh	r3, [r5, #20]
    offset += snprintf(json_string + offset, sizeof(json_string) - offset, "\"messageData\":{");
  40373e:	f10d 051e 	add.w	r5, sp, #30
  403742:	4c56      	ldr	r4, [pc, #344]	; (40389c <send_json_like_message+0x188>)
  403744:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  403746:	f8cd 001e 	str.w	r0, [sp, #30]
  40374a:	6069      	str	r1, [r5, #4]
  40374c:	60aa      	str	r2, [r5, #8]
  40374e:	60eb      	str	r3, [r5, #12]
    offset += snprintf(json_string + offset, sizeof(json_string) - offset, "\"FWVersion\":\"7.0.0\",");
  403750:	f10d 052d 	add.w	r5, sp, #45	; 0x2d
  403754:	4c52      	ldr	r4, [pc, #328]	; (4038a0 <send_json_like_message+0x18c>)
  403756:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  403758:	f8cd 002d 	str.w	r0, [sp, #45]	; 0x2d
  40375c:	6069      	str	r1, [r5, #4]
  40375e:	60aa      	str	r2, [r5, #8]
  403760:	60eb      	str	r3, [r5, #12]
  403762:	6820      	ldr	r0, [r4, #0]
  403764:	6128      	str	r0, [r5, #16]
    offset += snprintf(json_string + offset, sizeof(json_string) - offset, "\"matId\":\"MATRIX12345\",");
  403766:	f10d 0541 	add.w	r5, sp, #65	; 0x41
  40376a:	4c4e      	ldr	r4, [pc, #312]	; (4038a4 <send_json_like_message+0x190>)
  40376c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  40376e:	f8cd 0041 	str.w	r0, [sp, #65]	; 0x41
  403772:	6069      	str	r1, [r5, #4]
  403774:	60aa      	str	r2, [r5, #8]
  403776:	60eb      	str	r3, [r5, #12]
  403778:	6820      	ldr	r0, [r4, #0]
  40377a:	6128      	str	r0, [r5, #16]
  40377c:	88a2      	ldrh	r2, [r4, #4]
  40377e:	79a3      	ldrb	r3, [r4, #6]
  403780:	82aa      	strh	r2, [r5, #20]
  403782:	75ab      	strb	r3, [r5, #22]
    offset += snprintf(json_string + offset, sizeof(json_string) - offset, "\"numRows\":%d,", ROWS);
  403784:	233c      	movs	r3, #60	; 0x3c
  403786:	4a48      	ldr	r2, [pc, #288]	; (4038a8 <send_json_like_message+0x194>)
  403788:	f242 61c1 	movw	r1, #9921	; 0x26c1
  40378c:	f10d 0057 	add.w	r0, sp, #87	; 0x57
  403790:	4d46      	ldr	r5, [pc, #280]	; (4038ac <send_json_like_message+0x198>)
  403792:	47a8      	blx	r5
  403794:	f100 044f 	add.w	r4, r0, #79	; 0x4f
    offset += snprintf(json_string + offset, sizeof(json_string) - offset, "\"numCols\":%d,", COLUMNS);
  403798:	f242 7610 	movw	r6, #10000	; 0x2710
  40379c:	231e      	movs	r3, #30
  40379e:	4a44      	ldr	r2, [pc, #272]	; (4038b0 <send_json_like_message+0x19c>)
  4037a0:	1b31      	subs	r1, r6, r4
  4037a2:	a802      	add	r0, sp, #8
  4037a4:	4420      	add	r0, r4
  4037a6:	47a8      	blx	r5
  4037a8:	4404      	add	r4, r0
    offset += snprintf(json_string + offset, sizeof(json_string) - offset, "\"activationDate\":\"%s\",", __DATE__);
  4037aa:	4b42      	ldr	r3, [pc, #264]	; (4038b4 <send_json_like_message+0x1a0>)
  4037ac:	4a42      	ldr	r2, [pc, #264]	; (4038b8 <send_json_like_message+0x1a4>)
  4037ae:	1b31      	subs	r1, r6, r4
  4037b0:	a802      	add	r0, sp, #8
  4037b2:	4420      	add	r0, r4
  4037b4:	47a8      	blx	r5
  4037b6:	4404      	add	r4, r0
    offset += snprintf(json_string + offset, sizeof(json_string) - offset, "\"workingHours\":%d,", 1010);
  4037b8:	f240 33f2 	movw	r3, #1010	; 0x3f2
  4037bc:	4a3f      	ldr	r2, [pc, #252]	; (4038bc <send_json_like_message+0x1a8>)
  4037be:	1b31      	subs	r1, r6, r4
  4037c0:	a802      	add	r0, sp, #8
  4037c2:	4420      	add	r0, r4
  4037c4:	47a8      	blx	r5
  4037c6:	4404      	add	r4, r0
    offset += snprintf(json_string + offset, sizeof(json_string) - offset, "\"data\":[");
  4037c8:	4a3d      	ldr	r2, [pc, #244]	; (4038c0 <send_json_like_message+0x1ac>)
  4037ca:	1b31      	subs	r1, r6, r4
  4037cc:	ab02      	add	r3, sp, #8
  4037ce:	1918      	adds	r0, r3, r4
  4037d0:	47a8      	blx	r5
  4037d2:	4404      	add	r4, r0
  4037d4:	4b3b      	ldr	r3, [pc, #236]	; (4038c4 <send_json_like_message+0x1b0>)
  4037d6:	9301      	str	r3, [sp, #4]
    for (int r = 0; r < ROWS; r++) {
  4037d8:	f04f 0b00 	mov.w	fp, #0
        offset += snprintf(json_string + offset, sizeof(json_string) - offset, "[");
  4037dc:	46b0      	mov	r8, r6
  4037de:	462f      	mov	r7, r5
            offset += snprintf(json_string + offset, sizeof(json_string) - offset, "%d", counter_adcAV[r][c] / LAST);
  4037e0:	f8df a0fc 	ldr.w	sl, [pc, #252]	; 4038e0 <send_json_like_message+0x1cc>
  4037e4:	e02e      	b.n	403844 <send_json_like_message+0x130>
        for (int c = 0; c < COLUMNS+REF; c++) { // Use COLUMNS constant here
  4037e6:	3501      	adds	r5, #1
  4037e8:	2d21      	cmp	r5, #33	; 0x21
  4037ea:	d018      	beq.n	40381e <send_json_like_message+0x10a>
            offset += snprintf(json_string + offset, sizeof(json_string) - offset, "%d", counter_adcAV[r][c] / LAST);
  4037ec:	f856 2f04 	ldr.w	r2, [r6, #4]!
  4037f0:	fbaa 1302 	umull	r1, r3, sl, r2
  4037f4:	1ad2      	subs	r2, r2, r3
  4037f6:	eb03 0352 	add.w	r3, r3, r2, lsr #1
  4037fa:	089b      	lsrs	r3, r3, #2
  4037fc:	464a      	mov	r2, r9
  4037fe:	eba8 0104 	sub.w	r1, r8, r4
  403802:	a802      	add	r0, sp, #8
  403804:	4420      	add	r0, r4
  403806:	47b8      	blx	r7
  403808:	4404      	add	r4, r0
            if (c < COLUMNS+REF-1) {
  40380a:	2d1f      	cmp	r5, #31
  40380c:	dceb      	bgt.n	4037e6 <send_json_like_message+0xd2>
                offset += snprintf(json_string + offset, sizeof(json_string) - offset, ",");
  40380e:	4a2e      	ldr	r2, [pc, #184]	; (4038c8 <send_json_like_message+0x1b4>)
  403810:	eba8 0104 	sub.w	r1, r8, r4
  403814:	ab02      	add	r3, sp, #8
  403816:	1918      	adds	r0, r3, r4
  403818:	47b8      	blx	r7
  40381a:	4404      	add	r4, r0
  40381c:	e7e3      	b.n	4037e6 <send_json_like_message+0xd2>
        if (r < ROWS - 1) {
  40381e:	f1bb 0f3a 	cmp.w	fp, #58	; 0x3a
            offset += snprintf(json_string + offset, sizeof(json_string) - offset, "],");
  403822:	bfd4      	ite	le
  403824:	4a29      	ldrle	r2, [pc, #164]	; (4038cc <send_json_like_message+0x1b8>)
            offset += snprintf(json_string + offset, sizeof(json_string) - offset, "]");
  403826:	4a2a      	ldrgt	r2, [pc, #168]	; (4038d0 <send_json_like_message+0x1bc>)
  403828:	eba8 0104 	sub.w	r1, r8, r4
  40382c:	ab02      	add	r3, sp, #8
  40382e:	1918      	adds	r0, r3, r4
  403830:	47b8      	blx	r7
  403832:	4404      	add	r4, r0
    for (int r = 0; r < ROWS; r++) {
  403834:	f10b 0b01 	add.w	fp, fp, #1
  403838:	9b01      	ldr	r3, [sp, #4]
  40383a:	3384      	adds	r3, #132	; 0x84
  40383c:	9301      	str	r3, [sp, #4]
  40383e:	f1bb 0f3c 	cmp.w	fp, #60	; 0x3c
  403842:	d00b      	beq.n	40385c <send_json_like_message+0x148>
        offset += snprintf(json_string + offset, sizeof(json_string) - offset, "[");
  403844:	4a23      	ldr	r2, [pc, #140]	; (4038d4 <send_json_like_message+0x1c0>)
  403846:	eba8 0104 	sub.w	r1, r8, r4
  40384a:	ab02      	add	r3, sp, #8
  40384c:	1918      	adds	r0, r3, r4
  40384e:	47b8      	blx	r7
  403850:	4404      	add	r4, r0
  403852:	9e01      	ldr	r6, [sp, #4]
        for (int c = 0; c < COLUMNS+REF; c++) { // Use COLUMNS constant here
  403854:	2500      	movs	r5, #0
            offset += snprintf(json_string + offset, sizeof(json_string) - offset, "%d", counter_adcAV[r][c] / LAST);
  403856:	f8df 908c 	ldr.w	r9, [pc, #140]	; 4038e4 <send_json_like_message+0x1d0>
  40385a:	e7c7      	b.n	4037ec <send_json_like_message+0xd8>
    offset += snprintf(json_string + offset, sizeof(json_string) - offset, "]");
  40385c:	f242 7610 	movw	r6, #10000	; 0x2710
  403860:	4a1b      	ldr	r2, [pc, #108]	; (4038d0 <send_json_like_message+0x1bc>)
  403862:	1b31      	subs	r1, r6, r4
  403864:	ab02      	add	r3, sp, #8
  403866:	1918      	adds	r0, r3, r4
  403868:	4d10      	ldr	r5, [pc, #64]	; (4038ac <send_json_like_message+0x198>)
  40386a:	47a8      	blx	r5
  40386c:	4404      	add	r4, r0
    offset += snprintf(json_string + offset, sizeof(json_string) - offset, "}");
  40386e:	4f1a      	ldr	r7, [pc, #104]	; (4038d8 <send_json_like_message+0x1c4>)
  403870:	463a      	mov	r2, r7
  403872:	1b31      	subs	r1, r6, r4
  403874:	ab02      	add	r3, sp, #8
  403876:	1918      	adds	r0, r3, r4
  403878:	47a8      	blx	r5
  40387a:	4420      	add	r0, r4
    offset += snprintf(json_string + offset, sizeof(json_string) - offset, "}");
  40387c:	463a      	mov	r2, r7
  40387e:	1a31      	subs	r1, r6, r0
  403880:	ab02      	add	r3, sp, #8
  403882:	4418      	add	r0, r3
  403884:	47a8      	blx	r5
    printUSB(json_string);
  403886:	a802      	add	r0, sp, #8
  403888:	4b14      	ldr	r3, [pc, #80]	; (4038dc <send_json_like_message+0x1c8>)
  40388a:	4798      	blx	r3
}
  40388c:	f50d 5d1c 	add.w	sp, sp, #9984	; 0x2700
  403890:	b007      	add	sp, #28
  403892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403896:	bf00      	nop
  403898:	0040a188 	.word	0x0040a188
  40389c:	0040a1a0 	.word	0x0040a1a0
  4038a0:	0040a1b0 	.word	0x0040a1b0
  4038a4:	0040a1c8 	.word	0x0040a1c8
  4038a8:	0040a1e0 	.word	0x0040a1e0
  4038ac:	004056d9 	.word	0x004056d9
  4038b0:	0040a1f0 	.word	0x0040a1f0
  4038b4:	0040a200 	.word	0x0040a200
  4038b8:	0040a20c 	.word	0x0040a20c
  4038bc:	0040a224 	.word	0x0040a224
  4038c0:	0040a238 	.word	0x0040a238
  4038c4:	20001030 	.word	0x20001030
  4038c8:	0040a19c 	.word	0x0040a19c
  4038cc:	0040a24c 	.word	0x0040a24c
  4038d0:	0040a250 	.word	0x0040a250
  4038d4:	0040a244 	.word	0x0040a244
  4038d8:	0040a254 	.word	0x0040a254
  4038dc:	00403595 	.word	0x00403595
  4038e0:	24924925 	.word	0x24924925
  4038e4:	0040a248 	.word	0x0040a248

004038e8 <save_ADC>:
    if (sample >= MEAS-LAST) {
  4038e8:	2a09      	cmp	r2, #9
  4038ea:	d921      	bls.n	403930 <save_ADC+0x48>
{
  4038ec:	b430      	push	{r4, r5}
        counter_adcAV[row][col] += value;
  4038ee:	4d11      	ldr	r5, [pc, #68]	; (403934 <save_ADC+0x4c>)
  4038f0:	eb00 1240 	add.w	r2, r0, r0, lsl #5
  4038f4:	440a      	add	r2, r1
  4038f6:	f855 4022 	ldr.w	r4, [r5, r2, lsl #2]
  4038fa:	441c      	add	r4, r3
  4038fc:	f845 4022 	str.w	r4, [r5, r2, lsl #2]
        if (value <= counter_adcMIN[row][col]) {
  403900:	4c0d      	ldr	r4, [pc, #52]	; (403938 <save_ADC+0x50>)
  403902:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
  403906:	4293      	cmp	r3, r2
  403908:	d804      	bhi.n	403914 <save_ADC+0x2c>
            counter_adcMIN[row][col] = value;
  40390a:	eb00 1240 	add.w	r2, r0, r0, lsl #5
  40390e:	440a      	add	r2, r1
  403910:	f844 3022 	str.w	r3, [r4, r2, lsl #2]
        if (value >= counter_adcMAX[row][col]) {
  403914:	eb00 1240 	add.w	r2, r0, r0, lsl #5
  403918:	440a      	add	r2, r1
  40391a:	4c08      	ldr	r4, [pc, #32]	; (40393c <save_ADC+0x54>)
  40391c:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
  403920:	4293      	cmp	r3, r2
  403922:	d304      	bcc.n	40392e <save_ADC+0x46>
            counter_adcMAX[row][col] = value;
  403924:	eb00 1040 	add.w	r0, r0, r0, lsl #5
  403928:	4401      	add	r1, r0
  40392a:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
}
  40392e:	bc30      	pop	{r4, r5}
  403930:	4770      	bx	lr
  403932:	bf00      	nop
  403934:	20001034 	.word	0x20001034
  403938:	20004e14 	.word	0x20004e14
  40393c:	20002f24 	.word	0x20002f24

00403940 <PWM_Handler>:
	NVIC_EnableIRQ(PWM_IRQn);
	setFrequency(DEFAULT_FREQUENCY);
}

void PWM_Handler(void)
{
  403940:	b508      	push	{r3, lr}
	uint32_t events = pwm_channel_get_interrupt_status(PWM);
  403942:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  403946:	4b04      	ldr	r3, [pc, #16]	; (403958 <PWM_Handler+0x18>)
  403948:	4798      	blx	r3
	/* Interrupt on PIN_PWM_LED1_CHANNEL */
	if ((events & (1 << PIN_PWM_LED1_CHANNEL)) == (1 << PIN_PWM_LED1_CHANNEL)) 
  40394a:	f010 0f02 	tst.w	r0, #2
  40394e:	d002      	beq.n	403956 <PWM_Handler+0x16>
	{
		pwm_channel.channel = PIN_PWM_LED1_CHANNEL;
  403950:	2201      	movs	r2, #1
  403952:	4b02      	ldr	r3, [pc, #8]	; (40395c <PWM_Handler+0x1c>)
  403954:	601a      	str	r2, [r3, #0]
  403956:	bd08      	pop	{r3, pc}
  403958:	00401897 	.word	0x00401897
  40395c:	20006df8 	.word	0x20006df8

00403960 <restart_rtt>:
 * Configure the RTT to generate a ticks, which triggers the RTTINC
 * interrupt.
 */
//static uint32_t restart_rtt(void)
uint32_t restart_rtt(void)
{
  403960:	b538      	push	{r3, r4, r5, lr}
	uint32_t ul_time;
	ul_time = rtt_read_timer_value(RTT);
  403962:	4c0f      	ldr	r4, [pc, #60]	; (4039a0 <restart_rtt+0x40>)
  403964:	4620      	mov	r0, r4
  403966:	4b0f      	ldr	r3, [pc, #60]	; (4039a4 <restart_rtt+0x44>)
  403968:	4798      	blx	r3
  40396a:	4605      	mov	r5, r0
	rtt_init(RTT, TICK);
  40396c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  403970:	4620      	mov	r0, r4
  403972:	4b0d      	ldr	r3, [pc, #52]	; (4039a8 <restart_rtt+0x48>)
  403974:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  403976:	4b0d      	ldr	r3, [pc, #52]	; (4039ac <restart_rtt+0x4c>)
  403978:	2208      	movs	r2, #8
  40397a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  40397e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  403982:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  403986:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40398a:	2110      	movs	r1, #16
  40398c:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  403990:	601a      	str	r2, [r3, #0]
	/* Enable RTT interrupt */
	NVIC_DisableIRQ(RTT_IRQn);
	NVIC_ClearPendingIRQ(RTT_IRQn);
	NVIC_SetPriority(RTT_IRQn, 1);
	NVIC_EnableIRQ(RTT_IRQn);
	rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
  403992:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  403996:	4620      	mov	r0, r4
  403998:	4b05      	ldr	r3, [pc, #20]	; (4039b0 <restart_rtt+0x50>)
  40399a:	4798      	blx	r3
	return ul_time;
}
  40399c:	4628      	mov	r0, r5
  40399e:	bd38      	pop	{r3, r4, r5, pc}
  4039a0:	400e1830 	.word	0x400e1830
  4039a4:	00401911 	.word	0x00401911
  4039a8:	004018d5 	.word	0x004018d5
  4039ac:	e000e100 	.word	0xe000e100
  4039b0:	004018e9 	.word	0x004018e9

004039b4 <start_rtt>:
 * Configure the RTT to generate a (one second) tick, which triggers the RTTINC
 * interrupt.
 */
//static void start_rtt(void)
void start_rtt(void)
{
  4039b4:	b510      	push	{r4, lr}
	///* Configure RTT for a 1 second tick interrupt */
	rtt_init(RTT, TICK);
  4039b6:	4c0d      	ldr	r4, [pc, #52]	; (4039ec <start_rtt+0x38>)
  4039b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4039bc:	4620      	mov	r0, r4
  4039be:	4b0c      	ldr	r3, [pc, #48]	; (4039f0 <start_rtt+0x3c>)
  4039c0:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4039c2:	4b0c      	ldr	r3, [pc, #48]	; (4039f4 <start_rtt+0x40>)
  4039c4:	2208      	movs	r2, #8
  4039c6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  4039ca:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4039ce:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4039d2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4039d6:	2110      	movs	r1, #16
  4039d8:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4039dc:	601a      	str	r2, [r3, #0]
	/* Enable RTT interrupt */
	NVIC_DisableIRQ(RTT_IRQn);
	NVIC_ClearPendingIRQ(RTT_IRQn);
	NVIC_SetPriority(RTT_IRQn, 1);
	NVIC_EnableIRQ(RTT_IRQn);
	rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
  4039de:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4039e2:	4620      	mov	r0, r4
  4039e4:	4b04      	ldr	r3, [pc, #16]	; (4039f8 <start_rtt+0x44>)
  4039e6:	4798      	blx	r3
  4039e8:	bd10      	pop	{r4, pc}
  4039ea:	bf00      	nop
  4039ec:	400e1830 	.word	0x400e1830
  4039f0:	004018d5 	.word	0x004018d5
  4039f4:	e000e100 	.word	0xe000e100
  4039f8:	004018e9 	.word	0x004018e9

004039fc <RTT_Handler>:
 * \brief Interrupt handler for the RTT.
 *
 * Display the current time on the terminal.
 */
void RTT_Handler(void)
{
  4039fc:	b508      	push	{r3, lr}
	//uint32_t ul_status, ul_time;
	///* Get RTT status */
	rtt_get_status(RTT);
  4039fe:	4803      	ldr	r0, [pc, #12]	; (403a0c <RTT_Handler+0x10>)
  403a00:	4b03      	ldr	r3, [pc, #12]	; (403a10 <RTT_Handler+0x14>)
  403a02:	4798      	blx	r3
	//ul_time = rtt_read_timer_value(RTT);
	//printf("time: %u", ul_time);
	print = true;
  403a04:	2201      	movs	r2, #1
  403a06:	4b03      	ldr	r3, [pc, #12]	; (403a14 <RTT_Handler+0x18>)
  403a08:	701a      	strb	r2, [r3, #0]
  403a0a:	bd08      	pop	{r3, pc}
  403a0c:	400e1830 	.word	0x400e1830
  403a10:	00401925 	.word	0x00401925
  403a14:	20006d14 	.word	0x20006d14

00403a18 <interrupt_configure>:
static bool sleeping = false;

void pin_sleep_handler();

void interrupt_configure(void)
{
  403a18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403a1c:	2009      	movs	r0, #9
  403a1e:	4c9a      	ldr	r4, [pc, #616]	; (403c88 <interrupt_configure+0x270>)
  403a20:	47a0      	blx	r4
  403a22:	200a      	movs	r0, #10
  403a24:	47a0      	blx	r4
  403a26:	200b      	movs	r0, #11
  403a28:	47a0      	blx	r4
  403a2a:	200c      	movs	r0, #12
  403a2c:	47a0      	blx	r4
  403a2e:	200d      	movs	r0, #13
  403a30:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403a32:	4b96      	ldr	r3, [pc, #600]	; (403c8c <interrupt_configure+0x274>)
  403a34:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  403a38:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403a3a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403a3e:	4994      	ldr	r1, [pc, #592]	; (403c90 <interrupt_configure+0x278>)
  403a40:	2204      	movs	r2, #4
  403a42:	610a      	str	r2, [r1, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403a44:	f8c1 20a0 	str.w	r2, [r1, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403a48:	4a92      	ldr	r2, [pc, #584]	; (403c94 <interrupt_configure+0x27c>)
  403a4a:	f44f 6780 	mov.w	r7, #1024	; 0x400
  403a4e:	6117      	str	r7, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403a50:	f8c2 70a0 	str.w	r7, [r2, #160]	; 0xa0
	ioport_init();
	ioport_set_pin_dir(RESET, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(MEASURE, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(START, IOPORT_DIR_OUTPUT);
	Matrix *p_matrix = MATRIX;
	p_matrix->CCFG_SYSIO |= CCFG_SYSIO_SYSIO12;
  403a54:	4d90      	ldr	r5, [pc, #576]	; (403c98 <interrupt_configure+0x280>)
  403a56:	f8d5 4114 	ldr.w	r4, [r5, #276]	; 0x114
  403a5a:	f444 5480 	orr.w	r4, r4, #4096	; 0x1000
  403a5e:	f8c5 4114 	str.w	r4, [r5, #276]	; 0x114
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403a62:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  403a66:	610d      	str	r5, [r1, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403a68:	f8c1 50a0 	str.w	r5, [r1, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403a6c:	f44f 4400 	mov.w	r4, #32768	; 0x8000
  403a70:	6114      	str	r4, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403a72:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403a76:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403a78:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403a7c:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  403a80:	611c      	str	r4, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403a82:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403a86:	2402      	movs	r4, #2
  403a88:	6114      	str	r4, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403a8a:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403a8e:	f44f 3e00 	mov.w	lr, #131072	; 0x20000
  403a92:	f8c2 e010 	str.w	lr, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403a96:	f8c2 e0a0 	str.w	lr, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403a9a:	f44f 6600 	mov.w	r6, #2048	; 0x800
  403a9e:	611e      	str	r6, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403aa0:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403aa4:	2601      	movs	r6, #1
  403aa6:	610e      	str	r6, [r1, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403aa8:	f8c1 60a0 	str.w	r6, [r1, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403aac:	2004      	movs	r0, #4
  403aae:	6110      	str	r0, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403ab0:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403ab4:	f44f 0b00 	mov.w	fp, #8388608	; 0x800000
  403ab8:	f8c3 b010 	str.w	fp, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403abc:	f8c3 b0a0 	str.w	fp, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403ac0:	f44f 1680 	mov.w	r6, #1048576	; 0x100000
  403ac4:	611e      	str	r6, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403ac6:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403aca:	f44f 2000 	mov.w	r0, #524288	; 0x80000
  403ace:	6110      	str	r0, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403ad0:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403ad4:	f04f 6a80 	mov.w	sl, #67108864	; 0x4000000
  403ad8:	f8c3 a010 	str.w	sl, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403adc:	f8c3 a0a0 	str.w	sl, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403ae0:	f44f 7080 	mov.w	r0, #256	; 0x100
  403ae4:	6110      	str	r0, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403ae6:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403aea:	6117      	str	r7, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403aec:	f8c2 70a0 	str.w	r7, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403af0:	f04f 7780 	mov.w	r7, #16777216	; 0x1000000
  403af4:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403af6:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403afa:	611d      	str	r5, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403afc:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b00:	f44f 2980 	mov.w	r9, #262144	; 0x40000
  403b04:	f8c2 9010 	str.w	r9, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b08:	f8c2 90a0 	str.w	r9, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b0c:	f44f 5500 	mov.w	r5, #8192	; 0x2000
  403b10:	611d      	str	r5, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b12:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b16:	6116      	str	r6, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b18:	f8c2 60a0 	str.w	r6, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b1c:	f04f 5c80 	mov.w	ip, #268435456	; 0x10000000
  403b20:	f8c3 c010 	str.w	ip, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b24:	f8c3 c0a0 	str.w	ip, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b28:	2680      	movs	r6, #128	; 0x80
  403b2a:	6116      	str	r6, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b2c:	f8c2 60a0 	str.w	r6, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b30:	f8c2 c010 	str.w	ip, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b34:	f8c2 c0a0 	str.w	ip, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b38:	f8c3 e010 	str.w	lr, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b3c:	f8c3 e0a0 	str.w	lr, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b40:	6117      	str	r7, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b42:	f8c2 70a0 	str.w	r7, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b46:	610c      	str	r4, [r1, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b48:	f8c1 40a0 	str.w	r4, [r1, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b4c:	f44f 4e80 	mov.w	lr, #16384	; 0x4000
  403b50:	f8c3 e010 	str.w	lr, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b54:	f8c3 e0a0 	str.w	lr, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b58:	f04f 0c20 	mov.w	ip, #32
  403b5c:	f8c2 c010 	str.w	ip, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b60:	f8c2 c0a0 	str.w	ip, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b64:	f44f 3880 	mov.w	r8, #65536	; 0x10000
  403b68:	f8c3 8010 	str.w	r8, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b6c:	f8c3 80a0 	str.w	r8, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b70:	f44f 1700 	mov.w	r7, #2097152	; 0x200000
  403b74:	6117      	str	r7, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b76:	f8c2 70a0 	str.w	r7, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b7a:	f44f 7700 	mov.w	r7, #512	; 0x200
  403b7e:	6117      	str	r7, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b80:	f8c2 70a0 	str.w	r7, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b84:	f8c2 b010 	str.w	fp, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b88:	f8c2 b0a0 	str.w	fp, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b8c:	f8c2 a010 	str.w	sl, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b90:	f8c2 a0a0 	str.w	sl, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b94:	f04f 7a00 	mov.w	sl, #33554432	; 0x2000000
  403b98:	f8c3 a010 	str.w	sl, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b9c:	f8c3 a0a0 	str.w	sl, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403ba0:	f8c3 9010 	str.w	r9, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403ba4:	f8c3 90a0 	str.w	r9, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403ba8:	f8c2 8010 	str.w	r8, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403bac:	f8c2 80a0 	str.w	r8, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403bb0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
  403bb4:	6118      	str	r0, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403bb6:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403bba:	f44f 0880 	mov.w	r8, #4194304	; 0x400000
  403bbe:	f8c2 8010 	str.w	r8, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403bc2:	f8c2 80a0 	str.w	r8, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403bc6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  403bca:	6110      	str	r0, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403bcc:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403bd0:	f04f 0908 	mov.w	r9, #8
  403bd4:	f8c1 9010 	str.w	r9, [r1, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403bd8:	f8c1 90a0 	str.w	r9, [r1, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403bdc:	f8c2 a010 	str.w	sl, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403be0:	f8c2 a0a0 	str.w	sl, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403be4:	f8c3 c010 	str.w	ip, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403be8:	f8c3 c0a0 	str.w	ip, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403bec:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
  403bf0:	6110      	str	r0, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403bf2:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403bf6:	611c      	str	r4, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403bf8:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403bfc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  403c00:	6118      	str	r0, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403c02:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403c06:	f8c1 e010 	str.w	lr, [r1, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403c0a:	f8c1 e0a0 	str.w	lr, [r1, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403c0e:	f8c3 8010 	str.w	r8, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403c12:	f8c3 80a0 	str.w	r8, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403c16:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
  403c1a:	611c      	str	r4, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403c1c:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403c20:	f04f 5e00 	mov.w	lr, #536870912	; 0x20000000
  403c24:	f8c3 e010 	str.w	lr, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403c28:	f8c3 e0a0 	str.w	lr, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403c2c:	2001      	movs	r0, #1
  403c2e:	6118      	str	r0, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403c30:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403c34:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403c36:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403c3a:	f44f 7080 	mov.w	r0, #256	; 0x100
  403c3e:	6118      	str	r0, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403c40:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403c44:	6114      	str	r4, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403c46:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403c4a:	2440      	movs	r4, #64	; 0x40
  403c4c:	6114      	str	r4, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403c4e:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403c52:	2004      	movs	r0, #4
  403c54:	6118      	str	r0, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403c56:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403c5a:	611e      	str	r6, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403c5c:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403c60:	f8c2 e010 	str.w	lr, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403c64:	f8c2 e0a0 	str.w	lr, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403c68:	2210      	movs	r2, #16
  403c6a:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403c6c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403c70:	610d      	str	r5, [r1, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403c72:	f8c1 50a0 	str.w	r5, [r1, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403c76:	f8c3 9010 	str.w	r9, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403c7a:	f8c3 90a0 	str.w	r9, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403c7e:	611c      	str	r4, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403c80:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
  403c84:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c88:	004015b9 	.word	0x004015b9
  403c8c:	400e1400 	.word	0x400e1400
  403c90:	400e1000 	.word	0x400e1000
  403c94:	400e0e00 	.word	0x400e0e00
  403c98:	400e0200 	.word	0x400e0200

00403c9c <close_all_Rows>:
		}
	}
}

void close_all_Rows()
{
  403c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  403ca0:	4a4c      	ldr	r2, [pc, #304]	; (403dd4 <close_all_Rows+0x138>)
  403ca2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403ca6:	6353      	str	r3, [r2, #52]	; 0x34
  403ca8:	4b4b      	ldr	r3, [pc, #300]	; (403dd8 <close_all_Rows+0x13c>)
  403caa:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403cae:	635c      	str	r4, [r3, #52]	; 0x34
  403cb0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403cb4:	6359      	str	r1, [r3, #52]	; 0x34
  403cb6:	2002      	movs	r0, #2
  403cb8:	6350      	str	r0, [r2, #52]	; 0x34
  403cba:	f44f 3700 	mov.w	r7, #131072	; 0x20000
  403cbe:	6357      	str	r7, [r2, #52]	; 0x34
  403cc0:	f44f 6100 	mov.w	r1, #2048	; 0x800
  403cc4:	6359      	str	r1, [r3, #52]	; 0x34
  403cc6:	4945      	ldr	r1, [pc, #276]	; (403ddc <close_all_Rows+0x140>)
  403cc8:	2501      	movs	r5, #1
  403cca:	634d      	str	r5, [r1, #52]	; 0x34
  403ccc:	2504      	movs	r5, #4
  403cce:	6355      	str	r5, [r2, #52]	; 0x34
  403cd0:	f44f 0b00 	mov.w	fp, #8388608	; 0x800000
  403cd4:	f8c3 b034 	str.w	fp, [r3, #52]	; 0x34
  403cd8:	f44f 1580 	mov.w	r5, #1048576	; 0x100000
  403cdc:	635d      	str	r5, [r3, #52]	; 0x34
  403cde:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  403ce2:	f8c2 c034 	str.w	ip, [r2, #52]	; 0x34
  403ce6:	f04f 6a80 	mov.w	sl, #67108864	; 0x4000000
  403cea:	f8c3 a034 	str.w	sl, [r3, #52]	; 0x34
  403cee:	f44f 7680 	mov.w	r6, #256	; 0x100
  403cf2:	6356      	str	r6, [r2, #52]	; 0x34
  403cf4:	6354      	str	r4, [r2, #52]	; 0x34
  403cf6:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
  403cfa:	635e      	str	r6, [r3, #52]	; 0x34
  403cfc:	f44f 5480 	mov.w	r4, #4096	; 0x1000
  403d00:	635c      	str	r4, [r3, #52]	; 0x34
  403d02:	f44f 2980 	mov.w	r9, #262144	; 0x40000
  403d06:	f8c2 9034 	str.w	r9, [r2, #52]	; 0x34
  403d0a:	f44f 5400 	mov.w	r4, #8192	; 0x2000
  403d0e:	635c      	str	r4, [r3, #52]	; 0x34
  403d10:	6355      	str	r5, [r2, #52]	; 0x34
  403d12:	f04f 5e80 	mov.w	lr, #268435456	; 0x10000000
  403d16:	f8c3 e034 	str.w	lr, [r3, #52]	; 0x34
  403d1a:	2580      	movs	r5, #128	; 0x80
  403d1c:	6355      	str	r5, [r2, #52]	; 0x34
  403d1e:	f8c2 e034 	str.w	lr, [r2, #52]	; 0x34
  403d22:	635f      	str	r7, [r3, #52]	; 0x34
  403d24:	6356      	str	r6, [r2, #52]	; 0x34
  403d26:	6348      	str	r0, [r1, #52]	; 0x34
  403d28:	f44f 4780 	mov.w	r7, #16384	; 0x4000
  403d2c:	635f      	str	r7, [r3, #52]	; 0x34
  403d2e:	f04f 0e20 	mov.w	lr, #32
  403d32:	f8c2 e034 	str.w	lr, [r2, #52]	; 0x34
  403d36:	f44f 3880 	mov.w	r8, #65536	; 0x10000
  403d3a:	f8c3 8034 	str.w	r8, [r3, #52]	; 0x34
  403d3e:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
  403d42:	6356      	str	r6, [r2, #52]	; 0x34
  403d44:	f44f 7600 	mov.w	r6, #512	; 0x200
  403d48:	6356      	str	r6, [r2, #52]	; 0x34
  403d4a:	f8c2 b034 	str.w	fp, [r2, #52]	; 0x34
  403d4e:	f8c2 a034 	str.w	sl, [r2, #52]	; 0x34
  403d52:	f04f 7a00 	mov.w	sl, #33554432	; 0x2000000
  403d56:	f8c3 a034 	str.w	sl, [r3, #52]	; 0x34
  403d5a:	f8c3 9034 	str.w	r9, [r3, #52]	; 0x34
  403d5e:	f8c2 8034 	str.w	r8, [r2, #52]	; 0x34
  403d62:	f8c3 c034 	str.w	ip, [r3, #52]	; 0x34
  403d66:	f44f 0c80 	mov.w	ip, #4194304	; 0x400000
  403d6a:	f8c2 c034 	str.w	ip, [r2, #52]	; 0x34
  403d6e:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  403d72:	6354      	str	r4, [r2, #52]	; 0x34
  403d74:	f04f 0808 	mov.w	r8, #8
  403d78:	f8c1 8034 	str.w	r8, [r1, #52]	; 0x34
  403d7c:	f8c2 a034 	str.w	sl, [r2, #52]	; 0x34
  403d80:	f8c3 e034 	str.w	lr, [r3, #52]	; 0x34
  403d84:	f04f 6e00 	mov.w	lr, #134217728	; 0x8000000
  403d88:	f8c2 e034 	str.w	lr, [r2, #52]	; 0x34
  403d8c:	6358      	str	r0, [r3, #52]	; 0x34
  403d8e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  403d92:	6358      	str	r0, [r3, #52]	; 0x34
  403d94:	634f      	str	r7, [r1, #52]	; 0x34
  403d96:	f8c3 c034 	str.w	ip, [r3, #52]	; 0x34
  403d9a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  403d9e:	6358      	str	r0, [r3, #52]	; 0x34
  403da0:	f04f 5700 	mov.w	r7, #536870912	; 0x20000000
  403da4:	635f      	str	r7, [r3, #52]	; 0x34
  403da6:	2401      	movs	r4, #1
  403da8:	635c      	str	r4, [r3, #52]	; 0x34
  403daa:	635e      	str	r6, [r3, #52]	; 0x34
  403dac:	f44f 7480 	mov.w	r4, #256	; 0x100
  403db0:	635c      	str	r4, [r3, #52]	; 0x34
  403db2:	6350      	str	r0, [r2, #52]	; 0x34
  403db4:	2040      	movs	r0, #64	; 0x40
  403db6:	6350      	str	r0, [r2, #52]	; 0x34
  403db8:	2404      	movs	r4, #4
  403dba:	635c      	str	r4, [r3, #52]	; 0x34
  403dbc:	635d      	str	r5, [r3, #52]	; 0x34
  403dbe:	6357      	str	r7, [r2, #52]	; 0x34
  403dc0:	2210      	movs	r2, #16
  403dc2:	635a      	str	r2, [r3, #52]	; 0x34
  403dc4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  403dc8:	634a      	str	r2, [r1, #52]	; 0x34
  403dca:	f8c3 8034 	str.w	r8, [r3, #52]	; 0x34
  403dce:	6358      	str	r0, [r3, #52]	; 0x34
  403dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403dd4:	400e0e00 	.word	0x400e0e00
  403dd8:	400e1400 	.word	0x400e1400
  403ddc:	400e1000 	.word	0x400e1000

00403de0 <open_all_Rows>:
	ioport_set_pin_level(ROW59, false);
	ioport_set_pin_level(ROW60, false);	
}

void open_all_Rows()
{
  403de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  403de4:	4a4c      	ldr	r2, [pc, #304]	; (403f18 <open_all_Rows+0x138>)
  403de6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403dea:	6313      	str	r3, [r2, #48]	; 0x30
  403dec:	4b4b      	ldr	r3, [pc, #300]	; (403f1c <open_all_Rows+0x13c>)
  403dee:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403df2:	631c      	str	r4, [r3, #48]	; 0x30
  403df4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403df8:	6319      	str	r1, [r3, #48]	; 0x30
  403dfa:	2002      	movs	r0, #2
  403dfc:	6310      	str	r0, [r2, #48]	; 0x30
  403dfe:	f44f 3700 	mov.w	r7, #131072	; 0x20000
  403e02:	6317      	str	r7, [r2, #48]	; 0x30
  403e04:	f44f 6100 	mov.w	r1, #2048	; 0x800
  403e08:	6319      	str	r1, [r3, #48]	; 0x30
  403e0a:	4945      	ldr	r1, [pc, #276]	; (403f20 <open_all_Rows+0x140>)
  403e0c:	2501      	movs	r5, #1
  403e0e:	630d      	str	r5, [r1, #48]	; 0x30
  403e10:	2504      	movs	r5, #4
  403e12:	6315      	str	r5, [r2, #48]	; 0x30
  403e14:	f44f 0b00 	mov.w	fp, #8388608	; 0x800000
  403e18:	f8c3 b030 	str.w	fp, [r3, #48]	; 0x30
  403e1c:	f44f 1580 	mov.w	r5, #1048576	; 0x100000
  403e20:	631d      	str	r5, [r3, #48]	; 0x30
  403e22:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  403e26:	f8c2 c030 	str.w	ip, [r2, #48]	; 0x30
  403e2a:	f04f 6a80 	mov.w	sl, #67108864	; 0x4000000
  403e2e:	f8c3 a030 	str.w	sl, [r3, #48]	; 0x30
  403e32:	f44f 7680 	mov.w	r6, #256	; 0x100
  403e36:	6316      	str	r6, [r2, #48]	; 0x30
  403e38:	6314      	str	r4, [r2, #48]	; 0x30
  403e3a:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
  403e3e:	631e      	str	r6, [r3, #48]	; 0x30
  403e40:	f44f 5480 	mov.w	r4, #4096	; 0x1000
  403e44:	631c      	str	r4, [r3, #48]	; 0x30
  403e46:	f44f 2980 	mov.w	r9, #262144	; 0x40000
  403e4a:	f8c2 9030 	str.w	r9, [r2, #48]	; 0x30
  403e4e:	f44f 5400 	mov.w	r4, #8192	; 0x2000
  403e52:	631c      	str	r4, [r3, #48]	; 0x30
  403e54:	6315      	str	r5, [r2, #48]	; 0x30
  403e56:	f04f 5e80 	mov.w	lr, #268435456	; 0x10000000
  403e5a:	f8c3 e030 	str.w	lr, [r3, #48]	; 0x30
  403e5e:	2580      	movs	r5, #128	; 0x80
  403e60:	6315      	str	r5, [r2, #48]	; 0x30
  403e62:	f8c2 e030 	str.w	lr, [r2, #48]	; 0x30
  403e66:	631f      	str	r7, [r3, #48]	; 0x30
  403e68:	6316      	str	r6, [r2, #48]	; 0x30
  403e6a:	6308      	str	r0, [r1, #48]	; 0x30
  403e6c:	f44f 4780 	mov.w	r7, #16384	; 0x4000
  403e70:	631f      	str	r7, [r3, #48]	; 0x30
  403e72:	f04f 0e20 	mov.w	lr, #32
  403e76:	f8c2 e030 	str.w	lr, [r2, #48]	; 0x30
  403e7a:	f44f 3880 	mov.w	r8, #65536	; 0x10000
  403e7e:	f8c3 8030 	str.w	r8, [r3, #48]	; 0x30
  403e82:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
  403e86:	6316      	str	r6, [r2, #48]	; 0x30
  403e88:	f44f 7600 	mov.w	r6, #512	; 0x200
  403e8c:	6316      	str	r6, [r2, #48]	; 0x30
  403e8e:	f8c2 b030 	str.w	fp, [r2, #48]	; 0x30
  403e92:	f8c2 a030 	str.w	sl, [r2, #48]	; 0x30
  403e96:	f04f 7a00 	mov.w	sl, #33554432	; 0x2000000
  403e9a:	f8c3 a030 	str.w	sl, [r3, #48]	; 0x30
  403e9e:	f8c3 9030 	str.w	r9, [r3, #48]	; 0x30
  403ea2:	f8c2 8030 	str.w	r8, [r2, #48]	; 0x30
  403ea6:	f8c3 c030 	str.w	ip, [r3, #48]	; 0x30
  403eaa:	f44f 0c80 	mov.w	ip, #4194304	; 0x400000
  403eae:	f8c2 c030 	str.w	ip, [r2, #48]	; 0x30
  403eb2:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  403eb6:	6314      	str	r4, [r2, #48]	; 0x30
  403eb8:	f04f 0808 	mov.w	r8, #8
  403ebc:	f8c1 8030 	str.w	r8, [r1, #48]	; 0x30
  403ec0:	f8c2 a030 	str.w	sl, [r2, #48]	; 0x30
  403ec4:	f8c3 e030 	str.w	lr, [r3, #48]	; 0x30
  403ec8:	f04f 6e00 	mov.w	lr, #134217728	; 0x8000000
  403ecc:	f8c2 e030 	str.w	lr, [r2, #48]	; 0x30
  403ed0:	6318      	str	r0, [r3, #48]	; 0x30
  403ed2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  403ed6:	6318      	str	r0, [r3, #48]	; 0x30
  403ed8:	630f      	str	r7, [r1, #48]	; 0x30
  403eda:	f8c3 c030 	str.w	ip, [r3, #48]	; 0x30
  403ede:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  403ee2:	6318      	str	r0, [r3, #48]	; 0x30
  403ee4:	f04f 5700 	mov.w	r7, #536870912	; 0x20000000
  403ee8:	631f      	str	r7, [r3, #48]	; 0x30
  403eea:	2401      	movs	r4, #1
  403eec:	631c      	str	r4, [r3, #48]	; 0x30
  403eee:	631e      	str	r6, [r3, #48]	; 0x30
  403ef0:	f44f 7480 	mov.w	r4, #256	; 0x100
  403ef4:	631c      	str	r4, [r3, #48]	; 0x30
  403ef6:	6310      	str	r0, [r2, #48]	; 0x30
  403ef8:	2040      	movs	r0, #64	; 0x40
  403efa:	6310      	str	r0, [r2, #48]	; 0x30
  403efc:	2404      	movs	r4, #4
  403efe:	631c      	str	r4, [r3, #48]	; 0x30
  403f00:	631d      	str	r5, [r3, #48]	; 0x30
  403f02:	6317      	str	r7, [r2, #48]	; 0x30
  403f04:	2210      	movs	r2, #16
  403f06:	631a      	str	r2, [r3, #48]	; 0x30
  403f08:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  403f0c:	630a      	str	r2, [r1, #48]	; 0x30
  403f0e:	f8c3 8030 	str.w	r8, [r3, #48]	; 0x30
  403f12:	6318      	str	r0, [r3, #48]	; 0x30
  403f14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f18:	400e0e00 	.word	0x400e0e00
  403f1c:	400e1400 	.word	0x400e1400
  403f20:	400e1000 	.word	0x400e1000

00403f24 <matrixHandler>:
	ioport_set_pin_level(ROW60, true);
}


void matrixHandler(uint8_t row, uint8_t col)
{
  403f24:	b508      	push	{r3, lr}
	ioport_set_pin_level(rowValues[row], true);
  403f26:	4b09      	ldr	r3, [pc, #36]	; (403f4c <matrixHandler+0x28>)
  403f28:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
	return pin >> 5;
  403f2c:	0953      	lsrs	r3, r2, #5
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  403f2e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403f32:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403f36:	025b      	lsls	r3, r3, #9
	return 1U << (pin & 0x1F);
  403f38:	f002 021f 	and.w	r2, r2, #31
  403f3c:	2001      	movs	r0, #1
  403f3e:	fa00 f202 	lsl.w	r2, r0, r2
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  403f42:	631a      	str	r2, [r3, #48]	; 0x30
	spi_master_open_col(col);
  403f44:	4608      	mov	r0, r1
  403f46:	4b02      	ldr	r3, [pc, #8]	; (403f50 <matrixHandler+0x2c>)
  403f48:	4798      	blx	r3
  403f4a:	bd08      	pop	{r3, pc}
  403f4c:	20000158 	.word	0x20000158
  403f50:	004034e9 	.word	0x004034e9

00403f54 <matrixHandlerOpen>:
	//spi_master_open_col(message);
	//printUSB_4V(message);
}

void matrixHandlerOpen(uint8_t row, uint8_t col)
{
  403f54:	b510      	push	{r4, lr}
  403f56:	4604      	mov	r4, r0
	spi_master_open_col(col+OPEN);
  403f58:	3164      	adds	r1, #100	; 0x64
  403f5a:	b2c8      	uxtb	r0, r1
  403f5c:	4b08      	ldr	r3, [pc, #32]	; (403f80 <matrixHandlerOpen+0x2c>)
  403f5e:	4798      	blx	r3
	//spi_master_open_col(message);
	//printUSB_4V(message);
	//printUSB_4V(col+OPEN);
	//printUSB("\r\n");
	ioport_set_pin_level(rowValues[row], true);
  403f60:	4b08      	ldr	r3, [pc, #32]	; (403f84 <matrixHandlerOpen+0x30>)
  403f62:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
	return pin >> 5;
  403f66:	0953      	lsrs	r3, r2, #5
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  403f68:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403f6c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403f70:	025b      	lsls	r3, r3, #9
	return 1U << (pin & 0x1F);
  403f72:	f002 021f 	and.w	r2, r2, #31
  403f76:	2101      	movs	r1, #1
  403f78:	fa01 f202 	lsl.w	r2, r1, r2
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  403f7c:	631a      	str	r2, [r3, #48]	; 0x30
  403f7e:	bd10      	pop	{r4, pc}
  403f80:	004034e9 	.word	0x004034e9
  403f84:	20000158 	.word	0x20000158

00403f88 <matrixHandlerClose>:
}

void matrixHandlerClose(uint8_t row, uint8_t col)
{
  403f88:	b510      	push	{r4, lr}
  403f8a:	4604      	mov	r4, r0
	spi_master_open_col(col+CLOSE);
  403f8c:	3938      	subs	r1, #56	; 0x38
  403f8e:	b2c8      	uxtb	r0, r1
  403f90:	4b08      	ldr	r3, [pc, #32]	; (403fb4 <matrixHandlerClose+0x2c>)
  403f92:	4798      	blx	r3
	//spi_master_open_col(message);
	//printUSB_4V(message);
	//printUSB_4V(col+CLOSE);
	//printUSB("\r\n");
	ioport_set_pin_level(rowValues[row], false);
  403f94:	4b08      	ldr	r3, [pc, #32]	; (403fb8 <matrixHandlerClose+0x30>)
  403f96:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
	return pin >> 5;
  403f9a:	0953      	lsrs	r3, r2, #5
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  403f9c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403fa0:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403fa4:	025b      	lsls	r3, r3, #9
	return 1U << (pin & 0x1F);
  403fa6:	f002 021f 	and.w	r2, r2, #31
  403faa:	2101      	movs	r1, #1
  403fac:	fa01 f202 	lsl.w	r2, r1, r2
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  403fb0:	635a      	str	r2, [r3, #52]	; 0x34
  403fb2:	bd10      	pop	{r4, pc}
  403fb4:	004034e9 	.word	0x004034e9
  403fb8:	20000158 	.word	0x20000158

00403fbc <matrixHandlerRowOpen>:
	//printUSB_4V(message);
}

void matrixHandlerRowOpen(uint8_t ref)
{
	ioport_set_pin_level(rowValues[ref], true);
  403fbc:	4b07      	ldr	r3, [pc, #28]	; (403fdc <matrixHandlerRowOpen+0x20>)
  403fbe:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
	return pin >> 5;
  403fc2:	0953      	lsrs	r3, r2, #5
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  403fc4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403fc8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403fcc:	025b      	lsls	r3, r3, #9
	return 1U << (pin & 0x1F);
  403fce:	f002 021f 	and.w	r2, r2, #31
  403fd2:	2101      	movs	r1, #1
  403fd4:	fa01 f202 	lsl.w	r2, r1, r2
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  403fd8:	631a      	str	r2, [r3, #48]	; 0x30
  403fda:	4770      	bx	lr
  403fdc:	20000158 	.word	0x20000158

00403fe0 <matrixHandlerRowClose>:
}

void matrixHandlerRowClose(uint8_t ref)
{
	ioport_set_pin_level(rowValues[ref], false);
  403fe0:	4b07      	ldr	r3, [pc, #28]	; (404000 <matrixHandlerRowClose+0x20>)
  403fe2:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
	return pin >> 5;
  403fe6:	0953      	lsrs	r3, r2, #5
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  403fe8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403fec:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403ff0:	025b      	lsls	r3, r3, #9
	return 1U << (pin & 0x1F);
  403ff2:	f002 021f 	and.w	r2, r2, #31
  403ff6:	2101      	movs	r1, #1
  403ff8:	fa01 f202 	lsl.w	r2, r1, r2
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  403ffc:	635a      	str	r2, [r3, #52]	; 0x34
  403ffe:	4770      	bx	lr
  404000:	20000158 	.word	0x20000158

00404004 <matrixHandlerColOpen>:
}

void matrixHandlerColOpen(uint8_t ref)
{
  404004:	b508      	push	{r3, lr}
	//spi_master_open_col(ref+26+OPEN);
	spi_master_open_col(ref+OPEN);
  404006:	3064      	adds	r0, #100	; 0x64
  404008:	b2c0      	uxtb	r0, r0
  40400a:	4b01      	ldr	r3, [pc, #4]	; (404010 <matrixHandlerColOpen+0xc>)
  40400c:	4798      	blx	r3
  40400e:	bd08      	pop	{r3, pc}
  404010:	004034e9 	.word	0x004034e9

00404014 <matrixHandlerColClose>:
	//spi_master_open_col(message);
	//printUSB_4V(message);
}

void matrixHandlerColClose(uint8_t ref)
{
  404014:	b508      	push	{r3, lr}
	//spi_master_open_col(ref+26+CLOSE);
	spi_master_open_col(ref+CLOSE);
  404016:	3838      	subs	r0, #56	; 0x38
  404018:	b2c0      	uxtb	r0, r0
  40401a:	4b01      	ldr	r3, [pc, #4]	; (404020 <matrixHandlerColClose+0xc>)
  40401c:	4798      	blx	r3
  40401e:	bd08      	pop	{r3, pc}
  404020:	004034e9 	.word	0x004034e9

00404024 <close_all_Cols>:
	//spi_master_open_col(message);
	//printUSB_4V(message);
}

void close_all_Cols()
{
  404024:	b508      	push	{r3, lr}
	spi_master_open_col(10);
  404026:	200a      	movs	r0, #10
  404028:	4b01      	ldr	r3, [pc, #4]	; (404030 <close_all_Cols+0xc>)
  40402a:	4798      	blx	r3
  40402c:	bd08      	pop	{r3, pc}
  40402e:	bf00      	nop
  404030:	004034e9 	.word	0x004034e9

00404034 <open_all_Cols>:
	//spi_master_open_col(message);
	//printUSB_4V(message);
}

void open_all_Cols()
{
  404034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404036:	2464      	movs	r4, #100	; 0x64
	for (int i=0;i<COLUMNS+REF;i++)
	{
		spi_master_open_col(i+OPEN);
  404038:	4f05      	ldr	r7, [pc, #20]	; (404050 <open_all_Cols+0x1c>)
		delay_ms(100);
  40403a:	4e06      	ldr	r6, [pc, #24]	; (404054 <open_all_Cols+0x20>)
  40403c:	4d06      	ldr	r5, [pc, #24]	; (404058 <open_all_Cols+0x24>)
		spi_master_open_col(i+OPEN);
  40403e:	4620      	mov	r0, r4
  404040:	47b8      	blx	r7
		delay_ms(100);
  404042:	4630      	mov	r0, r6
  404044:	47a8      	blx	r5
  404046:	3401      	adds	r4, #1
  404048:	b2e4      	uxtb	r4, r4
	for (int i=0;i<COLUMNS+REF;i++)
  40404a:	2c85      	cmp	r4, #133	; 0x85
  40404c:	d1f7      	bne.n	40403e <open_all_Cols+0xa>
	}
	//spi_master_open_col(message);
	//printUSB_4V(message);
}
  40404e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404050:	004034e9 	.word	0x004034e9
  404054:	000a7693 	.word	0x000a7693
  404058:	20000001 	.word	0x20000001

0040405c <display_matrix>:
	////puts(MENU_HEADER);
//}
//
////static void display_matrix(void)
void display_matrix(void)
{
  40405c:	b508      	push	{r3, lr}
	usb_printf(MENU_HEADER);
  40405e:	4802      	ldr	r0, [pc, #8]	; (404068 <display_matrix+0xc>)
  404060:	4b02      	ldr	r3, [pc, #8]	; (40406c <display_matrix+0x10>)
  404062:	4798      	blx	r3
  404064:	bd08      	pop	{r3, pc}
  404066:	bf00      	nop
  404068:	00409bd0 	.word	0x00409bd0
  40406c:	004035b5 	.word	0x004035b5

00404070 <display_pixels>:
}
//
////static void display_pixels(void)
void display_pixels(void)
{
  404070:	b508      	push	{r3, lr}
	usb_printf("Choose ref cap:\n\r" \
  404072:	4802      	ldr	r0, [pc, #8]	; (40407c <display_pixels+0xc>)
  404074:	4b02      	ldr	r3, [pc, #8]	; (404080 <display_pixels+0x10>)
  404076:	4798      	blx	r3
  404078:	bd08      	pop	{r3, pc}
  40407a:	bf00      	nop
  40407c:	00409d14 	.word	0x00409d14
  404080:	004035b5 	.word	0x004035b5

00404084 <RSTC_Handler>:
}

static volatile bool reset_interrupt_triggered = false;

void RSTC_Handler(void)
{
  404084:	b508      	push	{r3, lr}
	/* Clear the interrupt. */
	rstc_get_status(RSTC);
  404086:	4803      	ldr	r0, [pc, #12]	; (404094 <RSTC_Handler+0x10>)
  404088:	4b03      	ldr	r3, [pc, #12]	; (404098 <RSTC_Handler+0x14>)
  40408a:	4798      	blx	r3

	reset_interrupt_triggered = true;
  40408c:	2201      	movs	r2, #1
  40408e:	4b03      	ldr	r3, [pc, #12]	; (40409c <RSTC_Handler+0x18>)
  404090:	701a      	strb	r2, [r3, #0]
  404092:	bd08      	pop	{r3, pc}
  404094:	400e1800 	.word	0x400e1800
  404098:	004018d1 	.word	0x004018d1
  40409c:	20006d19 	.word	0x20006d19

004040a0 <main>:
}



int main(void)
{
  4040a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4040a4:	b093      	sub	sp, #76	; 0x4c
	irq_initialize_vectors();
	cpu_irq_enable();
  4040a6:	2601      	movs	r6, #1
  4040a8:	4b99      	ldr	r3, [pc, #612]	; (404310 <main+0x270>)
  4040aa:	701e      	strb	r6, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  4040ac:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4040b0:	b662      	cpsie	i
		sleepmgr_locks[i] = 0;
  4040b2:	4b98      	ldr	r3, [pc, #608]	; (404314 <main+0x274>)
  4040b4:	2500      	movs	r5, #0
  4040b6:	701d      	strb	r5, [r3, #0]
  4040b8:	705d      	strb	r5, [r3, #1]
  4040ba:	709d      	strb	r5, [r3, #2]
  4040bc:	70dd      	strb	r5, [r3, #3]
  4040be:	711d      	strb	r5, [r3, #4]
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
  4040c0:	715e      	strb	r6, [r3, #5]

	// Initialize the sleep manager
	sleepmgr_init();

	sysclk_init();
  4040c2:	4b95      	ldr	r3, [pc, #596]	; (404318 <main+0x278>)
  4040c4:	4798      	blx	r3
	board_init();
  4040c6:	4b95      	ldr	r3, [pc, #596]	; (40431c <main+0x27c>)
  4040c8:	4798      	blx	r3

	//// Start USB stack to authorize VBus monitoring
	udc_start();
  4040ca:	4b95      	ldr	r3, [pc, #596]	; (404320 <main+0x280>)
  4040cc:	4798      	blx	r3
		spi_enable_clock(SPI_MASTER_BASE);
  4040ce:	4c95      	ldr	r4, [pc, #596]	; (404324 <main+0x284>)
  4040d0:	4620      	mov	r0, r4
  4040d2:	4b95      	ldr	r3, [pc, #596]	; (404328 <main+0x288>)
  4040d4:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4040d6:	2302      	movs	r3, #2
  4040d8:	6023      	str	r3, [r4, #0]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4040da:	2380      	movs	r3, #128	; 0x80
  4040dc:	6023      	str	r3, [r4, #0]
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  4040de:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4040e2:	6023      	str	r3, [r4, #0]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4040e4:	6863      	ldr	r3, [r4, #4]
  4040e6:	4333      	orrs	r3, r6
  4040e8:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4040ea:	6863      	ldr	r3, [r4, #4]
  4040ec:	f043 0310 	orr.w	r3, r3, #16
  4040f0:	6063      	str	r3, [r4, #4]
		spi_set_peripheral_chip_select_value(SPI_MASTER_BASE, SPI_CHIP_PCS);
  4040f2:	210e      	movs	r1, #14
  4040f4:	4620      	mov	r0, r4
  4040f6:	4b8d      	ldr	r3, [pc, #564]	; (40432c <main+0x28c>)
  4040f8:	4798      	blx	r3
		spi_set_clock_polarity(SPI_MASTER_BASE, SPI_CHIP_SEL, SPI_CLK_POLARITY);
  4040fa:	462a      	mov	r2, r5
  4040fc:	4629      	mov	r1, r5
  4040fe:	4620      	mov	r0, r4
  404100:	4b8b      	ldr	r3, [pc, #556]	; (404330 <main+0x290>)
  404102:	4798      	blx	r3
		spi_set_clock_phase(SPI_MASTER_BASE, SPI_CHIP_SEL, SPI_CLK_PHASE);
  404104:	4632      	mov	r2, r6
  404106:	4629      	mov	r1, r5
  404108:	4620      	mov	r0, r4
  40410a:	4b8a      	ldr	r3, [pc, #552]	; (404334 <main+0x294>)
  40410c:	4798      	blx	r3
		spi_set_bits_per_transfer(SPI_MASTER_BASE, SPI_CHIP_SEL,
  40410e:	462a      	mov	r2, r5
  404110:	4629      	mov	r1, r5
  404112:	4620      	mov	r0, r4
  404114:	4b88      	ldr	r3, [pc, #544]	; (404338 <main+0x298>)
  404116:	4798      	blx	r3
		spi_set_baudrate_div(SPI_MASTER_BASE, SPI_CHIP_SEL,
  404118:	2260      	movs	r2, #96	; 0x60
  40411a:	4629      	mov	r1, r5
  40411c:	4620      	mov	r0, r4
  40411e:	4b87      	ldr	r3, [pc, #540]	; (40433c <main+0x29c>)
  404120:	4798      	blx	r3
		spi_set_transfer_delay(SPI_MASTER_BASE, SPI_CHIP_SEL, SPI_DLYBS,
  404122:	2310      	movs	r3, #16
  404124:	2240      	movs	r2, #64	; 0x40
  404126:	4629      	mov	r1, r5
  404128:	4620      	mov	r0, r4
  40412a:	4f85      	ldr	r7, [pc, #532]	; (404340 <main+0x2a0>)
  40412c:	47b8      	blx	r7
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40412e:	6026      	str	r6, [r4, #0]
	//
	///* Configure the spi master module */
	spi_master_initialize();
	///* start real time timer  */
	start_rtt();
  404130:	4b84      	ldr	r3, [pc, #528]	; (404344 <main+0x2a4>)
  404132:	4798      	blx	r3
	//
	///* Configure the I2C master module */
	////configure_i2c_master();
	//
	///* Configure input interrupt */
	interrupt_configure();
  404134:	4b84      	ldr	r3, [pc, #528]	; (404348 <main+0x2a8>)
  404136:	4798      	blx	r3
	pmc_enable_periph_clk(ID_PWM);
  404138:	2024      	movs	r0, #36	; 0x24
  40413a:	4b84      	ldr	r3, [pc, #528]	; (40434c <main+0x2ac>)
  40413c:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40413e:	4b84      	ldr	r3, [pc, #528]	; (404350 <main+0x2b0>)
  404140:	2210      	movs	r2, #16
  404142:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  404146:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40414a:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40414e:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  404152:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  404156:	605a      	str	r2, [r3, #4]
	setFrequency(DEFAULT_FREQUENCY);
  404158:	487e      	ldr	r0, [pc, #504]	; (404354 <main+0x2b4>)
  40415a:	4b7f      	ldr	r3, [pc, #508]	; (404358 <main+0x2b8>)
  40415c:	4798      	blx	r3
}

static void InitADC()
{
    afec_enable(AFEC1);
  40415e:	f504 3430 	add.w	r4, r4, #180224	; 0x2c000
  404162:	4620      	mov	r0, r4
  404164:	4b7d      	ldr	r3, [pc, #500]	; (40435c <main+0x2bc>)
  404166:	4798      	blx	r3

    struct afec_config afec_cfg;

    afec_get_config_defaults(&afec_cfg);
  404168:	a80b      	add	r0, sp, #44	; 0x2c
  40416a:	4b7d      	ldr	r3, [pc, #500]	; (404360 <main+0x2c0>)
  40416c:	4798      	blx	r3
    afec_init(AFEC1, &afec_cfg);
  40416e:	a90b      	add	r1, sp, #44	; 0x2c
  404170:	4620      	mov	r0, r4
  404172:	4b7c      	ldr	r3, [pc, #496]	; (404364 <main+0x2c4>)
  404174:	4798      	blx	r3

    struct afec_ch_config afec_ch_cfg;
    afec_ch_get_config_defaults(&afec_ch_cfg);
  404176:	a80a      	add	r0, sp, #40	; 0x28
  404178:	4b7b      	ldr	r3, [pc, #492]	; (404368 <main+0x2c8>)
  40417a:	4798      	blx	r3
    afec_ch_set_config(AFEC1, AFEC_CHANNEL_0, &afec_ch_cfg);
  40417c:	aa0a      	add	r2, sp, #40	; 0x28
  40417e:	4629      	mov	r1, r5
  404180:	4620      	mov	r0, r4
  404182:	4b7a      	ldr	r3, [pc, #488]	; (40436c <main+0x2cc>)
  404184:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  404186:	6665      	str	r5, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  404188:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40418c:	66e3      	str	r3, [r4, #108]	; 0x6c
	reg = afec->AFEC_MR;
  40418e:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  404190:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
	afec->AFEC_MR = reg;
  404194:	6063      	str	r3, [r4, #4]
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  404196:	6166      	str	r6, [r4, #20]
    afec_set_trigger(AFEC1, AFEC_TRIG_SW);

    /* Enable channel for potentiometer. */
    afec_channel_enable(AFEC1, AFEC_CHANNEL_0);

    afec_set_callback(AFEC1, AFEC_INTERRUPT_DATA_READY, afec_data_ready, 1);
  404198:	4633      	mov	r3, r6
  40419a:	4a75      	ldr	r2, [pc, #468]	; (404370 <main+0x2d0>)
  40419c:	2107      	movs	r1, #7
  40419e:	4620      	mov	r0, r4
  4041a0:	4d74      	ldr	r5, [pc, #464]	; (404374 <main+0x2d4>)
  4041a2:	47a8      	blx	r5
 */
static inline enum status_code afec_start_calibration(Afec *const afec)
{
	uint32_t reg;

	reg = afec->AFEC_CHSR;
  4041a4:	69e3      	ldr	r3, [r4, #28]
	afec->AFEC_CDOR = reg;
  4041a6:	65e3      	str	r3, [r4, #92]	; 0x5c

	if ((afec->AFEC_MR & AFEC_MR_FREERUN) == AFEC_MR_FREERUN_ON) {
  4041a8:	6863      	ldr	r3, [r4, #4]
  4041aa:	f013 0f80 	tst.w	r3, #128	; 0x80
  4041ae:	d101      	bne.n	4041b4 <main+0x114>
		return STATUS_ERR_BUSY;
	}
	afec->AFEC_CR = AFEC_CR_AUTOCAL;
  4041b0:	2208      	movs	r2, #8
  4041b2:	6022      	str	r2, [r4, #0]
	return afec->AFEC_ISR;
  4041b4:	4b70      	ldr	r3, [pc, #448]	; (404378 <main+0x2d8>)
  4041b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30

    afec_start_calibration(AFEC1);
    while ((afec_get_interrupt_status(AFEC1) & AFEC_ISR_EOCAL) != AFEC_ISR_EOCAL);
  4041b8:	2a00      	cmp	r2, #0
  4041ba:	dafc      	bge.n	4041b6 <main+0x116>
	//Init_DACC();
	
	/* Initial TC  */
	//Init_TC();

	rstc_disable_user_reset(RSTC);
  4041bc:	4c6f      	ldr	r4, [pc, #444]	; (40437c <main+0x2dc>)
  4041be:	4620      	mov	r0, r4
  4041c0:	4b6f      	ldr	r3, [pc, #444]	; (404380 <main+0x2e0>)
  4041c2:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4041c4:	4d62      	ldr	r5, [pc, #392]	; (404350 <main+0x2b0>)
  4041c6:	2602      	movs	r6, #2
  4041c8:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  4041cc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4041d0:	f3bf 8f6f 	isb	sy
	NVIC_DisableIRQ(RSTC_IRQn);
	rstc_enable_user_reset_interrupt(RSTC);
  4041d4:	4620      	mov	r0, r4
  4041d6:	4b6b      	ldr	r3, [pc, #428]	; (404384 <main+0x2e4>)
  4041d8:	4798      	blx	r3
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4041da:	f8c5 6180 	str.w	r6, [r5, #384]	; 0x180
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4041de:	2400      	movs	r4, #0
  4041e0:	f885 4301 	strb.w	r4, [r5, #769]	; 0x301
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4041e4:	602e      	str	r6, [r5, #0]
	NVIC_ClearPendingIRQ(RSTC_IRQn);
	NVIC_SetPriority(RSTC_IRQn, 0);
	NVIC_EnableIRQ(RSTC_IRQn);
	
	refCapC = 0;
  4041e6:	4b68      	ldr	r3, [pc, #416]	; (404388 <main+0x2e8>)
  4041e8:	701c      	strb	r4, [r3, #0]
	close_all_Rows();
  4041ea:	4b68      	ldr	r3, [pc, #416]	; (40438c <main+0x2ec>)
  4041ec:	4798      	blx	r3
	//matrixHandler(R1C1);
	matrixHandler(0,0);
  4041ee:	4621      	mov	r1, r4
  4041f0:	4620      	mov	r0, r4
  4041f2:	4b67      	ldr	r3, [pc, #412]	; (404390 <main+0x2f0>)
  4041f4:	4798      	blx	r3
	delay_ms(10);
  4041f6:	4867      	ldr	r0, [pc, #412]	; (404394 <main+0x2f4>)
  4041f8:	4b67      	ldr	r3, [pc, #412]	; (404398 <main+0x2f8>)
  4041fa:	4798      	blx	r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4041fc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  404200:	4b66      	ldr	r3, [pc, #408]	; (40439c <main+0x2fc>)
  404202:	631a      	str	r2, [r3, #48]	; 0x30
  404204:	f44f 6280 	mov.w	r2, #1024	; 0x400
  404208:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  40420c:	631a      	str	r2, [r3, #48]	; 0x30
		//{
			//sleepmgr_init();
			//sleepmgr_lock_mode(4);
			//sleepmgr_enter_sleep();
		//}
		if(print)
  40420e:	4b64      	ldr	r3, [pc, #400]	; (4043a0 <main+0x300>)
  404210:	781b      	ldrb	r3, [r3, #0]
  404212:	b1f3      	cbz	r3, 404252 <main+0x1b2>
  404214:	4c63      	ldr	r4, [pc, #396]	; (4043a4 <main+0x304>)
  404216:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  40421a:	6325      	str	r5, [r4, #48]	; 0x30
		{
			ioport_set_pin_level(LED, true);
			afec_disable_interrupt(AFEC1, AFEC_INTERRUPT_ALL);
  40421c:	4e56      	ldr	r6, [pc, #344]	; (404378 <main+0x2d8>)
  40421e:	4962      	ldr	r1, [pc, #392]	; (4043a8 <main+0x308>)
  404220:	4630      	mov	r0, r6
  404222:	4b62      	ldr	r3, [pc, #392]	; (4043ac <main+0x30c>)
  404224:	4798      	blx	r3
			send_json_like_message();
  404226:	4b62      	ldr	r3, [pc, #392]	; (4043b0 <main+0x310>)
  404228:	4798      	blx	r3
			printUSB("\r\n");
  40422a:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 4043f0 <main+0x350>
  40422e:	4640      	mov	r0, r8
  404230:	4f60      	ldr	r7, [pc, #384]	; (4043b4 <main+0x314>)
  404232:	47b8      	blx	r7
			printUSB("\r\n");
  404234:	4640      	mov	r0, r8
  404236:	47b8      	blx	r7
			//usb_printf("\r\n");
			//printADC(refCapR, refCapC, all_matrix, just_ref);
			print = false;
  404238:	2200      	movs	r2, #0
  40423a:	4b59      	ldr	r3, [pc, #356]	; (4043a0 <main+0x300>)
  40423c:	701a      	strb	r2, [r3, #0]
			afec_enable_interrupt(AFEC1, AFEC_INTERRUPT_DATA_READY);
  40423e:	2107      	movs	r1, #7
  404240:	4630      	mov	r0, r6
  404242:	4b5d      	ldr	r3, [pc, #372]	; (4043b8 <main+0x318>)
  404244:	4798      	blx	r3
			measure = true;
  404246:	2301      	movs	r3, #1
  404248:	4a5c      	ldr	r2, [pc, #368]	; (4043bc <main+0x31c>)
  40424a:	7013      	strb	r3, [r2, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40424c:	6365      	str	r5, [r4, #52]	; 0x34
			ioport_set_pin_level(LED, false);
			restart_rtt();
  40424e:	4b5c      	ldr	r3, [pc, #368]	; (4043c0 <main+0x320>)
  404250:	4798      	blx	r3
		}
		if (measure)
  404252:	4b5a      	ldr	r3, [pc, #360]	; (4043bc <main+0x31c>)
  404254:	781b      	ldrb	r3, [r3, #0]
  404256:	2b00      	cmp	r3, #0
  404258:	f000 8154 	beq.w	404504 <main+0x464>
		{			
			measure = false;
  40425c:	2300      	movs	r3, #0
  40425e:	4a57      	ldr	r2, [pc, #348]	; (4043bc <main+0x31c>)
  404260:	7013      	strb	r3, [r2, #0]
			if(all_matrix)
  404262:	4b58      	ldr	r3, [pc, #352]	; (4043c4 <main+0x324>)
  404264:	781b      	ldrb	r3, [r3, #0]
  404266:	2b00      	cmp	r3, #0
  404268:	f000 82b4 	beq.w	4047d4 <main+0x734>
			{
				if(just_ref)
  40426c:	4b56      	ldr	r3, [pc, #344]	; (4043c8 <main+0x328>)
  40426e:	781b      	ldrb	r3, [r3, #0]
  404270:	2b00      	cmp	r3, #0
  404272:	f000 8179 	beq.w	404568 <main+0x4c8>
				{
					if (just_col)
  404276:	4b55      	ldr	r3, [pc, #340]	; (4043cc <main+0x32c>)
  404278:	781b      	ldrb	r3, [r3, #0]
  40427a:	2b00      	cmp	r3, #0
  40427c:	f000 80e6 	beq.w	40444c <main+0x3ac>
					{
						close_all_Cols();
  404280:	4b53      	ldr	r3, [pc, #332]	; (4043d0 <main+0x330>)
  404282:	4798      	blx	r3
						close_all_Rows();
  404284:	4b41      	ldr	r3, [pc, #260]	; (40438c <main+0x2ec>)
  404286:	4798      	blx	r3
						delay_ms(1);
  404288:	f641 20ca 	movw	r0, #6858	; 0x1aca
  40428c:	4b42      	ldr	r3, [pc, #264]	; (404398 <main+0x2f8>)
  40428e:	4798      	blx	r3
  404290:	f8df 9160 	ldr.w	r9, [pc, #352]	; 4043f4 <main+0x354>
  404294:	4f4f      	ldr	r7, [pc, #316]	; (4043d4 <main+0x334>)
  404296:	f8df b160 	ldr.w	fp, [pc, #352]	; 4043f8 <main+0x358>
  40429a:	2600      	movs	r6, #0
  40429c:	e0bf      	b.n	40441e <main+0x37e>
							//ioport_set_pin_level(RESET, !npn_true);
							for(uint8_t s = 0; s<MEAS; s++)
							{
								afec_start_software_conversion(AFEC1);
								//printUSB_S("");
								delay_us(del);
  40429e:	2007      	movs	r0, #7
  4042a0:	4b3d      	ldr	r3, [pc, #244]	; (404398 <main+0x2f8>)
  4042a2:	4798      	blx	r3
								while(!afec_sample_data.is_done){}
  4042a4:	4b4c      	ldr	r3, [pc, #304]	; (4043d8 <main+0x338>)
  4042a6:	791b      	ldrb	r3, [r3, #4]
  4042a8:	f8dd b004 	ldr.w	fp, [sp, #4]
  4042ac:	2b00      	cmp	r3, #0
  4042ae:	d0fd      	beq.n	4042ac <main+0x20c>
  4042b0:	f8cd b004 	str.w	fp, [sp, #4]
								save_ADC(0, f, s, afec_sample_data.value);
  4042b4:	4b48      	ldr	r3, [pc, #288]	; (4043d8 <main+0x338>)
  4042b6:	681b      	ldr	r3, [r3, #0]
  4042b8:	4632      	mov	r2, r6
  4042ba:	9902      	ldr	r1, [sp, #8]
  4042bc:	2000      	movs	r0, #0
  4042be:	4e47      	ldr	r6, [pc, #284]	; (4043dc <main+0x33c>)
  4042c0:	47b0      	blx	r6
  4042c2:	3401      	adds	r4, #1
							for(uint8_t s = 0; s<MEAS; s++)
  4042c4:	2c11      	cmp	r4, #17
  4042c6:	f000 8099 	beq.w	4043fc <main+0x35c>
  4042ca:	b2e6      	uxtb	r6, r4
	afec->AFEC_CR = AFEC_CR_START;
  4042cc:	2302      	movs	r3, #2
  4042ce:	f8ca 3000 	str.w	r3, [sl]
								delay_us(del);
  4042d2:	4b43      	ldr	r3, [pc, #268]	; (4043e0 <main+0x340>)
  4042d4:	6818      	ldr	r0, [r3, #0]
  4042d6:	2800      	cmp	r0, #0
  4042d8:	d0e1      	beq.n	40429e <main+0x1fe>
  4042da:	17c3      	asrs	r3, r0, #31
  4042dc:	4a41      	ldr	r2, [pc, #260]	; (4043e4 <main+0x344>)
  4042de:	fba0 0102 	umull	r0, r1, r0, r2
  4042e2:	fb02 1103 	mla	r1, r2, r3, r1
  4042e6:	4a40      	ldr	r2, [pc, #256]	; (4043e8 <main+0x348>)
  4042e8:	2300      	movs	r3, #0
  4042ea:	f20f 0c1c 	addw	ip, pc, #28
  4042ee:	e9dc bc00 	ldrd	fp, ip, [ip]
  4042f2:	eb1b 0b00 	adds.w	fp, fp, r0
  4042f6:	eb4c 0c01 	adc.w	ip, ip, r1
  4042fa:	4658      	mov	r0, fp
  4042fc:	4661      	mov	r1, ip
  4042fe:	4d3b      	ldr	r5, [pc, #236]	; (4043ec <main+0x34c>)
  404300:	47a8      	blx	r5
  404302:	4b25      	ldr	r3, [pc, #148]	; (404398 <main+0x2f8>)
  404304:	4798      	blx	r3
  404306:	e7cd      	b.n	4042a4 <main+0x204>
  404308:	00d59f7f 	.word	0x00d59f7f
  40430c:	00000000 	.word	0x00000000
  404310:	20000134 	.word	0x20000134
  404314:	20006d50 	.word	0x20006d50
  404318:	004001b5 	.word	0x004001b5
  40431c:	00400f1d 	.word	0x00400f1d
  404320:	00400a79 	.word	0x00400a79
  404324:	40088000 	.word	0x40088000
  404328:	00401929 	.word	0x00401929
  40432c:	00401939 	.word	0x00401939
  404330:	00401983 	.word	0x00401983
  404334:	004019a1 	.word	0x004019a1
  404338:	004019bf 	.word	0x004019bf
  40433c:	004019d3 	.word	0x004019d3
  404340:	004019fb 	.word	0x004019fb
  404344:	004039b5 	.word	0x004039b5
  404348:	00403a19 	.word	0x00403a19
  40434c:	004015b9 	.word	0x004015b9
  404350:	e000e100 	.word	0xe000e100
  404354:	000186a0 	.word	0x000186a0
  404358:	0040350d 	.word	0x0040350d
  40435c:	00401329 	.word	0x00401329
  404360:	00401129 	.word	0x00401129
  404364:	00401165 	.word	0x00401165
  404368:	00401159 	.word	0x00401159
  40436c:	004010f9 	.word	0x004010f9
  404370:	004034d1 	.word	0x004034d1
  404374:	00401271 	.word	0x00401271
  404378:	400b4000 	.word	0x400b4000
  40437c:	400e1800 	.word	0x400e1800
  404380:	004018ad 	.word	0x004018ad
  404384:	004018bf 	.word	0x004018bf
  404388:	20006d17 	.word	0x20006d17
  40438c:	00403c9d 	.word	0x00403c9d
  404390:	00403f25 	.word	0x00403f25
  404394:	00010bdc 	.word	0x00010bdc
  404398:	20000001 	.word	0x20000001
  40439c:	400e1400 	.word	0x400e1400
  4043a0:	20006d14 	.word	0x20006d14
  4043a4:	400e1000 	.word	0x400e1000
  4043a8:	df00803f 	.word	0xdf00803f
  4043ac:	004012c9 	.word	0x004012c9
  4043b0:	00403715 	.word	0x00403715
  4043b4:	00403595 	.word	0x00403595
  4043b8:	00401239 	.word	0x00401239
  4043bc:	20000144 	.word	0x20000144
  4043c0:	00403961 	.word	0x00403961
  4043c4:	2000013c 	.word	0x2000013c
  4043c8:	20006d08 	.word	0x20006d08
  4043cc:	20006d07 	.word	0x20006d07
  4043d0:	00404025 	.word	0x00404025
  4043d4:	20004e10 	.word	0x20004e10
  4043d8:	20006de8 	.word	0x20006de8
  4043dc:	004038e9 	.word	0x004038e9
  4043e0:	20000140 	.word	0x20000140
  4043e4:	05b8d800 	.word	0x05b8d800
  4043e8:	00d59f80 	.word	0x00d59f80
  4043ec:	004051a9 	.word	0x004051a9
  4043f0:	0040a020 	.word	0x0040a020
  4043f4:	20001030 	.word	0x20001030
  4043f8:	20002f20 	.word	0x20002f20
  4043fc:	f8dd b004 	ldr.w	fp, [sp, #4]
  404400:	4646      	mov	r6, r8
							}
							matrixHandlerColClose(f);
  404402:	9802      	ldr	r0, [sp, #8]
  404404:	4b98      	ldr	r3, [pc, #608]	; (404668 <main+0x5c8>)
  404406:	4798      	blx	r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  404408:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  40440c:	4a97      	ldr	r2, [pc, #604]	; (40466c <main+0x5cc>)
  40440e:	6313      	str	r3, [r2, #48]	; 0x30
							resetHandler(true);
							//ioport_set_pin_level(RESET, npn_true);
							//spi_master_open_col(COLUMNS+REF);
							//close_all();
							delay_us(50);
  404410:	f240 1057 	movw	r0, #343	; 0x157
  404414:	4b96      	ldr	r3, [pc, #600]	; (404670 <main+0x5d0>)
  404416:	4798      	blx	r3
  404418:	3601      	adds	r6, #1
						for(uint8_t f = 0; f< COLUMNS+REF; f++)
  40441a:	2e21      	cmp	r6, #33	; 0x21
  40441c:	d072      	beq.n	404504 <main+0x464>
  40441e:	b2f3      	uxtb	r3, r6
  404420:	9302      	str	r3, [sp, #8]
							counter_adcAV[0][f] = 0;
  404422:	2400      	movs	r4, #0
  404424:	f849 4f04 	str.w	r4, [r9, #4]!
							counter_adcMIN[0][f] = 100000;
  404428:	4a92      	ldr	r2, [pc, #584]	; (404674 <main+0x5d4>)
  40442a:	f847 2f04 	str.w	r2, [r7, #4]!
							counter_adcMAX[0][f] = 0;
  40442e:	f84b 4f04 	str.w	r4, [fp, #4]!
							matrixHandlerColOpen(f);
  404432:	4618      	mov	r0, r3
  404434:	4b90      	ldr	r3, [pc, #576]	; (404678 <main+0x5d8>)
  404436:	4798      	blx	r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  404438:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  40443c:	4a8b      	ldr	r2, [pc, #556]	; (40466c <main+0x5cc>)
  40443e:	6353      	str	r3, [r2, #52]	; 0x34
  404440:	f8df a248 	ldr.w	sl, [pc, #584]	; 40468c <main+0x5ec>
  404444:	f8cd b004 	str.w	fp, [sp, #4]
  404448:	46b0      	mov	r8, r6
  40444a:	e73e      	b.n	4042ca <main+0x22a>
						}
					}
					else
					{
						close_all_Cols();
  40444c:	4b8b      	ldr	r3, [pc, #556]	; (40467c <main+0x5dc>)
  40444e:	4798      	blx	r3
						close_all_Rows();
  404450:	4b8b      	ldr	r3, [pc, #556]	; (404680 <main+0x5e0>)
  404452:	4798      	blx	r3
						delay_ms(1);
  404454:	f641 20ca 	movw	r0, #6858	; 0x1aca
  404458:	4b85      	ldr	r3, [pc, #532]	; (404670 <main+0x5d0>)
  40445a:	4798      	blx	r3
  40445c:	4f89      	ldr	r7, [pc, #548]	; (404684 <main+0x5e4>)
  40445e:	4e8a      	ldr	r6, [pc, #552]	; (404688 <main+0x5e8>)
  404460:	f8df 827c 	ldr.w	r8, [pc, #636]	; 4046e0 <main+0x640>
						for(uint8_t f = COLUMNS; f< COLUMNS+REF; f++)
  404464:	241e      	movs	r4, #30
						{
							counter_adcAV[0][f] = 0;
  404466:	2500      	movs	r5, #0
  404468:	f847 5b04 	str.w	r5, [r7], #4
							counter_adcMIN[0][f] = 100000;
  40446c:	4b81      	ldr	r3, [pc, #516]	; (404674 <main+0x5d4>)
  40446e:	f846 3b04 	str.w	r3, [r6], #4
							counter_adcMAX[0][f] = 0;
  404472:	f848 5b04 	str.w	r5, [r8], #4
							//spi_master_open_col(f+26);
							//matrixHandlerRef(f);
							matrixHandlerColOpen(f);
  404476:	4620      	mov	r0, r4
  404478:	4b7f      	ldr	r3, [pc, #508]	; (404678 <main+0x5d8>)
  40447a:	4798      	blx	r3
  40447c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  404480:	4a7a      	ldr	r2, [pc, #488]	; (40466c <main+0x5cc>)
  404482:	6353      	str	r3, [r2, #52]	; 0x34
  404484:	f04f 0a02 	mov.w	sl, #2
  404488:	46a1      	mov	r9, r4
  40448a:	b2eb      	uxtb	r3, r5
  40448c:	9301      	str	r3, [sp, #4]
  40448e:	4b7f      	ldr	r3, [pc, #508]	; (40468c <main+0x5ec>)
  404490:	f8c3 a000 	str.w	sl, [r3]
							//ioport_set_pin_level(RESET, !npn_true);
							for(uint8_t s = 0; s<MEAS; s++)
							{
								afec_start_software_conversion(AFEC1);
								//printUSB_S("");
								delay_us(del);
  404494:	4b7e      	ldr	r3, [pc, #504]	; (404690 <main+0x5f0>)
  404496:	6818      	ldr	r0, [r3, #0]
  404498:	2800      	cmp	r0, #0
  40449a:	d061      	beq.n	404560 <main+0x4c0>
  40449c:	17c3      	asrs	r3, r0, #31
  40449e:	4a7d      	ldr	r2, [pc, #500]	; (404694 <main+0x5f4>)
  4044a0:	fba0 0102 	umull	r0, r1, r0, r2
  4044a4:	fb02 1103 	mla	r1, r2, r3, r1
  4044a8:	4a7b      	ldr	r2, [pc, #492]	; (404698 <main+0x5f8>)
  4044aa:	2300      	movs	r3, #0
  4044ac:	f20f 1cb0 	addw	ip, pc, #432	; 0x1b0
  4044b0:	e9dc bc00 	ldrd	fp, ip, [ip]
  4044b4:	eb1b 0b00 	adds.w	fp, fp, r0
  4044b8:	eb4c 0c01 	adc.w	ip, ip, r1
  4044bc:	4658      	mov	r0, fp
  4044be:	4661      	mov	r1, ip
  4044c0:	4c76      	ldr	r4, [pc, #472]	; (40469c <main+0x5fc>)
  4044c2:	47a0      	blx	r4
  4044c4:	4b6a      	ldr	r3, [pc, #424]	; (404670 <main+0x5d0>)
  4044c6:	4798      	blx	r3
								while(!afec_sample_data.is_done){}
  4044c8:	4b75      	ldr	r3, [pc, #468]	; (4046a0 <main+0x600>)
  4044ca:	791b      	ldrb	r3, [r3, #4]
  4044cc:	2b00      	cmp	r3, #0
  4044ce:	d0fd      	beq.n	4044cc <main+0x42c>
								save_ADC(0, f, s, afec_sample_data.value);
  4044d0:	4b73      	ldr	r3, [pc, #460]	; (4046a0 <main+0x600>)
  4044d2:	681b      	ldr	r3, [r3, #0]
  4044d4:	9a01      	ldr	r2, [sp, #4]
  4044d6:	4649      	mov	r1, r9
  4044d8:	2000      	movs	r0, #0
  4044da:	4c72      	ldr	r4, [pc, #456]	; (4046a4 <main+0x604>)
  4044dc:	47a0      	blx	r4
  4044de:	3501      	adds	r5, #1
							for(uint8_t s = 0; s<MEAS; s++)
  4044e0:	2d11      	cmp	r5, #17
  4044e2:	d1d2      	bne.n	40448a <main+0x3ea>
  4044e4:	464c      	mov	r4, r9
							}
							matrixHandlerColClose(f);
  4044e6:	4648      	mov	r0, r9
  4044e8:	4b5f      	ldr	r3, [pc, #380]	; (404668 <main+0x5c8>)
  4044ea:	4798      	blx	r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4044ec:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  4044f0:	4a5e      	ldr	r2, [pc, #376]	; (40466c <main+0x5cc>)
  4044f2:	6313      	str	r3, [r2, #48]	; 0x30
							resetHandler(true);
							//ioport_set_pin_level(RESET, npn_true);
							//spi_master_open_col(COLUMNS+REF);
							//close_all();
							delay_us(50);
  4044f4:	f240 1057 	movw	r0, #343	; 0x157
  4044f8:	4b5d      	ldr	r3, [pc, #372]	; (404670 <main+0x5d0>)
  4044fa:	4798      	blx	r3
						for(uint8_t f = COLUMNS; f< COLUMNS+REF; f++)
  4044fc:	3401      	adds	r4, #1
  4044fe:	b2e4      	uxtb	r4, r4
  404500:	2c21      	cmp	r4, #33	; 0x21
  404502:	d1b0      	bne.n	404466 <main+0x3c6>
				}
				
			}
		}

		if (udi_cdc_is_rx_ready()) {
  404504:	4b68      	ldr	r3, [pc, #416]	; (4046a8 <main+0x608>)
  404506:	4798      	blx	r3
  404508:	b128      	cbz	r0, 404516 <main+0x476>
			mat = udi_cdc_getc();
  40450a:	4b68      	ldr	r3, [pc, #416]	; (4046ac <main+0x60c>)
  40450c:	4798      	blx	r3
  40450e:	4b68      	ldr	r3, [pc, #416]	; (4046b0 <main+0x610>)
  404510:	6018      	str	r0, [r3, #0]
			udi_cdc_putc(mat);
  404512:	4b68      	ldr	r3, [pc, #416]	; (4046b4 <main+0x614>)
  404514:	4798      	blx	r3
			//page_buffer[index_buffer] = mat;
			//index_buffer++;
			//udi_cdc_putc(mat);
			}	
		if (mat !=0)
  404516:	4b66      	ldr	r3, [pc, #408]	; (4046b0 <main+0x610>)
  404518:	681b      	ldr	r3, [r3, #0]
  40451a:	2b00      	cmp	r3, #0
  40451c:	f43f ae77 	beq.w	40420e <main+0x16e>
		{
			afec_disable_interrupt(AFEC1, AFEC_INTERRUPT_ALL);
  404520:	4965      	ldr	r1, [pc, #404]	; (4046b8 <main+0x618>)
  404522:	485a      	ldr	r0, [pc, #360]	; (40468c <main+0x5ec>)
  404524:	4b65      	ldr	r3, [pc, #404]	; (4046bc <main+0x61c>)
  404526:	4798      	blx	r3
			rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN);
  404528:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  40452c:	4864      	ldr	r0, [pc, #400]	; (4046c0 <main+0x620>)
  40452e:	4b65      	ldr	r3, [pc, #404]	; (4046c4 <main+0x624>)
  404530:	4798      	blx	r3
	if (!print_opt)
  404532:	4b65      	ldr	r3, [pc, #404]	; (4046c8 <main+0x628>)
  404534:	781b      	ldrb	r3, [r3, #0]
  404536:	2b00      	cmp	r3, #0
  404538:	f040 8271 	bne.w	404a1e <main+0x97e>
		rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN);
  40453c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  404540:	485f      	ldr	r0, [pc, #380]	; (4046c0 <main+0x620>)
  404542:	4b60      	ldr	r3, [pc, #384]	; (4046c4 <main+0x624>)
  404544:	4798      	blx	r3
		display_matrix();
  404546:	4b61      	ldr	r3, [pc, #388]	; (4046cc <main+0x62c>)
  404548:	4798      	blx	r3
		print_opt = true;
  40454a:	2201      	movs	r2, #1
  40454c:	4b5e      	ldr	r3, [pc, #376]	; (4046c8 <main+0x628>)
  40454e:	701a      	strb	r2, [r3, #0]
			set_matrix();
			afec_enable_interrupt(AFEC1, AFEC_INTERRUPT_DATA_READY);
  404550:	2107      	movs	r1, #7
  404552:	484e      	ldr	r0, [pc, #312]	; (40468c <main+0x5ec>)
  404554:	4b5e      	ldr	r3, [pc, #376]	; (4046d0 <main+0x630>)
  404556:	4798      	blx	r3
			mat = 0;
  404558:	2200      	movs	r2, #0
  40455a:	4b55      	ldr	r3, [pc, #340]	; (4046b0 <main+0x610>)
  40455c:	601a      	str	r2, [r3, #0]
  40455e:	e656      	b.n	40420e <main+0x16e>
								delay_us(del);
  404560:	2007      	movs	r0, #7
  404562:	4b43      	ldr	r3, [pc, #268]	; (404670 <main+0x5d0>)
  404564:	4798      	blx	r3
  404566:	e7af      	b.n	4044c8 <main+0x428>
					close_all_Cols();
  404568:	4b44      	ldr	r3, [pc, #272]	; (40467c <main+0x5dc>)
  40456a:	4798      	blx	r3
					close_all_Rows();
  40456c:	4b44      	ldr	r3, [pc, #272]	; (404680 <main+0x5e0>)
  40456e:	4798      	blx	r3
					delay_ms(1);
  404570:	f641 20ca 	movw	r0, #6858	; 0x1aca
  404574:	4b3e      	ldr	r3, [pc, #248]	; (404670 <main+0x5d0>)
  404576:	4798      	blx	r3
  404578:	4b56      	ldr	r3, [pc, #344]	; (4046d4 <main+0x634>)
  40457a:	9306      	str	r3, [sp, #24]
  40457c:	4b56      	ldr	r3, [pc, #344]	; (4046d8 <main+0x638>)
  40457e:	9307      	str	r3, [sp, #28]
  404580:	4b56      	ldr	r3, [pc, #344]	; (4046dc <main+0x63c>)
  404582:	9308      	str	r3, [sp, #32]
  404584:	2300      	movs	r3, #0
  404586:	9309      	str	r3, [sp, #36]	; 0x24
								while(!afec_sample_data.is_done){}
  404588:	f8df b114 	ldr.w	fp, [pc, #276]	; 4046a0 <main+0x600>
  40458c:	e112      	b.n	4047b4 <main+0x714>
								delay_us(del);
  40458e:	2007      	movs	r0, #7
  404590:	47b8      	blx	r7
								while(!afec_sample_data.is_done){}
  404592:	f89b 3004 	ldrb.w	r3, [fp, #4]
  404596:	2b00      	cmp	r3, #0
  404598:	d0fd      	beq.n	404596 <main+0x4f6>
								save_ADC(r, c, s, afec_sample_data.value);
  40459a:	f8db 3000 	ldr.w	r3, [fp]
  40459e:	462a      	mov	r2, r5
  4045a0:	9902      	ldr	r1, [sp, #8]
  4045a2:	9801      	ldr	r0, [sp, #4]
  4045a4:	4d3f      	ldr	r5, [pc, #252]	; (4046a4 <main+0x604>)
  4045a6:	47a8      	blx	r5
  4045a8:	3401      	adds	r4, #1
							for(uint8_t s = 0; s<MEAS; s++)
  4045aa:	2c11      	cmp	r4, #17
  4045ac:	d01d      	beq.n	4045ea <main+0x54a>
  4045ae:	b2e5      	uxtb	r5, r4
  4045b0:	4b36      	ldr	r3, [pc, #216]	; (40468c <main+0x5ec>)
  4045b2:	601e      	str	r6, [r3, #0]
								delay_us(del);
  4045b4:	4b36      	ldr	r3, [pc, #216]	; (404690 <main+0x5f0>)
  4045b6:	6818      	ldr	r0, [r3, #0]
  4045b8:	2800      	cmp	r0, #0
  4045ba:	d0e8      	beq.n	40458e <main+0x4ee>
  4045bc:	17c3      	asrs	r3, r0, #31
  4045be:	4a35      	ldr	r2, [pc, #212]	; (404694 <main+0x5f4>)
  4045c0:	fba0 0102 	umull	r0, r1, r0, r2
  4045c4:	fb02 1103 	mla	r1, r2, r3, r1
  4045c8:	4a33      	ldr	r2, [pc, #204]	; (404698 <main+0x5f8>)
  4045ca:	2300      	movs	r3, #0
  4045cc:	f20f 0a90 	addw	sl, pc, #144	; 0x90
  4045d0:	e9da 9a00 	ldrd	r9, sl, [sl]
  4045d4:	eb19 0900 	adds.w	r9, r9, r0
  4045d8:	eb4a 0a01 	adc.w	sl, sl, r1
  4045dc:	4648      	mov	r0, r9
  4045de:	4651      	mov	r1, sl
  4045e0:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 40469c <main+0x5fc>
  4045e4:	47d0      	blx	sl
  4045e6:	47b8      	blx	r7
  4045e8:	e7d3      	b.n	404592 <main+0x4f2>
							matrixHandlerColClose(c);
  4045ea:	9802      	ldr	r0, [sp, #8]
  4045ec:	4b1e      	ldr	r3, [pc, #120]	; (404668 <main+0x5c8>)
  4045ee:	4798      	blx	r3
  4045f0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  4045f4:	4a1d      	ldr	r2, [pc, #116]	; (40466c <main+0x5cc>)
  4045f6:	6313      	str	r3, [r2, #48]	; 0x30
							delay_us(50);
  4045f8:	f240 1057 	movw	r0, #343	; 0x157
  4045fc:	47b8      	blx	r7
  4045fe:	f108 0801 	add.w	r8, r8, #1
						for(uint8_t c = 0; c<COLUMNS; c++)
  404602:	f1b8 0f1e 	cmp.w	r8, #30
  404606:	d01d      	beq.n	404644 <main+0x5a4>
  404608:	fa5f f388 	uxtb.w	r3, r8
  40460c:	461c      	mov	r4, r3
  40460e:	9302      	str	r3, [sp, #8]
							delay_us(50); //delay_us(20);
  404610:	f240 1057 	movw	r0, #343	; 0x157
  404614:	47b8      	blx	r7
							matrixHandlerColOpen(c);
  404616:	4620      	mov	r0, r4
  404618:	4b17      	ldr	r3, [pc, #92]	; (404678 <main+0x5d8>)
  40461a:	4798      	blx	r3
							counter_adcAV[r][c] = 0;
  40461c:	2400      	movs	r4, #0
  40461e:	9b03      	ldr	r3, [sp, #12]
  404620:	f843 4f04 	str.w	r4, [r3, #4]!
  404624:	9303      	str	r3, [sp, #12]
							counter_adcMIN[r][c] = 100000;
  404626:	4b13      	ldr	r3, [pc, #76]	; (404674 <main+0x5d4>)
  404628:	9a04      	ldr	r2, [sp, #16]
  40462a:	f842 3f04 	str.w	r3, [r2, #4]!
  40462e:	9204      	str	r2, [sp, #16]
							counter_adcMAX[r][c] = 0;
  404630:	9b05      	ldr	r3, [sp, #20]
  404632:	f843 4f04 	str.w	r4, [r3, #4]!
  404636:	9305      	str	r3, [sp, #20]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  404638:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  40463c:	4a0b      	ldr	r2, [pc, #44]	; (40466c <main+0x5cc>)
  40463e:	6353      	str	r3, [r2, #52]	; 0x34
  404640:	2602      	movs	r6, #2
  404642:	e7b4      	b.n	4045ae <main+0x50e>
						close_all_Rows();
  404644:	4b0e      	ldr	r3, [pc, #56]	; (404680 <main+0x5e0>)
  404646:	4798      	blx	r3
  404648:	9b06      	ldr	r3, [sp, #24]
  40464a:	f103 0a78 	add.w	sl, r3, #120	; 0x78
  40464e:	9b07      	ldr	r3, [sp, #28]
  404650:	3378      	adds	r3, #120	; 0x78
  404652:	9302      	str	r3, [sp, #8]
  404654:	9b08      	ldr	r3, [sp, #32]
  404656:	3378      	adds	r3, #120	; 0x78
  404658:	9303      	str	r3, [sp, #12]
						for(uint8_t f = COLUMNS; f<REF+COLUMNS; f++)
  40465a:	261e      	movs	r6, #30
  40465c:	e081      	b.n	404762 <main+0x6c2>
  40465e:	bf00      	nop
  404660:	00d59f7f 	.word	0x00d59f7f
  404664:	00000000 	.word	0x00000000
  404668:	00404015 	.word	0x00404015
  40466c:	400e1400 	.word	0x400e1400
  404670:	20000001 	.word	0x20000001
  404674:	000186a0 	.word	0x000186a0
  404678:	00404005 	.word	0x00404005
  40467c:	00404025 	.word	0x00404025
  404680:	00403c9d 	.word	0x00403c9d
  404684:	200010ac 	.word	0x200010ac
  404688:	20004e8c 	.word	0x20004e8c
  40468c:	400b4000 	.word	0x400b4000
  404690:	20000140 	.word	0x20000140
  404694:	05b8d800 	.word	0x05b8d800
  404698:	00d59f80 	.word	0x00d59f80
  40469c:	004051a9 	.word	0x004051a9
  4046a0:	20006de8 	.word	0x20006de8
  4046a4:	004038e9 	.word	0x004038e9
  4046a8:	004006c5 	.word	0x004006c5
  4046ac:	00400791 	.word	0x00400791
  4046b0:	20006d0c 	.word	0x20006d0c
  4046b4:	004008cd 	.word	0x004008cd
  4046b8:	df00803f 	.word	0xdf00803f
  4046bc:	004012c9 	.word	0x004012c9
  4046c0:	400e1830 	.word	0x400e1830
  4046c4:	004018fd 	.word	0x004018fd
  4046c8:	20006d16 	.word	0x20006d16
  4046cc:	0040405d 	.word	0x0040405d
  4046d0:	00401239 	.word	0x00401239
  4046d4:	20001030 	.word	0x20001030
  4046d8:	20004e10 	.word	0x20004e10
  4046dc:	20002f20 	.word	0x20002f20
  4046e0:	20002f9c 	.word	0x20002f9c
								delay_us(del);
  4046e4:	2007      	movs	r0, #7
  4046e6:	4b92      	ldr	r3, [pc, #584]	; (404930 <main+0x890>)
  4046e8:	4798      	blx	r3
								while(!afec_sample_data.is_done){}
  4046ea:	f89b 3004 	ldrb.w	r3, [fp, #4]
  4046ee:	2b00      	cmp	r3, #0
  4046f0:	d0fd      	beq.n	4046ee <main+0x64e>
								save_ADC(r, f, s, afec_sample_data.value);
  4046f2:	f8db 3000 	ldr.w	r3, [fp]
  4046f6:	462a      	mov	r2, r5
  4046f8:	4631      	mov	r1, r6
  4046fa:	9801      	ldr	r0, [sp, #4]
  4046fc:	4d8d      	ldr	r5, [pc, #564]	; (404934 <main+0x894>)
  4046fe:	47a8      	blx	r5
  404700:	3401      	adds	r4, #1
							for(uint8_t s = 0; s<MEAS; s++)
  404702:	2c11      	cmp	r4, #17
  404704:	d01e      	beq.n	404744 <main+0x6a4>
  404706:	b2e5      	uxtb	r5, r4
  404708:	4b8b      	ldr	r3, [pc, #556]	; (404938 <main+0x898>)
  40470a:	601f      	str	r7, [r3, #0]
								delay_us(del);
  40470c:	4b8b      	ldr	r3, [pc, #556]	; (40493c <main+0x89c>)
  40470e:	6818      	ldr	r0, [r3, #0]
  404710:	2800      	cmp	r0, #0
  404712:	d0e7      	beq.n	4046e4 <main+0x644>
  404714:	17c3      	asrs	r3, r0, #31
  404716:	4a8a      	ldr	r2, [pc, #552]	; (404940 <main+0x8a0>)
  404718:	fba0 0102 	umull	r0, r1, r0, r2
  40471c:	fb02 1103 	mla	r1, r2, r3, r1
  404720:	4a88      	ldr	r2, [pc, #544]	; (404944 <main+0x8a4>)
  404722:	2300      	movs	r3, #0
  404724:	f20f 2900 	addw	r9, pc, #512	; 0x200
  404728:	e9d9 8900 	ldrd	r8, r9, [r9]
  40472c:	eb18 0800 	adds.w	r8, r8, r0
  404730:	eb49 0901 	adc.w	r9, r9, r1
  404734:	4640      	mov	r0, r8
  404736:	4649      	mov	r1, r9
  404738:	f8df 9258 	ldr.w	r9, [pc, #600]	; 404994 <main+0x8f4>
  40473c:	47c8      	blx	r9
  40473e:	4b7c      	ldr	r3, [pc, #496]	; (404930 <main+0x890>)
  404740:	4798      	blx	r3
  404742:	e7d2      	b.n	4046ea <main+0x64a>
							matrixHandlerColClose(f);
  404744:	4630      	mov	r0, r6
  404746:	4b80      	ldr	r3, [pc, #512]	; (404948 <main+0x8a8>)
  404748:	4798      	blx	r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40474a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  40474e:	4a7f      	ldr	r2, [pc, #508]	; (40494c <main+0x8ac>)
  404750:	6313      	str	r3, [r2, #48]	; 0x30
							delay_us(50);
  404752:	f240 1057 	movw	r0, #343	; 0x157
  404756:	4b76      	ldr	r3, [pc, #472]	; (404930 <main+0x890>)
  404758:	4798      	blx	r3
						for(uint8_t f = COLUMNS; f<REF+COLUMNS; f++)
  40475a:	3601      	adds	r6, #1
  40475c:	b2f6      	uxtb	r6, r6
  40475e:	2e21      	cmp	r6, #33	; 0x21
  404760:	d015      	beq.n	40478e <main+0x6ee>
							counter_adcAV[r][f] = 0;
  404762:	2400      	movs	r4, #0
  404764:	f84a 4f04 	str.w	r4, [sl, #4]!
							counter_adcMIN[r][f] = 100000;
  404768:	9b02      	ldr	r3, [sp, #8]
  40476a:	461a      	mov	r2, r3
  40476c:	4b78      	ldr	r3, [pc, #480]	; (404950 <main+0x8b0>)
  40476e:	f842 3f04 	str.w	r3, [r2, #4]!
  404772:	9202      	str	r2, [sp, #8]
							counter_adcMAX[r][f] = 0;
  404774:	9b03      	ldr	r3, [sp, #12]
  404776:	f843 4f04 	str.w	r4, [r3, #4]!
  40477a:	9303      	str	r3, [sp, #12]
							matrixHandlerColOpen(f);
  40477c:	4630      	mov	r0, r6
  40477e:	4b75      	ldr	r3, [pc, #468]	; (404954 <main+0x8b4>)
  404780:	4798      	blx	r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  404782:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  404786:	4a71      	ldr	r2, [pc, #452]	; (40494c <main+0x8ac>)
  404788:	6353      	str	r3, [r2, #52]	; 0x34
  40478a:	2702      	movs	r7, #2
  40478c:	e7bb      	b.n	404706 <main+0x666>
						delay_us(100);
  40478e:	f240 20ae 	movw	r0, #686	; 0x2ae
  404792:	4b67      	ldr	r3, [pc, #412]	; (404930 <main+0x890>)
  404794:	4798      	blx	r3
  404796:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404798:	3301      	adds	r3, #1
  40479a:	9309      	str	r3, [sp, #36]	; 0x24
  40479c:	9a06      	ldr	r2, [sp, #24]
  40479e:	3284      	adds	r2, #132	; 0x84
  4047a0:	9206      	str	r2, [sp, #24]
  4047a2:	9a07      	ldr	r2, [sp, #28]
  4047a4:	3284      	adds	r2, #132	; 0x84
  4047a6:	9207      	str	r2, [sp, #28]
  4047a8:	9a08      	ldr	r2, [sp, #32]
  4047aa:	3284      	adds	r2, #132	; 0x84
  4047ac:	9208      	str	r2, [sp, #32]
					for(uint8_t r = 0; r< ROWS; r++)
  4047ae:	2b3c      	cmp	r3, #60	; 0x3c
  4047b0:	f43f aea8 	beq.w	404504 <main+0x464>
  4047b4:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
  4047b8:	9301      	str	r3, [sp, #4]
						matrixHandlerRowOpen(r);
  4047ba:	4618      	mov	r0, r3
  4047bc:	4b66      	ldr	r3, [pc, #408]	; (404958 <main+0x8b8>)
  4047be:	4798      	blx	r3
  4047c0:	9b08      	ldr	r3, [sp, #32]
  4047c2:	9305      	str	r3, [sp, #20]
  4047c4:	9b07      	ldr	r3, [sp, #28]
  4047c6:	9304      	str	r3, [sp, #16]
  4047c8:	9b06      	ldr	r3, [sp, #24]
  4047ca:	9303      	str	r3, [sp, #12]
  4047cc:	f04f 0800 	mov.w	r8, #0
							delay_us(50); //delay_us(20);
  4047d0:	4f57      	ldr	r7, [pc, #348]	; (404930 <main+0x890>)
  4047d2:	e719      	b.n	404608 <main+0x568>
				if(just_ref)
  4047d4:	4b61      	ldr	r3, [pc, #388]	; (40495c <main+0x8bc>)
  4047d6:	781b      	ldrb	r3, [r3, #0]
  4047d8:	2b00      	cmp	r3, #0
  4047da:	d077      	beq.n	4048cc <main+0x82c>
					usb_printf("one pixel- r: %d c: %d\r\n",refCapR+1,refCapC+1);
  4047dc:	4c60      	ldr	r4, [pc, #384]	; (404960 <main+0x8c0>)
  4047de:	7822      	ldrb	r2, [r4, #0]
  4047e0:	4d60      	ldr	r5, [pc, #384]	; (404964 <main+0x8c4>)
  4047e2:	7829      	ldrb	r1, [r5, #0]
  4047e4:	3201      	adds	r2, #1
  4047e6:	3101      	adds	r1, #1
  4047e8:	485f      	ldr	r0, [pc, #380]	; (404968 <main+0x8c8>)
  4047ea:	4b60      	ldr	r3, [pc, #384]	; (40496c <main+0x8cc>)
  4047ec:	4798      	blx	r3
					close_all_Cols();
  4047ee:	4b60      	ldr	r3, [pc, #384]	; (404970 <main+0x8d0>)
  4047f0:	4798      	blx	r3
					close_all_Rows();
  4047f2:	4b60      	ldr	r3, [pc, #384]	; (404974 <main+0x8d4>)
  4047f4:	4798      	blx	r3
					delay_ms(1);
  4047f6:	f641 20ca 	movw	r0, #6858	; 0x1aca
  4047fa:	4e4d      	ldr	r6, [pc, #308]	; (404930 <main+0x890>)
  4047fc:	47b0      	blx	r6
					delay_ms(1);
  4047fe:	f641 20ca 	movw	r0, #6858	; 0x1aca
  404802:	47b0      	blx	r6
					counter_adcAV[refCapR][refCapC] = 0;
  404804:	7828      	ldrb	r0, [r5, #0]
  404806:	7821      	ldrb	r1, [r4, #0]
  404808:	eb00 1340 	add.w	r3, r0, r0, lsl #5
  40480c:	440b      	add	r3, r1
  40480e:	2400      	movs	r4, #0
  404810:	4a59      	ldr	r2, [pc, #356]	; (404978 <main+0x8d8>)
  404812:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
					counter_adcMIN[refCapR][refCapC] = 100000;
  404816:	4d4e      	ldr	r5, [pc, #312]	; (404950 <main+0x8b0>)
  404818:	4a58      	ldr	r2, [pc, #352]	; (40497c <main+0x8dc>)
  40481a:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
					counter_adcMAX[refCapR][refCapC] = 0;
  40481e:	4a58      	ldr	r2, [pc, #352]	; (404980 <main+0x8e0>)
  404820:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
					matrixHandlerOpen(refCapR, refCapC);
  404824:	4b57      	ldr	r3, [pc, #348]	; (404984 <main+0x8e4>)
  404826:	4798      	blx	r3
  404828:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  40482c:	4a47      	ldr	r2, [pc, #284]	; (40494c <main+0x8ac>)
  40482e:	6353      	str	r3, [r2, #52]	; 0x34
  404830:	4f41      	ldr	r7, [pc, #260]	; (404938 <main+0x898>)
  404832:	2602      	movs	r6, #2
						while(!afec_sample_data.is_done){}
  404834:	4d54      	ldr	r5, [pc, #336]	; (404988 <main+0x8e8>)
  404836:	e015      	b.n	404864 <main+0x7c4>
						delay_us(del);
  404838:	2007      	movs	r0, #7
  40483a:	4b3d      	ldr	r3, [pc, #244]	; (404930 <main+0x890>)
  40483c:	4798      	blx	r3
  40483e:	e02f      	b.n	4048a0 <main+0x800>
						while(!afec_sample_data.is_done){}
  404840:	2b00      	cmp	r3, #0
  404842:	d0fd      	beq.n	404840 <main+0x7a0>
						save_ADC(refCapR, refCapC, s, afec_sample_data.value);
  404844:	4b47      	ldr	r3, [pc, #284]	; (404964 <main+0x8c4>)
  404846:	f893 9000 	ldrb.w	r9, [r3]
  40484a:	4b45      	ldr	r3, [pc, #276]	; (404960 <main+0x8c0>)
  40484c:	f893 a000 	ldrb.w	sl, [r3]
  404850:	682b      	ldr	r3, [r5, #0]
  404852:	4642      	mov	r2, r8
  404854:	4651      	mov	r1, sl
  404856:	4648      	mov	r0, r9
  404858:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 404934 <main+0x894>
  40485c:	47c0      	blx	r8
  40485e:	3401      	adds	r4, #1
					for(uint8_t s = 0; s<MEAS; s++)
  404860:	2c11      	cmp	r4, #17
  404862:	d01f      	beq.n	4048a4 <main+0x804>
  404864:	fa5f f884 	uxtb.w	r8, r4
  404868:	603e      	str	r6, [r7, #0]
						delay_us(del);
  40486a:	4b34      	ldr	r3, [pc, #208]	; (40493c <main+0x89c>)
  40486c:	6818      	ldr	r0, [r3, #0]
  40486e:	2800      	cmp	r0, #0
  404870:	d0e2      	beq.n	404838 <main+0x798>
  404872:	17c3      	asrs	r3, r0, #31
  404874:	4a32      	ldr	r2, [pc, #200]	; (404940 <main+0x8a0>)
  404876:	fba0 0102 	umull	r0, r1, r0, r2
  40487a:	fb02 1103 	mla	r1, r2, r3, r1
  40487e:	4a31      	ldr	r2, [pc, #196]	; (404944 <main+0x8a4>)
  404880:	2300      	movs	r3, #0
  404882:	f20f 0aa4 	addw	sl, pc, #164	; 0xa4
  404886:	e9da 9a00 	ldrd	r9, sl, [sl]
  40488a:	eb19 0900 	adds.w	r9, r9, r0
  40488e:	eb4a 0a01 	adc.w	sl, sl, r1
  404892:	4648      	mov	r0, r9
  404894:	4651      	mov	r1, sl
  404896:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 404994 <main+0x8f4>
  40489a:	47c8      	blx	r9
  40489c:	4b24      	ldr	r3, [pc, #144]	; (404930 <main+0x890>)
  40489e:	4798      	blx	r3
						while(!afec_sample_data.is_done){}
  4048a0:	792b      	ldrb	r3, [r5, #4]
  4048a2:	e7cd      	b.n	404840 <main+0x7a0>
					if(reset_pixel)
  4048a4:	4b39      	ldr	r3, [pc, #228]	; (40498c <main+0x8ec>)
  4048a6:	781b      	ldrb	r3, [r3, #0]
  4048a8:	b15b      	cbz	r3, 4048c2 <main+0x822>
						matrixHandlerClose(refCapR, refCapC);
  4048aa:	4651      	mov	r1, sl
  4048ac:	4648      	mov	r0, r9
  4048ae:	4b38      	ldr	r3, [pc, #224]	; (404990 <main+0x8f0>)
  4048b0:	4798      	blx	r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4048b2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  4048b6:	4a25      	ldr	r2, [pc, #148]	; (40494c <main+0x8ac>)
  4048b8:	6313      	str	r3, [r2, #48]	; 0x30
						delay_ms(1);
  4048ba:	f641 20ca 	movw	r0, #6858	; 0x1aca
  4048be:	4b1c      	ldr	r3, [pc, #112]	; (404930 <main+0x890>)
  4048c0:	4798      	blx	r3
					delay_us(50);
  4048c2:	f240 1057 	movw	r0, #343	; 0x157
  4048c6:	4b1a      	ldr	r3, [pc, #104]	; (404930 <main+0x890>)
  4048c8:	4798      	blx	r3
  4048ca:	e61b      	b.n	404504 <main+0x464>
					close_all_Cols();
  4048cc:	4b28      	ldr	r3, [pc, #160]	; (404970 <main+0x8d0>)
  4048ce:	4798      	blx	r3
					close_all_Rows();
  4048d0:	4b28      	ldr	r3, [pc, #160]	; (404974 <main+0x8d4>)
  4048d2:	4798      	blx	r3
					delay_ms(1);
  4048d4:	f641 20ca 	movw	r0, #6858	; 0x1aca
  4048d8:	4c15      	ldr	r4, [pc, #84]	; (404930 <main+0x890>)
  4048da:	47a0      	blx	r4
					delay_ms(1);
  4048dc:	f641 20ca 	movw	r0, #6858	; 0x1aca
  4048e0:	47a0      	blx	r4
					matrixHandlerColOpen(COLUMNS + refCapC);
  4048e2:	4c1f      	ldr	r4, [pc, #124]	; (404960 <main+0x8c0>)
  4048e4:	7820      	ldrb	r0, [r4, #0]
  4048e6:	301e      	adds	r0, #30
  4048e8:	b2c0      	uxtb	r0, r0
  4048ea:	4b1a      	ldr	r3, [pc, #104]	; (404954 <main+0x8b4>)
  4048ec:	4798      	blx	r3
					counter_adcAV[0][COLUMNS + refCapC] = 0;
  4048ee:	7823      	ldrb	r3, [r4, #0]
  4048f0:	331e      	adds	r3, #30
  4048f2:	2400      	movs	r4, #0
  4048f4:	4a20      	ldr	r2, [pc, #128]	; (404978 <main+0x8d8>)
  4048f6:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
					counter_adcMIN[0][COLUMNS + refCapC] = 100000;
  4048fa:	4915      	ldr	r1, [pc, #84]	; (404950 <main+0x8b0>)
  4048fc:	4a1f      	ldr	r2, [pc, #124]	; (40497c <main+0x8dc>)
  4048fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					counter_adcMAX[0][COLUMNS + refCapC] = 0;
  404902:	4a1f      	ldr	r2, [pc, #124]	; (404980 <main+0x8e0>)
  404904:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  404908:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  40490c:	4a0f      	ldr	r2, [pc, #60]	; (40494c <main+0x8ac>)
  40490e:	6353      	str	r3, [r2, #52]	; 0x34
  404910:	f8df 8024 	ldr.w	r8, [pc, #36]	; 404938 <main+0x898>
  404914:	2702      	movs	r7, #2
						while(!afec_sample_data.is_done){}
  404916:	4e1c      	ldr	r6, [pc, #112]	; (404988 <main+0x8e8>)
  404918:	e04e      	b.n	4049b8 <main+0x918>
						delay_us(del);
  40491a:	2007      	movs	r0, #7
  40491c:	4b04      	ldr	r3, [pc, #16]	; (404930 <main+0x890>)
  40491e:	4798      	blx	r3
  404920:	e068      	b.n	4049f4 <main+0x954>
  404922:	bf00      	nop
  404924:	f3af 8000 	nop.w
  404928:	00d59f7f 	.word	0x00d59f7f
  40492c:	00000000 	.word	0x00000000
  404930:	20000001 	.word	0x20000001
  404934:	004038e9 	.word	0x004038e9
  404938:	400b4000 	.word	0x400b4000
  40493c:	20000140 	.word	0x20000140
  404940:	05b8d800 	.word	0x05b8d800
  404944:	00d59f80 	.word	0x00d59f80
  404948:	00404015 	.word	0x00404015
  40494c:	400e1400 	.word	0x400e1400
  404950:	000186a0 	.word	0x000186a0
  404954:	00404005 	.word	0x00404005
  404958:	00403fbd 	.word	0x00403fbd
  40495c:	20006d08 	.word	0x20006d08
  404960:	20006d17 	.word	0x20006d17
  404964:	20006d18 	.word	0x20006d18
  404968:	00409d54 	.word	0x00409d54
  40496c:	004035b5 	.word	0x004035b5
  404970:	00404025 	.word	0x00404025
  404974:	00403c9d 	.word	0x00403c9d
  404978:	20001034 	.word	0x20001034
  40497c:	20004e14 	.word	0x20004e14
  404980:	20002f24 	.word	0x20002f24
  404984:	00403f55 	.word	0x00403f55
  404988:	20006de8 	.word	0x20006de8
  40498c:	20000154 	.word	0x20000154
  404990:	00403f89 	.word	0x00403f89
  404994:	004051a9 	.word	0x004051a9
						while(!afec_sample_data.is_done){}
  404998:	2b00      	cmp	r3, #0
  40499a:	d0fd      	beq.n	404998 <main+0x8f8>
						save_ADC(0, COLUMNS + refCapC, s, afec_sample_data.value);
  40499c:	4b96      	ldr	r3, [pc, #600]	; (404bf8 <main+0xb58>)
  40499e:	781d      	ldrb	r5, [r3, #0]
  4049a0:	351e      	adds	r5, #30
  4049a2:	b2ed      	uxtb	r5, r5
  4049a4:	6833      	ldr	r3, [r6, #0]
  4049a6:	464a      	mov	r2, r9
  4049a8:	4629      	mov	r1, r5
  4049aa:	2000      	movs	r0, #0
  4049ac:	f8df 92f0 	ldr.w	r9, [pc, #752]	; 404ca0 <main+0xc00>
  4049b0:	47c8      	blx	r9
  4049b2:	3401      	adds	r4, #1
					for(uint8_t s = 0; s<MEAS; s++)
  4049b4:	2c11      	cmp	r4, #17
  4049b6:	d01f      	beq.n	4049f8 <main+0x958>
  4049b8:	fa5f f984 	uxtb.w	r9, r4
  4049bc:	f8c8 7000 	str.w	r7, [r8]
						delay_us(del);
  4049c0:	4b8e      	ldr	r3, [pc, #568]	; (404bfc <main+0xb5c>)
  4049c2:	6818      	ldr	r0, [r3, #0]
  4049c4:	2800      	cmp	r0, #0
  4049c6:	d0a8      	beq.n	40491a <main+0x87a>
  4049c8:	17c3      	asrs	r3, r0, #31
  4049ca:	4a8d      	ldr	r2, [pc, #564]	; (404c00 <main+0xb60>)
  4049cc:	fba0 0102 	umull	r0, r1, r0, r2
  4049d0:	fb02 1103 	mla	r1, r2, r3, r1
  4049d4:	4a8b      	ldr	r2, [pc, #556]	; (404c04 <main+0xb64>)
  4049d6:	2300      	movs	r3, #0
  4049d8:	f20f 2b14 	addw	fp, pc, #532	; 0x214
  4049dc:	e9db ab00 	ldrd	sl, fp, [fp]
  4049e0:	eb1a 0a00 	adds.w	sl, sl, r0
  4049e4:	eb4b 0b01 	adc.w	fp, fp, r1
  4049e8:	4650      	mov	r0, sl
  4049ea:	4659      	mov	r1, fp
  4049ec:	4d86      	ldr	r5, [pc, #536]	; (404c08 <main+0xb68>)
  4049ee:	47a8      	blx	r5
  4049f0:	4b86      	ldr	r3, [pc, #536]	; (404c0c <main+0xb6c>)
  4049f2:	4798      	blx	r3
						while(!afec_sample_data.is_done){}
  4049f4:	7933      	ldrb	r3, [r6, #4]
  4049f6:	e7cf      	b.n	404998 <main+0x8f8>
					if(reset_pixel)
  4049f8:	4b85      	ldr	r3, [pc, #532]	; (404c10 <main+0xb70>)
  4049fa:	781b      	ldrb	r3, [r3, #0]
  4049fc:	b153      	cbz	r3, 404a14 <main+0x974>
						matrixHandlerColClose(COLUMNS + refCapC);
  4049fe:	4628      	mov	r0, r5
  404a00:	4b84      	ldr	r3, [pc, #528]	; (404c14 <main+0xb74>)
  404a02:	4798      	blx	r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  404a04:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  404a08:	4a83      	ldr	r2, [pc, #524]	; (404c18 <main+0xb78>)
  404a0a:	6313      	str	r3, [r2, #48]	; 0x30
						delay_ms(1);
  404a0c:	f641 20ca 	movw	r0, #6858	; 0x1aca
  404a10:	4b7e      	ldr	r3, [pc, #504]	; (404c0c <main+0xb6c>)
  404a12:	4798      	blx	r3
					delay_us(50);
  404a14:	f240 1057 	movw	r0, #343	; 0x157
  404a18:	4b7c      	ldr	r3, [pc, #496]	; (404c0c <main+0xb6c>)
  404a1a:	4798      	blx	r3
  404a1c:	e572      	b.n	404504 <main+0x464>
	else if (freq)
  404a1e:	4b7f      	ldr	r3, [pc, #508]	; (404c1c <main+0xb7c>)
  404a20:	781b      	ldrb	r3, [r3, #0]
  404a22:	2b00      	cmp	r3, #0
  404a24:	d030      	beq.n	404a88 <main+0x9e8>
		if (47<mat & mat<58)
  404a26:	4b7e      	ldr	r3, [pc, #504]	; (404c20 <main+0xb80>)
  404a28:	681a      	ldr	r2, [r3, #0]
  404a2a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
  404a2e:	2b09      	cmp	r3, #9
  404a30:	d806      	bhi.n	404a40 <main+0x9a0>
			new_freq[digit] = mat-'0';
  404a32:	497c      	ldr	r1, [pc, #496]	; (404c24 <main+0xb84>)
  404a34:	780b      	ldrb	r3, [r1, #0]
  404a36:	3a30      	subs	r2, #48	; 0x30
  404a38:	487b      	ldr	r0, [pc, #492]	; (404c28 <main+0xb88>)
  404a3a:	54c2      	strb	r2, [r0, r3]
			digit++;
  404a3c:	3301      	adds	r3, #1
  404a3e:	700b      	strb	r3, [r1, #0]
		if (digit == 6)
  404a40:	4b78      	ldr	r3, [pc, #480]	; (404c24 <main+0xb84>)
  404a42:	781b      	ldrb	r3, [r3, #0]
  404a44:	2b06      	cmp	r3, #6
  404a46:	f47f ad83 	bne.w	404550 <main+0x4b0>
  404a4a:	4a77      	ldr	r2, [pc, #476]	; (404c28 <main+0xb88>)
  404a4c:	1d94      	adds	r4, r2, #6
  404a4e:	2000      	movs	r0, #0
  404a50:	4b76      	ldr	r3, [pc, #472]	; (404c2c <main+0xb8c>)
				powerOf10 /= 10;
  404a52:	4977      	ldr	r1, [pc, #476]	; (404c30 <main+0xb90>)
				newFreq += new_freq[i] * powerOf10;
  404a54:	f812 5b01 	ldrb.w	r5, [r2], #1
  404a58:	fb03 0005 	mla	r0, r3, r5, r0
				powerOf10 /= 10;
  404a5c:	fb81 6503 	smull	r6, r5, r1, r3
  404a60:	17db      	asrs	r3, r3, #31
  404a62:	ebc3 03a5 	rsb	r3, r3, r5, asr #2
			for(int i=0;i<6;i++)
  404a66:	4294      	cmp	r4, r2
  404a68:	d1f4      	bne.n	404a54 <main+0x9b4>
  404a6a:	4a72      	ldr	r2, [pc, #456]	; (404c34 <main+0xb94>)
  404a6c:	6013      	str	r3, [r2, #0]
  404a6e:	4b72      	ldr	r3, [pc, #456]	; (404c38 <main+0xb98>)
  404a70:	6018      	str	r0, [r3, #0]
			setFrequency(newFreq);
  404a72:	4b72      	ldr	r3, [pc, #456]	; (404c3c <main+0xb9c>)
  404a74:	4798      	blx	r3
			freq = false;
  404a76:	2200      	movs	r2, #0
  404a78:	4b68      	ldr	r3, [pc, #416]	; (404c1c <main+0xb7c>)
  404a7a:	701a      	strb	r2, [r3, #0]
			rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
  404a7c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  404a80:	486f      	ldr	r0, [pc, #444]	; (404c40 <main+0xba0>)
  404a82:	4b70      	ldr	r3, [pc, #448]	; (404c44 <main+0xba4>)
  404a84:	4798      	blx	r3
  404a86:	e563      	b.n	404550 <main+0x4b0>
	else if (choose)
  404a88:	4b6f      	ldr	r3, [pc, #444]	; (404c48 <main+0xba8>)
  404a8a:	781b      	ldrb	r3, [r3, #0]
  404a8c:	2b00      	cmp	r3, #0
  404a8e:	d04a      	beq.n	404b26 <main+0xa86>
		if (47<mat & mat<58)
  404a90:	4b63      	ldr	r3, [pc, #396]	; (404c20 <main+0xb80>)
  404a92:	681b      	ldr	r3, [r3, #0]
  404a94:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404a98:	2a09      	cmp	r2, #9
  404a9a:	f63f ad59 	bhi.w	404550 <main+0x4b0>
			if(first)
  404a9e:	4a6b      	ldr	r2, [pc, #428]	; (404c4c <main+0xbac>)
  404aa0:	7812      	ldrb	r2, [r2, #0]
  404aa2:	b14a      	cbz	r2, 404ab8 <main+0xa18>
				first_number=(mat-'0')*10;
  404aa4:	3b30      	subs	r3, #48	; 0x30
  404aa6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  404aaa:	005b      	lsls	r3, r3, #1
  404aac:	4a68      	ldr	r2, [pc, #416]	; (404c50 <main+0xbb0>)
  404aae:	6013      	str	r3, [r2, #0]
				first = false;
  404ab0:	2200      	movs	r2, #0
  404ab2:	4b66      	ldr	r3, [pc, #408]	; (404c4c <main+0xbac>)
  404ab4:	701a      	strb	r2, [r3, #0]
  404ab6:	e54b      	b.n	404550 <main+0x4b0>
				first = true;
  404ab8:	2101      	movs	r1, #1
  404aba:	4a64      	ldr	r2, [pc, #400]	; (404c4c <main+0xbac>)
  404abc:	7011      	strb	r1, [r2, #0]
				second_number = mat-'0';
  404abe:	3b30      	subs	r3, #48	; 0x30
  404ac0:	4a64      	ldr	r2, [pc, #400]	; (404c54 <main+0xbb4>)
  404ac2:	6013      	str	r3, [r2, #0]
				if(switch_row)
  404ac4:	4a64      	ldr	r2, [pc, #400]	; (404c58 <main+0xbb8>)
  404ac6:	7812      	ldrb	r2, [r2, #0]
  404ac8:	b17a      	cbz	r2, 404aea <main+0xa4a>
					refCapR = first_number+second_number-1;
  404aca:	4a61      	ldr	r2, [pc, #388]	; (404c50 <main+0xbb0>)
  404acc:	6810      	ldr	r0, [r2, #0]
  404ace:	3801      	subs	r0, #1
  404ad0:	4403      	add	r3, r0
  404ad2:	b2d8      	uxtb	r0, r3
  404ad4:	4b61      	ldr	r3, [pc, #388]	; (404c5c <main+0xbbc>)
  404ad6:	7018      	strb	r0, [r3, #0]
					matrixHandlerRowOpen(refCapR);
  404ad8:	4b61      	ldr	r3, [pc, #388]	; (404c60 <main+0xbc0>)
  404ada:	4798      	blx	r3
					switch_row = false;
  404adc:	2200      	movs	r2, #0
  404ade:	4b5e      	ldr	r3, [pc, #376]	; (404c58 <main+0xbb8>)
  404ae0:	701a      	strb	r2, [r3, #0]
					usb_printf("\r\nChoose C between 01-30\r\n");
  404ae2:	4860      	ldr	r0, [pc, #384]	; (404c64 <main+0xbc4>)
  404ae4:	4b60      	ldr	r3, [pc, #384]	; (404c68 <main+0xbc8>)
  404ae6:	4798      	blx	r3
  404ae8:	e532      	b.n	404550 <main+0x4b0>
					refCapC = first_number+second_number-1;
  404aea:	4a59      	ldr	r2, [pc, #356]	; (404c50 <main+0xbb0>)
  404aec:	6810      	ldr	r0, [r2, #0]
  404aee:	3801      	subs	r0, #1
  404af0:	4403      	add	r3, r0
  404af2:	b2d8      	uxtb	r0, r3
  404af4:	4c40      	ldr	r4, [pc, #256]	; (404bf8 <main+0xb58>)
  404af6:	7020      	strb	r0, [r4, #0]
					matrixHandlerColOpen(refCapC);
  404af8:	4b5c      	ldr	r3, [pc, #368]	; (404c6c <main+0xbcc>)
  404afa:	4798      	blx	r3
					usb_printf("\r\nOpen pixel: R%d C%d\r\n",refCapR+1,refCapC+1);
  404afc:	7822      	ldrb	r2, [r4, #0]
  404afe:	4b57      	ldr	r3, [pc, #348]	; (404c5c <main+0xbbc>)
  404b00:	7819      	ldrb	r1, [r3, #0]
  404b02:	3201      	adds	r2, #1
  404b04:	3101      	adds	r1, #1
  404b06:	485a      	ldr	r0, [pc, #360]	; (404c70 <main+0xbd0>)
  404b08:	4b57      	ldr	r3, [pc, #348]	; (404c68 <main+0xbc8>)
  404b0a:	4798      	blx	r3
					rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
  404b0c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  404b10:	484b      	ldr	r0, [pc, #300]	; (404c40 <main+0xba0>)
  404b12:	4b4c      	ldr	r3, [pc, #304]	; (404c44 <main+0xba4>)
  404b14:	4798      	blx	r3
					print_mat = false;
  404b16:	2300      	movs	r3, #0
  404b18:	4a56      	ldr	r2, [pc, #344]	; (404c74 <main+0xbd4>)
  404b1a:	7013      	strb	r3, [r2, #0]
					print_opt = false;
  404b1c:	4a56      	ldr	r2, [pc, #344]	; (404c78 <main+0xbd8>)
  404b1e:	7013      	strb	r3, [r2, #0]
					choose = false;
  404b20:	4a49      	ldr	r2, [pc, #292]	; (404c48 <main+0xba8>)
  404b22:	7013      	strb	r3, [r2, #0]
  404b24:	e514      	b.n	404550 <main+0x4b0>
	else if(control)
  404b26:	4b55      	ldr	r3, [pc, #340]	; (404c7c <main+0xbdc>)
  404b28:	781b      	ldrb	r3, [r3, #0]
  404b2a:	2b00      	cmp	r3, #0
  404b2c:	f000 812a 	beq.w	404d84 <main+0xce4>
		if(mat == 'x' | mat == 'X')
  404b30:	4b3b      	ldr	r3, [pc, #236]	; (404c20 <main+0xb80>)
  404b32:	681b      	ldr	r3, [r3, #0]
  404b34:	f023 0220 	bic.w	r2, r3, #32
  404b38:	2a58      	cmp	r2, #88	; 0x58
  404b3a:	d10f      	bne.n	404b5c <main+0xabc>
			print_mat = false;
  404b3c:	2300      	movs	r3, #0
  404b3e:	4a4d      	ldr	r2, [pc, #308]	; (404c74 <main+0xbd4>)
  404b40:	7013      	strb	r3, [r2, #0]
			print_opt = false;
  404b42:	4a4d      	ldr	r2, [pc, #308]	; (404c78 <main+0xbd8>)
  404b44:	7013      	strb	r3, [r2, #0]
			control = false;
  404b46:	4a4d      	ldr	r2, [pc, #308]	; (404c7c <main+0xbdc>)
  404b48:	7013      	strb	r3, [r2, #0]
			rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
  404b4a:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  404b4e:	483c      	ldr	r0, [pc, #240]	; (404c40 <main+0xba0>)
  404b50:	4b3c      	ldr	r3, [pc, #240]	; (404c44 <main+0xba4>)
  404b52:	4798      	blx	r3
			usb_printf("return to measuring\r\n");
  404b54:	484a      	ldr	r0, [pc, #296]	; (404c80 <main+0xbe0>)
  404b56:	4b44      	ldr	r3, [pc, #272]	; (404c68 <main+0xbc8>)
  404b58:	4798      	blx	r3
  404b5a:	e4f9      	b.n	404550 <main+0x4b0>
		else if(mat == 'p' | mat == 'P')
  404b5c:	2a50      	cmp	r2, #80	; 0x50
  404b5e:	d10c      	bne.n	404b7a <main+0xada>
			usb_printf("Choose C-col, R-row, S-reset:\r\n");
  404b60:	4848      	ldr	r0, [pc, #288]	; (404c84 <main+0xbe4>)
  404b62:	4b41      	ldr	r3, [pc, #260]	; (404c68 <main+0xbc8>)
  404b64:	4798      	blx	r3
			open_s = true;
  404b66:	2301      	movs	r3, #1
  404b68:	4a47      	ldr	r2, [pc, #284]	; (404c88 <main+0xbe8>)
  404b6a:	7013      	strb	r3, [r2, #0]
			first = true;
  404b6c:	4a37      	ldr	r2, [pc, #220]	; (404c4c <main+0xbac>)
  404b6e:	7013      	strb	r3, [r2, #0]
			print_mat = true;
  404b70:	4a40      	ldr	r2, [pc, #256]	; (404c74 <main+0xbd4>)
  404b72:	7013      	strb	r3, [r2, #0]
			control = true;
  404b74:	4a41      	ldr	r2, [pc, #260]	; (404c7c <main+0xbdc>)
  404b76:	7013      	strb	r3, [r2, #0]
  404b78:	e4ea      	b.n	404550 <main+0x4b0>
		else if(mat == 'l' | mat == 'L')
  404b7a:	2a4c      	cmp	r2, #76	; 0x4c
  404b7c:	d10d      	bne.n	404b9a <main+0xafa>
			usb_printf("Choose C-col, R-row, S-reset:\r\n");
  404b7e:	4841      	ldr	r0, [pc, #260]	; (404c84 <main+0xbe4>)
  404b80:	4b39      	ldr	r3, [pc, #228]	; (404c68 <main+0xbc8>)
  404b82:	4798      	blx	r3
			open_s = false;
  404b84:	2200      	movs	r2, #0
  404b86:	4b40      	ldr	r3, [pc, #256]	; (404c88 <main+0xbe8>)
  404b88:	701a      	strb	r2, [r3, #0]
			first = true;
  404b8a:	2301      	movs	r3, #1
  404b8c:	4a2f      	ldr	r2, [pc, #188]	; (404c4c <main+0xbac>)
  404b8e:	7013      	strb	r3, [r2, #0]
			print_mat = true;
  404b90:	4a38      	ldr	r2, [pc, #224]	; (404c74 <main+0xbd4>)
  404b92:	7013      	strb	r3, [r2, #0]
			control = true;
  404b94:	4a39      	ldr	r2, [pc, #228]	; (404c7c <main+0xbdc>)
  404b96:	7013      	strb	r3, [r2, #0]
  404b98:	e4da      	b.n	404550 <main+0x4b0>
		else if(mat == 'c' | mat == 'C')
  404b9a:	2a43      	cmp	r2, #67	; 0x43
  404b9c:	d106      	bne.n	404bac <main+0xb0c>
			usb_printf("\r\nChoose number between 01-33\r\n");
  404b9e:	483b      	ldr	r0, [pc, #236]	; (404c8c <main+0xbec>)
  404ba0:	4b31      	ldr	r3, [pc, #196]	; (404c68 <main+0xbc8>)
  404ba2:	4798      	blx	r3
			switch_row = false;
  404ba4:	2200      	movs	r2, #0
  404ba6:	4b2c      	ldr	r3, [pc, #176]	; (404c58 <main+0xbb8>)
  404ba8:	701a      	strb	r2, [r3, #0]
  404baa:	e4d1      	b.n	404550 <main+0x4b0>
		else if(mat == 'r' | mat == 'R')
  404bac:	2a52      	cmp	r2, #82	; 0x52
  404bae:	d106      	bne.n	404bbe <main+0xb1e>
			usb_printf("\r\nChoose number between 01-60\r\n");
  404bb0:	4837      	ldr	r0, [pc, #220]	; (404c90 <main+0xbf0>)
  404bb2:	4b2d      	ldr	r3, [pc, #180]	; (404c68 <main+0xbc8>)
  404bb4:	4798      	blx	r3
			switch_row = true;
  404bb6:	2201      	movs	r2, #1
  404bb8:	4b27      	ldr	r3, [pc, #156]	; (404c58 <main+0xbb8>)
  404bba:	701a      	strb	r2, [r3, #0]
  404bbc:	e4c8      	b.n	404550 <main+0x4b0>
		else if(mat == 's' | mat == 'S')
  404bbe:	2a53      	cmp	r2, #83	; 0x53
  404bc0:	d170      	bne.n	404ca4 <main+0xc04>
			if(open_s){
  404bc2:	4b31      	ldr	r3, [pc, #196]	; (404c88 <main+0xbe8>)
  404bc4:	781b      	ldrb	r3, [r3, #0]
  404bc6:	b153      	cbz	r3, 404bde <main+0xb3e>
				usb_printf("Reset ON\r\n");
  404bc8:	4832      	ldr	r0, [pc, #200]	; (404c94 <main+0xbf4>)
  404bca:	4b27      	ldr	r3, [pc, #156]	; (404c68 <main+0xbc8>)
  404bcc:	4798      	blx	r3
  404bce:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  404bd2:	4a11      	ldr	r2, [pc, #68]	; (404c18 <main+0xb78>)
  404bd4:	6313      	str	r3, [r2, #48]	; 0x30
			usb_printf("Type X to exit, L to close or P to open\r\n");
  404bd6:	4830      	ldr	r0, [pc, #192]	; (404c98 <main+0xbf8>)
  404bd8:	4b23      	ldr	r3, [pc, #140]	; (404c68 <main+0xbc8>)
  404bda:	4798      	blx	r3
  404bdc:	e4b8      	b.n	404550 <main+0x4b0>
				usb_printf("Reset OFF\r\n");
  404bde:	482f      	ldr	r0, [pc, #188]	; (404c9c <main+0xbfc>)
  404be0:	4b21      	ldr	r3, [pc, #132]	; (404c68 <main+0xbc8>)
  404be2:	4798      	blx	r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  404be4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  404be8:	4a0b      	ldr	r2, [pc, #44]	; (404c18 <main+0xb78>)
  404bea:	6353      	str	r3, [r2, #52]	; 0x34
  404bec:	e7f3      	b.n	404bd6 <main+0xb36>
  404bee:	bf00      	nop
  404bf0:	00d59f7f 	.word	0x00d59f7f
  404bf4:	00000000 	.word	0x00000000
  404bf8:	20006d17 	.word	0x20006d17
  404bfc:	20000140 	.word	0x20000140
  404c00:	05b8d800 	.word	0x05b8d800
  404c04:	00d59f80 	.word	0x00d59f80
  404c08:	004051a9 	.word	0x004051a9
  404c0c:	20000001 	.word	0x20000001
  404c10:	20000154 	.word	0x20000154
  404c14:	00404015 	.word	0x00404015
  404c18:	400e1400 	.word	0x400e1400
  404c1c:	20006d06 	.word	0x20006d06
  404c20:	20006d0c 	.word	0x20006d0c
  404c24:	20006d04 	.word	0x20006d04
  404c28:	20000148 	.word	0x20000148
  404c2c:	000186a0 	.word	0x000186a0
  404c30:	66666667 	.word	0x66666667
  404c34:	20000150 	.word	0x20000150
  404c38:	20006d10 	.word	0x20006d10
  404c3c:	0040350d 	.word	0x0040350d
  404c40:	400e1830 	.word	0x400e1830
  404c44:	004018e9 	.word	0x004018e9
  404c48:	20001030 	.word	0x20001030
  404c4c:	20006d05 	.word	0x20006d05
  404c50:	20006df4 	.word	0x20006df4
  404c54:	20006de4 	.word	0x20006de4
  404c58:	20000248 	.word	0x20000248
  404c5c:	20006d18 	.word	0x20006d18
  404c60:	00403fbd 	.word	0x00403fbd
  404c64:	00409d70 	.word	0x00409d70
  404c68:	004035b5 	.word	0x004035b5
  404c6c:	00404005 	.word	0x00404005
  404c70:	00409d8c 	.word	0x00409d8c
  404c74:	20006d15 	.word	0x20006d15
  404c78:	20006d16 	.word	0x20006d16
  404c7c:	20001031 	.word	0x20001031
  404c80:	00409da4 	.word	0x00409da4
  404c84:	00409dbc 	.word	0x00409dbc
  404c88:	2000014e 	.word	0x2000014e
  404c8c:	00409ddc 	.word	0x00409ddc
  404c90:	00409dfc 	.word	0x00409dfc
  404c94:	00409e1c 	.word	0x00409e1c
  404c98:	00409e34 	.word	0x00409e34
  404c9c:	00409e28 	.word	0x00409e28
  404ca0:	004038e9 	.word	0x004038e9
		else if (47<mat & mat<58)
  404ca4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404ca8:	2a09      	cmp	r2, #9
  404caa:	f63f ac51 	bhi.w	404550 <main+0x4b0>
			if(first)
  404cae:	4aa8      	ldr	r2, [pc, #672]	; (404f50 <main+0xeb0>)
  404cb0:	7812      	ldrb	r2, [r2, #0]
  404cb2:	b14a      	cbz	r2, 404cc8 <main+0xc28>
				first_number=(mat-'0')*10;
  404cb4:	3b30      	subs	r3, #48	; 0x30
  404cb6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  404cba:	005b      	lsls	r3, r3, #1
  404cbc:	4aa5      	ldr	r2, [pc, #660]	; (404f54 <main+0xeb4>)
  404cbe:	6013      	str	r3, [r2, #0]
				first = false;
  404cc0:	2200      	movs	r2, #0
  404cc2:	4ba3      	ldr	r3, [pc, #652]	; (404f50 <main+0xeb0>)
  404cc4:	701a      	strb	r2, [r3, #0]
  404cc6:	e443      	b.n	404550 <main+0x4b0>
				first = true;
  404cc8:	2101      	movs	r1, #1
  404cca:	4aa1      	ldr	r2, [pc, #644]	; (404f50 <main+0xeb0>)
  404ccc:	7011      	strb	r1, [r2, #0]
				second_number = mat-'0';
  404cce:	3b30      	subs	r3, #48	; 0x30
  404cd0:	4aa1      	ldr	r2, [pc, #644]	; (404f58 <main+0xeb8>)
  404cd2:	6013      	str	r3, [r2, #0]
				refCapC = first_number + second_number -1;
  404cd4:	4a9f      	ldr	r2, [pc, #636]	; (404f54 <main+0xeb4>)
  404cd6:	6811      	ldr	r1, [r2, #0]
  404cd8:	3901      	subs	r1, #1
  404cda:	4419      	add	r1, r3
  404cdc:	b2c9      	uxtb	r1, r1
  404cde:	4b9f      	ldr	r3, [pc, #636]	; (404f5c <main+0xebc>)
  404ce0:	7019      	strb	r1, [r3, #0]
				if(switch_row)
  404ce2:	4b9f      	ldr	r3, [pc, #636]	; (404f60 <main+0xec0>)
  404ce4:	781b      	ldrb	r3, [r3, #0]
  404ce6:	2b00      	cmp	r3, #0
  404ce8:	d027      	beq.n	404d3a <main+0xc9a>
					if(open_s)
  404cea:	4b9e      	ldr	r3, [pc, #632]	; (404f64 <main+0xec4>)
  404cec:	781b      	ldrb	r3, [r3, #0]
  404cee:	b19b      	cbz	r3, 404d18 <main+0xc78>
						if(refCapC!=255)
  404cf0:	29ff      	cmp	r1, #255	; 0xff
  404cf2:	d00b      	beq.n	404d0c <main+0xc6c>
							usb_printf("\r\nSwitch R%d ON\r\n",refCapC+1);
  404cf4:	3101      	adds	r1, #1
  404cf6:	489c      	ldr	r0, [pc, #624]	; (404f68 <main+0xec8>)
  404cf8:	4b9c      	ldr	r3, [pc, #624]	; (404f6c <main+0xecc>)
  404cfa:	4798      	blx	r3
							matrixHandlerRowOpen(refCapC);
  404cfc:	4b97      	ldr	r3, [pc, #604]	; (404f5c <main+0xebc>)
  404cfe:	7818      	ldrb	r0, [r3, #0]
  404d00:	4b9b      	ldr	r3, [pc, #620]	; (404f70 <main+0xed0>)
  404d02:	4798      	blx	r3
				usb_printf("Type X to exit, L to close or P to open\r\n");
  404d04:	489b      	ldr	r0, [pc, #620]	; (404f74 <main+0xed4>)
  404d06:	4b99      	ldr	r3, [pc, #612]	; (404f6c <main+0xecc>)
  404d08:	4798      	blx	r3
  404d0a:	e421      	b.n	404550 <main+0x4b0>
							usb_printf("\r\nOpen all Rows");
  404d0c:	489a      	ldr	r0, [pc, #616]	; (404f78 <main+0xed8>)
  404d0e:	4b97      	ldr	r3, [pc, #604]	; (404f6c <main+0xecc>)
  404d10:	4798      	blx	r3
							open_all_Rows();
  404d12:	4b9a      	ldr	r3, [pc, #616]	; (404f7c <main+0xedc>)
  404d14:	4798      	blx	r3
  404d16:	e7f5      	b.n	404d04 <main+0xc64>
						if(refCapC!=255)
  404d18:	29ff      	cmp	r1, #255	; 0xff
  404d1a:	d008      	beq.n	404d2e <main+0xc8e>
							usb_printf("\r\nSwitch R%d OFF\r\n",refCapC+1);
  404d1c:	3101      	adds	r1, #1
  404d1e:	4898      	ldr	r0, [pc, #608]	; (404f80 <main+0xee0>)
  404d20:	4b92      	ldr	r3, [pc, #584]	; (404f6c <main+0xecc>)
  404d22:	4798      	blx	r3
							matrixHandlerRowClose(refCapC);
  404d24:	4b8d      	ldr	r3, [pc, #564]	; (404f5c <main+0xebc>)
  404d26:	7818      	ldrb	r0, [r3, #0]
  404d28:	4b96      	ldr	r3, [pc, #600]	; (404f84 <main+0xee4>)
  404d2a:	4798      	blx	r3
  404d2c:	e7ea      	b.n	404d04 <main+0xc64>
							usb_printf("\r\nClose all Rows");
  404d2e:	4896      	ldr	r0, [pc, #600]	; (404f88 <main+0xee8>)
  404d30:	4b8e      	ldr	r3, [pc, #568]	; (404f6c <main+0xecc>)
  404d32:	4798      	blx	r3
							close_all_Rows();
  404d34:	4b95      	ldr	r3, [pc, #596]	; (404f8c <main+0xeec>)
  404d36:	4798      	blx	r3
  404d38:	e7e4      	b.n	404d04 <main+0xc64>
					if(open_s)
  404d3a:	4b8a      	ldr	r3, [pc, #552]	; (404f64 <main+0xec4>)
  404d3c:	781b      	ldrb	r3, [r3, #0]
  404d3e:	b183      	cbz	r3, 404d62 <main+0xcc2>
							if(refCapC!=255)
  404d40:	29ff      	cmp	r1, #255	; 0xff
  404d42:	d008      	beq.n	404d56 <main+0xcb6>
								usb_printf("\r\nSwitch C%d ON\r\n",refCapC+1);
  404d44:	3101      	adds	r1, #1
  404d46:	4892      	ldr	r0, [pc, #584]	; (404f90 <main+0xef0>)
  404d48:	4b88      	ldr	r3, [pc, #544]	; (404f6c <main+0xecc>)
  404d4a:	4798      	blx	r3
								matrixHandlerColOpen(refCapC);
  404d4c:	4b83      	ldr	r3, [pc, #524]	; (404f5c <main+0xebc>)
  404d4e:	7818      	ldrb	r0, [r3, #0]
  404d50:	4b90      	ldr	r3, [pc, #576]	; (404f94 <main+0xef4>)
  404d52:	4798      	blx	r3
  404d54:	e7d6      	b.n	404d04 <main+0xc64>
								usb_printf("\r\nOpen all Columns");
  404d56:	4890      	ldr	r0, [pc, #576]	; (404f98 <main+0xef8>)
  404d58:	4b84      	ldr	r3, [pc, #528]	; (404f6c <main+0xecc>)
  404d5a:	4798      	blx	r3
								open_all_Cols();
  404d5c:	4b8f      	ldr	r3, [pc, #572]	; (404f9c <main+0xefc>)
  404d5e:	4798      	blx	r3
  404d60:	e7d0      	b.n	404d04 <main+0xc64>
							if(refCapC!=255)
  404d62:	29ff      	cmp	r1, #255	; 0xff
  404d64:	d008      	beq.n	404d78 <main+0xcd8>
								usb_printf("\r\nSwitch C%d OFF\r\n",refCapC+1);
  404d66:	3101      	adds	r1, #1
  404d68:	488d      	ldr	r0, [pc, #564]	; (404fa0 <main+0xf00>)
  404d6a:	4b80      	ldr	r3, [pc, #512]	; (404f6c <main+0xecc>)
  404d6c:	4798      	blx	r3
								matrixHandlerColClose(refCapC);
  404d6e:	4b7b      	ldr	r3, [pc, #492]	; (404f5c <main+0xebc>)
  404d70:	7818      	ldrb	r0, [r3, #0]
  404d72:	4b8c      	ldr	r3, [pc, #560]	; (404fa4 <main+0xf04>)
  404d74:	4798      	blx	r3
  404d76:	e7c5      	b.n	404d04 <main+0xc64>
								usb_printf("\r\nClose all Columns");
  404d78:	488b      	ldr	r0, [pc, #556]	; (404fa8 <main+0xf08>)
  404d7a:	4b7c      	ldr	r3, [pc, #496]	; (404f6c <main+0xecc>)
  404d7c:	4798      	blx	r3
								close_all_Cols();
  404d7e:	4b8b      	ldr	r3, [pc, #556]	; (404fac <main+0xf0c>)
  404d80:	4798      	blx	r3
  404d82:	e7bf      	b.n	404d04 <main+0xc64>
	else if(!print_mat)
  404d84:	4b8a      	ldr	r3, [pc, #552]	; (404fb0 <main+0xf10>)
  404d86:	781b      	ldrb	r3, [r3, #0]
  404d88:	2b00      	cmp	r3, #0
  404d8a:	f040 81a2 	bne.w	4050d2 <main+0x1032>
		switch (mat)
  404d8e:	4b89      	ldr	r3, [pc, #548]	; (404fb4 <main+0xf14>)
  404d90:	681b      	ldr	r3, [r3, #0]
  404d92:	3b41      	subs	r3, #65	; 0x41
  404d94:	2b37      	cmp	r3, #55	; 0x37
  404d96:	f63f abdb 	bhi.w	404550 <main+0x4b0>
  404d9a:	a201      	add	r2, pc, #4	; (adr r2, 404da0 <main+0xd00>)
  404d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  404da0:	00404e81 	.word	0x00404e81
  404da4:	00404ed1 	.word	0x00404ed1
  404da8:	00404ee9 	.word	0x00404ee9
  404dac:	00405033 	.word	0x00405033
  404db0:	00404551 	.word	0x00404551
  404db4:	00404ffd 	.word	0x00404ffd
  404db8:	00404551 	.word	0x00404551
  404dbc:	00404551 	.word	0x00404551
  404dc0:	00404551 	.word	0x00404551
  404dc4:	00404551 	.word	0x00404551
  404dc8:	00404551 	.word	0x00404551
  404dcc:	00404f31 	.word	0x00404f31
  404dd0:	00404551 	.word	0x00404551
  404dd4:	00404551 	.word	0x00404551
  404dd8:	00404551 	.word	0x00404551
  404ddc:	00405017 	.word	0x00405017
  404de0:	00404551 	.word	0x00404551
  404de4:	0040508d 	.word	0x0040508d
  404de8:	00404f07 	.word	0x00404f07
  404dec:	00404551 	.word	0x00404551
  404df0:	00404ea9 	.word	0x00404ea9
  404df4:	0040505b 	.word	0x0040505b
  404df8:	00404551 	.word	0x00404551
  404dfc:	004050bf 	.word	0x004050bf
  404e00:	00404551 	.word	0x00404551
  404e04:	00404551 	.word	0x00404551
  404e08:	00404551 	.word	0x00404551
  404e0c:	00404551 	.word	0x00404551
  404e10:	00404551 	.word	0x00404551
  404e14:	00404551 	.word	0x00404551
  404e18:	00404551 	.word	0x00404551
  404e1c:	00404551 	.word	0x00404551
  404e20:	00404e81 	.word	0x00404e81
  404e24:	00404ed1 	.word	0x00404ed1
  404e28:	00404ee9 	.word	0x00404ee9
  404e2c:	00405033 	.word	0x00405033
  404e30:	00404551 	.word	0x00404551
  404e34:	00404ffd 	.word	0x00404ffd
  404e38:	00404551 	.word	0x00404551
  404e3c:	00404551 	.word	0x00404551
  404e40:	00404551 	.word	0x00404551
  404e44:	00404551 	.word	0x00404551
  404e48:	00404551 	.word	0x00404551
  404e4c:	00404f31 	.word	0x00404f31
  404e50:	00404551 	.word	0x00404551
  404e54:	00404551 	.word	0x00404551
  404e58:	00404551 	.word	0x00404551
  404e5c:	00405017 	.word	0x00405017
  404e60:	00404551 	.word	0x00404551
  404e64:	0040508d 	.word	0x0040508d
  404e68:	00404f07 	.word	0x00404f07
  404e6c:	00404551 	.word	0x00404551
  404e70:	00404ea9 	.word	0x00404ea9
  404e74:	0040505b 	.word	0x0040505b
  404e78:	00404551 	.word	0x00404551
  404e7c:	004050bf 	.word	0x004050bf
				all_matrix = true;
  404e80:	2201      	movs	r2, #1
  404e82:	4b4d      	ldr	r3, [pc, #308]	; (404fb8 <main+0xf18>)
  404e84:	701a      	strb	r2, [r3, #0]
				print_opt = false;
  404e86:	2300      	movs	r3, #0
  404e88:	4a4c      	ldr	r2, [pc, #304]	; (404fbc <main+0xf1c>)
  404e8a:	7013      	strb	r3, [r2, #0]
				just_ref = false;
  404e8c:	4a4c      	ldr	r2, [pc, #304]	; (404fc0 <main+0xf20>)
  404e8e:	7013      	strb	r3, [r2, #0]
				just_col = false;
  404e90:	4a4c      	ldr	r2, [pc, #304]	; (404fc4 <main+0xf24>)
  404e92:	7013      	strb	r3, [r2, #0]
				usb_printf("All mat\r\n");
  404e94:	484c      	ldr	r0, [pc, #304]	; (404fc8 <main+0xf28>)
  404e96:	4b35      	ldr	r3, [pc, #212]	; (404f6c <main+0xecc>)
  404e98:	4798      	blx	r3
				rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
  404e9a:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  404e9e:	484b      	ldr	r0, [pc, #300]	; (404fcc <main+0xf2c>)
  404ea0:	4b4b      	ldr	r3, [pc, #300]	; (404fd0 <main+0xf30>)
  404ea2:	4798      	blx	r3
  404ea4:	f7ff bb54 	b.w	404550 <main+0x4b0>
				all_matrix = true;
  404ea8:	2301      	movs	r3, #1
  404eaa:	4a43      	ldr	r2, [pc, #268]	; (404fb8 <main+0xf18>)
  404eac:	7013      	strb	r3, [r2, #0]
				print_opt = false;
  404eae:	2100      	movs	r1, #0
  404eb0:	4a42      	ldr	r2, [pc, #264]	; (404fbc <main+0xf1c>)
  404eb2:	7011      	strb	r1, [r2, #0]
				just_ref = true;
  404eb4:	4a42      	ldr	r2, [pc, #264]	; (404fc0 <main+0xf20>)
  404eb6:	7013      	strb	r3, [r2, #0]
				just_col = true;
  404eb8:	4a42      	ldr	r2, [pc, #264]	; (404fc4 <main+0xf24>)
  404eba:	7013      	strb	r3, [r2, #0]
				usb_printf("Just columns\r\n");
  404ebc:	4845      	ldr	r0, [pc, #276]	; (404fd4 <main+0xf34>)
  404ebe:	4b2b      	ldr	r3, [pc, #172]	; (404f6c <main+0xecc>)
  404ec0:	4798      	blx	r3
				rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
  404ec2:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  404ec6:	4841      	ldr	r0, [pc, #260]	; (404fcc <main+0xf2c>)
  404ec8:	4b41      	ldr	r3, [pc, #260]	; (404fd0 <main+0xf30>)
  404eca:	4798      	blx	r3
  404ecc:	f7ff bb40 	b.w	404550 <main+0x4b0>
				usb_printf("Waiting for the flash file\r\n");
  404ed0:	4841      	ldr	r0, [pc, #260]	; (404fd8 <main+0xf38>)
  404ed2:	4b26      	ldr	r3, [pc, #152]	; (404f6c <main+0xecc>)
  404ed4:	4798      	blx	r3
				rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
  404ed6:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  404eda:	483c      	ldr	r0, [pc, #240]	; (404fcc <main+0xf2c>)
  404edc:	4b3c      	ldr	r3, [pc, #240]	; (404fd0 <main+0xf30>)
  404ede:	4798      	blx	r3
				testFlash();
  404ee0:	4b3e      	ldr	r3, [pc, #248]	; (404fdc <main+0xf3c>)
  404ee2:	4798      	blx	r3
  404ee4:	f7ff bb34 	b.w	404550 <main+0x4b0>
				all_matrix = false;
  404ee8:	2300      	movs	r3, #0
  404eea:	4a33      	ldr	r2, [pc, #204]	; (404fb8 <main+0xf18>)
  404eec:	7013      	strb	r3, [r2, #0]
				just_ref = false;
  404eee:	4a34      	ldr	r2, [pc, #208]	; (404fc0 <main+0xf20>)
  404ef0:	7013      	strb	r3, [r2, #0]
				usb_printf("Single reference cap\r\n");
  404ef2:	483b      	ldr	r0, [pc, #236]	; (404fe0 <main+0xf40>)
  404ef4:	4b1d      	ldr	r3, [pc, #116]	; (404f6c <main+0xecc>)
  404ef6:	4798      	blx	r3
				print_mat = true;
  404ef8:	2201      	movs	r2, #1
  404efa:	4b2d      	ldr	r3, [pc, #180]	; (404fb0 <main+0xf10>)
  404efc:	701a      	strb	r2, [r3, #0]
				display_pixels();
  404efe:	4b39      	ldr	r3, [pc, #228]	; (404fe4 <main+0xf44>)
  404f00:	4798      	blx	r3
  404f02:	f7ff bb25 	b.w	404550 <main+0x4b0>
				all_matrix = false;
  404f06:	2200      	movs	r2, #0
  404f08:	4b2b      	ldr	r3, [pc, #172]	; (404fb8 <main+0xf18>)
  404f0a:	701a      	strb	r2, [r3, #0]
				first = true;
  404f0c:	2401      	movs	r4, #1
  404f0e:	4b10      	ldr	r3, [pc, #64]	; (404f50 <main+0xeb0>)
  404f10:	701c      	strb	r4, [r3, #0]
				choose = true;
  404f12:	4b35      	ldr	r3, [pc, #212]	; (404fe8 <main+0xf48>)
  404f14:	701c      	strb	r4, [r3, #0]
				just_ref = true;
  404f16:	4b2a      	ldr	r3, [pc, #168]	; (404fc0 <main+0xf20>)
  404f18:	701c      	strb	r4, [r3, #0]
				switch_row = true;
  404f1a:	4b11      	ldr	r3, [pc, #68]	; (404f60 <main+0xec0>)
  404f1c:	701c      	strb	r4, [r3, #0]
				usb_printf("Single pixel cap\r\n");
  404f1e:	4833      	ldr	r0, [pc, #204]	; (404fec <main+0xf4c>)
  404f20:	4d12      	ldr	r5, [pc, #72]	; (404f6c <main+0xecc>)
  404f22:	47a8      	blx	r5
				usb_printf("Choose R between 01-60\r\n");
  404f24:	4832      	ldr	r0, [pc, #200]	; (404ff0 <main+0xf50>)
  404f26:	47a8      	blx	r5
				print_mat = true;
  404f28:	4b21      	ldr	r3, [pc, #132]	; (404fb0 <main+0xf10>)
  404f2a:	701c      	strb	r4, [r3, #0]
  404f2c:	f7ff bb10 	b.w	404550 <main+0x4b0>
				usb_printf("Choose C-col, R-row, S-reset to close:\r\n");
  404f30:	4830      	ldr	r0, [pc, #192]	; (404ff4 <main+0xf54>)
  404f32:	4b0e      	ldr	r3, [pc, #56]	; (404f6c <main+0xecc>)
  404f34:	4798      	blx	r3
				open_s = false;
  404f36:	2200      	movs	r2, #0
  404f38:	4b0a      	ldr	r3, [pc, #40]	; (404f64 <main+0xec4>)
  404f3a:	701a      	strb	r2, [r3, #0]
				first = true;
  404f3c:	2301      	movs	r3, #1
  404f3e:	4a04      	ldr	r2, [pc, #16]	; (404f50 <main+0xeb0>)
  404f40:	7013      	strb	r3, [r2, #0]
				print_mat = true;
  404f42:	4a1b      	ldr	r2, [pc, #108]	; (404fb0 <main+0xf10>)
  404f44:	7013      	strb	r3, [r2, #0]
				control = true;
  404f46:	4a2c      	ldr	r2, [pc, #176]	; (404ff8 <main+0xf58>)
  404f48:	7013      	strb	r3, [r2, #0]
  404f4a:	f7ff bb01 	b.w	404550 <main+0x4b0>
  404f4e:	bf00      	nop
  404f50:	20006d05 	.word	0x20006d05
  404f54:	20006df4 	.word	0x20006df4
  404f58:	20006de4 	.word	0x20006de4
  404f5c:	20006d17 	.word	0x20006d17
  404f60:	20000248 	.word	0x20000248
  404f64:	2000014e 	.word	0x2000014e
  404f68:	00409e60 	.word	0x00409e60
  404f6c:	004035b5 	.word	0x004035b5
  404f70:	00403fbd 	.word	0x00403fbd
  404f74:	00409e34 	.word	0x00409e34
  404f78:	00409e74 	.word	0x00409e74
  404f7c:	00403de1 	.word	0x00403de1
  404f80:	00409e84 	.word	0x00409e84
  404f84:	00403fe1 	.word	0x00403fe1
  404f88:	00409e98 	.word	0x00409e98
  404f8c:	00403c9d 	.word	0x00403c9d
  404f90:	00409eac 	.word	0x00409eac
  404f94:	00404005 	.word	0x00404005
  404f98:	00409ec0 	.word	0x00409ec0
  404f9c:	00404035 	.word	0x00404035
  404fa0:	00409ed4 	.word	0x00409ed4
  404fa4:	00404015 	.word	0x00404015
  404fa8:	00409ee8 	.word	0x00409ee8
  404fac:	00404025 	.word	0x00404025
  404fb0:	20006d15 	.word	0x20006d15
  404fb4:	20006d0c 	.word	0x20006d0c
  404fb8:	2000013c 	.word	0x2000013c
  404fbc:	20006d16 	.word	0x20006d16
  404fc0:	20006d08 	.word	0x20006d08
  404fc4:	20006d07 	.word	0x20006d07
  404fc8:	00409efc 	.word	0x00409efc
  404fcc:	400e1830 	.word	0x400e1830
  404fd0:	004018e9 	.word	0x004018e9
  404fd4:	00409f08 	.word	0x00409f08
  404fd8:	00409f18 	.word	0x00409f18
  404fdc:	004035e9 	.word	0x004035e9
  404fe0:	00409f38 	.word	0x00409f38
  404fe4:	00404071 	.word	0x00404071
  404fe8:	20001030 	.word	0x20001030
  404fec:	00409f50 	.word	0x00409f50
  404ff0:	00409f64 	.word	0x00409f64
  404ff4:	00409f80 	.word	0x00409f80
  404ff8:	20001031 	.word	0x20001031
				usb_printf("Choose Frequency between 5 - 400000:\r\n");
  404ffc:	484c      	ldr	r0, [pc, #304]	; (405130 <main+0x1090>)
  404ffe:	4b4d      	ldr	r3, [pc, #308]	; (405134 <main+0x1094>)
  405000:	4798      	blx	r3
				digit = 0;
  405002:	2200      	movs	r2, #0
  405004:	4b4c      	ldr	r3, [pc, #304]	; (405138 <main+0x1098>)
  405006:	701a      	strb	r2, [r3, #0]
				print_mat = true;
  405008:	2301      	movs	r3, #1
  40500a:	4a4c      	ldr	r2, [pc, #304]	; (40513c <main+0x109c>)
  40500c:	7013      	strb	r3, [r2, #0]
				freq = true;
  40500e:	4a4c      	ldr	r2, [pc, #304]	; (405140 <main+0x10a0>)
  405010:	7013      	strb	r3, [r2, #0]
  405012:	f7ff ba9d 	b.w	404550 <main+0x4b0>
				usb_printf("Choose C-col, R-row, S-reset to open:\r\n");
  405016:	484b      	ldr	r0, [pc, #300]	; (405144 <main+0x10a4>)
  405018:	4b46      	ldr	r3, [pc, #280]	; (405134 <main+0x1094>)
  40501a:	4798      	blx	r3
				open_s = true;
  40501c:	2301      	movs	r3, #1
  40501e:	4a4a      	ldr	r2, [pc, #296]	; (405148 <main+0x10a8>)
  405020:	7013      	strb	r3, [r2, #0]
				first = true;
  405022:	4a4a      	ldr	r2, [pc, #296]	; (40514c <main+0x10ac>)
  405024:	7013      	strb	r3, [r2, #0]
				print_mat = true;
  405026:	4a45      	ldr	r2, [pc, #276]	; (40513c <main+0x109c>)
  405028:	7013      	strb	r3, [r2, #0]
				control = true;
  40502a:	4a49      	ldr	r2, [pc, #292]	; (405150 <main+0x10b0>)
  40502c:	7013      	strb	r3, [r2, #0]
  40502e:	f7ff ba8f 	b.w	404550 <main+0x4b0>
				print_opt = false;
  405032:	2300      	movs	r3, #0
  405034:	4a47      	ldr	r2, [pc, #284]	; (405154 <main+0x10b4>)
  405036:	7013      	strb	r3, [r2, #0]
				control = false;
  405038:	4a45      	ldr	r2, [pc, #276]	; (405150 <main+0x10b0>)
  40503a:	7013      	strb	r3, [r2, #0]
				usb_printf(STRING_COMPILED);
  40503c:	4846      	ldr	r0, [pc, #280]	; (405158 <main+0x10b8>)
  40503e:	4c3d      	ldr	r4, [pc, #244]	; (405134 <main+0x1094>)
  405040:	47a0      	blx	r4
				usb_printf(STRING_VERSION);
  405042:	4846      	ldr	r0, [pc, #280]	; (40515c <main+0x10bc>)
  405044:	47a0      	blx	r4
				delay_s(3);
  405046:	4846      	ldr	r0, [pc, #280]	; (405160 <main+0x10c0>)
  405048:	4b46      	ldr	r3, [pc, #280]	; (405164 <main+0x10c4>)
  40504a:	4798      	blx	r3
				rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
  40504c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  405050:	4845      	ldr	r0, [pc, #276]	; (405168 <main+0x10c8>)
  405052:	4b46      	ldr	r3, [pc, #280]	; (40516c <main+0x10cc>)
  405054:	4798      	blx	r3
  405056:	f7ff ba7b 	b.w	404550 <main+0x4b0>
				just_ref = !just_ref;
  40505a:	4c45      	ldr	r4, [pc, #276]	; (405170 <main+0x10d0>)
  40505c:	7823      	ldrb	r3, [r4, #0]
  40505e:	f083 0301 	eor.w	r3, r3, #1
  405062:	7023      	strb	r3, [r4, #0]
				print_opt = false;
  405064:	2200      	movs	r2, #0
  405066:	4b3b      	ldr	r3, [pc, #236]	; (405154 <main+0x10b4>)
  405068:	701a      	strb	r2, [r3, #0]
				rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
  40506a:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  40506e:	483e      	ldr	r0, [pc, #248]	; (405168 <main+0x10c8>)
  405070:	4b3e      	ldr	r3, [pc, #248]	; (40516c <main+0x10cc>)
  405072:	4798      	blx	r3
				if(just_ref)
  405074:	7823      	ldrb	r3, [r4, #0]
  405076:	b123      	cbz	r3, 405082 <main+0xfe2>
					usb_printf("Specific cap mode\r\n");
  405078:	483e      	ldr	r0, [pc, #248]	; (405174 <main+0x10d4>)
  40507a:	4b2e      	ldr	r3, [pc, #184]	; (405134 <main+0x1094>)
  40507c:	4798      	blx	r3
  40507e:	f7ff ba67 	b.w	404550 <main+0x4b0>
					usb_printf("All Matrix cap mode\r\n");
  405082:	483d      	ldr	r0, [pc, #244]	; (405178 <main+0x10d8>)
  405084:	4b2b      	ldr	r3, [pc, #172]	; (405134 <main+0x1094>)
  405086:	4798      	blx	r3
  405088:	f7ff ba62 	b.w	404550 <main+0x4b0>
				reset_pixel = !reset_pixel;
  40508c:	4c3b      	ldr	r4, [pc, #236]	; (40517c <main+0x10dc>)
  40508e:	7823      	ldrb	r3, [r4, #0]
  405090:	f083 0301 	eor.w	r3, r3, #1
  405094:	7023      	strb	r3, [r4, #0]
				print_opt = false;
  405096:	2200      	movs	r2, #0
  405098:	4b2e      	ldr	r3, [pc, #184]	; (405154 <main+0x10b4>)
  40509a:	701a      	strb	r2, [r3, #0]
				rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
  40509c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4050a0:	4831      	ldr	r0, [pc, #196]	; (405168 <main+0x10c8>)
  4050a2:	4b32      	ldr	r3, [pc, #200]	; (40516c <main+0x10cc>)
  4050a4:	4798      	blx	r3
				if(reset_pixel)
  4050a6:	7823      	ldrb	r3, [r4, #0]
  4050a8:	b123      	cbz	r3, 4050b4 <main+0x1014>
					usb_printf("reset the cap\r\n");
  4050aa:	4835      	ldr	r0, [pc, #212]	; (405180 <main+0x10e0>)
  4050ac:	4b21      	ldr	r3, [pc, #132]	; (405134 <main+0x1094>)
  4050ae:	4798      	blx	r3
  4050b0:	f7ff ba4e 	b.w	404550 <main+0x4b0>
					usb_printf("Not reset the cap\r\n");
  4050b4:	4833      	ldr	r0, [pc, #204]	; (405184 <main+0x10e4>)
  4050b6:	4b1f      	ldr	r3, [pc, #124]	; (405134 <main+0x1094>)
  4050b8:	4798      	blx	r3
  4050ba:	f7ff ba49 	b.w	404550 <main+0x4b0>
				usb_printf(STRING_HEADER);
  4050be:	4832      	ldr	r0, [pc, #200]	; (405188 <main+0x10e8>)
  4050c0:	4b1c      	ldr	r3, [pc, #112]	; (405134 <main+0x1094>)
  4050c2:	4798      	blx	r3
				rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
  4050c4:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4050c8:	4827      	ldr	r0, [pc, #156]	; (405168 <main+0x10c8>)
  4050ca:	4b28      	ldr	r3, [pc, #160]	; (40516c <main+0x10cc>)
  4050cc:	4798      	blx	r3
  4050ce:	f7ff ba3f 	b.w	404550 <main+0x4b0>
	else if(48<mat & mat<53)
  4050d2:	4b2e      	ldr	r3, [pc, #184]	; (40518c <main+0x10ec>)
  4050d4:	681b      	ldr	r3, [r3, #0]
  4050d6:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
  4050da:	2a03      	cmp	r2, #3
  4050dc:	d818      	bhi.n	405110 <main+0x1070>
		refCapC = mat-'0'-1;
  4050de:	4613      	mov	r3, r2
  4050e0:	4a2b      	ldr	r2, [pc, #172]	; (405190 <main+0x10f0>)
  4050e2:	7013      	strb	r3, [r2, #0]
		refCapR = 0;
  4050e4:	2400      	movs	r4, #0
  4050e6:	4b2b      	ldr	r3, [pc, #172]	; (405194 <main+0x10f4>)
  4050e8:	701c      	strb	r4, [r3, #0]
		print_opt = false;
  4050ea:	4b1a      	ldr	r3, [pc, #104]	; (405154 <main+0x10b4>)
  4050ec:	701c      	strb	r4, [r3, #0]
		rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
  4050ee:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4050f2:	481d      	ldr	r0, [pc, #116]	; (405168 <main+0x10c8>)
  4050f4:	4b1d      	ldr	r3, [pc, #116]	; (40516c <main+0x10cc>)
  4050f6:	4798      	blx	r3
		print_mat = false;
  4050f8:	4b10      	ldr	r3, [pc, #64]	; (40513c <main+0x109c>)
  4050fa:	701c      	strb	r4, [r3, #0]
		close_all_Cols();
  4050fc:	4b26      	ldr	r3, [pc, #152]	; (405198 <main+0x10f8>)
  4050fe:	4798      	blx	r3
		close_all_Rows();
  405100:	4b26      	ldr	r3, [pc, #152]	; (40519c <main+0x10fc>)
  405102:	4798      	blx	r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  405104:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  405108:	4a25      	ldr	r2, [pc, #148]	; (4051a0 <main+0x1100>)
  40510a:	6313      	str	r3, [r2, #48]	; 0x30
  40510c:	f7ff ba20 	b.w	404550 <main+0x4b0>
		print_opt = false;
  405110:	2400      	movs	r4, #0
  405112:	4b10      	ldr	r3, [pc, #64]	; (405154 <main+0x10b4>)
  405114:	701c      	strb	r4, [r3, #0]
		rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
  405116:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  40511a:	4813      	ldr	r0, [pc, #76]	; (405168 <main+0x10c8>)
  40511c:	4b13      	ldr	r3, [pc, #76]	; (40516c <main+0x10cc>)
  40511e:	4798      	blx	r3
		print_mat = false;
  405120:	4b06      	ldr	r3, [pc, #24]	; (40513c <main+0x109c>)
  405122:	701c      	strb	r4, [r3, #0]
		usb_printf("out range\r\n");
  405124:	481f      	ldr	r0, [pc, #124]	; (4051a4 <main+0x1104>)
  405126:	4b03      	ldr	r3, [pc, #12]	; (405134 <main+0x1094>)
  405128:	4798      	blx	r3
  40512a:	f7ff ba11 	b.w	404550 <main+0x4b0>
  40512e:	bf00      	nop
  405130:	00409fac 	.word	0x00409fac
  405134:	004035b5 	.word	0x004035b5
  405138:	20006d04 	.word	0x20006d04
  40513c:	20006d15 	.word	0x20006d15
  405140:	20006d06 	.word	0x20006d06
  405144:	00409fd4 	.word	0x00409fd4
  405148:	2000014e 	.word	0x2000014e
  40514c:	20006d05 	.word	0x20006d05
  405150:	20001031 	.word	0x20001031
  405154:	20006d16 	.word	0x20006d16
  405158:	00409ffc 	.word	0x00409ffc
  40515c:	0040a024 	.word	0x0040a024
  405160:	0139e525 	.word	0x0139e525
  405164:	20000001 	.word	0x20000001
  405168:	400e1830 	.word	0x400e1830
  40516c:	004018e9 	.word	0x004018e9
  405170:	20006d08 	.word	0x20006d08
  405174:	0040a054 	.word	0x0040a054
  405178:	0040a068 	.word	0x0040a068
  40517c:	20000154 	.word	0x20000154
  405180:	0040a084 	.word	0x0040a084
  405184:	0040a080 	.word	0x0040a080
  405188:	0040a094 	.word	0x0040a094
  40518c:	20006d0c 	.word	0x20006d0c
  405190:	20006d17 	.word	0x20006d17
  405194:	20006d18 	.word	0x20006d18
  405198:	00404025 	.word	0x00404025
  40519c:	00403c9d 	.word	0x00403c9d
  4051a0:	400e1400 	.word	0x400e1400
  4051a4:	0040a0fc 	.word	0x0040a0fc

004051a8 <__aeabi_uldivmod>:
  4051a8:	b953      	cbnz	r3, 4051c0 <__aeabi_uldivmod+0x18>
  4051aa:	b94a      	cbnz	r2, 4051c0 <__aeabi_uldivmod+0x18>
  4051ac:	2900      	cmp	r1, #0
  4051ae:	bf08      	it	eq
  4051b0:	2800      	cmpeq	r0, #0
  4051b2:	bf1c      	itt	ne
  4051b4:	f04f 31ff 	movne.w	r1, #4294967295
  4051b8:	f04f 30ff 	movne.w	r0, #4294967295
  4051bc:	f000 b97a 	b.w	4054b4 <__aeabi_idiv0>
  4051c0:	f1ad 0c08 	sub.w	ip, sp, #8
  4051c4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4051c8:	f000 f806 	bl	4051d8 <__udivmoddi4>
  4051cc:	f8dd e004 	ldr.w	lr, [sp, #4]
  4051d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4051d4:	b004      	add	sp, #16
  4051d6:	4770      	bx	lr

004051d8 <__udivmoddi4>:
  4051d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4051dc:	468c      	mov	ip, r1
  4051de:	460d      	mov	r5, r1
  4051e0:	4604      	mov	r4, r0
  4051e2:	9e08      	ldr	r6, [sp, #32]
  4051e4:	2b00      	cmp	r3, #0
  4051e6:	d151      	bne.n	40528c <__udivmoddi4+0xb4>
  4051e8:	428a      	cmp	r2, r1
  4051ea:	4617      	mov	r7, r2
  4051ec:	d96d      	bls.n	4052ca <__udivmoddi4+0xf2>
  4051ee:	fab2 fe82 	clz	lr, r2
  4051f2:	f1be 0f00 	cmp.w	lr, #0
  4051f6:	d00b      	beq.n	405210 <__udivmoddi4+0x38>
  4051f8:	f1ce 0c20 	rsb	ip, lr, #32
  4051fc:	fa01 f50e 	lsl.w	r5, r1, lr
  405200:	fa20 fc0c 	lsr.w	ip, r0, ip
  405204:	fa02 f70e 	lsl.w	r7, r2, lr
  405208:	ea4c 0c05 	orr.w	ip, ip, r5
  40520c:	fa00 f40e 	lsl.w	r4, r0, lr
  405210:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  405214:	0c25      	lsrs	r5, r4, #16
  405216:	fbbc f8fa 	udiv	r8, ip, sl
  40521a:	fa1f f987 	uxth.w	r9, r7
  40521e:	fb0a cc18 	mls	ip, sl, r8, ip
  405222:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  405226:	fb08 f309 	mul.w	r3, r8, r9
  40522a:	42ab      	cmp	r3, r5
  40522c:	d90a      	bls.n	405244 <__udivmoddi4+0x6c>
  40522e:	19ed      	adds	r5, r5, r7
  405230:	f108 32ff 	add.w	r2, r8, #4294967295
  405234:	f080 8123 	bcs.w	40547e <__udivmoddi4+0x2a6>
  405238:	42ab      	cmp	r3, r5
  40523a:	f240 8120 	bls.w	40547e <__udivmoddi4+0x2a6>
  40523e:	f1a8 0802 	sub.w	r8, r8, #2
  405242:	443d      	add	r5, r7
  405244:	1aed      	subs	r5, r5, r3
  405246:	b2a4      	uxth	r4, r4
  405248:	fbb5 f0fa 	udiv	r0, r5, sl
  40524c:	fb0a 5510 	mls	r5, sl, r0, r5
  405250:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  405254:	fb00 f909 	mul.w	r9, r0, r9
  405258:	45a1      	cmp	r9, r4
  40525a:	d909      	bls.n	405270 <__udivmoddi4+0x98>
  40525c:	19e4      	adds	r4, r4, r7
  40525e:	f100 33ff 	add.w	r3, r0, #4294967295
  405262:	f080 810a 	bcs.w	40547a <__udivmoddi4+0x2a2>
  405266:	45a1      	cmp	r9, r4
  405268:	f240 8107 	bls.w	40547a <__udivmoddi4+0x2a2>
  40526c:	3802      	subs	r0, #2
  40526e:	443c      	add	r4, r7
  405270:	eba4 0409 	sub.w	r4, r4, r9
  405274:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405278:	2100      	movs	r1, #0
  40527a:	2e00      	cmp	r6, #0
  40527c:	d061      	beq.n	405342 <__udivmoddi4+0x16a>
  40527e:	fa24 f40e 	lsr.w	r4, r4, lr
  405282:	2300      	movs	r3, #0
  405284:	6034      	str	r4, [r6, #0]
  405286:	6073      	str	r3, [r6, #4]
  405288:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40528c:	428b      	cmp	r3, r1
  40528e:	d907      	bls.n	4052a0 <__udivmoddi4+0xc8>
  405290:	2e00      	cmp	r6, #0
  405292:	d054      	beq.n	40533e <__udivmoddi4+0x166>
  405294:	2100      	movs	r1, #0
  405296:	e886 0021 	stmia.w	r6, {r0, r5}
  40529a:	4608      	mov	r0, r1
  40529c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4052a0:	fab3 f183 	clz	r1, r3
  4052a4:	2900      	cmp	r1, #0
  4052a6:	f040 808e 	bne.w	4053c6 <__udivmoddi4+0x1ee>
  4052aa:	42ab      	cmp	r3, r5
  4052ac:	d302      	bcc.n	4052b4 <__udivmoddi4+0xdc>
  4052ae:	4282      	cmp	r2, r0
  4052b0:	f200 80fa 	bhi.w	4054a8 <__udivmoddi4+0x2d0>
  4052b4:	1a84      	subs	r4, r0, r2
  4052b6:	eb65 0503 	sbc.w	r5, r5, r3
  4052ba:	2001      	movs	r0, #1
  4052bc:	46ac      	mov	ip, r5
  4052be:	2e00      	cmp	r6, #0
  4052c0:	d03f      	beq.n	405342 <__udivmoddi4+0x16a>
  4052c2:	e886 1010 	stmia.w	r6, {r4, ip}
  4052c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4052ca:	b912      	cbnz	r2, 4052d2 <__udivmoddi4+0xfa>
  4052cc:	2701      	movs	r7, #1
  4052ce:	fbb7 f7f2 	udiv	r7, r7, r2
  4052d2:	fab7 fe87 	clz	lr, r7
  4052d6:	f1be 0f00 	cmp.w	lr, #0
  4052da:	d134      	bne.n	405346 <__udivmoddi4+0x16e>
  4052dc:	1beb      	subs	r3, r5, r7
  4052de:	0c3a      	lsrs	r2, r7, #16
  4052e0:	fa1f fc87 	uxth.w	ip, r7
  4052e4:	2101      	movs	r1, #1
  4052e6:	fbb3 f8f2 	udiv	r8, r3, r2
  4052ea:	0c25      	lsrs	r5, r4, #16
  4052ec:	fb02 3318 	mls	r3, r2, r8, r3
  4052f0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4052f4:	fb0c f308 	mul.w	r3, ip, r8
  4052f8:	42ab      	cmp	r3, r5
  4052fa:	d907      	bls.n	40530c <__udivmoddi4+0x134>
  4052fc:	19ed      	adds	r5, r5, r7
  4052fe:	f108 30ff 	add.w	r0, r8, #4294967295
  405302:	d202      	bcs.n	40530a <__udivmoddi4+0x132>
  405304:	42ab      	cmp	r3, r5
  405306:	f200 80d1 	bhi.w	4054ac <__udivmoddi4+0x2d4>
  40530a:	4680      	mov	r8, r0
  40530c:	1aed      	subs	r5, r5, r3
  40530e:	b2a3      	uxth	r3, r4
  405310:	fbb5 f0f2 	udiv	r0, r5, r2
  405314:	fb02 5510 	mls	r5, r2, r0, r5
  405318:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40531c:	fb0c fc00 	mul.w	ip, ip, r0
  405320:	45a4      	cmp	ip, r4
  405322:	d907      	bls.n	405334 <__udivmoddi4+0x15c>
  405324:	19e4      	adds	r4, r4, r7
  405326:	f100 33ff 	add.w	r3, r0, #4294967295
  40532a:	d202      	bcs.n	405332 <__udivmoddi4+0x15a>
  40532c:	45a4      	cmp	ip, r4
  40532e:	f200 80b8 	bhi.w	4054a2 <__udivmoddi4+0x2ca>
  405332:	4618      	mov	r0, r3
  405334:	eba4 040c 	sub.w	r4, r4, ip
  405338:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40533c:	e79d      	b.n	40527a <__udivmoddi4+0xa2>
  40533e:	4631      	mov	r1, r6
  405340:	4630      	mov	r0, r6
  405342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405346:	f1ce 0420 	rsb	r4, lr, #32
  40534a:	fa05 f30e 	lsl.w	r3, r5, lr
  40534e:	fa07 f70e 	lsl.w	r7, r7, lr
  405352:	fa20 f804 	lsr.w	r8, r0, r4
  405356:	0c3a      	lsrs	r2, r7, #16
  405358:	fa25 f404 	lsr.w	r4, r5, r4
  40535c:	ea48 0803 	orr.w	r8, r8, r3
  405360:	fbb4 f1f2 	udiv	r1, r4, r2
  405364:	ea4f 4518 	mov.w	r5, r8, lsr #16
  405368:	fb02 4411 	mls	r4, r2, r1, r4
  40536c:	fa1f fc87 	uxth.w	ip, r7
  405370:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  405374:	fb01 f30c 	mul.w	r3, r1, ip
  405378:	42ab      	cmp	r3, r5
  40537a:	fa00 f40e 	lsl.w	r4, r0, lr
  40537e:	d909      	bls.n	405394 <__udivmoddi4+0x1bc>
  405380:	19ed      	adds	r5, r5, r7
  405382:	f101 30ff 	add.w	r0, r1, #4294967295
  405386:	f080 808a 	bcs.w	40549e <__udivmoddi4+0x2c6>
  40538a:	42ab      	cmp	r3, r5
  40538c:	f240 8087 	bls.w	40549e <__udivmoddi4+0x2c6>
  405390:	3902      	subs	r1, #2
  405392:	443d      	add	r5, r7
  405394:	1aeb      	subs	r3, r5, r3
  405396:	fa1f f588 	uxth.w	r5, r8
  40539a:	fbb3 f0f2 	udiv	r0, r3, r2
  40539e:	fb02 3310 	mls	r3, r2, r0, r3
  4053a2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4053a6:	fb00 f30c 	mul.w	r3, r0, ip
  4053aa:	42ab      	cmp	r3, r5
  4053ac:	d907      	bls.n	4053be <__udivmoddi4+0x1e6>
  4053ae:	19ed      	adds	r5, r5, r7
  4053b0:	f100 38ff 	add.w	r8, r0, #4294967295
  4053b4:	d26f      	bcs.n	405496 <__udivmoddi4+0x2be>
  4053b6:	42ab      	cmp	r3, r5
  4053b8:	d96d      	bls.n	405496 <__udivmoddi4+0x2be>
  4053ba:	3802      	subs	r0, #2
  4053bc:	443d      	add	r5, r7
  4053be:	1aeb      	subs	r3, r5, r3
  4053c0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4053c4:	e78f      	b.n	4052e6 <__udivmoddi4+0x10e>
  4053c6:	f1c1 0720 	rsb	r7, r1, #32
  4053ca:	fa22 f807 	lsr.w	r8, r2, r7
  4053ce:	408b      	lsls	r3, r1
  4053d0:	fa05 f401 	lsl.w	r4, r5, r1
  4053d4:	ea48 0303 	orr.w	r3, r8, r3
  4053d8:	fa20 fe07 	lsr.w	lr, r0, r7
  4053dc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4053e0:	40fd      	lsrs	r5, r7
  4053e2:	ea4e 0e04 	orr.w	lr, lr, r4
  4053e6:	fbb5 f9fc 	udiv	r9, r5, ip
  4053ea:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4053ee:	fb0c 5519 	mls	r5, ip, r9, r5
  4053f2:	fa1f f883 	uxth.w	r8, r3
  4053f6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4053fa:	fb09 f408 	mul.w	r4, r9, r8
  4053fe:	42ac      	cmp	r4, r5
  405400:	fa02 f201 	lsl.w	r2, r2, r1
  405404:	fa00 fa01 	lsl.w	sl, r0, r1
  405408:	d908      	bls.n	40541c <__udivmoddi4+0x244>
  40540a:	18ed      	adds	r5, r5, r3
  40540c:	f109 30ff 	add.w	r0, r9, #4294967295
  405410:	d243      	bcs.n	40549a <__udivmoddi4+0x2c2>
  405412:	42ac      	cmp	r4, r5
  405414:	d941      	bls.n	40549a <__udivmoddi4+0x2c2>
  405416:	f1a9 0902 	sub.w	r9, r9, #2
  40541a:	441d      	add	r5, r3
  40541c:	1b2d      	subs	r5, r5, r4
  40541e:	fa1f fe8e 	uxth.w	lr, lr
  405422:	fbb5 f0fc 	udiv	r0, r5, ip
  405426:	fb0c 5510 	mls	r5, ip, r0, r5
  40542a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40542e:	fb00 f808 	mul.w	r8, r0, r8
  405432:	45a0      	cmp	r8, r4
  405434:	d907      	bls.n	405446 <__udivmoddi4+0x26e>
  405436:	18e4      	adds	r4, r4, r3
  405438:	f100 35ff 	add.w	r5, r0, #4294967295
  40543c:	d229      	bcs.n	405492 <__udivmoddi4+0x2ba>
  40543e:	45a0      	cmp	r8, r4
  405440:	d927      	bls.n	405492 <__udivmoddi4+0x2ba>
  405442:	3802      	subs	r0, #2
  405444:	441c      	add	r4, r3
  405446:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40544a:	eba4 0408 	sub.w	r4, r4, r8
  40544e:	fba0 8902 	umull	r8, r9, r0, r2
  405452:	454c      	cmp	r4, r9
  405454:	46c6      	mov	lr, r8
  405456:	464d      	mov	r5, r9
  405458:	d315      	bcc.n	405486 <__udivmoddi4+0x2ae>
  40545a:	d012      	beq.n	405482 <__udivmoddi4+0x2aa>
  40545c:	b156      	cbz	r6, 405474 <__udivmoddi4+0x29c>
  40545e:	ebba 030e 	subs.w	r3, sl, lr
  405462:	eb64 0405 	sbc.w	r4, r4, r5
  405466:	fa04 f707 	lsl.w	r7, r4, r7
  40546a:	40cb      	lsrs	r3, r1
  40546c:	431f      	orrs	r7, r3
  40546e:	40cc      	lsrs	r4, r1
  405470:	6037      	str	r7, [r6, #0]
  405472:	6074      	str	r4, [r6, #4]
  405474:	2100      	movs	r1, #0
  405476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40547a:	4618      	mov	r0, r3
  40547c:	e6f8      	b.n	405270 <__udivmoddi4+0x98>
  40547e:	4690      	mov	r8, r2
  405480:	e6e0      	b.n	405244 <__udivmoddi4+0x6c>
  405482:	45c2      	cmp	sl, r8
  405484:	d2ea      	bcs.n	40545c <__udivmoddi4+0x284>
  405486:	ebb8 0e02 	subs.w	lr, r8, r2
  40548a:	eb69 0503 	sbc.w	r5, r9, r3
  40548e:	3801      	subs	r0, #1
  405490:	e7e4      	b.n	40545c <__udivmoddi4+0x284>
  405492:	4628      	mov	r0, r5
  405494:	e7d7      	b.n	405446 <__udivmoddi4+0x26e>
  405496:	4640      	mov	r0, r8
  405498:	e791      	b.n	4053be <__udivmoddi4+0x1e6>
  40549a:	4681      	mov	r9, r0
  40549c:	e7be      	b.n	40541c <__udivmoddi4+0x244>
  40549e:	4601      	mov	r1, r0
  4054a0:	e778      	b.n	405394 <__udivmoddi4+0x1bc>
  4054a2:	3802      	subs	r0, #2
  4054a4:	443c      	add	r4, r7
  4054a6:	e745      	b.n	405334 <__udivmoddi4+0x15c>
  4054a8:	4608      	mov	r0, r1
  4054aa:	e708      	b.n	4052be <__udivmoddi4+0xe6>
  4054ac:	f1a8 0802 	sub.w	r8, r8, #2
  4054b0:	443d      	add	r5, r7
  4054b2:	e72b      	b.n	40530c <__udivmoddi4+0x134>

004054b4 <__aeabi_idiv0>:
  4054b4:	4770      	bx	lr
  4054b6:	bf00      	nop

004054b8 <__libc_init_array>:
  4054b8:	b570      	push	{r4, r5, r6, lr}
  4054ba:	4e0f      	ldr	r6, [pc, #60]	; (4054f8 <__libc_init_array+0x40>)
  4054bc:	4d0f      	ldr	r5, [pc, #60]	; (4054fc <__libc_init_array+0x44>)
  4054be:	1b76      	subs	r6, r6, r5
  4054c0:	10b6      	asrs	r6, r6, #2
  4054c2:	bf18      	it	ne
  4054c4:	2400      	movne	r4, #0
  4054c6:	d005      	beq.n	4054d4 <__libc_init_array+0x1c>
  4054c8:	3401      	adds	r4, #1
  4054ca:	f855 3b04 	ldr.w	r3, [r5], #4
  4054ce:	4798      	blx	r3
  4054d0:	42a6      	cmp	r6, r4
  4054d2:	d1f9      	bne.n	4054c8 <__libc_init_array+0x10>
  4054d4:	4e0a      	ldr	r6, [pc, #40]	; (405500 <__libc_init_array+0x48>)
  4054d6:	4d0b      	ldr	r5, [pc, #44]	; (405504 <__libc_init_array+0x4c>)
  4054d8:	1b76      	subs	r6, r6, r5
  4054da:	f005 f883 	bl	40a5e4 <_init>
  4054de:	10b6      	asrs	r6, r6, #2
  4054e0:	bf18      	it	ne
  4054e2:	2400      	movne	r4, #0
  4054e4:	d006      	beq.n	4054f4 <__libc_init_array+0x3c>
  4054e6:	3401      	adds	r4, #1
  4054e8:	f855 3b04 	ldr.w	r3, [r5], #4
  4054ec:	4798      	blx	r3
  4054ee:	42a6      	cmp	r6, r4
  4054f0:	d1f9      	bne.n	4054e6 <__libc_init_array+0x2e>
  4054f2:	bd70      	pop	{r4, r5, r6, pc}
  4054f4:	bd70      	pop	{r4, r5, r6, pc}
  4054f6:	bf00      	nop
  4054f8:	0040a5f0 	.word	0x0040a5f0
  4054fc:	0040a5f0 	.word	0x0040a5f0
  405500:	0040a5f8 	.word	0x0040a5f8
  405504:	0040a5f0 	.word	0x0040a5f0

00405508 <memcpy>:
  405508:	4684      	mov	ip, r0
  40550a:	ea41 0300 	orr.w	r3, r1, r0
  40550e:	f013 0303 	ands.w	r3, r3, #3
  405512:	d16d      	bne.n	4055f0 <memcpy+0xe8>
  405514:	3a40      	subs	r2, #64	; 0x40
  405516:	d341      	bcc.n	40559c <memcpy+0x94>
  405518:	f851 3b04 	ldr.w	r3, [r1], #4
  40551c:	f840 3b04 	str.w	r3, [r0], #4
  405520:	f851 3b04 	ldr.w	r3, [r1], #4
  405524:	f840 3b04 	str.w	r3, [r0], #4
  405528:	f851 3b04 	ldr.w	r3, [r1], #4
  40552c:	f840 3b04 	str.w	r3, [r0], #4
  405530:	f851 3b04 	ldr.w	r3, [r1], #4
  405534:	f840 3b04 	str.w	r3, [r0], #4
  405538:	f851 3b04 	ldr.w	r3, [r1], #4
  40553c:	f840 3b04 	str.w	r3, [r0], #4
  405540:	f851 3b04 	ldr.w	r3, [r1], #4
  405544:	f840 3b04 	str.w	r3, [r0], #4
  405548:	f851 3b04 	ldr.w	r3, [r1], #4
  40554c:	f840 3b04 	str.w	r3, [r0], #4
  405550:	f851 3b04 	ldr.w	r3, [r1], #4
  405554:	f840 3b04 	str.w	r3, [r0], #4
  405558:	f851 3b04 	ldr.w	r3, [r1], #4
  40555c:	f840 3b04 	str.w	r3, [r0], #4
  405560:	f851 3b04 	ldr.w	r3, [r1], #4
  405564:	f840 3b04 	str.w	r3, [r0], #4
  405568:	f851 3b04 	ldr.w	r3, [r1], #4
  40556c:	f840 3b04 	str.w	r3, [r0], #4
  405570:	f851 3b04 	ldr.w	r3, [r1], #4
  405574:	f840 3b04 	str.w	r3, [r0], #4
  405578:	f851 3b04 	ldr.w	r3, [r1], #4
  40557c:	f840 3b04 	str.w	r3, [r0], #4
  405580:	f851 3b04 	ldr.w	r3, [r1], #4
  405584:	f840 3b04 	str.w	r3, [r0], #4
  405588:	f851 3b04 	ldr.w	r3, [r1], #4
  40558c:	f840 3b04 	str.w	r3, [r0], #4
  405590:	f851 3b04 	ldr.w	r3, [r1], #4
  405594:	f840 3b04 	str.w	r3, [r0], #4
  405598:	3a40      	subs	r2, #64	; 0x40
  40559a:	d2bd      	bcs.n	405518 <memcpy+0x10>
  40559c:	3230      	adds	r2, #48	; 0x30
  40559e:	d311      	bcc.n	4055c4 <memcpy+0xbc>
  4055a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4055a4:	f840 3b04 	str.w	r3, [r0], #4
  4055a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4055ac:	f840 3b04 	str.w	r3, [r0], #4
  4055b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4055b4:	f840 3b04 	str.w	r3, [r0], #4
  4055b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4055bc:	f840 3b04 	str.w	r3, [r0], #4
  4055c0:	3a10      	subs	r2, #16
  4055c2:	d2ed      	bcs.n	4055a0 <memcpy+0x98>
  4055c4:	320c      	adds	r2, #12
  4055c6:	d305      	bcc.n	4055d4 <memcpy+0xcc>
  4055c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4055cc:	f840 3b04 	str.w	r3, [r0], #4
  4055d0:	3a04      	subs	r2, #4
  4055d2:	d2f9      	bcs.n	4055c8 <memcpy+0xc0>
  4055d4:	3204      	adds	r2, #4
  4055d6:	d008      	beq.n	4055ea <memcpy+0xe2>
  4055d8:	07d2      	lsls	r2, r2, #31
  4055da:	bf1c      	itt	ne
  4055dc:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4055e0:	f800 3b01 	strbne.w	r3, [r0], #1
  4055e4:	d301      	bcc.n	4055ea <memcpy+0xe2>
  4055e6:	880b      	ldrh	r3, [r1, #0]
  4055e8:	8003      	strh	r3, [r0, #0]
  4055ea:	4660      	mov	r0, ip
  4055ec:	4770      	bx	lr
  4055ee:	bf00      	nop
  4055f0:	2a08      	cmp	r2, #8
  4055f2:	d313      	bcc.n	40561c <memcpy+0x114>
  4055f4:	078b      	lsls	r3, r1, #30
  4055f6:	d08d      	beq.n	405514 <memcpy+0xc>
  4055f8:	f010 0303 	ands.w	r3, r0, #3
  4055fc:	d08a      	beq.n	405514 <memcpy+0xc>
  4055fe:	f1c3 0304 	rsb	r3, r3, #4
  405602:	1ad2      	subs	r2, r2, r3
  405604:	07db      	lsls	r3, r3, #31
  405606:	bf1c      	itt	ne
  405608:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40560c:	f800 3b01 	strbne.w	r3, [r0], #1
  405610:	d380      	bcc.n	405514 <memcpy+0xc>
  405612:	f831 3b02 	ldrh.w	r3, [r1], #2
  405616:	f820 3b02 	strh.w	r3, [r0], #2
  40561a:	e77b      	b.n	405514 <memcpy+0xc>
  40561c:	3a04      	subs	r2, #4
  40561e:	d3d9      	bcc.n	4055d4 <memcpy+0xcc>
  405620:	3a01      	subs	r2, #1
  405622:	f811 3b01 	ldrb.w	r3, [r1], #1
  405626:	f800 3b01 	strb.w	r3, [r0], #1
  40562a:	d2f9      	bcs.n	405620 <memcpy+0x118>
  40562c:	780b      	ldrb	r3, [r1, #0]
  40562e:	7003      	strb	r3, [r0, #0]
  405630:	784b      	ldrb	r3, [r1, #1]
  405632:	7043      	strb	r3, [r0, #1]
  405634:	788b      	ldrb	r3, [r1, #2]
  405636:	7083      	strb	r3, [r0, #2]
  405638:	4660      	mov	r0, ip
  40563a:	4770      	bx	lr

0040563c <memset>:
  40563c:	b470      	push	{r4, r5, r6}
  40563e:	0786      	lsls	r6, r0, #30
  405640:	d046      	beq.n	4056d0 <memset+0x94>
  405642:	1e54      	subs	r4, r2, #1
  405644:	2a00      	cmp	r2, #0
  405646:	d041      	beq.n	4056cc <memset+0x90>
  405648:	b2ca      	uxtb	r2, r1
  40564a:	4603      	mov	r3, r0
  40564c:	e002      	b.n	405654 <memset+0x18>
  40564e:	f114 34ff 	adds.w	r4, r4, #4294967295
  405652:	d33b      	bcc.n	4056cc <memset+0x90>
  405654:	f803 2b01 	strb.w	r2, [r3], #1
  405658:	079d      	lsls	r5, r3, #30
  40565a:	d1f8      	bne.n	40564e <memset+0x12>
  40565c:	2c03      	cmp	r4, #3
  40565e:	d92e      	bls.n	4056be <memset+0x82>
  405660:	b2cd      	uxtb	r5, r1
  405662:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  405666:	2c0f      	cmp	r4, #15
  405668:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40566c:	d919      	bls.n	4056a2 <memset+0x66>
  40566e:	f103 0210 	add.w	r2, r3, #16
  405672:	4626      	mov	r6, r4
  405674:	3e10      	subs	r6, #16
  405676:	2e0f      	cmp	r6, #15
  405678:	f842 5c10 	str.w	r5, [r2, #-16]
  40567c:	f842 5c0c 	str.w	r5, [r2, #-12]
  405680:	f842 5c08 	str.w	r5, [r2, #-8]
  405684:	f842 5c04 	str.w	r5, [r2, #-4]
  405688:	f102 0210 	add.w	r2, r2, #16
  40568c:	d8f2      	bhi.n	405674 <memset+0x38>
  40568e:	f1a4 0210 	sub.w	r2, r4, #16
  405692:	f022 020f 	bic.w	r2, r2, #15
  405696:	f004 040f 	and.w	r4, r4, #15
  40569a:	3210      	adds	r2, #16
  40569c:	2c03      	cmp	r4, #3
  40569e:	4413      	add	r3, r2
  4056a0:	d90d      	bls.n	4056be <memset+0x82>
  4056a2:	461e      	mov	r6, r3
  4056a4:	4622      	mov	r2, r4
  4056a6:	3a04      	subs	r2, #4
  4056a8:	2a03      	cmp	r2, #3
  4056aa:	f846 5b04 	str.w	r5, [r6], #4
  4056ae:	d8fa      	bhi.n	4056a6 <memset+0x6a>
  4056b0:	1f22      	subs	r2, r4, #4
  4056b2:	f022 0203 	bic.w	r2, r2, #3
  4056b6:	3204      	adds	r2, #4
  4056b8:	4413      	add	r3, r2
  4056ba:	f004 0403 	and.w	r4, r4, #3
  4056be:	b12c      	cbz	r4, 4056cc <memset+0x90>
  4056c0:	b2c9      	uxtb	r1, r1
  4056c2:	441c      	add	r4, r3
  4056c4:	f803 1b01 	strb.w	r1, [r3], #1
  4056c8:	429c      	cmp	r4, r3
  4056ca:	d1fb      	bne.n	4056c4 <memset+0x88>
  4056cc:	bc70      	pop	{r4, r5, r6}
  4056ce:	4770      	bx	lr
  4056d0:	4614      	mov	r4, r2
  4056d2:	4603      	mov	r3, r0
  4056d4:	e7c2      	b.n	40565c <memset+0x20>
  4056d6:	bf00      	nop

004056d8 <snprintf>:
  4056d8:	b40c      	push	{r2, r3}
  4056da:	b5f0      	push	{r4, r5, r6, r7, lr}
  4056dc:	4b23      	ldr	r3, [pc, #140]	; (40576c <snprintf+0x94>)
  4056de:	1e0c      	subs	r4, r1, #0
  4056e0:	b09d      	sub	sp, #116	; 0x74
  4056e2:	681d      	ldr	r5, [r3, #0]
  4056e4:	db3d      	blt.n	405762 <snprintf+0x8a>
  4056e6:	f44f 7302 	mov.w	r3, #520	; 0x208
  4056ea:	9002      	str	r0, [sp, #8]
  4056ec:	9006      	str	r0, [sp, #24]
  4056ee:	f8ad 3014 	strh.w	r3, [sp, #20]
  4056f2:	ae23      	add	r6, sp, #140	; 0x8c
  4056f4:	d017      	beq.n	405726 <snprintf+0x4e>
  4056f6:	3c01      	subs	r4, #1
  4056f8:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4056fa:	9404      	str	r4, [sp, #16]
  4056fc:	4633      	mov	r3, r6
  4056fe:	f64f 77ff 	movw	r7, #65535	; 0xffff
  405702:	a902      	add	r1, sp, #8
  405704:	4628      	mov	r0, r5
  405706:	9407      	str	r4, [sp, #28]
  405708:	9601      	str	r6, [sp, #4]
  40570a:	f8ad 7016 	strh.w	r7, [sp, #22]
  40570e:	f000 f82f 	bl	405770 <_svfprintf_r>
  405712:	1c42      	adds	r2, r0, #1
  405714:	db1b      	blt.n	40574e <snprintf+0x76>
  405716:	9b02      	ldr	r3, [sp, #8]
  405718:	2200      	movs	r2, #0
  40571a:	701a      	strb	r2, [r3, #0]
  40571c:	b01d      	add	sp, #116	; 0x74
  40571e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  405722:	b002      	add	sp, #8
  405724:	4770      	bx	lr
  405726:	4633      	mov	r3, r6
  405728:	f64f 77ff 	movw	r7, #65535	; 0xffff
  40572c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40572e:	9404      	str	r4, [sp, #16]
  405730:	a902      	add	r1, sp, #8
  405732:	4628      	mov	r0, r5
  405734:	9407      	str	r4, [sp, #28]
  405736:	9601      	str	r6, [sp, #4]
  405738:	f8ad 7016 	strh.w	r7, [sp, #22]
  40573c:	f000 f818 	bl	405770 <_svfprintf_r>
  405740:	1c43      	adds	r3, r0, #1
  405742:	db07      	blt.n	405754 <snprintf+0x7c>
  405744:	b01d      	add	sp, #116	; 0x74
  405746:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40574a:	b002      	add	sp, #8
  40574c:	4770      	bx	lr
  40574e:	238b      	movs	r3, #139	; 0x8b
  405750:	602b      	str	r3, [r5, #0]
  405752:	e7e0      	b.n	405716 <snprintf+0x3e>
  405754:	238b      	movs	r3, #139	; 0x8b
  405756:	602b      	str	r3, [r5, #0]
  405758:	b01d      	add	sp, #116	; 0x74
  40575a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40575e:	b002      	add	sp, #8
  405760:	4770      	bx	lr
  405762:	238b      	movs	r3, #139	; 0x8b
  405764:	602b      	str	r3, [r5, #0]
  405766:	f04f 30ff 	mov.w	r0, #4294967295
  40576a:	e7eb      	b.n	405744 <snprintf+0x6c>
  40576c:	2000024c 	.word	0x2000024c

00405770 <_svfprintf_r>:
  405770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405774:	b0c3      	sub	sp, #268	; 0x10c
  405776:	460c      	mov	r4, r1
  405778:	910b      	str	r1, [sp, #44]	; 0x2c
  40577a:	4692      	mov	sl, r2
  40577c:	930f      	str	r3, [sp, #60]	; 0x3c
  40577e:	900c      	str	r0, [sp, #48]	; 0x30
  405780:	f002 fa56 	bl	407c30 <_localeconv_r>
  405784:	6803      	ldr	r3, [r0, #0]
  405786:	931a      	str	r3, [sp, #104]	; 0x68
  405788:	4618      	mov	r0, r3
  40578a:	f003 f899 	bl	4088c0 <strlen>
  40578e:	89a3      	ldrh	r3, [r4, #12]
  405790:	9019      	str	r0, [sp, #100]	; 0x64
  405792:	0619      	lsls	r1, r3, #24
  405794:	d503      	bpl.n	40579e <_svfprintf_r+0x2e>
  405796:	6923      	ldr	r3, [r4, #16]
  405798:	2b00      	cmp	r3, #0
  40579a:	f001 8003 	beq.w	4067a4 <_svfprintf_r+0x1034>
  40579e:	2300      	movs	r3, #0
  4057a0:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  4057a4:	9313      	str	r3, [sp, #76]	; 0x4c
  4057a6:	9315      	str	r3, [sp, #84]	; 0x54
  4057a8:	9314      	str	r3, [sp, #80]	; 0x50
  4057aa:	9327      	str	r3, [sp, #156]	; 0x9c
  4057ac:	9326      	str	r3, [sp, #152]	; 0x98
  4057ae:	9318      	str	r3, [sp, #96]	; 0x60
  4057b0:	931b      	str	r3, [sp, #108]	; 0x6c
  4057b2:	9309      	str	r3, [sp, #36]	; 0x24
  4057b4:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4057b8:	46c8      	mov	r8, r9
  4057ba:	9316      	str	r3, [sp, #88]	; 0x58
  4057bc:	9317      	str	r3, [sp, #92]	; 0x5c
  4057be:	f89a 3000 	ldrb.w	r3, [sl]
  4057c2:	4654      	mov	r4, sl
  4057c4:	b1e3      	cbz	r3, 405800 <_svfprintf_r+0x90>
  4057c6:	2b25      	cmp	r3, #37	; 0x25
  4057c8:	d102      	bne.n	4057d0 <_svfprintf_r+0x60>
  4057ca:	e019      	b.n	405800 <_svfprintf_r+0x90>
  4057cc:	2b25      	cmp	r3, #37	; 0x25
  4057ce:	d003      	beq.n	4057d8 <_svfprintf_r+0x68>
  4057d0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4057d4:	2b00      	cmp	r3, #0
  4057d6:	d1f9      	bne.n	4057cc <_svfprintf_r+0x5c>
  4057d8:	eba4 050a 	sub.w	r5, r4, sl
  4057dc:	b185      	cbz	r5, 405800 <_svfprintf_r+0x90>
  4057de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4057e0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4057e2:	f8c8 a000 	str.w	sl, [r8]
  4057e6:	3301      	adds	r3, #1
  4057e8:	442a      	add	r2, r5
  4057ea:	2b07      	cmp	r3, #7
  4057ec:	f8c8 5004 	str.w	r5, [r8, #4]
  4057f0:	9227      	str	r2, [sp, #156]	; 0x9c
  4057f2:	9326      	str	r3, [sp, #152]	; 0x98
  4057f4:	dc7f      	bgt.n	4058f6 <_svfprintf_r+0x186>
  4057f6:	f108 0808 	add.w	r8, r8, #8
  4057fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4057fc:	442b      	add	r3, r5
  4057fe:	9309      	str	r3, [sp, #36]	; 0x24
  405800:	7823      	ldrb	r3, [r4, #0]
  405802:	2b00      	cmp	r3, #0
  405804:	d07f      	beq.n	405906 <_svfprintf_r+0x196>
  405806:	2300      	movs	r3, #0
  405808:	461a      	mov	r2, r3
  40580a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40580e:	4619      	mov	r1, r3
  405810:	930d      	str	r3, [sp, #52]	; 0x34
  405812:	469b      	mov	fp, r3
  405814:	f04f 30ff 	mov.w	r0, #4294967295
  405818:	7863      	ldrb	r3, [r4, #1]
  40581a:	900a      	str	r0, [sp, #40]	; 0x28
  40581c:	f104 0a01 	add.w	sl, r4, #1
  405820:	f10a 0a01 	add.w	sl, sl, #1
  405824:	f1a3 0020 	sub.w	r0, r3, #32
  405828:	2858      	cmp	r0, #88	; 0x58
  40582a:	f200 83c1 	bhi.w	405fb0 <_svfprintf_r+0x840>
  40582e:	e8df f010 	tbh	[pc, r0, lsl #1]
  405832:	0238      	.short	0x0238
  405834:	03bf03bf 	.word	0x03bf03bf
  405838:	03bf0240 	.word	0x03bf0240
  40583c:	03bf03bf 	.word	0x03bf03bf
  405840:	03bf03bf 	.word	0x03bf03bf
  405844:	024503bf 	.word	0x024503bf
  405848:	03bf0203 	.word	0x03bf0203
  40584c:	026b005d 	.word	0x026b005d
  405850:	028603bf 	.word	0x028603bf
  405854:	039d039d 	.word	0x039d039d
  405858:	039d039d 	.word	0x039d039d
  40585c:	039d039d 	.word	0x039d039d
  405860:	039d039d 	.word	0x039d039d
  405864:	03bf039d 	.word	0x03bf039d
  405868:	03bf03bf 	.word	0x03bf03bf
  40586c:	03bf03bf 	.word	0x03bf03bf
  405870:	03bf03bf 	.word	0x03bf03bf
  405874:	03bf03bf 	.word	0x03bf03bf
  405878:	033703bf 	.word	0x033703bf
  40587c:	03bf0357 	.word	0x03bf0357
  405880:	03bf0357 	.word	0x03bf0357
  405884:	03bf03bf 	.word	0x03bf03bf
  405888:	039803bf 	.word	0x039803bf
  40588c:	03bf03bf 	.word	0x03bf03bf
  405890:	03bf03ad 	.word	0x03bf03ad
  405894:	03bf03bf 	.word	0x03bf03bf
  405898:	03bf03bf 	.word	0x03bf03bf
  40589c:	03bf0259 	.word	0x03bf0259
  4058a0:	031e03bf 	.word	0x031e03bf
  4058a4:	03bf03bf 	.word	0x03bf03bf
  4058a8:	03bf03bf 	.word	0x03bf03bf
  4058ac:	03bf03bf 	.word	0x03bf03bf
  4058b0:	03bf03bf 	.word	0x03bf03bf
  4058b4:	03bf03bf 	.word	0x03bf03bf
  4058b8:	02db02c6 	.word	0x02db02c6
  4058bc:	03570357 	.word	0x03570357
  4058c0:	028b0357 	.word	0x028b0357
  4058c4:	03bf02db 	.word	0x03bf02db
  4058c8:	029003bf 	.word	0x029003bf
  4058cc:	029d03bf 	.word	0x029d03bf
  4058d0:	02b401cc 	.word	0x02b401cc
  4058d4:	03bf0208 	.word	0x03bf0208
  4058d8:	03bf01e1 	.word	0x03bf01e1
  4058dc:	03bf007e 	.word	0x03bf007e
  4058e0:	020d03bf 	.word	0x020d03bf
  4058e4:	980d      	ldr	r0, [sp, #52]	; 0x34
  4058e6:	930f      	str	r3, [sp, #60]	; 0x3c
  4058e8:	4240      	negs	r0, r0
  4058ea:	900d      	str	r0, [sp, #52]	; 0x34
  4058ec:	f04b 0b04 	orr.w	fp, fp, #4
  4058f0:	f89a 3000 	ldrb.w	r3, [sl]
  4058f4:	e794      	b.n	405820 <_svfprintf_r+0xb0>
  4058f6:	aa25      	add	r2, sp, #148	; 0x94
  4058f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4058fa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4058fc:	f003 f84e 	bl	40899c <__ssprint_r>
  405900:	b940      	cbnz	r0, 405914 <_svfprintf_r+0x1a4>
  405902:	46c8      	mov	r8, r9
  405904:	e779      	b.n	4057fa <_svfprintf_r+0x8a>
  405906:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  405908:	b123      	cbz	r3, 405914 <_svfprintf_r+0x1a4>
  40590a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40590c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40590e:	aa25      	add	r2, sp, #148	; 0x94
  405910:	f003 f844 	bl	40899c <__ssprint_r>
  405914:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405916:	899b      	ldrh	r3, [r3, #12]
  405918:	f013 0f40 	tst.w	r3, #64	; 0x40
  40591c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40591e:	bf18      	it	ne
  405920:	f04f 33ff 	movne.w	r3, #4294967295
  405924:	9309      	str	r3, [sp, #36]	; 0x24
  405926:	9809      	ldr	r0, [sp, #36]	; 0x24
  405928:	b043      	add	sp, #268	; 0x10c
  40592a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40592e:	f01b 0f20 	tst.w	fp, #32
  405932:	9311      	str	r3, [sp, #68]	; 0x44
  405934:	f040 81dd 	bne.w	405cf2 <_svfprintf_r+0x582>
  405938:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40593a:	f01b 0f10 	tst.w	fp, #16
  40593e:	4613      	mov	r3, r2
  405940:	f040 856e 	bne.w	406420 <_svfprintf_r+0xcb0>
  405944:	f01b 0f40 	tst.w	fp, #64	; 0x40
  405948:	f000 856a 	beq.w	406420 <_svfprintf_r+0xcb0>
  40594c:	8814      	ldrh	r4, [r2, #0]
  40594e:	3204      	adds	r2, #4
  405950:	2500      	movs	r5, #0
  405952:	2301      	movs	r3, #1
  405954:	920f      	str	r2, [sp, #60]	; 0x3c
  405956:	2700      	movs	r7, #0
  405958:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40595c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40595e:	1c4a      	adds	r2, r1, #1
  405960:	f000 8265 	beq.w	405e2e <_svfprintf_r+0x6be>
  405964:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  405968:	9207      	str	r2, [sp, #28]
  40596a:	ea54 0205 	orrs.w	r2, r4, r5
  40596e:	f040 8264 	bne.w	405e3a <_svfprintf_r+0x6ca>
  405972:	2900      	cmp	r1, #0
  405974:	f040 843c 	bne.w	4061f0 <_svfprintf_r+0xa80>
  405978:	2b00      	cmp	r3, #0
  40597a:	f040 84d7 	bne.w	40632c <_svfprintf_r+0xbbc>
  40597e:	f01b 0301 	ands.w	r3, fp, #1
  405982:	930e      	str	r3, [sp, #56]	; 0x38
  405984:	f000 8604 	beq.w	406590 <_svfprintf_r+0xe20>
  405988:	ae42      	add	r6, sp, #264	; 0x108
  40598a:	2330      	movs	r3, #48	; 0x30
  40598c:	f806 3d41 	strb.w	r3, [r6, #-65]!
  405990:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405992:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405994:	4293      	cmp	r3, r2
  405996:	bfb8      	it	lt
  405998:	4613      	movlt	r3, r2
  40599a:	9308      	str	r3, [sp, #32]
  40599c:	2300      	movs	r3, #0
  40599e:	9312      	str	r3, [sp, #72]	; 0x48
  4059a0:	b117      	cbz	r7, 4059a8 <_svfprintf_r+0x238>
  4059a2:	9b08      	ldr	r3, [sp, #32]
  4059a4:	3301      	adds	r3, #1
  4059a6:	9308      	str	r3, [sp, #32]
  4059a8:	9b07      	ldr	r3, [sp, #28]
  4059aa:	f013 0302 	ands.w	r3, r3, #2
  4059ae:	9310      	str	r3, [sp, #64]	; 0x40
  4059b0:	d002      	beq.n	4059b8 <_svfprintf_r+0x248>
  4059b2:	9b08      	ldr	r3, [sp, #32]
  4059b4:	3302      	adds	r3, #2
  4059b6:	9308      	str	r3, [sp, #32]
  4059b8:	9b07      	ldr	r3, [sp, #28]
  4059ba:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4059be:	f040 830e 	bne.w	405fde <_svfprintf_r+0x86e>
  4059c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4059c4:	9a08      	ldr	r2, [sp, #32]
  4059c6:	eba3 0b02 	sub.w	fp, r3, r2
  4059ca:	f1bb 0f00 	cmp.w	fp, #0
  4059ce:	f340 8306 	ble.w	405fde <_svfprintf_r+0x86e>
  4059d2:	f1bb 0f10 	cmp.w	fp, #16
  4059d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4059d8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4059da:	dd29      	ble.n	405a30 <_svfprintf_r+0x2c0>
  4059dc:	4643      	mov	r3, r8
  4059de:	4621      	mov	r1, r4
  4059e0:	46a8      	mov	r8, r5
  4059e2:	2710      	movs	r7, #16
  4059e4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4059e6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4059e8:	e006      	b.n	4059f8 <_svfprintf_r+0x288>
  4059ea:	f1ab 0b10 	sub.w	fp, fp, #16
  4059ee:	f1bb 0f10 	cmp.w	fp, #16
  4059f2:	f103 0308 	add.w	r3, r3, #8
  4059f6:	dd18      	ble.n	405a2a <_svfprintf_r+0x2ba>
  4059f8:	3201      	adds	r2, #1
  4059fa:	48b7      	ldr	r0, [pc, #732]	; (405cd8 <_svfprintf_r+0x568>)
  4059fc:	9226      	str	r2, [sp, #152]	; 0x98
  4059fe:	3110      	adds	r1, #16
  405a00:	2a07      	cmp	r2, #7
  405a02:	9127      	str	r1, [sp, #156]	; 0x9c
  405a04:	e883 0081 	stmia.w	r3, {r0, r7}
  405a08:	ddef      	ble.n	4059ea <_svfprintf_r+0x27a>
  405a0a:	aa25      	add	r2, sp, #148	; 0x94
  405a0c:	4629      	mov	r1, r5
  405a0e:	4620      	mov	r0, r4
  405a10:	f002 ffc4 	bl	40899c <__ssprint_r>
  405a14:	2800      	cmp	r0, #0
  405a16:	f47f af7d 	bne.w	405914 <_svfprintf_r+0x1a4>
  405a1a:	f1ab 0b10 	sub.w	fp, fp, #16
  405a1e:	f1bb 0f10 	cmp.w	fp, #16
  405a22:	9927      	ldr	r1, [sp, #156]	; 0x9c
  405a24:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405a26:	464b      	mov	r3, r9
  405a28:	dce6      	bgt.n	4059f8 <_svfprintf_r+0x288>
  405a2a:	4645      	mov	r5, r8
  405a2c:	460c      	mov	r4, r1
  405a2e:	4698      	mov	r8, r3
  405a30:	3201      	adds	r2, #1
  405a32:	4ba9      	ldr	r3, [pc, #676]	; (405cd8 <_svfprintf_r+0x568>)
  405a34:	9226      	str	r2, [sp, #152]	; 0x98
  405a36:	445c      	add	r4, fp
  405a38:	2a07      	cmp	r2, #7
  405a3a:	9427      	str	r4, [sp, #156]	; 0x9c
  405a3c:	e888 0808 	stmia.w	r8, {r3, fp}
  405a40:	f300 8498 	bgt.w	406374 <_svfprintf_r+0xc04>
  405a44:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405a48:	f108 0808 	add.w	r8, r8, #8
  405a4c:	b177      	cbz	r7, 405a6c <_svfprintf_r+0x2fc>
  405a4e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405a50:	3301      	adds	r3, #1
  405a52:	3401      	adds	r4, #1
  405a54:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  405a58:	2201      	movs	r2, #1
  405a5a:	2b07      	cmp	r3, #7
  405a5c:	9427      	str	r4, [sp, #156]	; 0x9c
  405a5e:	9326      	str	r3, [sp, #152]	; 0x98
  405a60:	e888 0006 	stmia.w	r8, {r1, r2}
  405a64:	f300 83db 	bgt.w	40621e <_svfprintf_r+0xaae>
  405a68:	f108 0808 	add.w	r8, r8, #8
  405a6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405a6e:	b16b      	cbz	r3, 405a8c <_svfprintf_r+0x31c>
  405a70:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405a72:	3301      	adds	r3, #1
  405a74:	3402      	adds	r4, #2
  405a76:	a91e      	add	r1, sp, #120	; 0x78
  405a78:	2202      	movs	r2, #2
  405a7a:	2b07      	cmp	r3, #7
  405a7c:	9427      	str	r4, [sp, #156]	; 0x9c
  405a7e:	9326      	str	r3, [sp, #152]	; 0x98
  405a80:	e888 0006 	stmia.w	r8, {r1, r2}
  405a84:	f300 83d6 	bgt.w	406234 <_svfprintf_r+0xac4>
  405a88:	f108 0808 	add.w	r8, r8, #8
  405a8c:	2d80      	cmp	r5, #128	; 0x80
  405a8e:	f000 8315 	beq.w	4060bc <_svfprintf_r+0x94c>
  405a92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a94:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405a96:	1a9f      	subs	r7, r3, r2
  405a98:	2f00      	cmp	r7, #0
  405a9a:	dd36      	ble.n	405b0a <_svfprintf_r+0x39a>
  405a9c:	2f10      	cmp	r7, #16
  405a9e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405aa0:	4d8e      	ldr	r5, [pc, #568]	; (405cdc <_svfprintf_r+0x56c>)
  405aa2:	dd27      	ble.n	405af4 <_svfprintf_r+0x384>
  405aa4:	4642      	mov	r2, r8
  405aa6:	4621      	mov	r1, r4
  405aa8:	46b0      	mov	r8, r6
  405aaa:	f04f 0b10 	mov.w	fp, #16
  405aae:	462e      	mov	r6, r5
  405ab0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405ab2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405ab4:	e004      	b.n	405ac0 <_svfprintf_r+0x350>
  405ab6:	3f10      	subs	r7, #16
  405ab8:	2f10      	cmp	r7, #16
  405aba:	f102 0208 	add.w	r2, r2, #8
  405abe:	dd15      	ble.n	405aec <_svfprintf_r+0x37c>
  405ac0:	3301      	adds	r3, #1
  405ac2:	3110      	adds	r1, #16
  405ac4:	2b07      	cmp	r3, #7
  405ac6:	9127      	str	r1, [sp, #156]	; 0x9c
  405ac8:	9326      	str	r3, [sp, #152]	; 0x98
  405aca:	e882 0840 	stmia.w	r2, {r6, fp}
  405ace:	ddf2      	ble.n	405ab6 <_svfprintf_r+0x346>
  405ad0:	aa25      	add	r2, sp, #148	; 0x94
  405ad2:	4629      	mov	r1, r5
  405ad4:	4620      	mov	r0, r4
  405ad6:	f002 ff61 	bl	40899c <__ssprint_r>
  405ada:	2800      	cmp	r0, #0
  405adc:	f47f af1a 	bne.w	405914 <_svfprintf_r+0x1a4>
  405ae0:	3f10      	subs	r7, #16
  405ae2:	2f10      	cmp	r7, #16
  405ae4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  405ae6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405ae8:	464a      	mov	r2, r9
  405aea:	dce9      	bgt.n	405ac0 <_svfprintf_r+0x350>
  405aec:	4635      	mov	r5, r6
  405aee:	460c      	mov	r4, r1
  405af0:	4646      	mov	r6, r8
  405af2:	4690      	mov	r8, r2
  405af4:	3301      	adds	r3, #1
  405af6:	443c      	add	r4, r7
  405af8:	2b07      	cmp	r3, #7
  405afa:	9427      	str	r4, [sp, #156]	; 0x9c
  405afc:	9326      	str	r3, [sp, #152]	; 0x98
  405afe:	e888 00a0 	stmia.w	r8, {r5, r7}
  405b02:	f300 8381 	bgt.w	406208 <_svfprintf_r+0xa98>
  405b06:	f108 0808 	add.w	r8, r8, #8
  405b0a:	9b07      	ldr	r3, [sp, #28]
  405b0c:	05df      	lsls	r7, r3, #23
  405b0e:	f100 8268 	bmi.w	405fe2 <_svfprintf_r+0x872>
  405b12:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405b14:	990e      	ldr	r1, [sp, #56]	; 0x38
  405b16:	f8c8 6000 	str.w	r6, [r8]
  405b1a:	3301      	adds	r3, #1
  405b1c:	440c      	add	r4, r1
  405b1e:	2b07      	cmp	r3, #7
  405b20:	9427      	str	r4, [sp, #156]	; 0x9c
  405b22:	f8c8 1004 	str.w	r1, [r8, #4]
  405b26:	9326      	str	r3, [sp, #152]	; 0x98
  405b28:	f300 834d 	bgt.w	4061c6 <_svfprintf_r+0xa56>
  405b2c:	f108 0808 	add.w	r8, r8, #8
  405b30:	9b07      	ldr	r3, [sp, #28]
  405b32:	075b      	lsls	r3, r3, #29
  405b34:	d53a      	bpl.n	405bac <_svfprintf_r+0x43c>
  405b36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405b38:	9a08      	ldr	r2, [sp, #32]
  405b3a:	1a9d      	subs	r5, r3, r2
  405b3c:	2d00      	cmp	r5, #0
  405b3e:	dd35      	ble.n	405bac <_svfprintf_r+0x43c>
  405b40:	2d10      	cmp	r5, #16
  405b42:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405b44:	dd20      	ble.n	405b88 <_svfprintf_r+0x418>
  405b46:	2610      	movs	r6, #16
  405b48:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405b4a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  405b4e:	e004      	b.n	405b5a <_svfprintf_r+0x3ea>
  405b50:	3d10      	subs	r5, #16
  405b52:	2d10      	cmp	r5, #16
  405b54:	f108 0808 	add.w	r8, r8, #8
  405b58:	dd16      	ble.n	405b88 <_svfprintf_r+0x418>
  405b5a:	3301      	adds	r3, #1
  405b5c:	4a5e      	ldr	r2, [pc, #376]	; (405cd8 <_svfprintf_r+0x568>)
  405b5e:	9326      	str	r3, [sp, #152]	; 0x98
  405b60:	3410      	adds	r4, #16
  405b62:	2b07      	cmp	r3, #7
  405b64:	9427      	str	r4, [sp, #156]	; 0x9c
  405b66:	e888 0044 	stmia.w	r8, {r2, r6}
  405b6a:	ddf1      	ble.n	405b50 <_svfprintf_r+0x3e0>
  405b6c:	aa25      	add	r2, sp, #148	; 0x94
  405b6e:	4659      	mov	r1, fp
  405b70:	4638      	mov	r0, r7
  405b72:	f002 ff13 	bl	40899c <__ssprint_r>
  405b76:	2800      	cmp	r0, #0
  405b78:	f47f aecc 	bne.w	405914 <_svfprintf_r+0x1a4>
  405b7c:	3d10      	subs	r5, #16
  405b7e:	2d10      	cmp	r5, #16
  405b80:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405b82:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405b84:	46c8      	mov	r8, r9
  405b86:	dce8      	bgt.n	405b5a <_svfprintf_r+0x3ea>
  405b88:	3301      	adds	r3, #1
  405b8a:	4a53      	ldr	r2, [pc, #332]	; (405cd8 <_svfprintf_r+0x568>)
  405b8c:	9326      	str	r3, [sp, #152]	; 0x98
  405b8e:	442c      	add	r4, r5
  405b90:	2b07      	cmp	r3, #7
  405b92:	9427      	str	r4, [sp, #156]	; 0x9c
  405b94:	e888 0024 	stmia.w	r8, {r2, r5}
  405b98:	dd08      	ble.n	405bac <_svfprintf_r+0x43c>
  405b9a:	aa25      	add	r2, sp, #148	; 0x94
  405b9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405b9e:	980c      	ldr	r0, [sp, #48]	; 0x30
  405ba0:	f002 fefc 	bl	40899c <__ssprint_r>
  405ba4:	2800      	cmp	r0, #0
  405ba6:	f47f aeb5 	bne.w	405914 <_svfprintf_r+0x1a4>
  405baa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405bac:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405bae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405bb0:	9908      	ldr	r1, [sp, #32]
  405bb2:	428a      	cmp	r2, r1
  405bb4:	bfac      	ite	ge
  405bb6:	189b      	addge	r3, r3, r2
  405bb8:	185b      	addlt	r3, r3, r1
  405bba:	9309      	str	r3, [sp, #36]	; 0x24
  405bbc:	2c00      	cmp	r4, #0
  405bbe:	f040 830d 	bne.w	4061dc <_svfprintf_r+0xa6c>
  405bc2:	2300      	movs	r3, #0
  405bc4:	9326      	str	r3, [sp, #152]	; 0x98
  405bc6:	46c8      	mov	r8, r9
  405bc8:	e5f9      	b.n	4057be <_svfprintf_r+0x4e>
  405bca:	9311      	str	r3, [sp, #68]	; 0x44
  405bcc:	f01b 0320 	ands.w	r3, fp, #32
  405bd0:	f040 81e3 	bne.w	405f9a <_svfprintf_r+0x82a>
  405bd4:	f01b 0210 	ands.w	r2, fp, #16
  405bd8:	f040 842e 	bne.w	406438 <_svfprintf_r+0xcc8>
  405bdc:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  405be0:	f000 842a 	beq.w	406438 <_svfprintf_r+0xcc8>
  405be4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405be6:	4613      	mov	r3, r2
  405be8:	460a      	mov	r2, r1
  405bea:	3204      	adds	r2, #4
  405bec:	880c      	ldrh	r4, [r1, #0]
  405bee:	920f      	str	r2, [sp, #60]	; 0x3c
  405bf0:	2500      	movs	r5, #0
  405bf2:	e6b0      	b.n	405956 <_svfprintf_r+0x1e6>
  405bf4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405bf6:	9311      	str	r3, [sp, #68]	; 0x44
  405bf8:	6816      	ldr	r6, [r2, #0]
  405bfa:	2400      	movs	r4, #0
  405bfc:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  405c00:	1d15      	adds	r5, r2, #4
  405c02:	2e00      	cmp	r6, #0
  405c04:	f000 86a7 	beq.w	406956 <_svfprintf_r+0x11e6>
  405c08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405c0a:	1c53      	adds	r3, r2, #1
  405c0c:	f000 8609 	beq.w	406822 <_svfprintf_r+0x10b2>
  405c10:	4621      	mov	r1, r4
  405c12:	4630      	mov	r0, r6
  405c14:	f002 fad4 	bl	4081c0 <memchr>
  405c18:	2800      	cmp	r0, #0
  405c1a:	f000 86e1 	beq.w	4069e0 <_svfprintf_r+0x1270>
  405c1e:	1b83      	subs	r3, r0, r6
  405c20:	930e      	str	r3, [sp, #56]	; 0x38
  405c22:	940a      	str	r4, [sp, #40]	; 0x28
  405c24:	950f      	str	r5, [sp, #60]	; 0x3c
  405c26:	f8cd b01c 	str.w	fp, [sp, #28]
  405c2a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405c2e:	9308      	str	r3, [sp, #32]
  405c30:	9412      	str	r4, [sp, #72]	; 0x48
  405c32:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405c36:	e6b3      	b.n	4059a0 <_svfprintf_r+0x230>
  405c38:	f89a 3000 	ldrb.w	r3, [sl]
  405c3c:	2201      	movs	r2, #1
  405c3e:	212b      	movs	r1, #43	; 0x2b
  405c40:	e5ee      	b.n	405820 <_svfprintf_r+0xb0>
  405c42:	f04b 0b20 	orr.w	fp, fp, #32
  405c46:	f89a 3000 	ldrb.w	r3, [sl]
  405c4a:	e5e9      	b.n	405820 <_svfprintf_r+0xb0>
  405c4c:	9311      	str	r3, [sp, #68]	; 0x44
  405c4e:	2a00      	cmp	r2, #0
  405c50:	f040 8795 	bne.w	406b7e <_svfprintf_r+0x140e>
  405c54:	4b22      	ldr	r3, [pc, #136]	; (405ce0 <_svfprintf_r+0x570>)
  405c56:	9318      	str	r3, [sp, #96]	; 0x60
  405c58:	f01b 0f20 	tst.w	fp, #32
  405c5c:	f040 8111 	bne.w	405e82 <_svfprintf_r+0x712>
  405c60:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405c62:	f01b 0f10 	tst.w	fp, #16
  405c66:	4613      	mov	r3, r2
  405c68:	f040 83e1 	bne.w	40642e <_svfprintf_r+0xcbe>
  405c6c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  405c70:	f000 83dd 	beq.w	40642e <_svfprintf_r+0xcbe>
  405c74:	3304      	adds	r3, #4
  405c76:	8814      	ldrh	r4, [r2, #0]
  405c78:	930f      	str	r3, [sp, #60]	; 0x3c
  405c7a:	2500      	movs	r5, #0
  405c7c:	f01b 0f01 	tst.w	fp, #1
  405c80:	f000 810c 	beq.w	405e9c <_svfprintf_r+0x72c>
  405c84:	ea54 0305 	orrs.w	r3, r4, r5
  405c88:	f000 8108 	beq.w	405e9c <_svfprintf_r+0x72c>
  405c8c:	2330      	movs	r3, #48	; 0x30
  405c8e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  405c92:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  405c96:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  405c9a:	f04b 0b02 	orr.w	fp, fp, #2
  405c9e:	2302      	movs	r3, #2
  405ca0:	e659      	b.n	405956 <_svfprintf_r+0x1e6>
  405ca2:	f89a 3000 	ldrb.w	r3, [sl]
  405ca6:	2900      	cmp	r1, #0
  405ca8:	f47f adba 	bne.w	405820 <_svfprintf_r+0xb0>
  405cac:	2201      	movs	r2, #1
  405cae:	2120      	movs	r1, #32
  405cb0:	e5b6      	b.n	405820 <_svfprintf_r+0xb0>
  405cb2:	f04b 0b01 	orr.w	fp, fp, #1
  405cb6:	f89a 3000 	ldrb.w	r3, [sl]
  405cba:	e5b1      	b.n	405820 <_svfprintf_r+0xb0>
  405cbc:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  405cbe:	6823      	ldr	r3, [r4, #0]
  405cc0:	930d      	str	r3, [sp, #52]	; 0x34
  405cc2:	4618      	mov	r0, r3
  405cc4:	2800      	cmp	r0, #0
  405cc6:	4623      	mov	r3, r4
  405cc8:	f103 0304 	add.w	r3, r3, #4
  405ccc:	f6ff ae0a 	blt.w	4058e4 <_svfprintf_r+0x174>
  405cd0:	930f      	str	r3, [sp, #60]	; 0x3c
  405cd2:	f89a 3000 	ldrb.w	r3, [sl]
  405cd6:	e5a3      	b.n	405820 <_svfprintf_r+0xb0>
  405cd8:	0040a3a8 	.word	0x0040a3a8
  405cdc:	0040a3b8 	.word	0x0040a3b8
  405ce0:	0040a388 	.word	0x0040a388
  405ce4:	f04b 0b10 	orr.w	fp, fp, #16
  405ce8:	f01b 0f20 	tst.w	fp, #32
  405cec:	9311      	str	r3, [sp, #68]	; 0x44
  405cee:	f43f ae23 	beq.w	405938 <_svfprintf_r+0x1c8>
  405cf2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405cf4:	3507      	adds	r5, #7
  405cf6:	f025 0307 	bic.w	r3, r5, #7
  405cfa:	f103 0208 	add.w	r2, r3, #8
  405cfe:	e9d3 4500 	ldrd	r4, r5, [r3]
  405d02:	920f      	str	r2, [sp, #60]	; 0x3c
  405d04:	2301      	movs	r3, #1
  405d06:	e626      	b.n	405956 <_svfprintf_r+0x1e6>
  405d08:	f89a 3000 	ldrb.w	r3, [sl]
  405d0c:	2b2a      	cmp	r3, #42	; 0x2a
  405d0e:	f10a 0401 	add.w	r4, sl, #1
  405d12:	f000 8727 	beq.w	406b64 <_svfprintf_r+0x13f4>
  405d16:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  405d1a:	2809      	cmp	r0, #9
  405d1c:	46a2      	mov	sl, r4
  405d1e:	f200 86ad 	bhi.w	406a7c <_svfprintf_r+0x130c>
  405d22:	2300      	movs	r3, #0
  405d24:	461c      	mov	r4, r3
  405d26:	f81a 3b01 	ldrb.w	r3, [sl], #1
  405d2a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  405d2e:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  405d32:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  405d36:	2809      	cmp	r0, #9
  405d38:	d9f5      	bls.n	405d26 <_svfprintf_r+0x5b6>
  405d3a:	940a      	str	r4, [sp, #40]	; 0x28
  405d3c:	e572      	b.n	405824 <_svfprintf_r+0xb4>
  405d3e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  405d42:	f89a 3000 	ldrb.w	r3, [sl]
  405d46:	e56b      	b.n	405820 <_svfprintf_r+0xb0>
  405d48:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  405d4c:	f89a 3000 	ldrb.w	r3, [sl]
  405d50:	e566      	b.n	405820 <_svfprintf_r+0xb0>
  405d52:	f89a 3000 	ldrb.w	r3, [sl]
  405d56:	2b6c      	cmp	r3, #108	; 0x6c
  405d58:	bf03      	ittte	eq
  405d5a:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  405d5e:	f04b 0b20 	orreq.w	fp, fp, #32
  405d62:	f10a 0a01 	addeq.w	sl, sl, #1
  405d66:	f04b 0b10 	orrne.w	fp, fp, #16
  405d6a:	e559      	b.n	405820 <_svfprintf_r+0xb0>
  405d6c:	2a00      	cmp	r2, #0
  405d6e:	f040 8711 	bne.w	406b94 <_svfprintf_r+0x1424>
  405d72:	f01b 0f20 	tst.w	fp, #32
  405d76:	f040 84f9 	bne.w	40676c <_svfprintf_r+0xffc>
  405d7a:	f01b 0f10 	tst.w	fp, #16
  405d7e:	f040 84ac 	bne.w	4066da <_svfprintf_r+0xf6a>
  405d82:	f01b 0f40 	tst.w	fp, #64	; 0x40
  405d86:	f000 84a8 	beq.w	4066da <_svfprintf_r+0xf6a>
  405d8a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405d8c:	6813      	ldr	r3, [r2, #0]
  405d8e:	3204      	adds	r2, #4
  405d90:	920f      	str	r2, [sp, #60]	; 0x3c
  405d92:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  405d96:	801a      	strh	r2, [r3, #0]
  405d98:	e511      	b.n	4057be <_svfprintf_r+0x4e>
  405d9a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405d9c:	4bb3      	ldr	r3, [pc, #716]	; (40606c <_svfprintf_r+0x8fc>)
  405d9e:	680c      	ldr	r4, [r1, #0]
  405da0:	9318      	str	r3, [sp, #96]	; 0x60
  405da2:	2230      	movs	r2, #48	; 0x30
  405da4:	2378      	movs	r3, #120	; 0x78
  405da6:	3104      	adds	r1, #4
  405da8:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  405dac:	9311      	str	r3, [sp, #68]	; 0x44
  405dae:	f04b 0b02 	orr.w	fp, fp, #2
  405db2:	910f      	str	r1, [sp, #60]	; 0x3c
  405db4:	2500      	movs	r5, #0
  405db6:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  405dba:	2302      	movs	r3, #2
  405dbc:	e5cb      	b.n	405956 <_svfprintf_r+0x1e6>
  405dbe:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405dc0:	9311      	str	r3, [sp, #68]	; 0x44
  405dc2:	680a      	ldr	r2, [r1, #0]
  405dc4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  405dc8:	2300      	movs	r3, #0
  405dca:	460a      	mov	r2, r1
  405dcc:	461f      	mov	r7, r3
  405dce:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  405dd2:	3204      	adds	r2, #4
  405dd4:	2301      	movs	r3, #1
  405dd6:	9308      	str	r3, [sp, #32]
  405dd8:	f8cd b01c 	str.w	fp, [sp, #28]
  405ddc:	970a      	str	r7, [sp, #40]	; 0x28
  405dde:	9712      	str	r7, [sp, #72]	; 0x48
  405de0:	920f      	str	r2, [sp, #60]	; 0x3c
  405de2:	930e      	str	r3, [sp, #56]	; 0x38
  405de4:	ae28      	add	r6, sp, #160	; 0xa0
  405de6:	e5df      	b.n	4059a8 <_svfprintf_r+0x238>
  405de8:	9311      	str	r3, [sp, #68]	; 0x44
  405dea:	2a00      	cmp	r2, #0
  405dec:	f040 86ea 	bne.w	406bc4 <_svfprintf_r+0x1454>
  405df0:	f01b 0f20 	tst.w	fp, #32
  405df4:	d15d      	bne.n	405eb2 <_svfprintf_r+0x742>
  405df6:	f01b 0f10 	tst.w	fp, #16
  405dfa:	f040 8308 	bne.w	40640e <_svfprintf_r+0xc9e>
  405dfe:	f01b 0f40 	tst.w	fp, #64	; 0x40
  405e02:	f000 8304 	beq.w	40640e <_svfprintf_r+0xc9e>
  405e06:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405e08:	f9b1 4000 	ldrsh.w	r4, [r1]
  405e0c:	3104      	adds	r1, #4
  405e0e:	17e5      	asrs	r5, r4, #31
  405e10:	4622      	mov	r2, r4
  405e12:	462b      	mov	r3, r5
  405e14:	910f      	str	r1, [sp, #60]	; 0x3c
  405e16:	2a00      	cmp	r2, #0
  405e18:	f173 0300 	sbcs.w	r3, r3, #0
  405e1c:	db58      	blt.n	405ed0 <_svfprintf_r+0x760>
  405e1e:	990a      	ldr	r1, [sp, #40]	; 0x28
  405e20:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405e24:	1c4a      	adds	r2, r1, #1
  405e26:	f04f 0301 	mov.w	r3, #1
  405e2a:	f47f ad9b 	bne.w	405964 <_svfprintf_r+0x1f4>
  405e2e:	ea54 0205 	orrs.w	r2, r4, r5
  405e32:	f000 81df 	beq.w	4061f4 <_svfprintf_r+0xa84>
  405e36:	f8cd b01c 	str.w	fp, [sp, #28]
  405e3a:	2b01      	cmp	r3, #1
  405e3c:	f000 827b 	beq.w	406336 <_svfprintf_r+0xbc6>
  405e40:	2b02      	cmp	r3, #2
  405e42:	f040 8206 	bne.w	406252 <_svfprintf_r+0xae2>
  405e46:	9818      	ldr	r0, [sp, #96]	; 0x60
  405e48:	464e      	mov	r6, r9
  405e4a:	0923      	lsrs	r3, r4, #4
  405e4c:	f004 010f 	and.w	r1, r4, #15
  405e50:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  405e54:	092a      	lsrs	r2, r5, #4
  405e56:	461c      	mov	r4, r3
  405e58:	4615      	mov	r5, r2
  405e5a:	5c43      	ldrb	r3, [r0, r1]
  405e5c:	f806 3d01 	strb.w	r3, [r6, #-1]!
  405e60:	ea54 0305 	orrs.w	r3, r4, r5
  405e64:	d1f1      	bne.n	405e4a <_svfprintf_r+0x6da>
  405e66:	eba9 0306 	sub.w	r3, r9, r6
  405e6a:	930e      	str	r3, [sp, #56]	; 0x38
  405e6c:	e590      	b.n	405990 <_svfprintf_r+0x220>
  405e6e:	9311      	str	r3, [sp, #68]	; 0x44
  405e70:	2a00      	cmp	r2, #0
  405e72:	f040 86a3 	bne.w	406bbc <_svfprintf_r+0x144c>
  405e76:	4b7e      	ldr	r3, [pc, #504]	; (406070 <_svfprintf_r+0x900>)
  405e78:	9318      	str	r3, [sp, #96]	; 0x60
  405e7a:	f01b 0f20 	tst.w	fp, #32
  405e7e:	f43f aeef 	beq.w	405c60 <_svfprintf_r+0x4f0>
  405e82:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405e84:	3507      	adds	r5, #7
  405e86:	f025 0307 	bic.w	r3, r5, #7
  405e8a:	f103 0208 	add.w	r2, r3, #8
  405e8e:	f01b 0f01 	tst.w	fp, #1
  405e92:	920f      	str	r2, [sp, #60]	; 0x3c
  405e94:	e9d3 4500 	ldrd	r4, r5, [r3]
  405e98:	f47f aef4 	bne.w	405c84 <_svfprintf_r+0x514>
  405e9c:	2302      	movs	r3, #2
  405e9e:	e55a      	b.n	405956 <_svfprintf_r+0x1e6>
  405ea0:	9311      	str	r3, [sp, #68]	; 0x44
  405ea2:	2a00      	cmp	r2, #0
  405ea4:	f040 8686 	bne.w	406bb4 <_svfprintf_r+0x1444>
  405ea8:	f04b 0b10 	orr.w	fp, fp, #16
  405eac:	f01b 0f20 	tst.w	fp, #32
  405eb0:	d0a1      	beq.n	405df6 <_svfprintf_r+0x686>
  405eb2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405eb4:	3507      	adds	r5, #7
  405eb6:	f025 0507 	bic.w	r5, r5, #7
  405eba:	e9d5 2300 	ldrd	r2, r3, [r5]
  405ebe:	2a00      	cmp	r2, #0
  405ec0:	f105 0108 	add.w	r1, r5, #8
  405ec4:	461d      	mov	r5, r3
  405ec6:	f173 0300 	sbcs.w	r3, r3, #0
  405eca:	910f      	str	r1, [sp, #60]	; 0x3c
  405ecc:	4614      	mov	r4, r2
  405ece:	daa6      	bge.n	405e1e <_svfprintf_r+0x6ae>
  405ed0:	272d      	movs	r7, #45	; 0x2d
  405ed2:	4264      	negs	r4, r4
  405ed4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  405ed8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405edc:	2301      	movs	r3, #1
  405ede:	e53d      	b.n	40595c <_svfprintf_r+0x1ec>
  405ee0:	9311      	str	r3, [sp, #68]	; 0x44
  405ee2:	2a00      	cmp	r2, #0
  405ee4:	f040 8662 	bne.w	406bac <_svfprintf_r+0x143c>
  405ee8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405eea:	3507      	adds	r5, #7
  405eec:	f025 0307 	bic.w	r3, r5, #7
  405ef0:	f103 0208 	add.w	r2, r3, #8
  405ef4:	920f      	str	r2, [sp, #60]	; 0x3c
  405ef6:	681a      	ldr	r2, [r3, #0]
  405ef8:	9215      	str	r2, [sp, #84]	; 0x54
  405efa:	685b      	ldr	r3, [r3, #4]
  405efc:	9314      	str	r3, [sp, #80]	; 0x50
  405efe:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405f00:	9d15      	ldr	r5, [sp, #84]	; 0x54
  405f02:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  405f06:	4628      	mov	r0, r5
  405f08:	4621      	mov	r1, r4
  405f0a:	f04f 32ff 	mov.w	r2, #4294967295
  405f0e:	4b59      	ldr	r3, [pc, #356]	; (406074 <_svfprintf_r+0x904>)
  405f10:	f003 fe0a 	bl	409b28 <__aeabi_dcmpun>
  405f14:	2800      	cmp	r0, #0
  405f16:	f040 834a 	bne.w	4065ae <_svfprintf_r+0xe3e>
  405f1a:	4628      	mov	r0, r5
  405f1c:	4621      	mov	r1, r4
  405f1e:	f04f 32ff 	mov.w	r2, #4294967295
  405f22:	4b54      	ldr	r3, [pc, #336]	; (406074 <_svfprintf_r+0x904>)
  405f24:	f003 fde2 	bl	409aec <__aeabi_dcmple>
  405f28:	2800      	cmp	r0, #0
  405f2a:	f040 8340 	bne.w	4065ae <_svfprintf_r+0xe3e>
  405f2e:	a815      	add	r0, sp, #84	; 0x54
  405f30:	c80d      	ldmia	r0, {r0, r2, r3}
  405f32:	9914      	ldr	r1, [sp, #80]	; 0x50
  405f34:	f003 fdd0 	bl	409ad8 <__aeabi_dcmplt>
  405f38:	2800      	cmp	r0, #0
  405f3a:	f040 8530 	bne.w	40699e <_svfprintf_r+0x122e>
  405f3e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405f42:	4e4d      	ldr	r6, [pc, #308]	; (406078 <_svfprintf_r+0x908>)
  405f44:	4b4d      	ldr	r3, [pc, #308]	; (40607c <_svfprintf_r+0x90c>)
  405f46:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  405f4a:	9007      	str	r0, [sp, #28]
  405f4c:	9811      	ldr	r0, [sp, #68]	; 0x44
  405f4e:	2203      	movs	r2, #3
  405f50:	2100      	movs	r1, #0
  405f52:	9208      	str	r2, [sp, #32]
  405f54:	910a      	str	r1, [sp, #40]	; 0x28
  405f56:	2847      	cmp	r0, #71	; 0x47
  405f58:	bfd8      	it	le
  405f5a:	461e      	movle	r6, r3
  405f5c:	920e      	str	r2, [sp, #56]	; 0x38
  405f5e:	9112      	str	r1, [sp, #72]	; 0x48
  405f60:	e51e      	b.n	4059a0 <_svfprintf_r+0x230>
  405f62:	f04b 0b08 	orr.w	fp, fp, #8
  405f66:	f89a 3000 	ldrb.w	r3, [sl]
  405f6a:	e459      	b.n	405820 <_svfprintf_r+0xb0>
  405f6c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  405f70:	2300      	movs	r3, #0
  405f72:	461c      	mov	r4, r3
  405f74:	f81a 3b01 	ldrb.w	r3, [sl], #1
  405f78:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  405f7c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  405f80:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  405f84:	2809      	cmp	r0, #9
  405f86:	d9f5      	bls.n	405f74 <_svfprintf_r+0x804>
  405f88:	940d      	str	r4, [sp, #52]	; 0x34
  405f8a:	e44b      	b.n	405824 <_svfprintf_r+0xb4>
  405f8c:	f04b 0b10 	orr.w	fp, fp, #16
  405f90:	9311      	str	r3, [sp, #68]	; 0x44
  405f92:	f01b 0320 	ands.w	r3, fp, #32
  405f96:	f43f ae1d 	beq.w	405bd4 <_svfprintf_r+0x464>
  405f9a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405f9c:	3507      	adds	r5, #7
  405f9e:	f025 0307 	bic.w	r3, r5, #7
  405fa2:	f103 0208 	add.w	r2, r3, #8
  405fa6:	e9d3 4500 	ldrd	r4, r5, [r3]
  405faa:	920f      	str	r2, [sp, #60]	; 0x3c
  405fac:	2300      	movs	r3, #0
  405fae:	e4d2      	b.n	405956 <_svfprintf_r+0x1e6>
  405fb0:	9311      	str	r3, [sp, #68]	; 0x44
  405fb2:	2a00      	cmp	r2, #0
  405fb4:	f040 85e7 	bne.w	406b86 <_svfprintf_r+0x1416>
  405fb8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405fba:	2a00      	cmp	r2, #0
  405fbc:	f43f aca3 	beq.w	405906 <_svfprintf_r+0x196>
  405fc0:	2300      	movs	r3, #0
  405fc2:	2101      	movs	r1, #1
  405fc4:	461f      	mov	r7, r3
  405fc6:	9108      	str	r1, [sp, #32]
  405fc8:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  405fcc:	f8cd b01c 	str.w	fp, [sp, #28]
  405fd0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  405fd4:	930a      	str	r3, [sp, #40]	; 0x28
  405fd6:	9312      	str	r3, [sp, #72]	; 0x48
  405fd8:	910e      	str	r1, [sp, #56]	; 0x38
  405fda:	ae28      	add	r6, sp, #160	; 0xa0
  405fdc:	e4e4      	b.n	4059a8 <_svfprintf_r+0x238>
  405fde:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405fe0:	e534      	b.n	405a4c <_svfprintf_r+0x2dc>
  405fe2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405fe4:	2b65      	cmp	r3, #101	; 0x65
  405fe6:	f340 80a7 	ble.w	406138 <_svfprintf_r+0x9c8>
  405fea:	a815      	add	r0, sp, #84	; 0x54
  405fec:	c80d      	ldmia	r0, {r0, r2, r3}
  405fee:	9914      	ldr	r1, [sp, #80]	; 0x50
  405ff0:	f003 fd68 	bl	409ac4 <__aeabi_dcmpeq>
  405ff4:	2800      	cmp	r0, #0
  405ff6:	f000 8150 	beq.w	40629a <_svfprintf_r+0xb2a>
  405ffa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405ffc:	4a20      	ldr	r2, [pc, #128]	; (406080 <_svfprintf_r+0x910>)
  405ffe:	f8c8 2000 	str.w	r2, [r8]
  406002:	3301      	adds	r3, #1
  406004:	3401      	adds	r4, #1
  406006:	2201      	movs	r2, #1
  406008:	2b07      	cmp	r3, #7
  40600a:	9427      	str	r4, [sp, #156]	; 0x9c
  40600c:	9326      	str	r3, [sp, #152]	; 0x98
  40600e:	f8c8 2004 	str.w	r2, [r8, #4]
  406012:	f300 836a 	bgt.w	4066ea <_svfprintf_r+0xf7a>
  406016:	f108 0808 	add.w	r8, r8, #8
  40601a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40601c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40601e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406020:	4293      	cmp	r3, r2
  406022:	db03      	blt.n	40602c <_svfprintf_r+0x8bc>
  406024:	9b07      	ldr	r3, [sp, #28]
  406026:	07dd      	lsls	r5, r3, #31
  406028:	f57f ad82 	bpl.w	405b30 <_svfprintf_r+0x3c0>
  40602c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40602e:	9919      	ldr	r1, [sp, #100]	; 0x64
  406030:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  406032:	f8c8 2000 	str.w	r2, [r8]
  406036:	3301      	adds	r3, #1
  406038:	440c      	add	r4, r1
  40603a:	2b07      	cmp	r3, #7
  40603c:	f8c8 1004 	str.w	r1, [r8, #4]
  406040:	9427      	str	r4, [sp, #156]	; 0x9c
  406042:	9326      	str	r3, [sp, #152]	; 0x98
  406044:	f300 839e 	bgt.w	406784 <_svfprintf_r+0x1014>
  406048:	f108 0808 	add.w	r8, r8, #8
  40604c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40604e:	1e5e      	subs	r6, r3, #1
  406050:	2e00      	cmp	r6, #0
  406052:	f77f ad6d 	ble.w	405b30 <_svfprintf_r+0x3c0>
  406056:	2e10      	cmp	r6, #16
  406058:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40605a:	4d0a      	ldr	r5, [pc, #40]	; (406084 <_svfprintf_r+0x914>)
  40605c:	f340 81f5 	ble.w	40644a <_svfprintf_r+0xcda>
  406060:	4622      	mov	r2, r4
  406062:	2710      	movs	r7, #16
  406064:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  406068:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40606a:	e013      	b.n	406094 <_svfprintf_r+0x924>
  40606c:	0040a388 	.word	0x0040a388
  406070:	0040a374 	.word	0x0040a374
  406074:	7fefffff 	.word	0x7fefffff
  406078:	0040a368 	.word	0x0040a368
  40607c:	0040a364 	.word	0x0040a364
  406080:	0040a3a4 	.word	0x0040a3a4
  406084:	0040a3b8 	.word	0x0040a3b8
  406088:	f108 0808 	add.w	r8, r8, #8
  40608c:	3e10      	subs	r6, #16
  40608e:	2e10      	cmp	r6, #16
  406090:	f340 81da 	ble.w	406448 <_svfprintf_r+0xcd8>
  406094:	3301      	adds	r3, #1
  406096:	3210      	adds	r2, #16
  406098:	2b07      	cmp	r3, #7
  40609a:	9227      	str	r2, [sp, #156]	; 0x9c
  40609c:	9326      	str	r3, [sp, #152]	; 0x98
  40609e:	e888 00a0 	stmia.w	r8, {r5, r7}
  4060a2:	ddf1      	ble.n	406088 <_svfprintf_r+0x918>
  4060a4:	aa25      	add	r2, sp, #148	; 0x94
  4060a6:	4621      	mov	r1, r4
  4060a8:	4658      	mov	r0, fp
  4060aa:	f002 fc77 	bl	40899c <__ssprint_r>
  4060ae:	2800      	cmp	r0, #0
  4060b0:	f47f ac30 	bne.w	405914 <_svfprintf_r+0x1a4>
  4060b4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4060b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4060b8:	46c8      	mov	r8, r9
  4060ba:	e7e7      	b.n	40608c <_svfprintf_r+0x91c>
  4060bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4060be:	9a08      	ldr	r2, [sp, #32]
  4060c0:	1a9f      	subs	r7, r3, r2
  4060c2:	2f00      	cmp	r7, #0
  4060c4:	f77f ace5 	ble.w	405a92 <_svfprintf_r+0x322>
  4060c8:	2f10      	cmp	r7, #16
  4060ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4060cc:	4db6      	ldr	r5, [pc, #728]	; (4063a8 <_svfprintf_r+0xc38>)
  4060ce:	dd27      	ble.n	406120 <_svfprintf_r+0x9b0>
  4060d0:	4642      	mov	r2, r8
  4060d2:	4621      	mov	r1, r4
  4060d4:	46b0      	mov	r8, r6
  4060d6:	f04f 0b10 	mov.w	fp, #16
  4060da:	462e      	mov	r6, r5
  4060dc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4060de:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4060e0:	e004      	b.n	4060ec <_svfprintf_r+0x97c>
  4060e2:	3f10      	subs	r7, #16
  4060e4:	2f10      	cmp	r7, #16
  4060e6:	f102 0208 	add.w	r2, r2, #8
  4060ea:	dd15      	ble.n	406118 <_svfprintf_r+0x9a8>
  4060ec:	3301      	adds	r3, #1
  4060ee:	3110      	adds	r1, #16
  4060f0:	2b07      	cmp	r3, #7
  4060f2:	9127      	str	r1, [sp, #156]	; 0x9c
  4060f4:	9326      	str	r3, [sp, #152]	; 0x98
  4060f6:	e882 0840 	stmia.w	r2, {r6, fp}
  4060fa:	ddf2      	ble.n	4060e2 <_svfprintf_r+0x972>
  4060fc:	aa25      	add	r2, sp, #148	; 0x94
  4060fe:	4629      	mov	r1, r5
  406100:	4620      	mov	r0, r4
  406102:	f002 fc4b 	bl	40899c <__ssprint_r>
  406106:	2800      	cmp	r0, #0
  406108:	f47f ac04 	bne.w	405914 <_svfprintf_r+0x1a4>
  40610c:	3f10      	subs	r7, #16
  40610e:	2f10      	cmp	r7, #16
  406110:	9927      	ldr	r1, [sp, #156]	; 0x9c
  406112:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406114:	464a      	mov	r2, r9
  406116:	dce9      	bgt.n	4060ec <_svfprintf_r+0x97c>
  406118:	4635      	mov	r5, r6
  40611a:	460c      	mov	r4, r1
  40611c:	4646      	mov	r6, r8
  40611e:	4690      	mov	r8, r2
  406120:	3301      	adds	r3, #1
  406122:	443c      	add	r4, r7
  406124:	2b07      	cmp	r3, #7
  406126:	9427      	str	r4, [sp, #156]	; 0x9c
  406128:	9326      	str	r3, [sp, #152]	; 0x98
  40612a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40612e:	f300 8232 	bgt.w	406596 <_svfprintf_r+0xe26>
  406132:	f108 0808 	add.w	r8, r8, #8
  406136:	e4ac      	b.n	405a92 <_svfprintf_r+0x322>
  406138:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40613a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40613c:	2b01      	cmp	r3, #1
  40613e:	f340 81fe 	ble.w	40653e <_svfprintf_r+0xdce>
  406142:	3701      	adds	r7, #1
  406144:	3401      	adds	r4, #1
  406146:	2301      	movs	r3, #1
  406148:	2f07      	cmp	r7, #7
  40614a:	9427      	str	r4, [sp, #156]	; 0x9c
  40614c:	9726      	str	r7, [sp, #152]	; 0x98
  40614e:	f8c8 6000 	str.w	r6, [r8]
  406152:	f8c8 3004 	str.w	r3, [r8, #4]
  406156:	f300 8203 	bgt.w	406560 <_svfprintf_r+0xdf0>
  40615a:	f108 0808 	add.w	r8, r8, #8
  40615e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  406160:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  406162:	f8c8 3000 	str.w	r3, [r8]
  406166:	3701      	adds	r7, #1
  406168:	4414      	add	r4, r2
  40616a:	2f07      	cmp	r7, #7
  40616c:	9427      	str	r4, [sp, #156]	; 0x9c
  40616e:	9726      	str	r7, [sp, #152]	; 0x98
  406170:	f8c8 2004 	str.w	r2, [r8, #4]
  406174:	f300 8200 	bgt.w	406578 <_svfprintf_r+0xe08>
  406178:	f108 0808 	add.w	r8, r8, #8
  40617c:	a815      	add	r0, sp, #84	; 0x54
  40617e:	c80d      	ldmia	r0, {r0, r2, r3}
  406180:	9914      	ldr	r1, [sp, #80]	; 0x50
  406182:	f003 fc9f 	bl	409ac4 <__aeabi_dcmpeq>
  406186:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406188:	2800      	cmp	r0, #0
  40618a:	f040 8101 	bne.w	406390 <_svfprintf_r+0xc20>
  40618e:	3b01      	subs	r3, #1
  406190:	3701      	adds	r7, #1
  406192:	3601      	adds	r6, #1
  406194:	441c      	add	r4, r3
  406196:	2f07      	cmp	r7, #7
  406198:	9726      	str	r7, [sp, #152]	; 0x98
  40619a:	9427      	str	r4, [sp, #156]	; 0x9c
  40619c:	f8c8 6000 	str.w	r6, [r8]
  4061a0:	f8c8 3004 	str.w	r3, [r8, #4]
  4061a4:	f300 8127 	bgt.w	4063f6 <_svfprintf_r+0xc86>
  4061a8:	f108 0808 	add.w	r8, r8, #8
  4061ac:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  4061ae:	f8c8 2004 	str.w	r2, [r8, #4]
  4061b2:	3701      	adds	r7, #1
  4061b4:	4414      	add	r4, r2
  4061b6:	ab21      	add	r3, sp, #132	; 0x84
  4061b8:	2f07      	cmp	r7, #7
  4061ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4061bc:	9726      	str	r7, [sp, #152]	; 0x98
  4061be:	f8c8 3000 	str.w	r3, [r8]
  4061c2:	f77f acb3 	ble.w	405b2c <_svfprintf_r+0x3bc>
  4061c6:	aa25      	add	r2, sp, #148	; 0x94
  4061c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4061ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4061cc:	f002 fbe6 	bl	40899c <__ssprint_r>
  4061d0:	2800      	cmp	r0, #0
  4061d2:	f47f ab9f 	bne.w	405914 <_svfprintf_r+0x1a4>
  4061d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4061d8:	46c8      	mov	r8, r9
  4061da:	e4a9      	b.n	405b30 <_svfprintf_r+0x3c0>
  4061dc:	aa25      	add	r2, sp, #148	; 0x94
  4061de:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4061e0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4061e2:	f002 fbdb 	bl	40899c <__ssprint_r>
  4061e6:	2800      	cmp	r0, #0
  4061e8:	f43f aceb 	beq.w	405bc2 <_svfprintf_r+0x452>
  4061ec:	f7ff bb92 	b.w	405914 <_svfprintf_r+0x1a4>
  4061f0:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4061f4:	2b01      	cmp	r3, #1
  4061f6:	f000 8134 	beq.w	406462 <_svfprintf_r+0xcf2>
  4061fa:	2b02      	cmp	r3, #2
  4061fc:	d125      	bne.n	40624a <_svfprintf_r+0xada>
  4061fe:	f8cd b01c 	str.w	fp, [sp, #28]
  406202:	2400      	movs	r4, #0
  406204:	2500      	movs	r5, #0
  406206:	e61e      	b.n	405e46 <_svfprintf_r+0x6d6>
  406208:	aa25      	add	r2, sp, #148	; 0x94
  40620a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40620c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40620e:	f002 fbc5 	bl	40899c <__ssprint_r>
  406212:	2800      	cmp	r0, #0
  406214:	f47f ab7e 	bne.w	405914 <_svfprintf_r+0x1a4>
  406218:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40621a:	46c8      	mov	r8, r9
  40621c:	e475      	b.n	405b0a <_svfprintf_r+0x39a>
  40621e:	aa25      	add	r2, sp, #148	; 0x94
  406220:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406222:	980c      	ldr	r0, [sp, #48]	; 0x30
  406224:	f002 fbba 	bl	40899c <__ssprint_r>
  406228:	2800      	cmp	r0, #0
  40622a:	f47f ab73 	bne.w	405914 <_svfprintf_r+0x1a4>
  40622e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406230:	46c8      	mov	r8, r9
  406232:	e41b      	b.n	405a6c <_svfprintf_r+0x2fc>
  406234:	aa25      	add	r2, sp, #148	; 0x94
  406236:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406238:	980c      	ldr	r0, [sp, #48]	; 0x30
  40623a:	f002 fbaf 	bl	40899c <__ssprint_r>
  40623e:	2800      	cmp	r0, #0
  406240:	f47f ab68 	bne.w	405914 <_svfprintf_r+0x1a4>
  406244:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406246:	46c8      	mov	r8, r9
  406248:	e420      	b.n	405a8c <_svfprintf_r+0x31c>
  40624a:	f8cd b01c 	str.w	fp, [sp, #28]
  40624e:	2400      	movs	r4, #0
  406250:	2500      	movs	r5, #0
  406252:	4649      	mov	r1, r9
  406254:	e000      	b.n	406258 <_svfprintf_r+0xae8>
  406256:	4631      	mov	r1, r6
  406258:	08e2      	lsrs	r2, r4, #3
  40625a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40625e:	08e8      	lsrs	r0, r5, #3
  406260:	f004 0307 	and.w	r3, r4, #7
  406264:	4605      	mov	r5, r0
  406266:	4614      	mov	r4, r2
  406268:	3330      	adds	r3, #48	; 0x30
  40626a:	ea54 0205 	orrs.w	r2, r4, r5
  40626e:	f801 3c01 	strb.w	r3, [r1, #-1]
  406272:	f101 36ff 	add.w	r6, r1, #4294967295
  406276:	d1ee      	bne.n	406256 <_svfprintf_r+0xae6>
  406278:	9a07      	ldr	r2, [sp, #28]
  40627a:	07d2      	lsls	r2, r2, #31
  40627c:	f57f adf3 	bpl.w	405e66 <_svfprintf_r+0x6f6>
  406280:	2b30      	cmp	r3, #48	; 0x30
  406282:	f43f adf0 	beq.w	405e66 <_svfprintf_r+0x6f6>
  406286:	3902      	subs	r1, #2
  406288:	2330      	movs	r3, #48	; 0x30
  40628a:	f806 3c01 	strb.w	r3, [r6, #-1]
  40628e:	eba9 0301 	sub.w	r3, r9, r1
  406292:	930e      	str	r3, [sp, #56]	; 0x38
  406294:	460e      	mov	r6, r1
  406296:	f7ff bb7b 	b.w	405990 <_svfprintf_r+0x220>
  40629a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40629c:	2900      	cmp	r1, #0
  40629e:	f340 822e 	ble.w	4066fe <_svfprintf_r+0xf8e>
  4062a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4062a4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4062a6:	4293      	cmp	r3, r2
  4062a8:	bfa8      	it	ge
  4062aa:	4613      	movge	r3, r2
  4062ac:	2b00      	cmp	r3, #0
  4062ae:	461f      	mov	r7, r3
  4062b0:	dd0d      	ble.n	4062ce <_svfprintf_r+0xb5e>
  4062b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4062b4:	f8c8 6000 	str.w	r6, [r8]
  4062b8:	3301      	adds	r3, #1
  4062ba:	443c      	add	r4, r7
  4062bc:	2b07      	cmp	r3, #7
  4062be:	9427      	str	r4, [sp, #156]	; 0x9c
  4062c0:	f8c8 7004 	str.w	r7, [r8, #4]
  4062c4:	9326      	str	r3, [sp, #152]	; 0x98
  4062c6:	f300 831f 	bgt.w	406908 <_svfprintf_r+0x1198>
  4062ca:	f108 0808 	add.w	r8, r8, #8
  4062ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4062d0:	2f00      	cmp	r7, #0
  4062d2:	bfa8      	it	ge
  4062d4:	1bdb      	subge	r3, r3, r7
  4062d6:	2b00      	cmp	r3, #0
  4062d8:	461f      	mov	r7, r3
  4062da:	f340 80d6 	ble.w	40648a <_svfprintf_r+0xd1a>
  4062de:	2f10      	cmp	r7, #16
  4062e0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4062e2:	4d31      	ldr	r5, [pc, #196]	; (4063a8 <_svfprintf_r+0xc38>)
  4062e4:	f340 81ed 	ble.w	4066c2 <_svfprintf_r+0xf52>
  4062e8:	4642      	mov	r2, r8
  4062ea:	4621      	mov	r1, r4
  4062ec:	46b0      	mov	r8, r6
  4062ee:	f04f 0b10 	mov.w	fp, #16
  4062f2:	462e      	mov	r6, r5
  4062f4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4062f6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4062f8:	e004      	b.n	406304 <_svfprintf_r+0xb94>
  4062fa:	3208      	adds	r2, #8
  4062fc:	3f10      	subs	r7, #16
  4062fe:	2f10      	cmp	r7, #16
  406300:	f340 81db 	ble.w	4066ba <_svfprintf_r+0xf4a>
  406304:	3301      	adds	r3, #1
  406306:	3110      	adds	r1, #16
  406308:	2b07      	cmp	r3, #7
  40630a:	9127      	str	r1, [sp, #156]	; 0x9c
  40630c:	9326      	str	r3, [sp, #152]	; 0x98
  40630e:	e882 0840 	stmia.w	r2, {r6, fp}
  406312:	ddf2      	ble.n	4062fa <_svfprintf_r+0xb8a>
  406314:	aa25      	add	r2, sp, #148	; 0x94
  406316:	4629      	mov	r1, r5
  406318:	4620      	mov	r0, r4
  40631a:	f002 fb3f 	bl	40899c <__ssprint_r>
  40631e:	2800      	cmp	r0, #0
  406320:	f47f aaf8 	bne.w	405914 <_svfprintf_r+0x1a4>
  406324:	9927      	ldr	r1, [sp, #156]	; 0x9c
  406326:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406328:	464a      	mov	r2, r9
  40632a:	e7e7      	b.n	4062fc <_svfprintf_r+0xb8c>
  40632c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40632e:	930e      	str	r3, [sp, #56]	; 0x38
  406330:	464e      	mov	r6, r9
  406332:	f7ff bb2d 	b.w	405990 <_svfprintf_r+0x220>
  406336:	2d00      	cmp	r5, #0
  406338:	bf08      	it	eq
  40633a:	2c0a      	cmpeq	r4, #10
  40633c:	f0c0 808f 	bcc.w	40645e <_svfprintf_r+0xcee>
  406340:	464e      	mov	r6, r9
  406342:	4620      	mov	r0, r4
  406344:	4629      	mov	r1, r5
  406346:	220a      	movs	r2, #10
  406348:	2300      	movs	r3, #0
  40634a:	f7fe ff2d 	bl	4051a8 <__aeabi_uldivmod>
  40634e:	3230      	adds	r2, #48	; 0x30
  406350:	f806 2d01 	strb.w	r2, [r6, #-1]!
  406354:	4620      	mov	r0, r4
  406356:	4629      	mov	r1, r5
  406358:	2300      	movs	r3, #0
  40635a:	220a      	movs	r2, #10
  40635c:	f7fe ff24 	bl	4051a8 <__aeabi_uldivmod>
  406360:	4604      	mov	r4, r0
  406362:	460d      	mov	r5, r1
  406364:	ea54 0305 	orrs.w	r3, r4, r5
  406368:	d1eb      	bne.n	406342 <_svfprintf_r+0xbd2>
  40636a:	eba9 0306 	sub.w	r3, r9, r6
  40636e:	930e      	str	r3, [sp, #56]	; 0x38
  406370:	f7ff bb0e 	b.w	405990 <_svfprintf_r+0x220>
  406374:	aa25      	add	r2, sp, #148	; 0x94
  406376:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406378:	980c      	ldr	r0, [sp, #48]	; 0x30
  40637a:	f002 fb0f 	bl	40899c <__ssprint_r>
  40637e:	2800      	cmp	r0, #0
  406380:	f47f aac8 	bne.w	405914 <_svfprintf_r+0x1a4>
  406384:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  406388:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40638a:	46c8      	mov	r8, r9
  40638c:	f7ff bb5e 	b.w	405a4c <_svfprintf_r+0x2dc>
  406390:	1e5e      	subs	r6, r3, #1
  406392:	2e00      	cmp	r6, #0
  406394:	f77f af0a 	ble.w	4061ac <_svfprintf_r+0xa3c>
  406398:	2e10      	cmp	r6, #16
  40639a:	4d03      	ldr	r5, [pc, #12]	; (4063a8 <_svfprintf_r+0xc38>)
  40639c:	dd22      	ble.n	4063e4 <_svfprintf_r+0xc74>
  40639e:	4622      	mov	r2, r4
  4063a0:	f04f 0b10 	mov.w	fp, #16
  4063a4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4063a6:	e006      	b.n	4063b6 <_svfprintf_r+0xc46>
  4063a8:	0040a3b8 	.word	0x0040a3b8
  4063ac:	3e10      	subs	r6, #16
  4063ae:	2e10      	cmp	r6, #16
  4063b0:	f108 0808 	add.w	r8, r8, #8
  4063b4:	dd15      	ble.n	4063e2 <_svfprintf_r+0xc72>
  4063b6:	3701      	adds	r7, #1
  4063b8:	3210      	adds	r2, #16
  4063ba:	2f07      	cmp	r7, #7
  4063bc:	9227      	str	r2, [sp, #156]	; 0x9c
  4063be:	9726      	str	r7, [sp, #152]	; 0x98
  4063c0:	e888 0820 	stmia.w	r8, {r5, fp}
  4063c4:	ddf2      	ble.n	4063ac <_svfprintf_r+0xc3c>
  4063c6:	aa25      	add	r2, sp, #148	; 0x94
  4063c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4063ca:	4620      	mov	r0, r4
  4063cc:	f002 fae6 	bl	40899c <__ssprint_r>
  4063d0:	2800      	cmp	r0, #0
  4063d2:	f47f aa9f 	bne.w	405914 <_svfprintf_r+0x1a4>
  4063d6:	3e10      	subs	r6, #16
  4063d8:	2e10      	cmp	r6, #16
  4063da:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4063dc:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4063de:	46c8      	mov	r8, r9
  4063e0:	dce9      	bgt.n	4063b6 <_svfprintf_r+0xc46>
  4063e2:	4614      	mov	r4, r2
  4063e4:	3701      	adds	r7, #1
  4063e6:	4434      	add	r4, r6
  4063e8:	2f07      	cmp	r7, #7
  4063ea:	9427      	str	r4, [sp, #156]	; 0x9c
  4063ec:	9726      	str	r7, [sp, #152]	; 0x98
  4063ee:	e888 0060 	stmia.w	r8, {r5, r6}
  4063f2:	f77f aed9 	ble.w	4061a8 <_svfprintf_r+0xa38>
  4063f6:	aa25      	add	r2, sp, #148	; 0x94
  4063f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4063fa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4063fc:	f002 face 	bl	40899c <__ssprint_r>
  406400:	2800      	cmp	r0, #0
  406402:	f47f aa87 	bne.w	405914 <_svfprintf_r+0x1a4>
  406406:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406408:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40640a:	46c8      	mov	r8, r9
  40640c:	e6ce      	b.n	4061ac <_svfprintf_r+0xa3c>
  40640e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406410:	6814      	ldr	r4, [r2, #0]
  406412:	4613      	mov	r3, r2
  406414:	3304      	adds	r3, #4
  406416:	17e5      	asrs	r5, r4, #31
  406418:	930f      	str	r3, [sp, #60]	; 0x3c
  40641a:	4622      	mov	r2, r4
  40641c:	462b      	mov	r3, r5
  40641e:	e4fa      	b.n	405e16 <_svfprintf_r+0x6a6>
  406420:	3204      	adds	r2, #4
  406422:	681c      	ldr	r4, [r3, #0]
  406424:	920f      	str	r2, [sp, #60]	; 0x3c
  406426:	2301      	movs	r3, #1
  406428:	2500      	movs	r5, #0
  40642a:	f7ff ba94 	b.w	405956 <_svfprintf_r+0x1e6>
  40642e:	681c      	ldr	r4, [r3, #0]
  406430:	3304      	adds	r3, #4
  406432:	930f      	str	r3, [sp, #60]	; 0x3c
  406434:	2500      	movs	r5, #0
  406436:	e421      	b.n	405c7c <_svfprintf_r+0x50c>
  406438:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40643a:	460a      	mov	r2, r1
  40643c:	3204      	adds	r2, #4
  40643e:	680c      	ldr	r4, [r1, #0]
  406440:	920f      	str	r2, [sp, #60]	; 0x3c
  406442:	2500      	movs	r5, #0
  406444:	f7ff ba87 	b.w	405956 <_svfprintf_r+0x1e6>
  406448:	4614      	mov	r4, r2
  40644a:	3301      	adds	r3, #1
  40644c:	4434      	add	r4, r6
  40644e:	2b07      	cmp	r3, #7
  406450:	9427      	str	r4, [sp, #156]	; 0x9c
  406452:	9326      	str	r3, [sp, #152]	; 0x98
  406454:	e888 0060 	stmia.w	r8, {r5, r6}
  406458:	f77f ab68 	ble.w	405b2c <_svfprintf_r+0x3bc>
  40645c:	e6b3      	b.n	4061c6 <_svfprintf_r+0xa56>
  40645e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  406462:	f8cd b01c 	str.w	fp, [sp, #28]
  406466:	ae42      	add	r6, sp, #264	; 0x108
  406468:	3430      	adds	r4, #48	; 0x30
  40646a:	2301      	movs	r3, #1
  40646c:	f806 4d41 	strb.w	r4, [r6, #-65]!
  406470:	930e      	str	r3, [sp, #56]	; 0x38
  406472:	f7ff ba8d 	b.w	405990 <_svfprintf_r+0x220>
  406476:	aa25      	add	r2, sp, #148	; 0x94
  406478:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40647a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40647c:	f002 fa8e 	bl	40899c <__ssprint_r>
  406480:	2800      	cmp	r0, #0
  406482:	f47f aa47 	bne.w	405914 <_svfprintf_r+0x1a4>
  406486:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406488:	46c8      	mov	r8, r9
  40648a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40648c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40648e:	429a      	cmp	r2, r3
  406490:	db44      	blt.n	40651c <_svfprintf_r+0xdac>
  406492:	9b07      	ldr	r3, [sp, #28]
  406494:	07d9      	lsls	r1, r3, #31
  406496:	d441      	bmi.n	40651c <_svfprintf_r+0xdac>
  406498:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40649a:	9812      	ldr	r0, [sp, #72]	; 0x48
  40649c:	1a9a      	subs	r2, r3, r2
  40649e:	1a1d      	subs	r5, r3, r0
  4064a0:	4295      	cmp	r5, r2
  4064a2:	bfa8      	it	ge
  4064a4:	4615      	movge	r5, r2
  4064a6:	2d00      	cmp	r5, #0
  4064a8:	dd0e      	ble.n	4064c8 <_svfprintf_r+0xd58>
  4064aa:	9926      	ldr	r1, [sp, #152]	; 0x98
  4064ac:	f8c8 5004 	str.w	r5, [r8, #4]
  4064b0:	3101      	adds	r1, #1
  4064b2:	4406      	add	r6, r0
  4064b4:	442c      	add	r4, r5
  4064b6:	2907      	cmp	r1, #7
  4064b8:	f8c8 6000 	str.w	r6, [r8]
  4064bc:	9427      	str	r4, [sp, #156]	; 0x9c
  4064be:	9126      	str	r1, [sp, #152]	; 0x98
  4064c0:	f300 823b 	bgt.w	40693a <_svfprintf_r+0x11ca>
  4064c4:	f108 0808 	add.w	r8, r8, #8
  4064c8:	2d00      	cmp	r5, #0
  4064ca:	bfac      	ite	ge
  4064cc:	1b56      	subge	r6, r2, r5
  4064ce:	4616      	movlt	r6, r2
  4064d0:	2e00      	cmp	r6, #0
  4064d2:	f77f ab2d 	ble.w	405b30 <_svfprintf_r+0x3c0>
  4064d6:	2e10      	cmp	r6, #16
  4064d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4064da:	4db0      	ldr	r5, [pc, #704]	; (40679c <_svfprintf_r+0x102c>)
  4064dc:	ddb5      	ble.n	40644a <_svfprintf_r+0xcda>
  4064de:	4622      	mov	r2, r4
  4064e0:	2710      	movs	r7, #16
  4064e2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4064e6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4064e8:	e004      	b.n	4064f4 <_svfprintf_r+0xd84>
  4064ea:	f108 0808 	add.w	r8, r8, #8
  4064ee:	3e10      	subs	r6, #16
  4064f0:	2e10      	cmp	r6, #16
  4064f2:	dda9      	ble.n	406448 <_svfprintf_r+0xcd8>
  4064f4:	3301      	adds	r3, #1
  4064f6:	3210      	adds	r2, #16
  4064f8:	2b07      	cmp	r3, #7
  4064fa:	9227      	str	r2, [sp, #156]	; 0x9c
  4064fc:	9326      	str	r3, [sp, #152]	; 0x98
  4064fe:	e888 00a0 	stmia.w	r8, {r5, r7}
  406502:	ddf2      	ble.n	4064ea <_svfprintf_r+0xd7a>
  406504:	aa25      	add	r2, sp, #148	; 0x94
  406506:	4621      	mov	r1, r4
  406508:	4658      	mov	r0, fp
  40650a:	f002 fa47 	bl	40899c <__ssprint_r>
  40650e:	2800      	cmp	r0, #0
  406510:	f47f aa00 	bne.w	405914 <_svfprintf_r+0x1a4>
  406514:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  406516:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406518:	46c8      	mov	r8, r9
  40651a:	e7e8      	b.n	4064ee <_svfprintf_r+0xd7e>
  40651c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40651e:	9819      	ldr	r0, [sp, #100]	; 0x64
  406520:	991a      	ldr	r1, [sp, #104]	; 0x68
  406522:	f8c8 1000 	str.w	r1, [r8]
  406526:	3301      	adds	r3, #1
  406528:	4404      	add	r4, r0
  40652a:	2b07      	cmp	r3, #7
  40652c:	9427      	str	r4, [sp, #156]	; 0x9c
  40652e:	f8c8 0004 	str.w	r0, [r8, #4]
  406532:	9326      	str	r3, [sp, #152]	; 0x98
  406534:	f300 81f5 	bgt.w	406922 <_svfprintf_r+0x11b2>
  406538:	f108 0808 	add.w	r8, r8, #8
  40653c:	e7ac      	b.n	406498 <_svfprintf_r+0xd28>
  40653e:	9b07      	ldr	r3, [sp, #28]
  406540:	07da      	lsls	r2, r3, #31
  406542:	f53f adfe 	bmi.w	406142 <_svfprintf_r+0x9d2>
  406546:	3701      	adds	r7, #1
  406548:	3401      	adds	r4, #1
  40654a:	2301      	movs	r3, #1
  40654c:	2f07      	cmp	r7, #7
  40654e:	9427      	str	r4, [sp, #156]	; 0x9c
  406550:	9726      	str	r7, [sp, #152]	; 0x98
  406552:	f8c8 6000 	str.w	r6, [r8]
  406556:	f8c8 3004 	str.w	r3, [r8, #4]
  40655a:	f77f ae25 	ble.w	4061a8 <_svfprintf_r+0xa38>
  40655e:	e74a      	b.n	4063f6 <_svfprintf_r+0xc86>
  406560:	aa25      	add	r2, sp, #148	; 0x94
  406562:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406564:	980c      	ldr	r0, [sp, #48]	; 0x30
  406566:	f002 fa19 	bl	40899c <__ssprint_r>
  40656a:	2800      	cmp	r0, #0
  40656c:	f47f a9d2 	bne.w	405914 <_svfprintf_r+0x1a4>
  406570:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406572:	9f26      	ldr	r7, [sp, #152]	; 0x98
  406574:	46c8      	mov	r8, r9
  406576:	e5f2      	b.n	40615e <_svfprintf_r+0x9ee>
  406578:	aa25      	add	r2, sp, #148	; 0x94
  40657a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40657c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40657e:	f002 fa0d 	bl	40899c <__ssprint_r>
  406582:	2800      	cmp	r0, #0
  406584:	f47f a9c6 	bne.w	405914 <_svfprintf_r+0x1a4>
  406588:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40658a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40658c:	46c8      	mov	r8, r9
  40658e:	e5f5      	b.n	40617c <_svfprintf_r+0xa0c>
  406590:	464e      	mov	r6, r9
  406592:	f7ff b9fd 	b.w	405990 <_svfprintf_r+0x220>
  406596:	aa25      	add	r2, sp, #148	; 0x94
  406598:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40659a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40659c:	f002 f9fe 	bl	40899c <__ssprint_r>
  4065a0:	2800      	cmp	r0, #0
  4065a2:	f47f a9b7 	bne.w	405914 <_svfprintf_r+0x1a4>
  4065a6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4065a8:	46c8      	mov	r8, r9
  4065aa:	f7ff ba72 	b.w	405a92 <_svfprintf_r+0x322>
  4065ae:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4065b0:	4622      	mov	r2, r4
  4065b2:	4620      	mov	r0, r4
  4065b4:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4065b6:	4623      	mov	r3, r4
  4065b8:	4621      	mov	r1, r4
  4065ba:	f003 fab5 	bl	409b28 <__aeabi_dcmpun>
  4065be:	2800      	cmp	r0, #0
  4065c0:	f040 8286 	bne.w	406ad0 <_svfprintf_r+0x1360>
  4065c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4065c6:	3301      	adds	r3, #1
  4065c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4065ca:	f023 0320 	bic.w	r3, r3, #32
  4065ce:	930e      	str	r3, [sp, #56]	; 0x38
  4065d0:	f000 81e2 	beq.w	406998 <_svfprintf_r+0x1228>
  4065d4:	2b47      	cmp	r3, #71	; 0x47
  4065d6:	f000 811e 	beq.w	406816 <_svfprintf_r+0x10a6>
  4065da:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4065de:	9307      	str	r3, [sp, #28]
  4065e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4065e2:	1e1f      	subs	r7, r3, #0
  4065e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4065e6:	9308      	str	r3, [sp, #32]
  4065e8:	bfbb      	ittet	lt
  4065ea:	463b      	movlt	r3, r7
  4065ec:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4065f0:	2300      	movge	r3, #0
  4065f2:	232d      	movlt	r3, #45	; 0x2d
  4065f4:	9310      	str	r3, [sp, #64]	; 0x40
  4065f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4065f8:	2b66      	cmp	r3, #102	; 0x66
  4065fa:	f000 81bb 	beq.w	406974 <_svfprintf_r+0x1204>
  4065fe:	2b46      	cmp	r3, #70	; 0x46
  406600:	f000 80df 	beq.w	4067c2 <_svfprintf_r+0x1052>
  406604:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406606:	9a08      	ldr	r2, [sp, #32]
  406608:	2b45      	cmp	r3, #69	; 0x45
  40660a:	bf0c      	ite	eq
  40660c:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40660e:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  406610:	a823      	add	r0, sp, #140	; 0x8c
  406612:	a920      	add	r1, sp, #128	; 0x80
  406614:	bf08      	it	eq
  406616:	1c5d      	addeq	r5, r3, #1
  406618:	9004      	str	r0, [sp, #16]
  40661a:	9103      	str	r1, [sp, #12]
  40661c:	a81f      	add	r0, sp, #124	; 0x7c
  40661e:	2102      	movs	r1, #2
  406620:	463b      	mov	r3, r7
  406622:	9002      	str	r0, [sp, #8]
  406624:	9501      	str	r5, [sp, #4]
  406626:	9100      	str	r1, [sp, #0]
  406628:	980c      	ldr	r0, [sp, #48]	; 0x30
  40662a:	f000 fbbd 	bl	406da8 <_dtoa_r>
  40662e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406630:	2b67      	cmp	r3, #103	; 0x67
  406632:	4606      	mov	r6, r0
  406634:	f040 81e0 	bne.w	4069f8 <_svfprintf_r+0x1288>
  406638:	f01b 0f01 	tst.w	fp, #1
  40663c:	f000 8246 	beq.w	406acc <_svfprintf_r+0x135c>
  406640:	1974      	adds	r4, r6, r5
  406642:	9a16      	ldr	r2, [sp, #88]	; 0x58
  406644:	9808      	ldr	r0, [sp, #32]
  406646:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  406648:	4639      	mov	r1, r7
  40664a:	f003 fa3b 	bl	409ac4 <__aeabi_dcmpeq>
  40664e:	2800      	cmp	r0, #0
  406650:	f040 8165 	bne.w	40691e <_svfprintf_r+0x11ae>
  406654:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  406656:	42a3      	cmp	r3, r4
  406658:	d206      	bcs.n	406668 <_svfprintf_r+0xef8>
  40665a:	2130      	movs	r1, #48	; 0x30
  40665c:	1c5a      	adds	r2, r3, #1
  40665e:	9223      	str	r2, [sp, #140]	; 0x8c
  406660:	7019      	strb	r1, [r3, #0]
  406662:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  406664:	429c      	cmp	r4, r3
  406666:	d8f9      	bhi.n	40665c <_svfprintf_r+0xeec>
  406668:	1b9b      	subs	r3, r3, r6
  40666a:	9313      	str	r3, [sp, #76]	; 0x4c
  40666c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40666e:	2b47      	cmp	r3, #71	; 0x47
  406670:	f000 80e9 	beq.w	406846 <_svfprintf_r+0x10d6>
  406674:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406676:	2b65      	cmp	r3, #101	; 0x65
  406678:	f340 81cd 	ble.w	406a16 <_svfprintf_r+0x12a6>
  40667c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40667e:	2b66      	cmp	r3, #102	; 0x66
  406680:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406682:	9312      	str	r3, [sp, #72]	; 0x48
  406684:	f000 819e 	beq.w	4069c4 <_svfprintf_r+0x1254>
  406688:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40668a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40668c:	4619      	mov	r1, r3
  40668e:	4291      	cmp	r1, r2
  406690:	f300 818a 	bgt.w	4069a8 <_svfprintf_r+0x1238>
  406694:	f01b 0f01 	tst.w	fp, #1
  406698:	f040 8213 	bne.w	406ac2 <_svfprintf_r+0x1352>
  40669c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4066a0:	9308      	str	r3, [sp, #32]
  4066a2:	2367      	movs	r3, #103	; 0x67
  4066a4:	920e      	str	r2, [sp, #56]	; 0x38
  4066a6:	9311      	str	r3, [sp, #68]	; 0x44
  4066a8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4066aa:	2b00      	cmp	r3, #0
  4066ac:	f040 80c4 	bne.w	406838 <_svfprintf_r+0x10c8>
  4066b0:	930a      	str	r3, [sp, #40]	; 0x28
  4066b2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4066b6:	f7ff b973 	b.w	4059a0 <_svfprintf_r+0x230>
  4066ba:	4635      	mov	r5, r6
  4066bc:	460c      	mov	r4, r1
  4066be:	4646      	mov	r6, r8
  4066c0:	4690      	mov	r8, r2
  4066c2:	3301      	adds	r3, #1
  4066c4:	443c      	add	r4, r7
  4066c6:	2b07      	cmp	r3, #7
  4066c8:	9427      	str	r4, [sp, #156]	; 0x9c
  4066ca:	9326      	str	r3, [sp, #152]	; 0x98
  4066cc:	e888 00a0 	stmia.w	r8, {r5, r7}
  4066d0:	f73f aed1 	bgt.w	406476 <_svfprintf_r+0xd06>
  4066d4:	f108 0808 	add.w	r8, r8, #8
  4066d8:	e6d7      	b.n	40648a <_svfprintf_r+0xd1a>
  4066da:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4066dc:	6813      	ldr	r3, [r2, #0]
  4066de:	3204      	adds	r2, #4
  4066e0:	920f      	str	r2, [sp, #60]	; 0x3c
  4066e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4066e4:	601a      	str	r2, [r3, #0]
  4066e6:	f7ff b86a 	b.w	4057be <_svfprintf_r+0x4e>
  4066ea:	aa25      	add	r2, sp, #148	; 0x94
  4066ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4066ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4066f0:	f002 f954 	bl	40899c <__ssprint_r>
  4066f4:	2800      	cmp	r0, #0
  4066f6:	f47f a90d 	bne.w	405914 <_svfprintf_r+0x1a4>
  4066fa:	46c8      	mov	r8, r9
  4066fc:	e48d      	b.n	40601a <_svfprintf_r+0x8aa>
  4066fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406700:	4a27      	ldr	r2, [pc, #156]	; (4067a0 <_svfprintf_r+0x1030>)
  406702:	f8c8 2000 	str.w	r2, [r8]
  406706:	3301      	adds	r3, #1
  406708:	3401      	adds	r4, #1
  40670a:	2201      	movs	r2, #1
  40670c:	2b07      	cmp	r3, #7
  40670e:	9427      	str	r4, [sp, #156]	; 0x9c
  406710:	9326      	str	r3, [sp, #152]	; 0x98
  406712:	f8c8 2004 	str.w	r2, [r8, #4]
  406716:	dc72      	bgt.n	4067fe <_svfprintf_r+0x108e>
  406718:	f108 0808 	add.w	r8, r8, #8
  40671c:	b929      	cbnz	r1, 40672a <_svfprintf_r+0xfba>
  40671e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406720:	b91b      	cbnz	r3, 40672a <_svfprintf_r+0xfba>
  406722:	9b07      	ldr	r3, [sp, #28]
  406724:	07d8      	lsls	r0, r3, #31
  406726:	f57f aa03 	bpl.w	405b30 <_svfprintf_r+0x3c0>
  40672a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40672c:	9819      	ldr	r0, [sp, #100]	; 0x64
  40672e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  406730:	f8c8 2000 	str.w	r2, [r8]
  406734:	3301      	adds	r3, #1
  406736:	4602      	mov	r2, r0
  406738:	4422      	add	r2, r4
  40673a:	2b07      	cmp	r3, #7
  40673c:	9227      	str	r2, [sp, #156]	; 0x9c
  40673e:	f8c8 0004 	str.w	r0, [r8, #4]
  406742:	9326      	str	r3, [sp, #152]	; 0x98
  406744:	f300 818d 	bgt.w	406a62 <_svfprintf_r+0x12f2>
  406748:	f108 0808 	add.w	r8, r8, #8
  40674c:	2900      	cmp	r1, #0
  40674e:	f2c0 8165 	blt.w	406a1c <_svfprintf_r+0x12ac>
  406752:	9913      	ldr	r1, [sp, #76]	; 0x4c
  406754:	f8c8 6000 	str.w	r6, [r8]
  406758:	3301      	adds	r3, #1
  40675a:	188c      	adds	r4, r1, r2
  40675c:	2b07      	cmp	r3, #7
  40675e:	9427      	str	r4, [sp, #156]	; 0x9c
  406760:	9326      	str	r3, [sp, #152]	; 0x98
  406762:	f8c8 1004 	str.w	r1, [r8, #4]
  406766:	f77f a9e1 	ble.w	405b2c <_svfprintf_r+0x3bc>
  40676a:	e52c      	b.n	4061c6 <_svfprintf_r+0xa56>
  40676c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40676e:	9909      	ldr	r1, [sp, #36]	; 0x24
  406770:	6813      	ldr	r3, [r2, #0]
  406772:	17cd      	asrs	r5, r1, #31
  406774:	4608      	mov	r0, r1
  406776:	3204      	adds	r2, #4
  406778:	4629      	mov	r1, r5
  40677a:	920f      	str	r2, [sp, #60]	; 0x3c
  40677c:	e9c3 0100 	strd	r0, r1, [r3]
  406780:	f7ff b81d 	b.w	4057be <_svfprintf_r+0x4e>
  406784:	aa25      	add	r2, sp, #148	; 0x94
  406786:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406788:	980c      	ldr	r0, [sp, #48]	; 0x30
  40678a:	f002 f907 	bl	40899c <__ssprint_r>
  40678e:	2800      	cmp	r0, #0
  406790:	f47f a8c0 	bne.w	405914 <_svfprintf_r+0x1a4>
  406794:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406796:	46c8      	mov	r8, r9
  406798:	e458      	b.n	40604c <_svfprintf_r+0x8dc>
  40679a:	bf00      	nop
  40679c:	0040a3b8 	.word	0x0040a3b8
  4067a0:	0040a3a4 	.word	0x0040a3a4
  4067a4:	2140      	movs	r1, #64	; 0x40
  4067a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4067a8:	f001 fa54 	bl	407c54 <_malloc_r>
  4067ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4067ae:	6010      	str	r0, [r2, #0]
  4067b0:	6110      	str	r0, [r2, #16]
  4067b2:	2800      	cmp	r0, #0
  4067b4:	f000 81f2 	beq.w	406b9c <_svfprintf_r+0x142c>
  4067b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4067ba:	2340      	movs	r3, #64	; 0x40
  4067bc:	6153      	str	r3, [r2, #20]
  4067be:	f7fe bfee 	b.w	40579e <_svfprintf_r+0x2e>
  4067c2:	a823      	add	r0, sp, #140	; 0x8c
  4067c4:	a920      	add	r1, sp, #128	; 0x80
  4067c6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4067c8:	9004      	str	r0, [sp, #16]
  4067ca:	9103      	str	r1, [sp, #12]
  4067cc:	a81f      	add	r0, sp, #124	; 0x7c
  4067ce:	2103      	movs	r1, #3
  4067d0:	9002      	str	r0, [sp, #8]
  4067d2:	9a08      	ldr	r2, [sp, #32]
  4067d4:	9401      	str	r4, [sp, #4]
  4067d6:	463b      	mov	r3, r7
  4067d8:	9100      	str	r1, [sp, #0]
  4067da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4067dc:	f000 fae4 	bl	406da8 <_dtoa_r>
  4067e0:	4625      	mov	r5, r4
  4067e2:	4606      	mov	r6, r0
  4067e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4067e6:	2b46      	cmp	r3, #70	; 0x46
  4067e8:	eb06 0405 	add.w	r4, r6, r5
  4067ec:	f47f af29 	bne.w	406642 <_svfprintf_r+0xed2>
  4067f0:	7833      	ldrb	r3, [r6, #0]
  4067f2:	2b30      	cmp	r3, #48	; 0x30
  4067f4:	f000 8178 	beq.w	406ae8 <_svfprintf_r+0x1378>
  4067f8:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4067fa:	442c      	add	r4, r5
  4067fc:	e721      	b.n	406642 <_svfprintf_r+0xed2>
  4067fe:	aa25      	add	r2, sp, #148	; 0x94
  406800:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406802:	980c      	ldr	r0, [sp, #48]	; 0x30
  406804:	f002 f8ca 	bl	40899c <__ssprint_r>
  406808:	2800      	cmp	r0, #0
  40680a:	f47f a883 	bne.w	405914 <_svfprintf_r+0x1a4>
  40680e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  406810:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406812:	46c8      	mov	r8, r9
  406814:	e782      	b.n	40671c <_svfprintf_r+0xfac>
  406816:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406818:	2b00      	cmp	r3, #0
  40681a:	bf08      	it	eq
  40681c:	2301      	moveq	r3, #1
  40681e:	930a      	str	r3, [sp, #40]	; 0x28
  406820:	e6db      	b.n	4065da <_svfprintf_r+0xe6a>
  406822:	4630      	mov	r0, r6
  406824:	940a      	str	r4, [sp, #40]	; 0x28
  406826:	f002 f84b 	bl	4088c0 <strlen>
  40682a:	950f      	str	r5, [sp, #60]	; 0x3c
  40682c:	900e      	str	r0, [sp, #56]	; 0x38
  40682e:	f8cd b01c 	str.w	fp, [sp, #28]
  406832:	4603      	mov	r3, r0
  406834:	f7ff b9f9 	b.w	405c2a <_svfprintf_r+0x4ba>
  406838:	272d      	movs	r7, #45	; 0x2d
  40683a:	2300      	movs	r3, #0
  40683c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  406840:	930a      	str	r3, [sp, #40]	; 0x28
  406842:	f7ff b8ae 	b.w	4059a2 <_svfprintf_r+0x232>
  406846:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406848:	9312      	str	r3, [sp, #72]	; 0x48
  40684a:	461a      	mov	r2, r3
  40684c:	3303      	adds	r3, #3
  40684e:	db04      	blt.n	40685a <_svfprintf_r+0x10ea>
  406850:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406852:	4619      	mov	r1, r3
  406854:	4291      	cmp	r1, r2
  406856:	f6bf af17 	bge.w	406688 <_svfprintf_r+0xf18>
  40685a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40685c:	3b02      	subs	r3, #2
  40685e:	9311      	str	r3, [sp, #68]	; 0x44
  406860:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  406864:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  406868:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40686a:	3b01      	subs	r3, #1
  40686c:	2b00      	cmp	r3, #0
  40686e:	931f      	str	r3, [sp, #124]	; 0x7c
  406870:	bfbd      	ittte	lt
  406872:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  406874:	f1c3 0301 	rsblt	r3, r3, #1
  406878:	222d      	movlt	r2, #45	; 0x2d
  40687a:	222b      	movge	r2, #43	; 0x2b
  40687c:	2b09      	cmp	r3, #9
  40687e:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  406882:	f340 8116 	ble.w	406ab2 <_svfprintf_r+0x1342>
  406886:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40688a:	4620      	mov	r0, r4
  40688c:	4dab      	ldr	r5, [pc, #684]	; (406b3c <_svfprintf_r+0x13cc>)
  40688e:	e000      	b.n	406892 <_svfprintf_r+0x1122>
  406890:	4610      	mov	r0, r2
  406892:	fb85 1203 	smull	r1, r2, r5, r3
  406896:	17d9      	asrs	r1, r3, #31
  406898:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  40689c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4068a0:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4068a4:	3230      	adds	r2, #48	; 0x30
  4068a6:	2909      	cmp	r1, #9
  4068a8:	f800 2c01 	strb.w	r2, [r0, #-1]
  4068ac:	460b      	mov	r3, r1
  4068ae:	f100 32ff 	add.w	r2, r0, #4294967295
  4068b2:	dced      	bgt.n	406890 <_svfprintf_r+0x1120>
  4068b4:	3330      	adds	r3, #48	; 0x30
  4068b6:	3802      	subs	r0, #2
  4068b8:	b2d9      	uxtb	r1, r3
  4068ba:	4284      	cmp	r4, r0
  4068bc:	f802 1c01 	strb.w	r1, [r2, #-1]
  4068c0:	f240 8165 	bls.w	406b8e <_svfprintf_r+0x141e>
  4068c4:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4068c8:	4613      	mov	r3, r2
  4068ca:	e001      	b.n	4068d0 <_svfprintf_r+0x1160>
  4068cc:	f813 1b01 	ldrb.w	r1, [r3], #1
  4068d0:	f800 1b01 	strb.w	r1, [r0], #1
  4068d4:	42a3      	cmp	r3, r4
  4068d6:	d1f9      	bne.n	4068cc <_svfprintf_r+0x115c>
  4068d8:	3301      	adds	r3, #1
  4068da:	1a9b      	subs	r3, r3, r2
  4068dc:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4068e0:	4413      	add	r3, r2
  4068e2:	aa21      	add	r2, sp, #132	; 0x84
  4068e4:	1a9b      	subs	r3, r3, r2
  4068e6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4068e8:	931b      	str	r3, [sp, #108]	; 0x6c
  4068ea:	2a01      	cmp	r2, #1
  4068ec:	4413      	add	r3, r2
  4068ee:	930e      	str	r3, [sp, #56]	; 0x38
  4068f0:	f340 8119 	ble.w	406b26 <_svfprintf_r+0x13b6>
  4068f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4068f6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4068f8:	4413      	add	r3, r2
  4068fa:	930e      	str	r3, [sp, #56]	; 0x38
  4068fc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  406900:	9308      	str	r3, [sp, #32]
  406902:	2300      	movs	r3, #0
  406904:	9312      	str	r3, [sp, #72]	; 0x48
  406906:	e6cf      	b.n	4066a8 <_svfprintf_r+0xf38>
  406908:	aa25      	add	r2, sp, #148	; 0x94
  40690a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40690c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40690e:	f002 f845 	bl	40899c <__ssprint_r>
  406912:	2800      	cmp	r0, #0
  406914:	f47e affe 	bne.w	405914 <_svfprintf_r+0x1a4>
  406918:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40691a:	46c8      	mov	r8, r9
  40691c:	e4d7      	b.n	4062ce <_svfprintf_r+0xb5e>
  40691e:	4623      	mov	r3, r4
  406920:	e6a2      	b.n	406668 <_svfprintf_r+0xef8>
  406922:	aa25      	add	r2, sp, #148	; 0x94
  406924:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406926:	980c      	ldr	r0, [sp, #48]	; 0x30
  406928:	f002 f838 	bl	40899c <__ssprint_r>
  40692c:	2800      	cmp	r0, #0
  40692e:	f47e aff1 	bne.w	405914 <_svfprintf_r+0x1a4>
  406932:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  406934:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406936:	46c8      	mov	r8, r9
  406938:	e5ae      	b.n	406498 <_svfprintf_r+0xd28>
  40693a:	aa25      	add	r2, sp, #148	; 0x94
  40693c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40693e:	980c      	ldr	r0, [sp, #48]	; 0x30
  406940:	f002 f82c 	bl	40899c <__ssprint_r>
  406944:	2800      	cmp	r0, #0
  406946:	f47e afe5 	bne.w	405914 <_svfprintf_r+0x1a4>
  40694a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40694c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40694e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406950:	1a9a      	subs	r2, r3, r2
  406952:	46c8      	mov	r8, r9
  406954:	e5b8      	b.n	4064c8 <_svfprintf_r+0xd58>
  406956:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406958:	9612      	str	r6, [sp, #72]	; 0x48
  40695a:	2b06      	cmp	r3, #6
  40695c:	bf28      	it	cs
  40695e:	2306      	movcs	r3, #6
  406960:	960a      	str	r6, [sp, #40]	; 0x28
  406962:	4637      	mov	r7, r6
  406964:	9308      	str	r3, [sp, #32]
  406966:	950f      	str	r5, [sp, #60]	; 0x3c
  406968:	f8cd b01c 	str.w	fp, [sp, #28]
  40696c:	930e      	str	r3, [sp, #56]	; 0x38
  40696e:	4e74      	ldr	r6, [pc, #464]	; (406b40 <_svfprintf_r+0x13d0>)
  406970:	f7ff b816 	b.w	4059a0 <_svfprintf_r+0x230>
  406974:	a823      	add	r0, sp, #140	; 0x8c
  406976:	a920      	add	r1, sp, #128	; 0x80
  406978:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40697a:	9004      	str	r0, [sp, #16]
  40697c:	9103      	str	r1, [sp, #12]
  40697e:	a81f      	add	r0, sp, #124	; 0x7c
  406980:	2103      	movs	r1, #3
  406982:	9002      	str	r0, [sp, #8]
  406984:	9a08      	ldr	r2, [sp, #32]
  406986:	9501      	str	r5, [sp, #4]
  406988:	463b      	mov	r3, r7
  40698a:	9100      	str	r1, [sp, #0]
  40698c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40698e:	f000 fa0b 	bl	406da8 <_dtoa_r>
  406992:	4606      	mov	r6, r0
  406994:	1944      	adds	r4, r0, r5
  406996:	e72b      	b.n	4067f0 <_svfprintf_r+0x1080>
  406998:	2306      	movs	r3, #6
  40699a:	930a      	str	r3, [sp, #40]	; 0x28
  40699c:	e61d      	b.n	4065da <_svfprintf_r+0xe6a>
  40699e:	272d      	movs	r7, #45	; 0x2d
  4069a0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4069a4:	f7ff bacd 	b.w	405f42 <_svfprintf_r+0x7d2>
  4069a8:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4069aa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4069ac:	4413      	add	r3, r2
  4069ae:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4069b0:	930e      	str	r3, [sp, #56]	; 0x38
  4069b2:	2a00      	cmp	r2, #0
  4069b4:	f340 80b0 	ble.w	406b18 <_svfprintf_r+0x13a8>
  4069b8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4069bc:	9308      	str	r3, [sp, #32]
  4069be:	2367      	movs	r3, #103	; 0x67
  4069c0:	9311      	str	r3, [sp, #68]	; 0x44
  4069c2:	e671      	b.n	4066a8 <_svfprintf_r+0xf38>
  4069c4:	2b00      	cmp	r3, #0
  4069c6:	f340 80c3 	ble.w	406b50 <_svfprintf_r+0x13e0>
  4069ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4069cc:	2a00      	cmp	r2, #0
  4069ce:	f040 8099 	bne.w	406b04 <_svfprintf_r+0x1394>
  4069d2:	f01b 0f01 	tst.w	fp, #1
  4069d6:	f040 8095 	bne.w	406b04 <_svfprintf_r+0x1394>
  4069da:	9308      	str	r3, [sp, #32]
  4069dc:	930e      	str	r3, [sp, #56]	; 0x38
  4069de:	e663      	b.n	4066a8 <_svfprintf_r+0xf38>
  4069e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4069e2:	9308      	str	r3, [sp, #32]
  4069e4:	930e      	str	r3, [sp, #56]	; 0x38
  4069e6:	900a      	str	r0, [sp, #40]	; 0x28
  4069e8:	950f      	str	r5, [sp, #60]	; 0x3c
  4069ea:	f8cd b01c 	str.w	fp, [sp, #28]
  4069ee:	9012      	str	r0, [sp, #72]	; 0x48
  4069f0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4069f4:	f7fe bfd4 	b.w	4059a0 <_svfprintf_r+0x230>
  4069f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4069fa:	2b47      	cmp	r3, #71	; 0x47
  4069fc:	f47f ae20 	bne.w	406640 <_svfprintf_r+0xed0>
  406a00:	f01b 0f01 	tst.w	fp, #1
  406a04:	f47f aeee 	bne.w	4067e4 <_svfprintf_r+0x1074>
  406a08:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  406a0a:	1b9b      	subs	r3, r3, r6
  406a0c:	9313      	str	r3, [sp, #76]	; 0x4c
  406a0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406a10:	2b47      	cmp	r3, #71	; 0x47
  406a12:	f43f af18 	beq.w	406846 <_svfprintf_r+0x10d6>
  406a16:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406a18:	9312      	str	r3, [sp, #72]	; 0x48
  406a1a:	e721      	b.n	406860 <_svfprintf_r+0x10f0>
  406a1c:	424f      	negs	r7, r1
  406a1e:	3110      	adds	r1, #16
  406a20:	4d48      	ldr	r5, [pc, #288]	; (406b44 <_svfprintf_r+0x13d4>)
  406a22:	da2f      	bge.n	406a84 <_svfprintf_r+0x1314>
  406a24:	2410      	movs	r4, #16
  406a26:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  406a2a:	e004      	b.n	406a36 <_svfprintf_r+0x12c6>
  406a2c:	f108 0808 	add.w	r8, r8, #8
  406a30:	3f10      	subs	r7, #16
  406a32:	2f10      	cmp	r7, #16
  406a34:	dd26      	ble.n	406a84 <_svfprintf_r+0x1314>
  406a36:	3301      	adds	r3, #1
  406a38:	3210      	adds	r2, #16
  406a3a:	2b07      	cmp	r3, #7
  406a3c:	9227      	str	r2, [sp, #156]	; 0x9c
  406a3e:	9326      	str	r3, [sp, #152]	; 0x98
  406a40:	f8c8 5000 	str.w	r5, [r8]
  406a44:	f8c8 4004 	str.w	r4, [r8, #4]
  406a48:	ddf0      	ble.n	406a2c <_svfprintf_r+0x12bc>
  406a4a:	aa25      	add	r2, sp, #148	; 0x94
  406a4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406a4e:	4658      	mov	r0, fp
  406a50:	f001 ffa4 	bl	40899c <__ssprint_r>
  406a54:	2800      	cmp	r0, #0
  406a56:	f47e af5d 	bne.w	405914 <_svfprintf_r+0x1a4>
  406a5a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  406a5c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406a5e:	46c8      	mov	r8, r9
  406a60:	e7e6      	b.n	406a30 <_svfprintf_r+0x12c0>
  406a62:	aa25      	add	r2, sp, #148	; 0x94
  406a64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406a66:	980c      	ldr	r0, [sp, #48]	; 0x30
  406a68:	f001 ff98 	bl	40899c <__ssprint_r>
  406a6c:	2800      	cmp	r0, #0
  406a6e:	f47e af51 	bne.w	405914 <_svfprintf_r+0x1a4>
  406a72:	991f      	ldr	r1, [sp, #124]	; 0x7c
  406a74:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  406a76:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406a78:	46c8      	mov	r8, r9
  406a7a:	e667      	b.n	40674c <_svfprintf_r+0xfdc>
  406a7c:	2000      	movs	r0, #0
  406a7e:	900a      	str	r0, [sp, #40]	; 0x28
  406a80:	f7fe bed0 	b.w	405824 <_svfprintf_r+0xb4>
  406a84:	3301      	adds	r3, #1
  406a86:	443a      	add	r2, r7
  406a88:	2b07      	cmp	r3, #7
  406a8a:	e888 00a0 	stmia.w	r8, {r5, r7}
  406a8e:	9227      	str	r2, [sp, #156]	; 0x9c
  406a90:	9326      	str	r3, [sp, #152]	; 0x98
  406a92:	f108 0808 	add.w	r8, r8, #8
  406a96:	f77f ae5c 	ble.w	406752 <_svfprintf_r+0xfe2>
  406a9a:	aa25      	add	r2, sp, #148	; 0x94
  406a9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406a9e:	980c      	ldr	r0, [sp, #48]	; 0x30
  406aa0:	f001 ff7c 	bl	40899c <__ssprint_r>
  406aa4:	2800      	cmp	r0, #0
  406aa6:	f47e af35 	bne.w	405914 <_svfprintf_r+0x1a4>
  406aaa:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  406aac:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406aae:	46c8      	mov	r8, r9
  406ab0:	e64f      	b.n	406752 <_svfprintf_r+0xfe2>
  406ab2:	3330      	adds	r3, #48	; 0x30
  406ab4:	2230      	movs	r2, #48	; 0x30
  406ab6:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  406aba:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  406abe:	ab22      	add	r3, sp, #136	; 0x88
  406ac0:	e70f      	b.n	4068e2 <_svfprintf_r+0x1172>
  406ac2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406ac4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  406ac6:	4413      	add	r3, r2
  406ac8:	930e      	str	r3, [sp, #56]	; 0x38
  406aca:	e775      	b.n	4069b8 <_svfprintf_r+0x1248>
  406acc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  406ace:	e5cb      	b.n	406668 <_svfprintf_r+0xef8>
  406ad0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406ad2:	4e1d      	ldr	r6, [pc, #116]	; (406b48 <_svfprintf_r+0x13d8>)
  406ad4:	2b00      	cmp	r3, #0
  406ad6:	bfb6      	itet	lt
  406ad8:	272d      	movlt	r7, #45	; 0x2d
  406ada:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  406ade:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  406ae2:	4b1a      	ldr	r3, [pc, #104]	; (406b4c <_svfprintf_r+0x13dc>)
  406ae4:	f7ff ba2f 	b.w	405f46 <_svfprintf_r+0x7d6>
  406ae8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  406aea:	9808      	ldr	r0, [sp, #32]
  406aec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  406aee:	4639      	mov	r1, r7
  406af0:	f002 ffe8 	bl	409ac4 <__aeabi_dcmpeq>
  406af4:	2800      	cmp	r0, #0
  406af6:	f47f ae7f 	bne.w	4067f8 <_svfprintf_r+0x1088>
  406afa:	f1c5 0501 	rsb	r5, r5, #1
  406afe:	951f      	str	r5, [sp, #124]	; 0x7c
  406b00:	442c      	add	r4, r5
  406b02:	e59e      	b.n	406642 <_svfprintf_r+0xed2>
  406b04:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406b06:	9a19      	ldr	r2, [sp, #100]	; 0x64
  406b08:	4413      	add	r3, r2
  406b0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406b0c:	441a      	add	r2, r3
  406b0e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  406b12:	920e      	str	r2, [sp, #56]	; 0x38
  406b14:	9308      	str	r3, [sp, #32]
  406b16:	e5c7      	b.n	4066a8 <_svfprintf_r+0xf38>
  406b18:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406b1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406b1c:	f1c3 0301 	rsb	r3, r3, #1
  406b20:	441a      	add	r2, r3
  406b22:	4613      	mov	r3, r2
  406b24:	e7d0      	b.n	406ac8 <_svfprintf_r+0x1358>
  406b26:	f01b 0301 	ands.w	r3, fp, #1
  406b2a:	9312      	str	r3, [sp, #72]	; 0x48
  406b2c:	f47f aee2 	bne.w	4068f4 <_svfprintf_r+0x1184>
  406b30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406b32:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  406b36:	9308      	str	r3, [sp, #32]
  406b38:	e5b6      	b.n	4066a8 <_svfprintf_r+0xf38>
  406b3a:	bf00      	nop
  406b3c:	66666667 	.word	0x66666667
  406b40:	0040a39c 	.word	0x0040a39c
  406b44:	0040a3b8 	.word	0x0040a3b8
  406b48:	0040a370 	.word	0x0040a370
  406b4c:	0040a36c 	.word	0x0040a36c
  406b50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406b52:	b913      	cbnz	r3, 406b5a <_svfprintf_r+0x13ea>
  406b54:	f01b 0f01 	tst.w	fp, #1
  406b58:	d002      	beq.n	406b60 <_svfprintf_r+0x13f0>
  406b5a:	9b19      	ldr	r3, [sp, #100]	; 0x64
  406b5c:	3301      	adds	r3, #1
  406b5e:	e7d4      	b.n	406b0a <_svfprintf_r+0x139a>
  406b60:	2301      	movs	r3, #1
  406b62:	e73a      	b.n	4069da <_svfprintf_r+0x126a>
  406b64:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  406b66:	f89a 3001 	ldrb.w	r3, [sl, #1]
  406b6a:	6828      	ldr	r0, [r5, #0]
  406b6c:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  406b70:	900a      	str	r0, [sp, #40]	; 0x28
  406b72:	4628      	mov	r0, r5
  406b74:	3004      	adds	r0, #4
  406b76:	46a2      	mov	sl, r4
  406b78:	900f      	str	r0, [sp, #60]	; 0x3c
  406b7a:	f7fe be51 	b.w	405820 <_svfprintf_r+0xb0>
  406b7e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406b82:	f7ff b867 	b.w	405c54 <_svfprintf_r+0x4e4>
  406b86:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406b8a:	f7ff ba15 	b.w	405fb8 <_svfprintf_r+0x848>
  406b8e:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  406b92:	e6a6      	b.n	4068e2 <_svfprintf_r+0x1172>
  406b94:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406b98:	f7ff b8eb 	b.w	405d72 <_svfprintf_r+0x602>
  406b9c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406b9e:	230c      	movs	r3, #12
  406ba0:	6013      	str	r3, [r2, #0]
  406ba2:	f04f 33ff 	mov.w	r3, #4294967295
  406ba6:	9309      	str	r3, [sp, #36]	; 0x24
  406ba8:	f7fe bebd 	b.w	405926 <_svfprintf_r+0x1b6>
  406bac:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406bb0:	f7ff b99a 	b.w	405ee8 <_svfprintf_r+0x778>
  406bb4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406bb8:	f7ff b976 	b.w	405ea8 <_svfprintf_r+0x738>
  406bbc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406bc0:	f7ff b959 	b.w	405e76 <_svfprintf_r+0x706>
  406bc4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406bc8:	f7ff b912 	b.w	405df0 <_svfprintf_r+0x680>

00406bcc <_vsnprintf_r>:
  406bcc:	b570      	push	{r4, r5, r6, lr}
  406bce:	1e14      	subs	r4, r2, #0
  406bd0:	b09a      	sub	sp, #104	; 0x68
  406bd2:	4605      	mov	r5, r0
  406bd4:	db2e      	blt.n	406c34 <_vsnprintf_r+0x68>
  406bd6:	461a      	mov	r2, r3
  406bd8:	f44f 7302 	mov.w	r3, #520	; 0x208
  406bdc:	9100      	str	r1, [sp, #0]
  406bde:	9104      	str	r1, [sp, #16]
  406be0:	f8ad 300c 	strh.w	r3, [sp, #12]
  406be4:	d011      	beq.n	406c0a <_vsnprintf_r+0x3e>
  406be6:	3c01      	subs	r4, #1
  406be8:	f64f 76ff 	movw	r6, #65535	; 0xffff
  406bec:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  406bee:	9402      	str	r4, [sp, #8]
  406bf0:	4669      	mov	r1, sp
  406bf2:	9405      	str	r4, [sp, #20]
  406bf4:	f8ad 600e 	strh.w	r6, [sp, #14]
  406bf8:	f7fe fdba 	bl	405770 <_svfprintf_r>
  406bfc:	1c42      	adds	r2, r0, #1
  406bfe:	db12      	blt.n	406c26 <_vsnprintf_r+0x5a>
  406c00:	9b00      	ldr	r3, [sp, #0]
  406c02:	2200      	movs	r2, #0
  406c04:	701a      	strb	r2, [r3, #0]
  406c06:	b01a      	add	sp, #104	; 0x68
  406c08:	bd70      	pop	{r4, r5, r6, pc}
  406c0a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  406c0c:	9402      	str	r4, [sp, #8]
  406c0e:	f64f 76ff 	movw	r6, #65535	; 0xffff
  406c12:	4669      	mov	r1, sp
  406c14:	9405      	str	r4, [sp, #20]
  406c16:	f8ad 600e 	strh.w	r6, [sp, #14]
  406c1a:	f7fe fda9 	bl	405770 <_svfprintf_r>
  406c1e:	1c43      	adds	r3, r0, #1
  406c20:	db04      	blt.n	406c2c <_vsnprintf_r+0x60>
  406c22:	b01a      	add	sp, #104	; 0x68
  406c24:	bd70      	pop	{r4, r5, r6, pc}
  406c26:	238b      	movs	r3, #139	; 0x8b
  406c28:	602b      	str	r3, [r5, #0]
  406c2a:	e7e9      	b.n	406c00 <_vsnprintf_r+0x34>
  406c2c:	238b      	movs	r3, #139	; 0x8b
  406c2e:	602b      	str	r3, [r5, #0]
  406c30:	b01a      	add	sp, #104	; 0x68
  406c32:	bd70      	pop	{r4, r5, r6, pc}
  406c34:	238b      	movs	r3, #139	; 0x8b
  406c36:	6003      	str	r3, [r0, #0]
  406c38:	f04f 30ff 	mov.w	r0, #4294967295
  406c3c:	e7f1      	b.n	406c22 <_vsnprintf_r+0x56>
  406c3e:	bf00      	nop

00406c40 <vsnprintf>:
  406c40:	b510      	push	{r4, lr}
  406c42:	b082      	sub	sp, #8
  406c44:	4c05      	ldr	r4, [pc, #20]	; (406c5c <vsnprintf+0x1c>)
  406c46:	9300      	str	r3, [sp, #0]
  406c48:	6824      	ldr	r4, [r4, #0]
  406c4a:	4613      	mov	r3, r2
  406c4c:	460a      	mov	r2, r1
  406c4e:	4601      	mov	r1, r0
  406c50:	4620      	mov	r0, r4
  406c52:	f7ff ffbb 	bl	406bcc <_vsnprintf_r>
  406c56:	b002      	add	sp, #8
  406c58:	bd10      	pop	{r4, pc}
  406c5a:	bf00      	nop
  406c5c:	2000024c 	.word	0x2000024c

00406c60 <register_fini>:
  406c60:	4b02      	ldr	r3, [pc, #8]	; (406c6c <register_fini+0xc>)
  406c62:	b113      	cbz	r3, 406c6a <register_fini+0xa>
  406c64:	4802      	ldr	r0, [pc, #8]	; (406c70 <register_fini+0x10>)
  406c66:	f000 b805 	b.w	406c74 <atexit>
  406c6a:	4770      	bx	lr
  406c6c:	00000000 	.word	0x00000000
  406c70:	00407bfd 	.word	0x00407bfd

00406c74 <atexit>:
  406c74:	2300      	movs	r3, #0
  406c76:	4601      	mov	r1, r0
  406c78:	461a      	mov	r2, r3
  406c7a:	4618      	mov	r0, r3
  406c7c:	f001 bf0c 	b.w	408a98 <__register_exitproc>

00406c80 <quorem>:
  406c80:	6902      	ldr	r2, [r0, #16]
  406c82:	690b      	ldr	r3, [r1, #16]
  406c84:	4293      	cmp	r3, r2
  406c86:	f300 808d 	bgt.w	406da4 <quorem+0x124>
  406c8a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406c8e:	f103 38ff 	add.w	r8, r3, #4294967295
  406c92:	f101 0714 	add.w	r7, r1, #20
  406c96:	f100 0b14 	add.w	fp, r0, #20
  406c9a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  406c9e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  406ca2:	ea4f 0488 	mov.w	r4, r8, lsl #2
  406ca6:	b083      	sub	sp, #12
  406ca8:	3201      	adds	r2, #1
  406caa:	fbb3 f9f2 	udiv	r9, r3, r2
  406cae:	eb0b 0304 	add.w	r3, fp, r4
  406cb2:	9400      	str	r4, [sp, #0]
  406cb4:	eb07 0a04 	add.w	sl, r7, r4
  406cb8:	9301      	str	r3, [sp, #4]
  406cba:	f1b9 0f00 	cmp.w	r9, #0
  406cbe:	d039      	beq.n	406d34 <quorem+0xb4>
  406cc0:	2500      	movs	r5, #0
  406cc2:	462e      	mov	r6, r5
  406cc4:	46bc      	mov	ip, r7
  406cc6:	46de      	mov	lr, fp
  406cc8:	f85c 4b04 	ldr.w	r4, [ip], #4
  406ccc:	f8de 3000 	ldr.w	r3, [lr]
  406cd0:	b2a2      	uxth	r2, r4
  406cd2:	fb09 5502 	mla	r5, r9, r2, r5
  406cd6:	0c22      	lsrs	r2, r4, #16
  406cd8:	0c2c      	lsrs	r4, r5, #16
  406cda:	fb09 4202 	mla	r2, r9, r2, r4
  406cde:	b2ad      	uxth	r5, r5
  406ce0:	1b75      	subs	r5, r6, r5
  406ce2:	b296      	uxth	r6, r2
  406ce4:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  406ce8:	fa15 f383 	uxtah	r3, r5, r3
  406cec:	eb06 4623 	add.w	r6, r6, r3, asr #16
  406cf0:	b29b      	uxth	r3, r3
  406cf2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  406cf6:	45e2      	cmp	sl, ip
  406cf8:	ea4f 4512 	mov.w	r5, r2, lsr #16
  406cfc:	f84e 3b04 	str.w	r3, [lr], #4
  406d00:	ea4f 4626 	mov.w	r6, r6, asr #16
  406d04:	d2e0      	bcs.n	406cc8 <quorem+0x48>
  406d06:	9b00      	ldr	r3, [sp, #0]
  406d08:	f85b 3003 	ldr.w	r3, [fp, r3]
  406d0c:	b993      	cbnz	r3, 406d34 <quorem+0xb4>
  406d0e:	9c01      	ldr	r4, [sp, #4]
  406d10:	1f23      	subs	r3, r4, #4
  406d12:	459b      	cmp	fp, r3
  406d14:	d20c      	bcs.n	406d30 <quorem+0xb0>
  406d16:	f854 3c04 	ldr.w	r3, [r4, #-4]
  406d1a:	b94b      	cbnz	r3, 406d30 <quorem+0xb0>
  406d1c:	f1a4 0308 	sub.w	r3, r4, #8
  406d20:	e002      	b.n	406d28 <quorem+0xa8>
  406d22:	681a      	ldr	r2, [r3, #0]
  406d24:	3b04      	subs	r3, #4
  406d26:	b91a      	cbnz	r2, 406d30 <quorem+0xb0>
  406d28:	459b      	cmp	fp, r3
  406d2a:	f108 38ff 	add.w	r8, r8, #4294967295
  406d2e:	d3f8      	bcc.n	406d22 <quorem+0xa2>
  406d30:	f8c0 8010 	str.w	r8, [r0, #16]
  406d34:	4604      	mov	r4, r0
  406d36:	f001 fc9d 	bl	408674 <__mcmp>
  406d3a:	2800      	cmp	r0, #0
  406d3c:	db2e      	blt.n	406d9c <quorem+0x11c>
  406d3e:	f109 0901 	add.w	r9, r9, #1
  406d42:	465d      	mov	r5, fp
  406d44:	2300      	movs	r3, #0
  406d46:	f857 1b04 	ldr.w	r1, [r7], #4
  406d4a:	6828      	ldr	r0, [r5, #0]
  406d4c:	b28a      	uxth	r2, r1
  406d4e:	1a9a      	subs	r2, r3, r2
  406d50:	0c0b      	lsrs	r3, r1, #16
  406d52:	fa12 f280 	uxtah	r2, r2, r0
  406d56:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  406d5a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  406d5e:	b292      	uxth	r2, r2
  406d60:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406d64:	45ba      	cmp	sl, r7
  406d66:	f845 2b04 	str.w	r2, [r5], #4
  406d6a:	ea4f 4323 	mov.w	r3, r3, asr #16
  406d6e:	d2ea      	bcs.n	406d46 <quorem+0xc6>
  406d70:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  406d74:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  406d78:	b982      	cbnz	r2, 406d9c <quorem+0x11c>
  406d7a:	1f1a      	subs	r2, r3, #4
  406d7c:	4593      	cmp	fp, r2
  406d7e:	d20b      	bcs.n	406d98 <quorem+0x118>
  406d80:	f853 2c04 	ldr.w	r2, [r3, #-4]
  406d84:	b942      	cbnz	r2, 406d98 <quorem+0x118>
  406d86:	3b08      	subs	r3, #8
  406d88:	e002      	b.n	406d90 <quorem+0x110>
  406d8a:	681a      	ldr	r2, [r3, #0]
  406d8c:	3b04      	subs	r3, #4
  406d8e:	b91a      	cbnz	r2, 406d98 <quorem+0x118>
  406d90:	459b      	cmp	fp, r3
  406d92:	f108 38ff 	add.w	r8, r8, #4294967295
  406d96:	d3f8      	bcc.n	406d8a <quorem+0x10a>
  406d98:	f8c4 8010 	str.w	r8, [r4, #16]
  406d9c:	4648      	mov	r0, r9
  406d9e:	b003      	add	sp, #12
  406da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406da4:	2000      	movs	r0, #0
  406da6:	4770      	bx	lr

00406da8 <_dtoa_r>:
  406da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406dac:	6c01      	ldr	r1, [r0, #64]	; 0x40
  406dae:	b09b      	sub	sp, #108	; 0x6c
  406db0:	4604      	mov	r4, r0
  406db2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  406db4:	4692      	mov	sl, r2
  406db6:	469b      	mov	fp, r3
  406db8:	b141      	cbz	r1, 406dcc <_dtoa_r+0x24>
  406dba:	6c42      	ldr	r2, [r0, #68]	; 0x44
  406dbc:	604a      	str	r2, [r1, #4]
  406dbe:	2301      	movs	r3, #1
  406dc0:	4093      	lsls	r3, r2
  406dc2:	608b      	str	r3, [r1, #8]
  406dc4:	f001 fa7e 	bl	4082c4 <_Bfree>
  406dc8:	2300      	movs	r3, #0
  406dca:	6423      	str	r3, [r4, #64]	; 0x40
  406dcc:	f1bb 0f00 	cmp.w	fp, #0
  406dd0:	465d      	mov	r5, fp
  406dd2:	db35      	blt.n	406e40 <_dtoa_r+0x98>
  406dd4:	2300      	movs	r3, #0
  406dd6:	6033      	str	r3, [r6, #0]
  406dd8:	4b9d      	ldr	r3, [pc, #628]	; (407050 <_dtoa_r+0x2a8>)
  406dda:	43ab      	bics	r3, r5
  406ddc:	d015      	beq.n	406e0a <_dtoa_r+0x62>
  406dde:	4650      	mov	r0, sl
  406de0:	4659      	mov	r1, fp
  406de2:	2200      	movs	r2, #0
  406de4:	2300      	movs	r3, #0
  406de6:	f002 fe6d 	bl	409ac4 <__aeabi_dcmpeq>
  406dea:	4680      	mov	r8, r0
  406dec:	2800      	cmp	r0, #0
  406dee:	d02d      	beq.n	406e4c <_dtoa_r+0xa4>
  406df0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  406df2:	2301      	movs	r3, #1
  406df4:	6013      	str	r3, [r2, #0]
  406df6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  406df8:	2b00      	cmp	r3, #0
  406dfa:	f000 80bd 	beq.w	406f78 <_dtoa_r+0x1d0>
  406dfe:	4895      	ldr	r0, [pc, #596]	; (407054 <_dtoa_r+0x2ac>)
  406e00:	6018      	str	r0, [r3, #0]
  406e02:	3801      	subs	r0, #1
  406e04:	b01b      	add	sp, #108	; 0x6c
  406e06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406e0a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  406e0c:	f242 730f 	movw	r3, #9999	; 0x270f
  406e10:	6013      	str	r3, [r2, #0]
  406e12:	f1ba 0f00 	cmp.w	sl, #0
  406e16:	d10d      	bne.n	406e34 <_dtoa_r+0x8c>
  406e18:	f3c5 0513 	ubfx	r5, r5, #0, #20
  406e1c:	b955      	cbnz	r5, 406e34 <_dtoa_r+0x8c>
  406e1e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  406e20:	488d      	ldr	r0, [pc, #564]	; (407058 <_dtoa_r+0x2b0>)
  406e22:	2b00      	cmp	r3, #0
  406e24:	d0ee      	beq.n	406e04 <_dtoa_r+0x5c>
  406e26:	f100 0308 	add.w	r3, r0, #8
  406e2a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  406e2c:	6013      	str	r3, [r2, #0]
  406e2e:	b01b      	add	sp, #108	; 0x6c
  406e30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406e34:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  406e36:	4889      	ldr	r0, [pc, #548]	; (40705c <_dtoa_r+0x2b4>)
  406e38:	2b00      	cmp	r3, #0
  406e3a:	d0e3      	beq.n	406e04 <_dtoa_r+0x5c>
  406e3c:	1cc3      	adds	r3, r0, #3
  406e3e:	e7f4      	b.n	406e2a <_dtoa_r+0x82>
  406e40:	2301      	movs	r3, #1
  406e42:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  406e46:	6033      	str	r3, [r6, #0]
  406e48:	46ab      	mov	fp, r5
  406e4a:	e7c5      	b.n	406dd8 <_dtoa_r+0x30>
  406e4c:	aa18      	add	r2, sp, #96	; 0x60
  406e4e:	ab19      	add	r3, sp, #100	; 0x64
  406e50:	9201      	str	r2, [sp, #4]
  406e52:	9300      	str	r3, [sp, #0]
  406e54:	4652      	mov	r2, sl
  406e56:	465b      	mov	r3, fp
  406e58:	4620      	mov	r0, r4
  406e5a:	f001 fcab 	bl	4087b4 <__d2b>
  406e5e:	0d2b      	lsrs	r3, r5, #20
  406e60:	4681      	mov	r9, r0
  406e62:	d071      	beq.n	406f48 <_dtoa_r+0x1a0>
  406e64:	f3cb 0213 	ubfx	r2, fp, #0, #20
  406e68:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  406e6c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  406e6e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  406e72:	4650      	mov	r0, sl
  406e74:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  406e78:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  406e7c:	2200      	movs	r2, #0
  406e7e:	4b78      	ldr	r3, [pc, #480]	; (407060 <_dtoa_r+0x2b8>)
  406e80:	f002 fa04 	bl	40928c <__aeabi_dsub>
  406e84:	a36c      	add	r3, pc, #432	; (adr r3, 407038 <_dtoa_r+0x290>)
  406e86:	e9d3 2300 	ldrd	r2, r3, [r3]
  406e8a:	f002 fbb3 	bl	4095f4 <__aeabi_dmul>
  406e8e:	a36c      	add	r3, pc, #432	; (adr r3, 407040 <_dtoa_r+0x298>)
  406e90:	e9d3 2300 	ldrd	r2, r3, [r3]
  406e94:	f002 f9fc 	bl	409290 <__adddf3>
  406e98:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406e9c:	4630      	mov	r0, r6
  406e9e:	f002 fb43 	bl	409528 <__aeabi_i2d>
  406ea2:	a369      	add	r3, pc, #420	; (adr r3, 407048 <_dtoa_r+0x2a0>)
  406ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
  406ea8:	f002 fba4 	bl	4095f4 <__aeabi_dmul>
  406eac:	4602      	mov	r2, r0
  406eae:	460b      	mov	r3, r1
  406eb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406eb4:	f002 f9ec 	bl	409290 <__adddf3>
  406eb8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  406ebc:	f002 fe4a 	bl	409b54 <__aeabi_d2iz>
  406ec0:	2200      	movs	r2, #0
  406ec2:	9002      	str	r0, [sp, #8]
  406ec4:	2300      	movs	r3, #0
  406ec6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406eca:	f002 fe05 	bl	409ad8 <__aeabi_dcmplt>
  406ece:	2800      	cmp	r0, #0
  406ed0:	f040 8173 	bne.w	4071ba <_dtoa_r+0x412>
  406ed4:	9d02      	ldr	r5, [sp, #8]
  406ed6:	2d16      	cmp	r5, #22
  406ed8:	f200 815d 	bhi.w	407196 <_dtoa_r+0x3ee>
  406edc:	4b61      	ldr	r3, [pc, #388]	; (407064 <_dtoa_r+0x2bc>)
  406ede:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  406ee2:	e9d3 0100 	ldrd	r0, r1, [r3]
  406ee6:	4652      	mov	r2, sl
  406ee8:	465b      	mov	r3, fp
  406eea:	f002 fe13 	bl	409b14 <__aeabi_dcmpgt>
  406eee:	2800      	cmp	r0, #0
  406ef0:	f000 81c5 	beq.w	40727e <_dtoa_r+0x4d6>
  406ef4:	1e6b      	subs	r3, r5, #1
  406ef6:	9302      	str	r3, [sp, #8]
  406ef8:	2300      	movs	r3, #0
  406efa:	930e      	str	r3, [sp, #56]	; 0x38
  406efc:	1bbf      	subs	r7, r7, r6
  406efe:	1e7b      	subs	r3, r7, #1
  406f00:	9306      	str	r3, [sp, #24]
  406f02:	f100 8154 	bmi.w	4071ae <_dtoa_r+0x406>
  406f06:	2300      	movs	r3, #0
  406f08:	9308      	str	r3, [sp, #32]
  406f0a:	9b02      	ldr	r3, [sp, #8]
  406f0c:	2b00      	cmp	r3, #0
  406f0e:	f2c0 8145 	blt.w	40719c <_dtoa_r+0x3f4>
  406f12:	9a06      	ldr	r2, [sp, #24]
  406f14:	930d      	str	r3, [sp, #52]	; 0x34
  406f16:	4611      	mov	r1, r2
  406f18:	4419      	add	r1, r3
  406f1a:	2300      	movs	r3, #0
  406f1c:	9106      	str	r1, [sp, #24]
  406f1e:	930c      	str	r3, [sp, #48]	; 0x30
  406f20:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406f22:	2b09      	cmp	r3, #9
  406f24:	d82a      	bhi.n	406f7c <_dtoa_r+0x1d4>
  406f26:	2b05      	cmp	r3, #5
  406f28:	f340 865b 	ble.w	407be2 <_dtoa_r+0xe3a>
  406f2c:	3b04      	subs	r3, #4
  406f2e:	9324      	str	r3, [sp, #144]	; 0x90
  406f30:	2500      	movs	r5, #0
  406f32:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406f34:	3b02      	subs	r3, #2
  406f36:	2b03      	cmp	r3, #3
  406f38:	f200 8642 	bhi.w	407bc0 <_dtoa_r+0xe18>
  406f3c:	e8df f013 	tbh	[pc, r3, lsl #1]
  406f40:	02c903d4 	.word	0x02c903d4
  406f44:	046103df 	.word	0x046103df
  406f48:	9f18      	ldr	r7, [sp, #96]	; 0x60
  406f4a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  406f4c:	443e      	add	r6, r7
  406f4e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  406f52:	2b20      	cmp	r3, #32
  406f54:	f340 818e 	ble.w	407274 <_dtoa_r+0x4cc>
  406f58:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  406f5c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  406f60:	409d      	lsls	r5, r3
  406f62:	fa2a f000 	lsr.w	r0, sl, r0
  406f66:	4328      	orrs	r0, r5
  406f68:	f002 face 	bl	409508 <__aeabi_ui2d>
  406f6c:	2301      	movs	r3, #1
  406f6e:	3e01      	subs	r6, #1
  406f70:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  406f74:	9314      	str	r3, [sp, #80]	; 0x50
  406f76:	e781      	b.n	406e7c <_dtoa_r+0xd4>
  406f78:	483b      	ldr	r0, [pc, #236]	; (407068 <_dtoa_r+0x2c0>)
  406f7a:	e743      	b.n	406e04 <_dtoa_r+0x5c>
  406f7c:	2100      	movs	r1, #0
  406f7e:	6461      	str	r1, [r4, #68]	; 0x44
  406f80:	4620      	mov	r0, r4
  406f82:	9125      	str	r1, [sp, #148]	; 0x94
  406f84:	f001 f978 	bl	408278 <_Balloc>
  406f88:	f04f 33ff 	mov.w	r3, #4294967295
  406f8c:	930a      	str	r3, [sp, #40]	; 0x28
  406f8e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  406f90:	930f      	str	r3, [sp, #60]	; 0x3c
  406f92:	2301      	movs	r3, #1
  406f94:	9004      	str	r0, [sp, #16]
  406f96:	6420      	str	r0, [r4, #64]	; 0x40
  406f98:	9224      	str	r2, [sp, #144]	; 0x90
  406f9a:	930b      	str	r3, [sp, #44]	; 0x2c
  406f9c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  406f9e:	2b00      	cmp	r3, #0
  406fa0:	f2c0 80d9 	blt.w	407156 <_dtoa_r+0x3ae>
  406fa4:	9a02      	ldr	r2, [sp, #8]
  406fa6:	2a0e      	cmp	r2, #14
  406fa8:	f300 80d5 	bgt.w	407156 <_dtoa_r+0x3ae>
  406fac:	4b2d      	ldr	r3, [pc, #180]	; (407064 <_dtoa_r+0x2bc>)
  406fae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
  406fb6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  406fba:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406fbc:	2b00      	cmp	r3, #0
  406fbe:	f2c0 83ba 	blt.w	407736 <_dtoa_r+0x98e>
  406fc2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  406fc6:	4650      	mov	r0, sl
  406fc8:	462a      	mov	r2, r5
  406fca:	4633      	mov	r3, r6
  406fcc:	4659      	mov	r1, fp
  406fce:	f002 fc3b 	bl	409848 <__aeabi_ddiv>
  406fd2:	f002 fdbf 	bl	409b54 <__aeabi_d2iz>
  406fd6:	4680      	mov	r8, r0
  406fd8:	f002 faa6 	bl	409528 <__aeabi_i2d>
  406fdc:	462a      	mov	r2, r5
  406fde:	4633      	mov	r3, r6
  406fe0:	f002 fb08 	bl	4095f4 <__aeabi_dmul>
  406fe4:	460b      	mov	r3, r1
  406fe6:	4602      	mov	r2, r0
  406fe8:	4659      	mov	r1, fp
  406fea:	4650      	mov	r0, sl
  406fec:	f002 f94e 	bl	40928c <__aeabi_dsub>
  406ff0:	9d04      	ldr	r5, [sp, #16]
  406ff2:	f108 0330 	add.w	r3, r8, #48	; 0x30
  406ff6:	702b      	strb	r3, [r5, #0]
  406ff8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406ffa:	2b01      	cmp	r3, #1
  406ffc:	4606      	mov	r6, r0
  406ffe:	460f      	mov	r7, r1
  407000:	f105 0501 	add.w	r5, r5, #1
  407004:	d068      	beq.n	4070d8 <_dtoa_r+0x330>
  407006:	2200      	movs	r2, #0
  407008:	4b18      	ldr	r3, [pc, #96]	; (40706c <_dtoa_r+0x2c4>)
  40700a:	f002 faf3 	bl	4095f4 <__aeabi_dmul>
  40700e:	2200      	movs	r2, #0
  407010:	2300      	movs	r3, #0
  407012:	4606      	mov	r6, r0
  407014:	460f      	mov	r7, r1
  407016:	f002 fd55 	bl	409ac4 <__aeabi_dcmpeq>
  40701a:	2800      	cmp	r0, #0
  40701c:	f040 8088 	bne.w	407130 <_dtoa_r+0x388>
  407020:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  407024:	f04f 0a00 	mov.w	sl, #0
  407028:	f8df b040 	ldr.w	fp, [pc, #64]	; 40706c <_dtoa_r+0x2c4>
  40702c:	940c      	str	r4, [sp, #48]	; 0x30
  40702e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  407032:	e028      	b.n	407086 <_dtoa_r+0x2de>
  407034:	f3af 8000 	nop.w
  407038:	636f4361 	.word	0x636f4361
  40703c:	3fd287a7 	.word	0x3fd287a7
  407040:	8b60c8b3 	.word	0x8b60c8b3
  407044:	3fc68a28 	.word	0x3fc68a28
  407048:	509f79fb 	.word	0x509f79fb
  40704c:	3fd34413 	.word	0x3fd34413
  407050:	7ff00000 	.word	0x7ff00000
  407054:	0040a3a5 	.word	0x0040a3a5
  407058:	0040a3c8 	.word	0x0040a3c8
  40705c:	0040a3d4 	.word	0x0040a3d4
  407060:	3ff80000 	.word	0x3ff80000
  407064:	0040a400 	.word	0x0040a400
  407068:	0040a3a4 	.word	0x0040a3a4
  40706c:	40240000 	.word	0x40240000
  407070:	f002 fac0 	bl	4095f4 <__aeabi_dmul>
  407074:	2200      	movs	r2, #0
  407076:	2300      	movs	r3, #0
  407078:	4606      	mov	r6, r0
  40707a:	460f      	mov	r7, r1
  40707c:	f002 fd22 	bl	409ac4 <__aeabi_dcmpeq>
  407080:	2800      	cmp	r0, #0
  407082:	f040 83c1 	bne.w	407808 <_dtoa_r+0xa60>
  407086:	4642      	mov	r2, r8
  407088:	464b      	mov	r3, r9
  40708a:	4630      	mov	r0, r6
  40708c:	4639      	mov	r1, r7
  40708e:	f002 fbdb 	bl	409848 <__aeabi_ddiv>
  407092:	f002 fd5f 	bl	409b54 <__aeabi_d2iz>
  407096:	4604      	mov	r4, r0
  407098:	f002 fa46 	bl	409528 <__aeabi_i2d>
  40709c:	4642      	mov	r2, r8
  40709e:	464b      	mov	r3, r9
  4070a0:	f002 faa8 	bl	4095f4 <__aeabi_dmul>
  4070a4:	4602      	mov	r2, r0
  4070a6:	460b      	mov	r3, r1
  4070a8:	4630      	mov	r0, r6
  4070aa:	4639      	mov	r1, r7
  4070ac:	f002 f8ee 	bl	40928c <__aeabi_dsub>
  4070b0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4070b4:	9e04      	ldr	r6, [sp, #16]
  4070b6:	f805 eb01 	strb.w	lr, [r5], #1
  4070ba:	eba5 0e06 	sub.w	lr, r5, r6
  4070be:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4070c0:	45b6      	cmp	lr, r6
  4070c2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4070c6:	4652      	mov	r2, sl
  4070c8:	465b      	mov	r3, fp
  4070ca:	d1d1      	bne.n	407070 <_dtoa_r+0x2c8>
  4070cc:	46a0      	mov	r8, r4
  4070ce:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4070d2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4070d4:	4606      	mov	r6, r0
  4070d6:	460f      	mov	r7, r1
  4070d8:	4632      	mov	r2, r6
  4070da:	463b      	mov	r3, r7
  4070dc:	4630      	mov	r0, r6
  4070de:	4639      	mov	r1, r7
  4070e0:	f002 f8d6 	bl	409290 <__adddf3>
  4070e4:	4606      	mov	r6, r0
  4070e6:	460f      	mov	r7, r1
  4070e8:	4602      	mov	r2, r0
  4070ea:	460b      	mov	r3, r1
  4070ec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4070f0:	f002 fcf2 	bl	409ad8 <__aeabi_dcmplt>
  4070f4:	b948      	cbnz	r0, 40710a <_dtoa_r+0x362>
  4070f6:	4632      	mov	r2, r6
  4070f8:	463b      	mov	r3, r7
  4070fa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4070fe:	f002 fce1 	bl	409ac4 <__aeabi_dcmpeq>
  407102:	b1a8      	cbz	r0, 407130 <_dtoa_r+0x388>
  407104:	f018 0f01 	tst.w	r8, #1
  407108:	d012      	beq.n	407130 <_dtoa_r+0x388>
  40710a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40710e:	9a04      	ldr	r2, [sp, #16]
  407110:	1e6b      	subs	r3, r5, #1
  407112:	e004      	b.n	40711e <_dtoa_r+0x376>
  407114:	429a      	cmp	r2, r3
  407116:	f000 8401 	beq.w	40791c <_dtoa_r+0xb74>
  40711a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40711e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  407122:	f103 0501 	add.w	r5, r3, #1
  407126:	d0f5      	beq.n	407114 <_dtoa_r+0x36c>
  407128:	f108 0801 	add.w	r8, r8, #1
  40712c:	f883 8000 	strb.w	r8, [r3]
  407130:	4649      	mov	r1, r9
  407132:	4620      	mov	r0, r4
  407134:	f001 f8c6 	bl	4082c4 <_Bfree>
  407138:	2200      	movs	r2, #0
  40713a:	9b02      	ldr	r3, [sp, #8]
  40713c:	702a      	strb	r2, [r5, #0]
  40713e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  407140:	3301      	adds	r3, #1
  407142:	6013      	str	r3, [r2, #0]
  407144:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  407146:	2b00      	cmp	r3, #0
  407148:	f000 839e 	beq.w	407888 <_dtoa_r+0xae0>
  40714c:	9804      	ldr	r0, [sp, #16]
  40714e:	601d      	str	r5, [r3, #0]
  407150:	b01b      	add	sp, #108	; 0x6c
  407152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407156:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  407158:	2a00      	cmp	r2, #0
  40715a:	d03e      	beq.n	4071da <_dtoa_r+0x432>
  40715c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40715e:	2a01      	cmp	r2, #1
  407160:	f340 8311 	ble.w	407786 <_dtoa_r+0x9de>
  407164:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407166:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407168:	1e5f      	subs	r7, r3, #1
  40716a:	42ba      	cmp	r2, r7
  40716c:	f2c0 838f 	blt.w	40788e <_dtoa_r+0xae6>
  407170:	1bd7      	subs	r7, r2, r7
  407172:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407174:	2b00      	cmp	r3, #0
  407176:	f2c0 848b 	blt.w	407a90 <_dtoa_r+0xce8>
  40717a:	9d08      	ldr	r5, [sp, #32]
  40717c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40717e:	9a08      	ldr	r2, [sp, #32]
  407180:	441a      	add	r2, r3
  407182:	9208      	str	r2, [sp, #32]
  407184:	9a06      	ldr	r2, [sp, #24]
  407186:	2101      	movs	r1, #1
  407188:	441a      	add	r2, r3
  40718a:	4620      	mov	r0, r4
  40718c:	9206      	str	r2, [sp, #24]
  40718e:	f001 f933 	bl	4083f8 <__i2b>
  407192:	4606      	mov	r6, r0
  407194:	e024      	b.n	4071e0 <_dtoa_r+0x438>
  407196:	2301      	movs	r3, #1
  407198:	930e      	str	r3, [sp, #56]	; 0x38
  40719a:	e6af      	b.n	406efc <_dtoa_r+0x154>
  40719c:	9a08      	ldr	r2, [sp, #32]
  40719e:	9b02      	ldr	r3, [sp, #8]
  4071a0:	1ad2      	subs	r2, r2, r3
  4071a2:	425b      	negs	r3, r3
  4071a4:	930c      	str	r3, [sp, #48]	; 0x30
  4071a6:	2300      	movs	r3, #0
  4071a8:	9208      	str	r2, [sp, #32]
  4071aa:	930d      	str	r3, [sp, #52]	; 0x34
  4071ac:	e6b8      	b.n	406f20 <_dtoa_r+0x178>
  4071ae:	f1c7 0301 	rsb	r3, r7, #1
  4071b2:	9308      	str	r3, [sp, #32]
  4071b4:	2300      	movs	r3, #0
  4071b6:	9306      	str	r3, [sp, #24]
  4071b8:	e6a7      	b.n	406f0a <_dtoa_r+0x162>
  4071ba:	9d02      	ldr	r5, [sp, #8]
  4071bc:	4628      	mov	r0, r5
  4071be:	f002 f9b3 	bl	409528 <__aeabi_i2d>
  4071c2:	4602      	mov	r2, r0
  4071c4:	460b      	mov	r3, r1
  4071c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4071ca:	f002 fc7b 	bl	409ac4 <__aeabi_dcmpeq>
  4071ce:	2800      	cmp	r0, #0
  4071d0:	f47f ae80 	bne.w	406ed4 <_dtoa_r+0x12c>
  4071d4:	1e6b      	subs	r3, r5, #1
  4071d6:	9302      	str	r3, [sp, #8]
  4071d8:	e67c      	b.n	406ed4 <_dtoa_r+0x12c>
  4071da:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4071dc:	9d08      	ldr	r5, [sp, #32]
  4071de:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4071e0:	2d00      	cmp	r5, #0
  4071e2:	dd0c      	ble.n	4071fe <_dtoa_r+0x456>
  4071e4:	9906      	ldr	r1, [sp, #24]
  4071e6:	2900      	cmp	r1, #0
  4071e8:	460b      	mov	r3, r1
  4071ea:	dd08      	ble.n	4071fe <_dtoa_r+0x456>
  4071ec:	42a9      	cmp	r1, r5
  4071ee:	9a08      	ldr	r2, [sp, #32]
  4071f0:	bfa8      	it	ge
  4071f2:	462b      	movge	r3, r5
  4071f4:	1ad2      	subs	r2, r2, r3
  4071f6:	1aed      	subs	r5, r5, r3
  4071f8:	1acb      	subs	r3, r1, r3
  4071fa:	9208      	str	r2, [sp, #32]
  4071fc:	9306      	str	r3, [sp, #24]
  4071fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407200:	b1d3      	cbz	r3, 407238 <_dtoa_r+0x490>
  407202:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407204:	2b00      	cmp	r3, #0
  407206:	f000 82b7 	beq.w	407778 <_dtoa_r+0x9d0>
  40720a:	2f00      	cmp	r7, #0
  40720c:	dd10      	ble.n	407230 <_dtoa_r+0x488>
  40720e:	4631      	mov	r1, r6
  407210:	463a      	mov	r2, r7
  407212:	4620      	mov	r0, r4
  407214:	f001 f98c 	bl	408530 <__pow5mult>
  407218:	464a      	mov	r2, r9
  40721a:	4601      	mov	r1, r0
  40721c:	4606      	mov	r6, r0
  40721e:	4620      	mov	r0, r4
  407220:	f001 f8f4 	bl	40840c <__multiply>
  407224:	4649      	mov	r1, r9
  407226:	4680      	mov	r8, r0
  407228:	4620      	mov	r0, r4
  40722a:	f001 f84b 	bl	4082c4 <_Bfree>
  40722e:	46c1      	mov	r9, r8
  407230:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407232:	1bda      	subs	r2, r3, r7
  407234:	f040 82a1 	bne.w	40777a <_dtoa_r+0x9d2>
  407238:	2101      	movs	r1, #1
  40723a:	4620      	mov	r0, r4
  40723c:	f001 f8dc 	bl	4083f8 <__i2b>
  407240:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407242:	2b00      	cmp	r3, #0
  407244:	4680      	mov	r8, r0
  407246:	dd1c      	ble.n	407282 <_dtoa_r+0x4da>
  407248:	4601      	mov	r1, r0
  40724a:	461a      	mov	r2, r3
  40724c:	4620      	mov	r0, r4
  40724e:	f001 f96f 	bl	408530 <__pow5mult>
  407252:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407254:	2b01      	cmp	r3, #1
  407256:	4680      	mov	r8, r0
  407258:	f340 8254 	ble.w	407704 <_dtoa_r+0x95c>
  40725c:	2300      	movs	r3, #0
  40725e:	930c      	str	r3, [sp, #48]	; 0x30
  407260:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407264:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  407268:	6918      	ldr	r0, [r3, #16]
  40726a:	f001 f875 	bl	408358 <__hi0bits>
  40726e:	f1c0 0020 	rsb	r0, r0, #32
  407272:	e010      	b.n	407296 <_dtoa_r+0x4ee>
  407274:	f1c3 0520 	rsb	r5, r3, #32
  407278:	fa0a f005 	lsl.w	r0, sl, r5
  40727c:	e674      	b.n	406f68 <_dtoa_r+0x1c0>
  40727e:	900e      	str	r0, [sp, #56]	; 0x38
  407280:	e63c      	b.n	406efc <_dtoa_r+0x154>
  407282:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407284:	2b01      	cmp	r3, #1
  407286:	f340 8287 	ble.w	407798 <_dtoa_r+0x9f0>
  40728a:	2300      	movs	r3, #0
  40728c:	930c      	str	r3, [sp, #48]	; 0x30
  40728e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407290:	2001      	movs	r0, #1
  407292:	2b00      	cmp	r3, #0
  407294:	d1e4      	bne.n	407260 <_dtoa_r+0x4b8>
  407296:	9a06      	ldr	r2, [sp, #24]
  407298:	4410      	add	r0, r2
  40729a:	f010 001f 	ands.w	r0, r0, #31
  40729e:	f000 80a1 	beq.w	4073e4 <_dtoa_r+0x63c>
  4072a2:	f1c0 0320 	rsb	r3, r0, #32
  4072a6:	2b04      	cmp	r3, #4
  4072a8:	f340 849e 	ble.w	407be8 <_dtoa_r+0xe40>
  4072ac:	9b08      	ldr	r3, [sp, #32]
  4072ae:	f1c0 001c 	rsb	r0, r0, #28
  4072b2:	4403      	add	r3, r0
  4072b4:	9308      	str	r3, [sp, #32]
  4072b6:	4613      	mov	r3, r2
  4072b8:	4403      	add	r3, r0
  4072ba:	4405      	add	r5, r0
  4072bc:	9306      	str	r3, [sp, #24]
  4072be:	9b08      	ldr	r3, [sp, #32]
  4072c0:	2b00      	cmp	r3, #0
  4072c2:	dd05      	ble.n	4072d0 <_dtoa_r+0x528>
  4072c4:	4649      	mov	r1, r9
  4072c6:	461a      	mov	r2, r3
  4072c8:	4620      	mov	r0, r4
  4072ca:	f001 f981 	bl	4085d0 <__lshift>
  4072ce:	4681      	mov	r9, r0
  4072d0:	9b06      	ldr	r3, [sp, #24]
  4072d2:	2b00      	cmp	r3, #0
  4072d4:	dd05      	ble.n	4072e2 <_dtoa_r+0x53a>
  4072d6:	4641      	mov	r1, r8
  4072d8:	461a      	mov	r2, r3
  4072da:	4620      	mov	r0, r4
  4072dc:	f001 f978 	bl	4085d0 <__lshift>
  4072e0:	4680      	mov	r8, r0
  4072e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4072e4:	2b00      	cmp	r3, #0
  4072e6:	f040 8086 	bne.w	4073f6 <_dtoa_r+0x64e>
  4072ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4072ec:	2b00      	cmp	r3, #0
  4072ee:	f340 8266 	ble.w	4077be <_dtoa_r+0xa16>
  4072f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4072f4:	2b00      	cmp	r3, #0
  4072f6:	f000 8098 	beq.w	40742a <_dtoa_r+0x682>
  4072fa:	2d00      	cmp	r5, #0
  4072fc:	dd05      	ble.n	40730a <_dtoa_r+0x562>
  4072fe:	4631      	mov	r1, r6
  407300:	462a      	mov	r2, r5
  407302:	4620      	mov	r0, r4
  407304:	f001 f964 	bl	4085d0 <__lshift>
  407308:	4606      	mov	r6, r0
  40730a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40730c:	2b00      	cmp	r3, #0
  40730e:	f040 8337 	bne.w	407980 <_dtoa_r+0xbd8>
  407312:	9606      	str	r6, [sp, #24]
  407314:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407316:	9a04      	ldr	r2, [sp, #16]
  407318:	f8dd b018 	ldr.w	fp, [sp, #24]
  40731c:	3b01      	subs	r3, #1
  40731e:	18d3      	adds	r3, r2, r3
  407320:	930b      	str	r3, [sp, #44]	; 0x2c
  407322:	f00a 0301 	and.w	r3, sl, #1
  407326:	930c      	str	r3, [sp, #48]	; 0x30
  407328:	4617      	mov	r7, r2
  40732a:	46c2      	mov	sl, r8
  40732c:	4651      	mov	r1, sl
  40732e:	4648      	mov	r0, r9
  407330:	f7ff fca6 	bl	406c80 <quorem>
  407334:	4631      	mov	r1, r6
  407336:	4605      	mov	r5, r0
  407338:	4648      	mov	r0, r9
  40733a:	f001 f99b 	bl	408674 <__mcmp>
  40733e:	465a      	mov	r2, fp
  407340:	900a      	str	r0, [sp, #40]	; 0x28
  407342:	4651      	mov	r1, sl
  407344:	4620      	mov	r0, r4
  407346:	f001 f9b1 	bl	4086ac <__mdiff>
  40734a:	68c2      	ldr	r2, [r0, #12]
  40734c:	4680      	mov	r8, r0
  40734e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  407352:	2a00      	cmp	r2, #0
  407354:	f040 822b 	bne.w	4077ae <_dtoa_r+0xa06>
  407358:	4601      	mov	r1, r0
  40735a:	4648      	mov	r0, r9
  40735c:	9308      	str	r3, [sp, #32]
  40735e:	f001 f989 	bl	408674 <__mcmp>
  407362:	4641      	mov	r1, r8
  407364:	9006      	str	r0, [sp, #24]
  407366:	4620      	mov	r0, r4
  407368:	f000 ffac 	bl	4082c4 <_Bfree>
  40736c:	9a06      	ldr	r2, [sp, #24]
  40736e:	9b08      	ldr	r3, [sp, #32]
  407370:	b932      	cbnz	r2, 407380 <_dtoa_r+0x5d8>
  407372:	9924      	ldr	r1, [sp, #144]	; 0x90
  407374:	b921      	cbnz	r1, 407380 <_dtoa_r+0x5d8>
  407376:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407378:	2a00      	cmp	r2, #0
  40737a:	f000 83ef 	beq.w	407b5c <_dtoa_r+0xdb4>
  40737e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  407380:	990a      	ldr	r1, [sp, #40]	; 0x28
  407382:	2900      	cmp	r1, #0
  407384:	f2c0 829f 	blt.w	4078c6 <_dtoa_r+0xb1e>
  407388:	d105      	bne.n	407396 <_dtoa_r+0x5ee>
  40738a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40738c:	b919      	cbnz	r1, 407396 <_dtoa_r+0x5ee>
  40738e:	990c      	ldr	r1, [sp, #48]	; 0x30
  407390:	2900      	cmp	r1, #0
  407392:	f000 8298 	beq.w	4078c6 <_dtoa_r+0xb1e>
  407396:	2a00      	cmp	r2, #0
  407398:	f300 8306 	bgt.w	4079a8 <_dtoa_r+0xc00>
  40739c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40739e:	703b      	strb	r3, [r7, #0]
  4073a0:	f107 0801 	add.w	r8, r7, #1
  4073a4:	4297      	cmp	r7, r2
  4073a6:	4645      	mov	r5, r8
  4073a8:	f000 830c 	beq.w	4079c4 <_dtoa_r+0xc1c>
  4073ac:	4649      	mov	r1, r9
  4073ae:	2300      	movs	r3, #0
  4073b0:	220a      	movs	r2, #10
  4073b2:	4620      	mov	r0, r4
  4073b4:	f000 ff90 	bl	4082d8 <__multadd>
  4073b8:	455e      	cmp	r6, fp
  4073ba:	4681      	mov	r9, r0
  4073bc:	4631      	mov	r1, r6
  4073be:	f04f 0300 	mov.w	r3, #0
  4073c2:	f04f 020a 	mov.w	r2, #10
  4073c6:	4620      	mov	r0, r4
  4073c8:	f000 81eb 	beq.w	4077a2 <_dtoa_r+0x9fa>
  4073cc:	f000 ff84 	bl	4082d8 <__multadd>
  4073d0:	4659      	mov	r1, fp
  4073d2:	4606      	mov	r6, r0
  4073d4:	2300      	movs	r3, #0
  4073d6:	220a      	movs	r2, #10
  4073d8:	4620      	mov	r0, r4
  4073da:	f000 ff7d 	bl	4082d8 <__multadd>
  4073de:	4647      	mov	r7, r8
  4073e0:	4683      	mov	fp, r0
  4073e2:	e7a3      	b.n	40732c <_dtoa_r+0x584>
  4073e4:	201c      	movs	r0, #28
  4073e6:	9b08      	ldr	r3, [sp, #32]
  4073e8:	4403      	add	r3, r0
  4073ea:	9308      	str	r3, [sp, #32]
  4073ec:	9b06      	ldr	r3, [sp, #24]
  4073ee:	4403      	add	r3, r0
  4073f0:	4405      	add	r5, r0
  4073f2:	9306      	str	r3, [sp, #24]
  4073f4:	e763      	b.n	4072be <_dtoa_r+0x516>
  4073f6:	4641      	mov	r1, r8
  4073f8:	4648      	mov	r0, r9
  4073fa:	f001 f93b 	bl	408674 <__mcmp>
  4073fe:	2800      	cmp	r0, #0
  407400:	f6bf af73 	bge.w	4072ea <_dtoa_r+0x542>
  407404:	9f02      	ldr	r7, [sp, #8]
  407406:	4649      	mov	r1, r9
  407408:	2300      	movs	r3, #0
  40740a:	220a      	movs	r2, #10
  40740c:	4620      	mov	r0, r4
  40740e:	3f01      	subs	r7, #1
  407410:	9702      	str	r7, [sp, #8]
  407412:	f000 ff61 	bl	4082d8 <__multadd>
  407416:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407418:	4681      	mov	r9, r0
  40741a:	2b00      	cmp	r3, #0
  40741c:	f040 83b6 	bne.w	407b8c <_dtoa_r+0xde4>
  407420:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407422:	2b00      	cmp	r3, #0
  407424:	f340 83bf 	ble.w	407ba6 <_dtoa_r+0xdfe>
  407428:	930a      	str	r3, [sp, #40]	; 0x28
  40742a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40742e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  407430:	465d      	mov	r5, fp
  407432:	e002      	b.n	40743a <_dtoa_r+0x692>
  407434:	f000 ff50 	bl	4082d8 <__multadd>
  407438:	4681      	mov	r9, r0
  40743a:	4641      	mov	r1, r8
  40743c:	4648      	mov	r0, r9
  40743e:	f7ff fc1f 	bl	406c80 <quorem>
  407442:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  407446:	f805 ab01 	strb.w	sl, [r5], #1
  40744a:	eba5 030b 	sub.w	r3, r5, fp
  40744e:	42bb      	cmp	r3, r7
  407450:	f04f 020a 	mov.w	r2, #10
  407454:	f04f 0300 	mov.w	r3, #0
  407458:	4649      	mov	r1, r9
  40745a:	4620      	mov	r0, r4
  40745c:	dbea      	blt.n	407434 <_dtoa_r+0x68c>
  40745e:	9b04      	ldr	r3, [sp, #16]
  407460:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  407462:	2a01      	cmp	r2, #1
  407464:	bfac      	ite	ge
  407466:	189b      	addge	r3, r3, r2
  407468:	3301      	addlt	r3, #1
  40746a:	461d      	mov	r5, r3
  40746c:	f04f 0b00 	mov.w	fp, #0
  407470:	4649      	mov	r1, r9
  407472:	2201      	movs	r2, #1
  407474:	4620      	mov	r0, r4
  407476:	f001 f8ab 	bl	4085d0 <__lshift>
  40747a:	4641      	mov	r1, r8
  40747c:	4681      	mov	r9, r0
  40747e:	f001 f8f9 	bl	408674 <__mcmp>
  407482:	2800      	cmp	r0, #0
  407484:	f340 823d 	ble.w	407902 <_dtoa_r+0xb5a>
  407488:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40748c:	9904      	ldr	r1, [sp, #16]
  40748e:	1e6b      	subs	r3, r5, #1
  407490:	e004      	b.n	40749c <_dtoa_r+0x6f4>
  407492:	428b      	cmp	r3, r1
  407494:	f000 81ae 	beq.w	4077f4 <_dtoa_r+0xa4c>
  407498:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40749c:	2a39      	cmp	r2, #57	; 0x39
  40749e:	f103 0501 	add.w	r5, r3, #1
  4074a2:	d0f6      	beq.n	407492 <_dtoa_r+0x6ea>
  4074a4:	3201      	adds	r2, #1
  4074a6:	701a      	strb	r2, [r3, #0]
  4074a8:	4641      	mov	r1, r8
  4074aa:	4620      	mov	r0, r4
  4074ac:	f000 ff0a 	bl	4082c4 <_Bfree>
  4074b0:	2e00      	cmp	r6, #0
  4074b2:	f43f ae3d 	beq.w	407130 <_dtoa_r+0x388>
  4074b6:	f1bb 0f00 	cmp.w	fp, #0
  4074ba:	d005      	beq.n	4074c8 <_dtoa_r+0x720>
  4074bc:	45b3      	cmp	fp, r6
  4074be:	d003      	beq.n	4074c8 <_dtoa_r+0x720>
  4074c0:	4659      	mov	r1, fp
  4074c2:	4620      	mov	r0, r4
  4074c4:	f000 fefe 	bl	4082c4 <_Bfree>
  4074c8:	4631      	mov	r1, r6
  4074ca:	4620      	mov	r0, r4
  4074cc:	f000 fefa 	bl	4082c4 <_Bfree>
  4074d0:	e62e      	b.n	407130 <_dtoa_r+0x388>
  4074d2:	2300      	movs	r3, #0
  4074d4:	930b      	str	r3, [sp, #44]	; 0x2c
  4074d6:	9b02      	ldr	r3, [sp, #8]
  4074d8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4074da:	4413      	add	r3, r2
  4074dc:	930f      	str	r3, [sp, #60]	; 0x3c
  4074de:	3301      	adds	r3, #1
  4074e0:	2b01      	cmp	r3, #1
  4074e2:	461f      	mov	r7, r3
  4074e4:	461e      	mov	r6, r3
  4074e6:	930a      	str	r3, [sp, #40]	; 0x28
  4074e8:	bfb8      	it	lt
  4074ea:	2701      	movlt	r7, #1
  4074ec:	2100      	movs	r1, #0
  4074ee:	2f17      	cmp	r7, #23
  4074f0:	6461      	str	r1, [r4, #68]	; 0x44
  4074f2:	d90a      	bls.n	40750a <_dtoa_r+0x762>
  4074f4:	2201      	movs	r2, #1
  4074f6:	2304      	movs	r3, #4
  4074f8:	005b      	lsls	r3, r3, #1
  4074fa:	f103 0014 	add.w	r0, r3, #20
  4074fe:	4287      	cmp	r7, r0
  407500:	4611      	mov	r1, r2
  407502:	f102 0201 	add.w	r2, r2, #1
  407506:	d2f7      	bcs.n	4074f8 <_dtoa_r+0x750>
  407508:	6461      	str	r1, [r4, #68]	; 0x44
  40750a:	4620      	mov	r0, r4
  40750c:	f000 feb4 	bl	408278 <_Balloc>
  407510:	2e0e      	cmp	r6, #14
  407512:	9004      	str	r0, [sp, #16]
  407514:	6420      	str	r0, [r4, #64]	; 0x40
  407516:	f63f ad41 	bhi.w	406f9c <_dtoa_r+0x1f4>
  40751a:	2d00      	cmp	r5, #0
  40751c:	f43f ad3e 	beq.w	406f9c <_dtoa_r+0x1f4>
  407520:	9902      	ldr	r1, [sp, #8]
  407522:	2900      	cmp	r1, #0
  407524:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  407528:	f340 8202 	ble.w	407930 <_dtoa_r+0xb88>
  40752c:	4bb8      	ldr	r3, [pc, #736]	; (407810 <_dtoa_r+0xa68>)
  40752e:	f001 020f 	and.w	r2, r1, #15
  407532:	110d      	asrs	r5, r1, #4
  407534:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407538:	06e9      	lsls	r1, r5, #27
  40753a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40753e:	f140 81ae 	bpl.w	40789e <_dtoa_r+0xaf6>
  407542:	4bb4      	ldr	r3, [pc, #720]	; (407814 <_dtoa_r+0xa6c>)
  407544:	4650      	mov	r0, sl
  407546:	4659      	mov	r1, fp
  407548:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40754c:	f002 f97c 	bl	409848 <__aeabi_ddiv>
  407550:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  407554:	f005 050f 	and.w	r5, r5, #15
  407558:	f04f 0a03 	mov.w	sl, #3
  40755c:	b18d      	cbz	r5, 407582 <_dtoa_r+0x7da>
  40755e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 407814 <_dtoa_r+0xa6c>
  407562:	07ea      	lsls	r2, r5, #31
  407564:	d509      	bpl.n	40757a <_dtoa_r+0x7d2>
  407566:	4630      	mov	r0, r6
  407568:	4639      	mov	r1, r7
  40756a:	e9d8 2300 	ldrd	r2, r3, [r8]
  40756e:	f002 f841 	bl	4095f4 <__aeabi_dmul>
  407572:	f10a 0a01 	add.w	sl, sl, #1
  407576:	4606      	mov	r6, r0
  407578:	460f      	mov	r7, r1
  40757a:	106d      	asrs	r5, r5, #1
  40757c:	f108 0808 	add.w	r8, r8, #8
  407580:	d1ef      	bne.n	407562 <_dtoa_r+0x7ba>
  407582:	463b      	mov	r3, r7
  407584:	4632      	mov	r2, r6
  407586:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40758a:	f002 f95d 	bl	409848 <__aeabi_ddiv>
  40758e:	4607      	mov	r7, r0
  407590:	4688      	mov	r8, r1
  407592:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  407594:	b143      	cbz	r3, 4075a8 <_dtoa_r+0x800>
  407596:	2200      	movs	r2, #0
  407598:	4b9f      	ldr	r3, [pc, #636]	; (407818 <_dtoa_r+0xa70>)
  40759a:	4638      	mov	r0, r7
  40759c:	4641      	mov	r1, r8
  40759e:	f002 fa9b 	bl	409ad8 <__aeabi_dcmplt>
  4075a2:	2800      	cmp	r0, #0
  4075a4:	f040 8286 	bne.w	407ab4 <_dtoa_r+0xd0c>
  4075a8:	4650      	mov	r0, sl
  4075aa:	f001 ffbd 	bl	409528 <__aeabi_i2d>
  4075ae:	463a      	mov	r2, r7
  4075b0:	4643      	mov	r3, r8
  4075b2:	f002 f81f 	bl	4095f4 <__aeabi_dmul>
  4075b6:	4b99      	ldr	r3, [pc, #612]	; (40781c <_dtoa_r+0xa74>)
  4075b8:	2200      	movs	r2, #0
  4075ba:	f001 fe69 	bl	409290 <__adddf3>
  4075be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4075c0:	4605      	mov	r5, r0
  4075c2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4075c6:	2b00      	cmp	r3, #0
  4075c8:	f000 813e 	beq.w	407848 <_dtoa_r+0xaa0>
  4075cc:	9b02      	ldr	r3, [sp, #8]
  4075ce:	9315      	str	r3, [sp, #84]	; 0x54
  4075d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4075d2:	9312      	str	r3, [sp, #72]	; 0x48
  4075d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4075d6:	2b00      	cmp	r3, #0
  4075d8:	f000 81fa 	beq.w	4079d0 <_dtoa_r+0xc28>
  4075dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4075de:	4b8c      	ldr	r3, [pc, #560]	; (407810 <_dtoa_r+0xa68>)
  4075e0:	498f      	ldr	r1, [pc, #572]	; (407820 <_dtoa_r+0xa78>)
  4075e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4075e6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4075ea:	2000      	movs	r0, #0
  4075ec:	f002 f92c 	bl	409848 <__aeabi_ddiv>
  4075f0:	462a      	mov	r2, r5
  4075f2:	4633      	mov	r3, r6
  4075f4:	f001 fe4a 	bl	40928c <__aeabi_dsub>
  4075f8:	4682      	mov	sl, r0
  4075fa:	468b      	mov	fp, r1
  4075fc:	4638      	mov	r0, r7
  4075fe:	4641      	mov	r1, r8
  407600:	f002 faa8 	bl	409b54 <__aeabi_d2iz>
  407604:	4605      	mov	r5, r0
  407606:	f001 ff8f 	bl	409528 <__aeabi_i2d>
  40760a:	4602      	mov	r2, r0
  40760c:	460b      	mov	r3, r1
  40760e:	4638      	mov	r0, r7
  407610:	4641      	mov	r1, r8
  407612:	f001 fe3b 	bl	40928c <__aeabi_dsub>
  407616:	3530      	adds	r5, #48	; 0x30
  407618:	fa5f f885 	uxtb.w	r8, r5
  40761c:	9d04      	ldr	r5, [sp, #16]
  40761e:	4606      	mov	r6, r0
  407620:	460f      	mov	r7, r1
  407622:	f885 8000 	strb.w	r8, [r5]
  407626:	4602      	mov	r2, r0
  407628:	460b      	mov	r3, r1
  40762a:	4650      	mov	r0, sl
  40762c:	4659      	mov	r1, fp
  40762e:	3501      	adds	r5, #1
  407630:	f002 fa70 	bl	409b14 <__aeabi_dcmpgt>
  407634:	2800      	cmp	r0, #0
  407636:	d154      	bne.n	4076e2 <_dtoa_r+0x93a>
  407638:	4632      	mov	r2, r6
  40763a:	463b      	mov	r3, r7
  40763c:	2000      	movs	r0, #0
  40763e:	4976      	ldr	r1, [pc, #472]	; (407818 <_dtoa_r+0xa70>)
  407640:	f001 fe24 	bl	40928c <__aeabi_dsub>
  407644:	4602      	mov	r2, r0
  407646:	460b      	mov	r3, r1
  407648:	4650      	mov	r0, sl
  40764a:	4659      	mov	r1, fp
  40764c:	f002 fa62 	bl	409b14 <__aeabi_dcmpgt>
  407650:	2800      	cmp	r0, #0
  407652:	f040 8270 	bne.w	407b36 <_dtoa_r+0xd8e>
  407656:	9a12      	ldr	r2, [sp, #72]	; 0x48
  407658:	2a01      	cmp	r2, #1
  40765a:	f000 8111 	beq.w	407880 <_dtoa_r+0xad8>
  40765e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407660:	9a04      	ldr	r2, [sp, #16]
  407662:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  407666:	4413      	add	r3, r2
  407668:	4699      	mov	r9, r3
  40766a:	e00d      	b.n	407688 <_dtoa_r+0x8e0>
  40766c:	2000      	movs	r0, #0
  40766e:	496a      	ldr	r1, [pc, #424]	; (407818 <_dtoa_r+0xa70>)
  407670:	f001 fe0c 	bl	40928c <__aeabi_dsub>
  407674:	4652      	mov	r2, sl
  407676:	465b      	mov	r3, fp
  407678:	f002 fa2e 	bl	409ad8 <__aeabi_dcmplt>
  40767c:	2800      	cmp	r0, #0
  40767e:	f040 8258 	bne.w	407b32 <_dtoa_r+0xd8a>
  407682:	454d      	cmp	r5, r9
  407684:	f000 80fa 	beq.w	40787c <_dtoa_r+0xad4>
  407688:	4650      	mov	r0, sl
  40768a:	4659      	mov	r1, fp
  40768c:	2200      	movs	r2, #0
  40768e:	4b65      	ldr	r3, [pc, #404]	; (407824 <_dtoa_r+0xa7c>)
  407690:	f001 ffb0 	bl	4095f4 <__aeabi_dmul>
  407694:	2200      	movs	r2, #0
  407696:	4b63      	ldr	r3, [pc, #396]	; (407824 <_dtoa_r+0xa7c>)
  407698:	4682      	mov	sl, r0
  40769a:	468b      	mov	fp, r1
  40769c:	4630      	mov	r0, r6
  40769e:	4639      	mov	r1, r7
  4076a0:	f001 ffa8 	bl	4095f4 <__aeabi_dmul>
  4076a4:	460f      	mov	r7, r1
  4076a6:	4606      	mov	r6, r0
  4076a8:	f002 fa54 	bl	409b54 <__aeabi_d2iz>
  4076ac:	4680      	mov	r8, r0
  4076ae:	f001 ff3b 	bl	409528 <__aeabi_i2d>
  4076b2:	4602      	mov	r2, r0
  4076b4:	460b      	mov	r3, r1
  4076b6:	4630      	mov	r0, r6
  4076b8:	4639      	mov	r1, r7
  4076ba:	f001 fde7 	bl	40928c <__aeabi_dsub>
  4076be:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4076c2:	fa5f f888 	uxtb.w	r8, r8
  4076c6:	4652      	mov	r2, sl
  4076c8:	465b      	mov	r3, fp
  4076ca:	f805 8b01 	strb.w	r8, [r5], #1
  4076ce:	4606      	mov	r6, r0
  4076d0:	460f      	mov	r7, r1
  4076d2:	f002 fa01 	bl	409ad8 <__aeabi_dcmplt>
  4076d6:	4632      	mov	r2, r6
  4076d8:	463b      	mov	r3, r7
  4076da:	2800      	cmp	r0, #0
  4076dc:	d0c6      	beq.n	40766c <_dtoa_r+0x8c4>
  4076de:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4076e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4076e4:	9302      	str	r3, [sp, #8]
  4076e6:	e523      	b.n	407130 <_dtoa_r+0x388>
  4076e8:	2300      	movs	r3, #0
  4076ea:	930b      	str	r3, [sp, #44]	; 0x2c
  4076ec:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4076ee:	2b00      	cmp	r3, #0
  4076f0:	f340 80dc 	ble.w	4078ac <_dtoa_r+0xb04>
  4076f4:	461f      	mov	r7, r3
  4076f6:	461e      	mov	r6, r3
  4076f8:	930f      	str	r3, [sp, #60]	; 0x3c
  4076fa:	930a      	str	r3, [sp, #40]	; 0x28
  4076fc:	e6f6      	b.n	4074ec <_dtoa_r+0x744>
  4076fe:	2301      	movs	r3, #1
  407700:	930b      	str	r3, [sp, #44]	; 0x2c
  407702:	e7f3      	b.n	4076ec <_dtoa_r+0x944>
  407704:	f1ba 0f00 	cmp.w	sl, #0
  407708:	f47f ada8 	bne.w	40725c <_dtoa_r+0x4b4>
  40770c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  407710:	2b00      	cmp	r3, #0
  407712:	f47f adba 	bne.w	40728a <_dtoa_r+0x4e2>
  407716:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40771a:	0d3f      	lsrs	r7, r7, #20
  40771c:	053f      	lsls	r7, r7, #20
  40771e:	2f00      	cmp	r7, #0
  407720:	f000 820d 	beq.w	407b3e <_dtoa_r+0xd96>
  407724:	9b08      	ldr	r3, [sp, #32]
  407726:	3301      	adds	r3, #1
  407728:	9308      	str	r3, [sp, #32]
  40772a:	9b06      	ldr	r3, [sp, #24]
  40772c:	3301      	adds	r3, #1
  40772e:	9306      	str	r3, [sp, #24]
  407730:	2301      	movs	r3, #1
  407732:	930c      	str	r3, [sp, #48]	; 0x30
  407734:	e5ab      	b.n	40728e <_dtoa_r+0x4e6>
  407736:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407738:	2b00      	cmp	r3, #0
  40773a:	f73f ac42 	bgt.w	406fc2 <_dtoa_r+0x21a>
  40773e:	f040 8221 	bne.w	407b84 <_dtoa_r+0xddc>
  407742:	2200      	movs	r2, #0
  407744:	4b38      	ldr	r3, [pc, #224]	; (407828 <_dtoa_r+0xa80>)
  407746:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40774a:	f001 ff53 	bl	4095f4 <__aeabi_dmul>
  40774e:	4652      	mov	r2, sl
  407750:	465b      	mov	r3, fp
  407752:	f002 f9d5 	bl	409b00 <__aeabi_dcmpge>
  407756:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40775a:	4646      	mov	r6, r8
  40775c:	2800      	cmp	r0, #0
  40775e:	d041      	beq.n	4077e4 <_dtoa_r+0xa3c>
  407760:	9b25      	ldr	r3, [sp, #148]	; 0x94
  407762:	9d04      	ldr	r5, [sp, #16]
  407764:	43db      	mvns	r3, r3
  407766:	9302      	str	r3, [sp, #8]
  407768:	4641      	mov	r1, r8
  40776a:	4620      	mov	r0, r4
  40776c:	f000 fdaa 	bl	4082c4 <_Bfree>
  407770:	2e00      	cmp	r6, #0
  407772:	f43f acdd 	beq.w	407130 <_dtoa_r+0x388>
  407776:	e6a7      	b.n	4074c8 <_dtoa_r+0x720>
  407778:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40777a:	4649      	mov	r1, r9
  40777c:	4620      	mov	r0, r4
  40777e:	f000 fed7 	bl	408530 <__pow5mult>
  407782:	4681      	mov	r9, r0
  407784:	e558      	b.n	407238 <_dtoa_r+0x490>
  407786:	9a14      	ldr	r2, [sp, #80]	; 0x50
  407788:	2a00      	cmp	r2, #0
  40778a:	f000 8187 	beq.w	407a9c <_dtoa_r+0xcf4>
  40778e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  407792:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407794:	9d08      	ldr	r5, [sp, #32]
  407796:	e4f2      	b.n	40717e <_dtoa_r+0x3d6>
  407798:	f1ba 0f00 	cmp.w	sl, #0
  40779c:	f47f ad75 	bne.w	40728a <_dtoa_r+0x4e2>
  4077a0:	e7b4      	b.n	40770c <_dtoa_r+0x964>
  4077a2:	f000 fd99 	bl	4082d8 <__multadd>
  4077a6:	4647      	mov	r7, r8
  4077a8:	4606      	mov	r6, r0
  4077aa:	4683      	mov	fp, r0
  4077ac:	e5be      	b.n	40732c <_dtoa_r+0x584>
  4077ae:	4601      	mov	r1, r0
  4077b0:	4620      	mov	r0, r4
  4077b2:	9306      	str	r3, [sp, #24]
  4077b4:	f000 fd86 	bl	4082c4 <_Bfree>
  4077b8:	2201      	movs	r2, #1
  4077ba:	9b06      	ldr	r3, [sp, #24]
  4077bc:	e5e0      	b.n	407380 <_dtoa_r+0x5d8>
  4077be:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4077c0:	2b02      	cmp	r3, #2
  4077c2:	f77f ad96 	ble.w	4072f2 <_dtoa_r+0x54a>
  4077c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4077c8:	2b00      	cmp	r3, #0
  4077ca:	d1c9      	bne.n	407760 <_dtoa_r+0x9b8>
  4077cc:	4641      	mov	r1, r8
  4077ce:	2205      	movs	r2, #5
  4077d0:	4620      	mov	r0, r4
  4077d2:	f000 fd81 	bl	4082d8 <__multadd>
  4077d6:	4601      	mov	r1, r0
  4077d8:	4680      	mov	r8, r0
  4077da:	4648      	mov	r0, r9
  4077dc:	f000 ff4a 	bl	408674 <__mcmp>
  4077e0:	2800      	cmp	r0, #0
  4077e2:	ddbd      	ble.n	407760 <_dtoa_r+0x9b8>
  4077e4:	9a02      	ldr	r2, [sp, #8]
  4077e6:	9904      	ldr	r1, [sp, #16]
  4077e8:	2331      	movs	r3, #49	; 0x31
  4077ea:	3201      	adds	r2, #1
  4077ec:	9202      	str	r2, [sp, #8]
  4077ee:	700b      	strb	r3, [r1, #0]
  4077f0:	1c4d      	adds	r5, r1, #1
  4077f2:	e7b9      	b.n	407768 <_dtoa_r+0x9c0>
  4077f4:	9a02      	ldr	r2, [sp, #8]
  4077f6:	3201      	adds	r2, #1
  4077f8:	9202      	str	r2, [sp, #8]
  4077fa:	9a04      	ldr	r2, [sp, #16]
  4077fc:	2331      	movs	r3, #49	; 0x31
  4077fe:	7013      	strb	r3, [r2, #0]
  407800:	e652      	b.n	4074a8 <_dtoa_r+0x700>
  407802:	2301      	movs	r3, #1
  407804:	930b      	str	r3, [sp, #44]	; 0x2c
  407806:	e666      	b.n	4074d6 <_dtoa_r+0x72e>
  407808:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40780c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40780e:	e48f      	b.n	407130 <_dtoa_r+0x388>
  407810:	0040a400 	.word	0x0040a400
  407814:	0040a3d8 	.word	0x0040a3d8
  407818:	3ff00000 	.word	0x3ff00000
  40781c:	401c0000 	.word	0x401c0000
  407820:	3fe00000 	.word	0x3fe00000
  407824:	40240000 	.word	0x40240000
  407828:	40140000 	.word	0x40140000
  40782c:	4650      	mov	r0, sl
  40782e:	f001 fe7b 	bl	409528 <__aeabi_i2d>
  407832:	463a      	mov	r2, r7
  407834:	4643      	mov	r3, r8
  407836:	f001 fedd 	bl	4095f4 <__aeabi_dmul>
  40783a:	2200      	movs	r2, #0
  40783c:	4bc1      	ldr	r3, [pc, #772]	; (407b44 <_dtoa_r+0xd9c>)
  40783e:	f001 fd27 	bl	409290 <__adddf3>
  407842:	4605      	mov	r5, r0
  407844:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  407848:	4641      	mov	r1, r8
  40784a:	2200      	movs	r2, #0
  40784c:	4bbe      	ldr	r3, [pc, #760]	; (407b48 <_dtoa_r+0xda0>)
  40784e:	4638      	mov	r0, r7
  407850:	f001 fd1c 	bl	40928c <__aeabi_dsub>
  407854:	462a      	mov	r2, r5
  407856:	4633      	mov	r3, r6
  407858:	4682      	mov	sl, r0
  40785a:	468b      	mov	fp, r1
  40785c:	f002 f95a 	bl	409b14 <__aeabi_dcmpgt>
  407860:	4680      	mov	r8, r0
  407862:	2800      	cmp	r0, #0
  407864:	f040 8110 	bne.w	407a88 <_dtoa_r+0xce0>
  407868:	462a      	mov	r2, r5
  40786a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40786e:	4650      	mov	r0, sl
  407870:	4659      	mov	r1, fp
  407872:	f002 f931 	bl	409ad8 <__aeabi_dcmplt>
  407876:	b118      	cbz	r0, 407880 <_dtoa_r+0xad8>
  407878:	4646      	mov	r6, r8
  40787a:	e771      	b.n	407760 <_dtoa_r+0x9b8>
  40787c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  407880:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  407884:	f7ff bb8a 	b.w	406f9c <_dtoa_r+0x1f4>
  407888:	9804      	ldr	r0, [sp, #16]
  40788a:	f7ff babb 	b.w	406e04 <_dtoa_r+0x5c>
  40788e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407890:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  407892:	970c      	str	r7, [sp, #48]	; 0x30
  407894:	1afb      	subs	r3, r7, r3
  407896:	441a      	add	r2, r3
  407898:	920d      	str	r2, [sp, #52]	; 0x34
  40789a:	2700      	movs	r7, #0
  40789c:	e469      	b.n	407172 <_dtoa_r+0x3ca>
  40789e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4078a2:	f04f 0a02 	mov.w	sl, #2
  4078a6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  4078aa:	e657      	b.n	40755c <_dtoa_r+0x7b4>
  4078ac:	2100      	movs	r1, #0
  4078ae:	2301      	movs	r3, #1
  4078b0:	6461      	str	r1, [r4, #68]	; 0x44
  4078b2:	4620      	mov	r0, r4
  4078b4:	9325      	str	r3, [sp, #148]	; 0x94
  4078b6:	f000 fcdf 	bl	408278 <_Balloc>
  4078ba:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4078bc:	9004      	str	r0, [sp, #16]
  4078be:	6420      	str	r0, [r4, #64]	; 0x40
  4078c0:	930a      	str	r3, [sp, #40]	; 0x28
  4078c2:	930f      	str	r3, [sp, #60]	; 0x3c
  4078c4:	e629      	b.n	40751a <_dtoa_r+0x772>
  4078c6:	2a00      	cmp	r2, #0
  4078c8:	46d0      	mov	r8, sl
  4078ca:	f8cd b018 	str.w	fp, [sp, #24]
  4078ce:	469a      	mov	sl, r3
  4078d0:	dd11      	ble.n	4078f6 <_dtoa_r+0xb4e>
  4078d2:	4649      	mov	r1, r9
  4078d4:	2201      	movs	r2, #1
  4078d6:	4620      	mov	r0, r4
  4078d8:	f000 fe7a 	bl	4085d0 <__lshift>
  4078dc:	4641      	mov	r1, r8
  4078de:	4681      	mov	r9, r0
  4078e0:	f000 fec8 	bl	408674 <__mcmp>
  4078e4:	2800      	cmp	r0, #0
  4078e6:	f340 8146 	ble.w	407b76 <_dtoa_r+0xdce>
  4078ea:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4078ee:	f000 8106 	beq.w	407afe <_dtoa_r+0xd56>
  4078f2:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4078f6:	46b3      	mov	fp, r6
  4078f8:	f887 a000 	strb.w	sl, [r7]
  4078fc:	1c7d      	adds	r5, r7, #1
  4078fe:	9e06      	ldr	r6, [sp, #24]
  407900:	e5d2      	b.n	4074a8 <_dtoa_r+0x700>
  407902:	d104      	bne.n	40790e <_dtoa_r+0xb66>
  407904:	f01a 0f01 	tst.w	sl, #1
  407908:	d001      	beq.n	40790e <_dtoa_r+0xb66>
  40790a:	e5bd      	b.n	407488 <_dtoa_r+0x6e0>
  40790c:	4615      	mov	r5, r2
  40790e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  407912:	2b30      	cmp	r3, #48	; 0x30
  407914:	f105 32ff 	add.w	r2, r5, #4294967295
  407918:	d0f8      	beq.n	40790c <_dtoa_r+0xb64>
  40791a:	e5c5      	b.n	4074a8 <_dtoa_r+0x700>
  40791c:	9904      	ldr	r1, [sp, #16]
  40791e:	2230      	movs	r2, #48	; 0x30
  407920:	700a      	strb	r2, [r1, #0]
  407922:	9a02      	ldr	r2, [sp, #8]
  407924:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  407928:	3201      	adds	r2, #1
  40792a:	9202      	str	r2, [sp, #8]
  40792c:	f7ff bbfc 	b.w	407128 <_dtoa_r+0x380>
  407930:	f000 80bb 	beq.w	407aaa <_dtoa_r+0xd02>
  407934:	9b02      	ldr	r3, [sp, #8]
  407936:	425d      	negs	r5, r3
  407938:	4b84      	ldr	r3, [pc, #528]	; (407b4c <_dtoa_r+0xda4>)
  40793a:	f005 020f 	and.w	r2, r5, #15
  40793e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407942:	e9d3 2300 	ldrd	r2, r3, [r3]
  407946:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40794a:	f001 fe53 	bl	4095f4 <__aeabi_dmul>
  40794e:	112d      	asrs	r5, r5, #4
  407950:	4607      	mov	r7, r0
  407952:	4688      	mov	r8, r1
  407954:	f000 812c 	beq.w	407bb0 <_dtoa_r+0xe08>
  407958:	4e7d      	ldr	r6, [pc, #500]	; (407b50 <_dtoa_r+0xda8>)
  40795a:	f04f 0a02 	mov.w	sl, #2
  40795e:	07eb      	lsls	r3, r5, #31
  407960:	d509      	bpl.n	407976 <_dtoa_r+0xbce>
  407962:	4638      	mov	r0, r7
  407964:	4641      	mov	r1, r8
  407966:	e9d6 2300 	ldrd	r2, r3, [r6]
  40796a:	f001 fe43 	bl	4095f4 <__aeabi_dmul>
  40796e:	f10a 0a01 	add.w	sl, sl, #1
  407972:	4607      	mov	r7, r0
  407974:	4688      	mov	r8, r1
  407976:	106d      	asrs	r5, r5, #1
  407978:	f106 0608 	add.w	r6, r6, #8
  40797c:	d1ef      	bne.n	40795e <_dtoa_r+0xbb6>
  40797e:	e608      	b.n	407592 <_dtoa_r+0x7ea>
  407980:	6871      	ldr	r1, [r6, #4]
  407982:	4620      	mov	r0, r4
  407984:	f000 fc78 	bl	408278 <_Balloc>
  407988:	6933      	ldr	r3, [r6, #16]
  40798a:	3302      	adds	r3, #2
  40798c:	009a      	lsls	r2, r3, #2
  40798e:	4605      	mov	r5, r0
  407990:	f106 010c 	add.w	r1, r6, #12
  407994:	300c      	adds	r0, #12
  407996:	f7fd fdb7 	bl	405508 <memcpy>
  40799a:	4629      	mov	r1, r5
  40799c:	2201      	movs	r2, #1
  40799e:	4620      	mov	r0, r4
  4079a0:	f000 fe16 	bl	4085d0 <__lshift>
  4079a4:	9006      	str	r0, [sp, #24]
  4079a6:	e4b5      	b.n	407314 <_dtoa_r+0x56c>
  4079a8:	2b39      	cmp	r3, #57	; 0x39
  4079aa:	f8cd b018 	str.w	fp, [sp, #24]
  4079ae:	46d0      	mov	r8, sl
  4079b0:	f000 80a5 	beq.w	407afe <_dtoa_r+0xd56>
  4079b4:	f103 0a01 	add.w	sl, r3, #1
  4079b8:	46b3      	mov	fp, r6
  4079ba:	f887 a000 	strb.w	sl, [r7]
  4079be:	1c7d      	adds	r5, r7, #1
  4079c0:	9e06      	ldr	r6, [sp, #24]
  4079c2:	e571      	b.n	4074a8 <_dtoa_r+0x700>
  4079c4:	465a      	mov	r2, fp
  4079c6:	46d0      	mov	r8, sl
  4079c8:	46b3      	mov	fp, r6
  4079ca:	469a      	mov	sl, r3
  4079cc:	4616      	mov	r6, r2
  4079ce:	e54f      	b.n	407470 <_dtoa_r+0x6c8>
  4079d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4079d2:	495e      	ldr	r1, [pc, #376]	; (407b4c <_dtoa_r+0xda4>)
  4079d4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4079d8:	462a      	mov	r2, r5
  4079da:	4633      	mov	r3, r6
  4079dc:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4079e0:	f001 fe08 	bl	4095f4 <__aeabi_dmul>
  4079e4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4079e8:	4638      	mov	r0, r7
  4079ea:	4641      	mov	r1, r8
  4079ec:	f002 f8b2 	bl	409b54 <__aeabi_d2iz>
  4079f0:	4605      	mov	r5, r0
  4079f2:	f001 fd99 	bl	409528 <__aeabi_i2d>
  4079f6:	460b      	mov	r3, r1
  4079f8:	4602      	mov	r2, r0
  4079fa:	4641      	mov	r1, r8
  4079fc:	4638      	mov	r0, r7
  4079fe:	f001 fc45 	bl	40928c <__aeabi_dsub>
  407a02:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407a04:	460f      	mov	r7, r1
  407a06:	9904      	ldr	r1, [sp, #16]
  407a08:	3530      	adds	r5, #48	; 0x30
  407a0a:	2b01      	cmp	r3, #1
  407a0c:	700d      	strb	r5, [r1, #0]
  407a0e:	4606      	mov	r6, r0
  407a10:	f101 0501 	add.w	r5, r1, #1
  407a14:	d026      	beq.n	407a64 <_dtoa_r+0xcbc>
  407a16:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407a18:	9a04      	ldr	r2, [sp, #16]
  407a1a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 407b58 <_dtoa_r+0xdb0>
  407a1e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  407a22:	4413      	add	r3, r2
  407a24:	f04f 0a00 	mov.w	sl, #0
  407a28:	4699      	mov	r9, r3
  407a2a:	4652      	mov	r2, sl
  407a2c:	465b      	mov	r3, fp
  407a2e:	4630      	mov	r0, r6
  407a30:	4639      	mov	r1, r7
  407a32:	f001 fddf 	bl	4095f4 <__aeabi_dmul>
  407a36:	460f      	mov	r7, r1
  407a38:	4606      	mov	r6, r0
  407a3a:	f002 f88b 	bl	409b54 <__aeabi_d2iz>
  407a3e:	4680      	mov	r8, r0
  407a40:	f001 fd72 	bl	409528 <__aeabi_i2d>
  407a44:	f108 0830 	add.w	r8, r8, #48	; 0x30
  407a48:	4602      	mov	r2, r0
  407a4a:	460b      	mov	r3, r1
  407a4c:	4630      	mov	r0, r6
  407a4e:	4639      	mov	r1, r7
  407a50:	f001 fc1c 	bl	40928c <__aeabi_dsub>
  407a54:	f805 8b01 	strb.w	r8, [r5], #1
  407a58:	454d      	cmp	r5, r9
  407a5a:	4606      	mov	r6, r0
  407a5c:	460f      	mov	r7, r1
  407a5e:	d1e4      	bne.n	407a2a <_dtoa_r+0xc82>
  407a60:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  407a64:	4b3b      	ldr	r3, [pc, #236]	; (407b54 <_dtoa_r+0xdac>)
  407a66:	2200      	movs	r2, #0
  407a68:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  407a6c:	f001 fc10 	bl	409290 <__adddf3>
  407a70:	4632      	mov	r2, r6
  407a72:	463b      	mov	r3, r7
  407a74:	f002 f830 	bl	409ad8 <__aeabi_dcmplt>
  407a78:	2800      	cmp	r0, #0
  407a7a:	d046      	beq.n	407b0a <_dtoa_r+0xd62>
  407a7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  407a7e:	9302      	str	r3, [sp, #8]
  407a80:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  407a84:	f7ff bb43 	b.w	40710e <_dtoa_r+0x366>
  407a88:	f04f 0800 	mov.w	r8, #0
  407a8c:	4646      	mov	r6, r8
  407a8e:	e6a9      	b.n	4077e4 <_dtoa_r+0xa3c>
  407a90:	9b08      	ldr	r3, [sp, #32]
  407a92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  407a94:	1a9d      	subs	r5, r3, r2
  407a96:	2300      	movs	r3, #0
  407a98:	f7ff bb71 	b.w	40717e <_dtoa_r+0x3d6>
  407a9c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  407a9e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407aa0:	9d08      	ldr	r5, [sp, #32]
  407aa2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  407aa6:	f7ff bb6a 	b.w	40717e <_dtoa_r+0x3d6>
  407aaa:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  407aae:	f04f 0a02 	mov.w	sl, #2
  407ab2:	e56e      	b.n	407592 <_dtoa_r+0x7ea>
  407ab4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407ab6:	2b00      	cmp	r3, #0
  407ab8:	f43f aeb8 	beq.w	40782c <_dtoa_r+0xa84>
  407abc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407abe:	2b00      	cmp	r3, #0
  407ac0:	f77f aede 	ble.w	407880 <_dtoa_r+0xad8>
  407ac4:	2200      	movs	r2, #0
  407ac6:	4b24      	ldr	r3, [pc, #144]	; (407b58 <_dtoa_r+0xdb0>)
  407ac8:	4638      	mov	r0, r7
  407aca:	4641      	mov	r1, r8
  407acc:	f001 fd92 	bl	4095f4 <__aeabi_dmul>
  407ad0:	4607      	mov	r7, r0
  407ad2:	4688      	mov	r8, r1
  407ad4:	f10a 0001 	add.w	r0, sl, #1
  407ad8:	f001 fd26 	bl	409528 <__aeabi_i2d>
  407adc:	463a      	mov	r2, r7
  407ade:	4643      	mov	r3, r8
  407ae0:	f001 fd88 	bl	4095f4 <__aeabi_dmul>
  407ae4:	2200      	movs	r2, #0
  407ae6:	4b17      	ldr	r3, [pc, #92]	; (407b44 <_dtoa_r+0xd9c>)
  407ae8:	f001 fbd2 	bl	409290 <__adddf3>
  407aec:	9a02      	ldr	r2, [sp, #8]
  407aee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407af0:	9312      	str	r3, [sp, #72]	; 0x48
  407af2:	3a01      	subs	r2, #1
  407af4:	4605      	mov	r5, r0
  407af6:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  407afa:	9215      	str	r2, [sp, #84]	; 0x54
  407afc:	e56a      	b.n	4075d4 <_dtoa_r+0x82c>
  407afe:	2239      	movs	r2, #57	; 0x39
  407b00:	46b3      	mov	fp, r6
  407b02:	703a      	strb	r2, [r7, #0]
  407b04:	9e06      	ldr	r6, [sp, #24]
  407b06:	1c7d      	adds	r5, r7, #1
  407b08:	e4c0      	b.n	40748c <_dtoa_r+0x6e4>
  407b0a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  407b0e:	2000      	movs	r0, #0
  407b10:	4910      	ldr	r1, [pc, #64]	; (407b54 <_dtoa_r+0xdac>)
  407b12:	f001 fbbb 	bl	40928c <__aeabi_dsub>
  407b16:	4632      	mov	r2, r6
  407b18:	463b      	mov	r3, r7
  407b1a:	f001 fffb 	bl	409b14 <__aeabi_dcmpgt>
  407b1e:	b908      	cbnz	r0, 407b24 <_dtoa_r+0xd7c>
  407b20:	e6ae      	b.n	407880 <_dtoa_r+0xad8>
  407b22:	4615      	mov	r5, r2
  407b24:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  407b28:	2b30      	cmp	r3, #48	; 0x30
  407b2a:	f105 32ff 	add.w	r2, r5, #4294967295
  407b2e:	d0f8      	beq.n	407b22 <_dtoa_r+0xd7a>
  407b30:	e5d7      	b.n	4076e2 <_dtoa_r+0x93a>
  407b32:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  407b36:	9b15      	ldr	r3, [sp, #84]	; 0x54
  407b38:	9302      	str	r3, [sp, #8]
  407b3a:	f7ff bae8 	b.w	40710e <_dtoa_r+0x366>
  407b3e:	970c      	str	r7, [sp, #48]	; 0x30
  407b40:	f7ff bba5 	b.w	40728e <_dtoa_r+0x4e6>
  407b44:	401c0000 	.word	0x401c0000
  407b48:	40140000 	.word	0x40140000
  407b4c:	0040a400 	.word	0x0040a400
  407b50:	0040a3d8 	.word	0x0040a3d8
  407b54:	3fe00000 	.word	0x3fe00000
  407b58:	40240000 	.word	0x40240000
  407b5c:	2b39      	cmp	r3, #57	; 0x39
  407b5e:	f8cd b018 	str.w	fp, [sp, #24]
  407b62:	46d0      	mov	r8, sl
  407b64:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  407b68:	469a      	mov	sl, r3
  407b6a:	d0c8      	beq.n	407afe <_dtoa_r+0xd56>
  407b6c:	f1bb 0f00 	cmp.w	fp, #0
  407b70:	f73f aebf 	bgt.w	4078f2 <_dtoa_r+0xb4a>
  407b74:	e6bf      	b.n	4078f6 <_dtoa_r+0xb4e>
  407b76:	f47f aebe 	bne.w	4078f6 <_dtoa_r+0xb4e>
  407b7a:	f01a 0f01 	tst.w	sl, #1
  407b7e:	f43f aeba 	beq.w	4078f6 <_dtoa_r+0xb4e>
  407b82:	e6b2      	b.n	4078ea <_dtoa_r+0xb42>
  407b84:	f04f 0800 	mov.w	r8, #0
  407b88:	4646      	mov	r6, r8
  407b8a:	e5e9      	b.n	407760 <_dtoa_r+0x9b8>
  407b8c:	4631      	mov	r1, r6
  407b8e:	2300      	movs	r3, #0
  407b90:	220a      	movs	r2, #10
  407b92:	4620      	mov	r0, r4
  407b94:	f000 fba0 	bl	4082d8 <__multadd>
  407b98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407b9a:	2b00      	cmp	r3, #0
  407b9c:	4606      	mov	r6, r0
  407b9e:	dd0a      	ble.n	407bb6 <_dtoa_r+0xe0e>
  407ba0:	930a      	str	r3, [sp, #40]	; 0x28
  407ba2:	f7ff bbaa 	b.w	4072fa <_dtoa_r+0x552>
  407ba6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407ba8:	2b02      	cmp	r3, #2
  407baa:	dc23      	bgt.n	407bf4 <_dtoa_r+0xe4c>
  407bac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407bae:	e43b      	b.n	407428 <_dtoa_r+0x680>
  407bb0:	f04f 0a02 	mov.w	sl, #2
  407bb4:	e4ed      	b.n	407592 <_dtoa_r+0x7ea>
  407bb6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407bb8:	2b02      	cmp	r3, #2
  407bba:	dc1b      	bgt.n	407bf4 <_dtoa_r+0xe4c>
  407bbc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407bbe:	e7ef      	b.n	407ba0 <_dtoa_r+0xdf8>
  407bc0:	2500      	movs	r5, #0
  407bc2:	6465      	str	r5, [r4, #68]	; 0x44
  407bc4:	4629      	mov	r1, r5
  407bc6:	4620      	mov	r0, r4
  407bc8:	f000 fb56 	bl	408278 <_Balloc>
  407bcc:	f04f 33ff 	mov.w	r3, #4294967295
  407bd0:	930a      	str	r3, [sp, #40]	; 0x28
  407bd2:	930f      	str	r3, [sp, #60]	; 0x3c
  407bd4:	2301      	movs	r3, #1
  407bd6:	9004      	str	r0, [sp, #16]
  407bd8:	9525      	str	r5, [sp, #148]	; 0x94
  407bda:	6420      	str	r0, [r4, #64]	; 0x40
  407bdc:	930b      	str	r3, [sp, #44]	; 0x2c
  407bde:	f7ff b9dd 	b.w	406f9c <_dtoa_r+0x1f4>
  407be2:	2501      	movs	r5, #1
  407be4:	f7ff b9a5 	b.w	406f32 <_dtoa_r+0x18a>
  407be8:	f43f ab69 	beq.w	4072be <_dtoa_r+0x516>
  407bec:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  407bf0:	f7ff bbf9 	b.w	4073e6 <_dtoa_r+0x63e>
  407bf4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407bf6:	930a      	str	r3, [sp, #40]	; 0x28
  407bf8:	e5e5      	b.n	4077c6 <_dtoa_r+0xa1e>
  407bfa:	bf00      	nop

00407bfc <__libc_fini_array>:
  407bfc:	b538      	push	{r3, r4, r5, lr}
  407bfe:	4c0a      	ldr	r4, [pc, #40]	; (407c28 <__libc_fini_array+0x2c>)
  407c00:	4d0a      	ldr	r5, [pc, #40]	; (407c2c <__libc_fini_array+0x30>)
  407c02:	1b64      	subs	r4, r4, r5
  407c04:	10a4      	asrs	r4, r4, #2
  407c06:	d00a      	beq.n	407c1e <__libc_fini_array+0x22>
  407c08:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  407c0c:	3b01      	subs	r3, #1
  407c0e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  407c12:	3c01      	subs	r4, #1
  407c14:	f855 3904 	ldr.w	r3, [r5], #-4
  407c18:	4798      	blx	r3
  407c1a:	2c00      	cmp	r4, #0
  407c1c:	d1f9      	bne.n	407c12 <__libc_fini_array+0x16>
  407c1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  407c22:	f002 bce9 	b.w	40a5f8 <_fini>
  407c26:	bf00      	nop
  407c28:	0040a608 	.word	0x0040a608
  407c2c:	0040a604 	.word	0x0040a604

00407c30 <_localeconv_r>:
  407c30:	4a04      	ldr	r2, [pc, #16]	; (407c44 <_localeconv_r+0x14>)
  407c32:	4b05      	ldr	r3, [pc, #20]	; (407c48 <_localeconv_r+0x18>)
  407c34:	6812      	ldr	r2, [r2, #0]
  407c36:	6b50      	ldr	r0, [r2, #52]	; 0x34
  407c38:	2800      	cmp	r0, #0
  407c3a:	bf08      	it	eq
  407c3c:	4618      	moveq	r0, r3
  407c3e:	30f0      	adds	r0, #240	; 0xf0
  407c40:	4770      	bx	lr
  407c42:	bf00      	nop
  407c44:	2000024c 	.word	0x2000024c
  407c48:	20000a8c 	.word	0x20000a8c

00407c4c <__retarget_lock_acquire_recursive>:
  407c4c:	4770      	bx	lr
  407c4e:	bf00      	nop

00407c50 <__retarget_lock_release_recursive>:
  407c50:	4770      	bx	lr
  407c52:	bf00      	nop

00407c54 <_malloc_r>:
  407c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407c58:	f101 060b 	add.w	r6, r1, #11
  407c5c:	2e16      	cmp	r6, #22
  407c5e:	b083      	sub	sp, #12
  407c60:	4605      	mov	r5, r0
  407c62:	f240 809e 	bls.w	407da2 <_malloc_r+0x14e>
  407c66:	f036 0607 	bics.w	r6, r6, #7
  407c6a:	f100 80bd 	bmi.w	407de8 <_malloc_r+0x194>
  407c6e:	42b1      	cmp	r1, r6
  407c70:	f200 80ba 	bhi.w	407de8 <_malloc_r+0x194>
  407c74:	f000 faf4 	bl	408260 <__malloc_lock>
  407c78:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  407c7c:	f0c0 8293 	bcc.w	4081a6 <_malloc_r+0x552>
  407c80:	0a73      	lsrs	r3, r6, #9
  407c82:	f000 80b8 	beq.w	407df6 <_malloc_r+0x1a2>
  407c86:	2b04      	cmp	r3, #4
  407c88:	f200 8179 	bhi.w	407f7e <_malloc_r+0x32a>
  407c8c:	09b3      	lsrs	r3, r6, #6
  407c8e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  407c92:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  407c96:	00c3      	lsls	r3, r0, #3
  407c98:	4fbf      	ldr	r7, [pc, #764]	; (407f98 <_malloc_r+0x344>)
  407c9a:	443b      	add	r3, r7
  407c9c:	f1a3 0108 	sub.w	r1, r3, #8
  407ca0:	685c      	ldr	r4, [r3, #4]
  407ca2:	42a1      	cmp	r1, r4
  407ca4:	d106      	bne.n	407cb4 <_malloc_r+0x60>
  407ca6:	e00c      	b.n	407cc2 <_malloc_r+0x6e>
  407ca8:	2a00      	cmp	r2, #0
  407caa:	f280 80aa 	bge.w	407e02 <_malloc_r+0x1ae>
  407cae:	68e4      	ldr	r4, [r4, #12]
  407cb0:	42a1      	cmp	r1, r4
  407cb2:	d006      	beq.n	407cc2 <_malloc_r+0x6e>
  407cb4:	6863      	ldr	r3, [r4, #4]
  407cb6:	f023 0303 	bic.w	r3, r3, #3
  407cba:	1b9a      	subs	r2, r3, r6
  407cbc:	2a0f      	cmp	r2, #15
  407cbe:	ddf3      	ble.n	407ca8 <_malloc_r+0x54>
  407cc0:	4670      	mov	r0, lr
  407cc2:	693c      	ldr	r4, [r7, #16]
  407cc4:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 407fac <_malloc_r+0x358>
  407cc8:	4574      	cmp	r4, lr
  407cca:	f000 81ab 	beq.w	408024 <_malloc_r+0x3d0>
  407cce:	6863      	ldr	r3, [r4, #4]
  407cd0:	f023 0303 	bic.w	r3, r3, #3
  407cd4:	1b9a      	subs	r2, r3, r6
  407cd6:	2a0f      	cmp	r2, #15
  407cd8:	f300 8190 	bgt.w	407ffc <_malloc_r+0x3a8>
  407cdc:	2a00      	cmp	r2, #0
  407cde:	f8c7 e014 	str.w	lr, [r7, #20]
  407ce2:	f8c7 e010 	str.w	lr, [r7, #16]
  407ce6:	f280 809d 	bge.w	407e24 <_malloc_r+0x1d0>
  407cea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  407cee:	f080 8161 	bcs.w	407fb4 <_malloc_r+0x360>
  407cf2:	08db      	lsrs	r3, r3, #3
  407cf4:	f103 0c01 	add.w	ip, r3, #1
  407cf8:	1099      	asrs	r1, r3, #2
  407cfa:	687a      	ldr	r2, [r7, #4]
  407cfc:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  407d00:	f8c4 8008 	str.w	r8, [r4, #8]
  407d04:	2301      	movs	r3, #1
  407d06:	408b      	lsls	r3, r1
  407d08:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  407d0c:	4313      	orrs	r3, r2
  407d0e:	3908      	subs	r1, #8
  407d10:	60e1      	str	r1, [r4, #12]
  407d12:	607b      	str	r3, [r7, #4]
  407d14:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  407d18:	f8c8 400c 	str.w	r4, [r8, #12]
  407d1c:	1082      	asrs	r2, r0, #2
  407d1e:	2401      	movs	r4, #1
  407d20:	4094      	lsls	r4, r2
  407d22:	429c      	cmp	r4, r3
  407d24:	f200 808b 	bhi.w	407e3e <_malloc_r+0x1ea>
  407d28:	421c      	tst	r4, r3
  407d2a:	d106      	bne.n	407d3a <_malloc_r+0xe6>
  407d2c:	f020 0003 	bic.w	r0, r0, #3
  407d30:	0064      	lsls	r4, r4, #1
  407d32:	421c      	tst	r4, r3
  407d34:	f100 0004 	add.w	r0, r0, #4
  407d38:	d0fa      	beq.n	407d30 <_malloc_r+0xdc>
  407d3a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  407d3e:	46cc      	mov	ip, r9
  407d40:	4680      	mov	r8, r0
  407d42:	f8dc 300c 	ldr.w	r3, [ip, #12]
  407d46:	459c      	cmp	ip, r3
  407d48:	d107      	bne.n	407d5a <_malloc_r+0x106>
  407d4a:	e16d      	b.n	408028 <_malloc_r+0x3d4>
  407d4c:	2a00      	cmp	r2, #0
  407d4e:	f280 817b 	bge.w	408048 <_malloc_r+0x3f4>
  407d52:	68db      	ldr	r3, [r3, #12]
  407d54:	459c      	cmp	ip, r3
  407d56:	f000 8167 	beq.w	408028 <_malloc_r+0x3d4>
  407d5a:	6859      	ldr	r1, [r3, #4]
  407d5c:	f021 0103 	bic.w	r1, r1, #3
  407d60:	1b8a      	subs	r2, r1, r6
  407d62:	2a0f      	cmp	r2, #15
  407d64:	ddf2      	ble.n	407d4c <_malloc_r+0xf8>
  407d66:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  407d6a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  407d6e:	9300      	str	r3, [sp, #0]
  407d70:	199c      	adds	r4, r3, r6
  407d72:	4628      	mov	r0, r5
  407d74:	f046 0601 	orr.w	r6, r6, #1
  407d78:	f042 0501 	orr.w	r5, r2, #1
  407d7c:	605e      	str	r6, [r3, #4]
  407d7e:	f8c8 c00c 	str.w	ip, [r8, #12]
  407d82:	f8cc 8008 	str.w	r8, [ip, #8]
  407d86:	617c      	str	r4, [r7, #20]
  407d88:	613c      	str	r4, [r7, #16]
  407d8a:	f8c4 e00c 	str.w	lr, [r4, #12]
  407d8e:	f8c4 e008 	str.w	lr, [r4, #8]
  407d92:	6065      	str	r5, [r4, #4]
  407d94:	505a      	str	r2, [r3, r1]
  407d96:	f000 fa69 	bl	40826c <__malloc_unlock>
  407d9a:	9b00      	ldr	r3, [sp, #0]
  407d9c:	f103 0408 	add.w	r4, r3, #8
  407da0:	e01e      	b.n	407de0 <_malloc_r+0x18c>
  407da2:	2910      	cmp	r1, #16
  407da4:	d820      	bhi.n	407de8 <_malloc_r+0x194>
  407da6:	f000 fa5b 	bl	408260 <__malloc_lock>
  407daa:	2610      	movs	r6, #16
  407dac:	2318      	movs	r3, #24
  407dae:	2002      	movs	r0, #2
  407db0:	4f79      	ldr	r7, [pc, #484]	; (407f98 <_malloc_r+0x344>)
  407db2:	443b      	add	r3, r7
  407db4:	f1a3 0208 	sub.w	r2, r3, #8
  407db8:	685c      	ldr	r4, [r3, #4]
  407dba:	4294      	cmp	r4, r2
  407dbc:	f000 813d 	beq.w	40803a <_malloc_r+0x3e6>
  407dc0:	6863      	ldr	r3, [r4, #4]
  407dc2:	68e1      	ldr	r1, [r4, #12]
  407dc4:	68a6      	ldr	r6, [r4, #8]
  407dc6:	f023 0303 	bic.w	r3, r3, #3
  407dca:	4423      	add	r3, r4
  407dcc:	4628      	mov	r0, r5
  407dce:	685a      	ldr	r2, [r3, #4]
  407dd0:	60f1      	str	r1, [r6, #12]
  407dd2:	f042 0201 	orr.w	r2, r2, #1
  407dd6:	608e      	str	r6, [r1, #8]
  407dd8:	605a      	str	r2, [r3, #4]
  407dda:	f000 fa47 	bl	40826c <__malloc_unlock>
  407dde:	3408      	adds	r4, #8
  407de0:	4620      	mov	r0, r4
  407de2:	b003      	add	sp, #12
  407de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407de8:	2400      	movs	r4, #0
  407dea:	230c      	movs	r3, #12
  407dec:	4620      	mov	r0, r4
  407dee:	602b      	str	r3, [r5, #0]
  407df0:	b003      	add	sp, #12
  407df2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407df6:	2040      	movs	r0, #64	; 0x40
  407df8:	f44f 7300 	mov.w	r3, #512	; 0x200
  407dfc:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  407e00:	e74a      	b.n	407c98 <_malloc_r+0x44>
  407e02:	4423      	add	r3, r4
  407e04:	68e1      	ldr	r1, [r4, #12]
  407e06:	685a      	ldr	r2, [r3, #4]
  407e08:	68a6      	ldr	r6, [r4, #8]
  407e0a:	f042 0201 	orr.w	r2, r2, #1
  407e0e:	60f1      	str	r1, [r6, #12]
  407e10:	4628      	mov	r0, r5
  407e12:	608e      	str	r6, [r1, #8]
  407e14:	605a      	str	r2, [r3, #4]
  407e16:	f000 fa29 	bl	40826c <__malloc_unlock>
  407e1a:	3408      	adds	r4, #8
  407e1c:	4620      	mov	r0, r4
  407e1e:	b003      	add	sp, #12
  407e20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407e24:	4423      	add	r3, r4
  407e26:	4628      	mov	r0, r5
  407e28:	685a      	ldr	r2, [r3, #4]
  407e2a:	f042 0201 	orr.w	r2, r2, #1
  407e2e:	605a      	str	r2, [r3, #4]
  407e30:	f000 fa1c 	bl	40826c <__malloc_unlock>
  407e34:	3408      	adds	r4, #8
  407e36:	4620      	mov	r0, r4
  407e38:	b003      	add	sp, #12
  407e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407e3e:	68bc      	ldr	r4, [r7, #8]
  407e40:	6863      	ldr	r3, [r4, #4]
  407e42:	f023 0803 	bic.w	r8, r3, #3
  407e46:	45b0      	cmp	r8, r6
  407e48:	d304      	bcc.n	407e54 <_malloc_r+0x200>
  407e4a:	eba8 0306 	sub.w	r3, r8, r6
  407e4e:	2b0f      	cmp	r3, #15
  407e50:	f300 8085 	bgt.w	407f5e <_malloc_r+0x30a>
  407e54:	f8df 9158 	ldr.w	r9, [pc, #344]	; 407fb0 <_malloc_r+0x35c>
  407e58:	4b50      	ldr	r3, [pc, #320]	; (407f9c <_malloc_r+0x348>)
  407e5a:	f8d9 2000 	ldr.w	r2, [r9]
  407e5e:	681b      	ldr	r3, [r3, #0]
  407e60:	3201      	adds	r2, #1
  407e62:	4433      	add	r3, r6
  407e64:	eb04 0a08 	add.w	sl, r4, r8
  407e68:	f000 8155 	beq.w	408116 <_malloc_r+0x4c2>
  407e6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  407e70:	330f      	adds	r3, #15
  407e72:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  407e76:	f02b 0b0f 	bic.w	fp, fp, #15
  407e7a:	4659      	mov	r1, fp
  407e7c:	4628      	mov	r0, r5
  407e7e:	f000 fcf5 	bl	40886c <_sbrk_r>
  407e82:	1c41      	adds	r1, r0, #1
  407e84:	4602      	mov	r2, r0
  407e86:	f000 80fc 	beq.w	408082 <_malloc_r+0x42e>
  407e8a:	4582      	cmp	sl, r0
  407e8c:	f200 80f7 	bhi.w	40807e <_malloc_r+0x42a>
  407e90:	4b43      	ldr	r3, [pc, #268]	; (407fa0 <_malloc_r+0x34c>)
  407e92:	6819      	ldr	r1, [r3, #0]
  407e94:	4459      	add	r1, fp
  407e96:	6019      	str	r1, [r3, #0]
  407e98:	f000 814d 	beq.w	408136 <_malloc_r+0x4e2>
  407e9c:	f8d9 0000 	ldr.w	r0, [r9]
  407ea0:	3001      	adds	r0, #1
  407ea2:	bf1b      	ittet	ne
  407ea4:	eba2 0a0a 	subne.w	sl, r2, sl
  407ea8:	4451      	addne	r1, sl
  407eaa:	f8c9 2000 	streq.w	r2, [r9]
  407eae:	6019      	strne	r1, [r3, #0]
  407eb0:	f012 0107 	ands.w	r1, r2, #7
  407eb4:	f000 8115 	beq.w	4080e2 <_malloc_r+0x48e>
  407eb8:	f1c1 0008 	rsb	r0, r1, #8
  407ebc:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  407ec0:	4402      	add	r2, r0
  407ec2:	3108      	adds	r1, #8
  407ec4:	eb02 090b 	add.w	r9, r2, fp
  407ec8:	f3c9 090b 	ubfx	r9, r9, #0, #12
  407ecc:	eba1 0909 	sub.w	r9, r1, r9
  407ed0:	4649      	mov	r1, r9
  407ed2:	4628      	mov	r0, r5
  407ed4:	9301      	str	r3, [sp, #4]
  407ed6:	9200      	str	r2, [sp, #0]
  407ed8:	f000 fcc8 	bl	40886c <_sbrk_r>
  407edc:	1c43      	adds	r3, r0, #1
  407ede:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407ee2:	f000 8143 	beq.w	40816c <_malloc_r+0x518>
  407ee6:	1a80      	subs	r0, r0, r2
  407ee8:	4448      	add	r0, r9
  407eea:	f040 0001 	orr.w	r0, r0, #1
  407eee:	6819      	ldr	r1, [r3, #0]
  407ef0:	60ba      	str	r2, [r7, #8]
  407ef2:	4449      	add	r1, r9
  407ef4:	42bc      	cmp	r4, r7
  407ef6:	6050      	str	r0, [r2, #4]
  407ef8:	6019      	str	r1, [r3, #0]
  407efa:	d017      	beq.n	407f2c <_malloc_r+0x2d8>
  407efc:	f1b8 0f0f 	cmp.w	r8, #15
  407f00:	f240 80fb 	bls.w	4080fa <_malloc_r+0x4a6>
  407f04:	6860      	ldr	r0, [r4, #4]
  407f06:	f1a8 020c 	sub.w	r2, r8, #12
  407f0a:	f022 0207 	bic.w	r2, r2, #7
  407f0e:	eb04 0e02 	add.w	lr, r4, r2
  407f12:	f000 0001 	and.w	r0, r0, #1
  407f16:	f04f 0c05 	mov.w	ip, #5
  407f1a:	4310      	orrs	r0, r2
  407f1c:	2a0f      	cmp	r2, #15
  407f1e:	6060      	str	r0, [r4, #4]
  407f20:	f8ce c004 	str.w	ip, [lr, #4]
  407f24:	f8ce c008 	str.w	ip, [lr, #8]
  407f28:	f200 8117 	bhi.w	40815a <_malloc_r+0x506>
  407f2c:	4b1d      	ldr	r3, [pc, #116]	; (407fa4 <_malloc_r+0x350>)
  407f2e:	68bc      	ldr	r4, [r7, #8]
  407f30:	681a      	ldr	r2, [r3, #0]
  407f32:	4291      	cmp	r1, r2
  407f34:	bf88      	it	hi
  407f36:	6019      	strhi	r1, [r3, #0]
  407f38:	4b1b      	ldr	r3, [pc, #108]	; (407fa8 <_malloc_r+0x354>)
  407f3a:	681a      	ldr	r2, [r3, #0]
  407f3c:	4291      	cmp	r1, r2
  407f3e:	6862      	ldr	r2, [r4, #4]
  407f40:	bf88      	it	hi
  407f42:	6019      	strhi	r1, [r3, #0]
  407f44:	f022 0203 	bic.w	r2, r2, #3
  407f48:	4296      	cmp	r6, r2
  407f4a:	eba2 0306 	sub.w	r3, r2, r6
  407f4e:	d801      	bhi.n	407f54 <_malloc_r+0x300>
  407f50:	2b0f      	cmp	r3, #15
  407f52:	dc04      	bgt.n	407f5e <_malloc_r+0x30a>
  407f54:	4628      	mov	r0, r5
  407f56:	f000 f989 	bl	40826c <__malloc_unlock>
  407f5a:	2400      	movs	r4, #0
  407f5c:	e740      	b.n	407de0 <_malloc_r+0x18c>
  407f5e:	19a2      	adds	r2, r4, r6
  407f60:	f043 0301 	orr.w	r3, r3, #1
  407f64:	f046 0601 	orr.w	r6, r6, #1
  407f68:	6066      	str	r6, [r4, #4]
  407f6a:	4628      	mov	r0, r5
  407f6c:	60ba      	str	r2, [r7, #8]
  407f6e:	6053      	str	r3, [r2, #4]
  407f70:	f000 f97c 	bl	40826c <__malloc_unlock>
  407f74:	3408      	adds	r4, #8
  407f76:	4620      	mov	r0, r4
  407f78:	b003      	add	sp, #12
  407f7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407f7e:	2b14      	cmp	r3, #20
  407f80:	d971      	bls.n	408066 <_malloc_r+0x412>
  407f82:	2b54      	cmp	r3, #84	; 0x54
  407f84:	f200 80a3 	bhi.w	4080ce <_malloc_r+0x47a>
  407f88:	0b33      	lsrs	r3, r6, #12
  407f8a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  407f8e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  407f92:	00c3      	lsls	r3, r0, #3
  407f94:	e680      	b.n	407c98 <_malloc_r+0x44>
  407f96:	bf00      	nop
  407f98:	2000067c 	.word	0x2000067c
  407f9c:	20006d4c 	.word	0x20006d4c
  407fa0:	20006d1c 	.word	0x20006d1c
  407fa4:	20006d44 	.word	0x20006d44
  407fa8:	20006d48 	.word	0x20006d48
  407fac:	20000684 	.word	0x20000684
  407fb0:	20000a84 	.word	0x20000a84
  407fb4:	0a5a      	lsrs	r2, r3, #9
  407fb6:	2a04      	cmp	r2, #4
  407fb8:	d95b      	bls.n	408072 <_malloc_r+0x41e>
  407fba:	2a14      	cmp	r2, #20
  407fbc:	f200 80ae 	bhi.w	40811c <_malloc_r+0x4c8>
  407fc0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  407fc4:	00c9      	lsls	r1, r1, #3
  407fc6:	325b      	adds	r2, #91	; 0x5b
  407fc8:	eb07 0c01 	add.w	ip, r7, r1
  407fcc:	5879      	ldr	r1, [r7, r1]
  407fce:	f1ac 0c08 	sub.w	ip, ip, #8
  407fd2:	458c      	cmp	ip, r1
  407fd4:	f000 8088 	beq.w	4080e8 <_malloc_r+0x494>
  407fd8:	684a      	ldr	r2, [r1, #4]
  407fda:	f022 0203 	bic.w	r2, r2, #3
  407fde:	4293      	cmp	r3, r2
  407fe0:	d273      	bcs.n	4080ca <_malloc_r+0x476>
  407fe2:	6889      	ldr	r1, [r1, #8]
  407fe4:	458c      	cmp	ip, r1
  407fe6:	d1f7      	bne.n	407fd8 <_malloc_r+0x384>
  407fe8:	f8dc 200c 	ldr.w	r2, [ip, #12]
  407fec:	687b      	ldr	r3, [r7, #4]
  407fee:	60e2      	str	r2, [r4, #12]
  407ff0:	f8c4 c008 	str.w	ip, [r4, #8]
  407ff4:	6094      	str	r4, [r2, #8]
  407ff6:	f8cc 400c 	str.w	r4, [ip, #12]
  407ffa:	e68f      	b.n	407d1c <_malloc_r+0xc8>
  407ffc:	19a1      	adds	r1, r4, r6
  407ffe:	f046 0c01 	orr.w	ip, r6, #1
  408002:	f042 0601 	orr.w	r6, r2, #1
  408006:	f8c4 c004 	str.w	ip, [r4, #4]
  40800a:	4628      	mov	r0, r5
  40800c:	6179      	str	r1, [r7, #20]
  40800e:	6139      	str	r1, [r7, #16]
  408010:	f8c1 e00c 	str.w	lr, [r1, #12]
  408014:	f8c1 e008 	str.w	lr, [r1, #8]
  408018:	604e      	str	r6, [r1, #4]
  40801a:	50e2      	str	r2, [r4, r3]
  40801c:	f000 f926 	bl	40826c <__malloc_unlock>
  408020:	3408      	adds	r4, #8
  408022:	e6dd      	b.n	407de0 <_malloc_r+0x18c>
  408024:	687b      	ldr	r3, [r7, #4]
  408026:	e679      	b.n	407d1c <_malloc_r+0xc8>
  408028:	f108 0801 	add.w	r8, r8, #1
  40802c:	f018 0f03 	tst.w	r8, #3
  408030:	f10c 0c08 	add.w	ip, ip, #8
  408034:	f47f ae85 	bne.w	407d42 <_malloc_r+0xee>
  408038:	e02d      	b.n	408096 <_malloc_r+0x442>
  40803a:	68dc      	ldr	r4, [r3, #12]
  40803c:	42a3      	cmp	r3, r4
  40803e:	bf08      	it	eq
  408040:	3002      	addeq	r0, #2
  408042:	f43f ae3e 	beq.w	407cc2 <_malloc_r+0x6e>
  408046:	e6bb      	b.n	407dc0 <_malloc_r+0x16c>
  408048:	4419      	add	r1, r3
  40804a:	461c      	mov	r4, r3
  40804c:	684a      	ldr	r2, [r1, #4]
  40804e:	68db      	ldr	r3, [r3, #12]
  408050:	f854 6f08 	ldr.w	r6, [r4, #8]!
  408054:	f042 0201 	orr.w	r2, r2, #1
  408058:	604a      	str	r2, [r1, #4]
  40805a:	4628      	mov	r0, r5
  40805c:	60f3      	str	r3, [r6, #12]
  40805e:	609e      	str	r6, [r3, #8]
  408060:	f000 f904 	bl	40826c <__malloc_unlock>
  408064:	e6bc      	b.n	407de0 <_malloc_r+0x18c>
  408066:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40806a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40806e:	00c3      	lsls	r3, r0, #3
  408070:	e612      	b.n	407c98 <_malloc_r+0x44>
  408072:	099a      	lsrs	r2, r3, #6
  408074:	f102 0139 	add.w	r1, r2, #57	; 0x39
  408078:	00c9      	lsls	r1, r1, #3
  40807a:	3238      	adds	r2, #56	; 0x38
  40807c:	e7a4      	b.n	407fc8 <_malloc_r+0x374>
  40807e:	42bc      	cmp	r4, r7
  408080:	d054      	beq.n	40812c <_malloc_r+0x4d8>
  408082:	68bc      	ldr	r4, [r7, #8]
  408084:	6862      	ldr	r2, [r4, #4]
  408086:	f022 0203 	bic.w	r2, r2, #3
  40808a:	e75d      	b.n	407f48 <_malloc_r+0x2f4>
  40808c:	f859 3908 	ldr.w	r3, [r9], #-8
  408090:	4599      	cmp	r9, r3
  408092:	f040 8086 	bne.w	4081a2 <_malloc_r+0x54e>
  408096:	f010 0f03 	tst.w	r0, #3
  40809a:	f100 30ff 	add.w	r0, r0, #4294967295
  40809e:	d1f5      	bne.n	40808c <_malloc_r+0x438>
  4080a0:	687b      	ldr	r3, [r7, #4]
  4080a2:	ea23 0304 	bic.w	r3, r3, r4
  4080a6:	607b      	str	r3, [r7, #4]
  4080a8:	0064      	lsls	r4, r4, #1
  4080aa:	429c      	cmp	r4, r3
  4080ac:	f63f aec7 	bhi.w	407e3e <_malloc_r+0x1ea>
  4080b0:	2c00      	cmp	r4, #0
  4080b2:	f43f aec4 	beq.w	407e3e <_malloc_r+0x1ea>
  4080b6:	421c      	tst	r4, r3
  4080b8:	4640      	mov	r0, r8
  4080ba:	f47f ae3e 	bne.w	407d3a <_malloc_r+0xe6>
  4080be:	0064      	lsls	r4, r4, #1
  4080c0:	421c      	tst	r4, r3
  4080c2:	f100 0004 	add.w	r0, r0, #4
  4080c6:	d0fa      	beq.n	4080be <_malloc_r+0x46a>
  4080c8:	e637      	b.n	407d3a <_malloc_r+0xe6>
  4080ca:	468c      	mov	ip, r1
  4080cc:	e78c      	b.n	407fe8 <_malloc_r+0x394>
  4080ce:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4080d2:	d815      	bhi.n	408100 <_malloc_r+0x4ac>
  4080d4:	0bf3      	lsrs	r3, r6, #15
  4080d6:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4080da:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4080de:	00c3      	lsls	r3, r0, #3
  4080e0:	e5da      	b.n	407c98 <_malloc_r+0x44>
  4080e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4080e6:	e6ed      	b.n	407ec4 <_malloc_r+0x270>
  4080e8:	687b      	ldr	r3, [r7, #4]
  4080ea:	1092      	asrs	r2, r2, #2
  4080ec:	2101      	movs	r1, #1
  4080ee:	fa01 f202 	lsl.w	r2, r1, r2
  4080f2:	4313      	orrs	r3, r2
  4080f4:	607b      	str	r3, [r7, #4]
  4080f6:	4662      	mov	r2, ip
  4080f8:	e779      	b.n	407fee <_malloc_r+0x39a>
  4080fa:	2301      	movs	r3, #1
  4080fc:	6053      	str	r3, [r2, #4]
  4080fe:	e729      	b.n	407f54 <_malloc_r+0x300>
  408100:	f240 5254 	movw	r2, #1364	; 0x554
  408104:	4293      	cmp	r3, r2
  408106:	d822      	bhi.n	40814e <_malloc_r+0x4fa>
  408108:	0cb3      	lsrs	r3, r6, #18
  40810a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40810e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  408112:	00c3      	lsls	r3, r0, #3
  408114:	e5c0      	b.n	407c98 <_malloc_r+0x44>
  408116:	f103 0b10 	add.w	fp, r3, #16
  40811a:	e6ae      	b.n	407e7a <_malloc_r+0x226>
  40811c:	2a54      	cmp	r2, #84	; 0x54
  40811e:	d829      	bhi.n	408174 <_malloc_r+0x520>
  408120:	0b1a      	lsrs	r2, r3, #12
  408122:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  408126:	00c9      	lsls	r1, r1, #3
  408128:	326e      	adds	r2, #110	; 0x6e
  40812a:	e74d      	b.n	407fc8 <_malloc_r+0x374>
  40812c:	4b20      	ldr	r3, [pc, #128]	; (4081b0 <_malloc_r+0x55c>)
  40812e:	6819      	ldr	r1, [r3, #0]
  408130:	4459      	add	r1, fp
  408132:	6019      	str	r1, [r3, #0]
  408134:	e6b2      	b.n	407e9c <_malloc_r+0x248>
  408136:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40813a:	2800      	cmp	r0, #0
  40813c:	f47f aeae 	bne.w	407e9c <_malloc_r+0x248>
  408140:	eb08 030b 	add.w	r3, r8, fp
  408144:	68ba      	ldr	r2, [r7, #8]
  408146:	f043 0301 	orr.w	r3, r3, #1
  40814a:	6053      	str	r3, [r2, #4]
  40814c:	e6ee      	b.n	407f2c <_malloc_r+0x2d8>
  40814e:	207f      	movs	r0, #127	; 0x7f
  408150:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  408154:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  408158:	e59e      	b.n	407c98 <_malloc_r+0x44>
  40815a:	f104 0108 	add.w	r1, r4, #8
  40815e:	4628      	mov	r0, r5
  408160:	9300      	str	r3, [sp, #0]
  408162:	f000 fd7b 	bl	408c5c <_free_r>
  408166:	9b00      	ldr	r3, [sp, #0]
  408168:	6819      	ldr	r1, [r3, #0]
  40816a:	e6df      	b.n	407f2c <_malloc_r+0x2d8>
  40816c:	2001      	movs	r0, #1
  40816e:	f04f 0900 	mov.w	r9, #0
  408172:	e6bc      	b.n	407eee <_malloc_r+0x29a>
  408174:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  408178:	d805      	bhi.n	408186 <_malloc_r+0x532>
  40817a:	0bda      	lsrs	r2, r3, #15
  40817c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  408180:	00c9      	lsls	r1, r1, #3
  408182:	3277      	adds	r2, #119	; 0x77
  408184:	e720      	b.n	407fc8 <_malloc_r+0x374>
  408186:	f240 5154 	movw	r1, #1364	; 0x554
  40818a:	428a      	cmp	r2, r1
  40818c:	d805      	bhi.n	40819a <_malloc_r+0x546>
  40818e:	0c9a      	lsrs	r2, r3, #18
  408190:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  408194:	00c9      	lsls	r1, r1, #3
  408196:	327c      	adds	r2, #124	; 0x7c
  408198:	e716      	b.n	407fc8 <_malloc_r+0x374>
  40819a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40819e:	227e      	movs	r2, #126	; 0x7e
  4081a0:	e712      	b.n	407fc8 <_malloc_r+0x374>
  4081a2:	687b      	ldr	r3, [r7, #4]
  4081a4:	e780      	b.n	4080a8 <_malloc_r+0x454>
  4081a6:	08f0      	lsrs	r0, r6, #3
  4081a8:	f106 0308 	add.w	r3, r6, #8
  4081ac:	e600      	b.n	407db0 <_malloc_r+0x15c>
  4081ae:	bf00      	nop
  4081b0:	20006d1c 	.word	0x20006d1c
	...

004081c0 <memchr>:
  4081c0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4081c4:	2a10      	cmp	r2, #16
  4081c6:	db2b      	blt.n	408220 <memchr+0x60>
  4081c8:	f010 0f07 	tst.w	r0, #7
  4081cc:	d008      	beq.n	4081e0 <memchr+0x20>
  4081ce:	f810 3b01 	ldrb.w	r3, [r0], #1
  4081d2:	3a01      	subs	r2, #1
  4081d4:	428b      	cmp	r3, r1
  4081d6:	d02d      	beq.n	408234 <memchr+0x74>
  4081d8:	f010 0f07 	tst.w	r0, #7
  4081dc:	b342      	cbz	r2, 408230 <memchr+0x70>
  4081de:	d1f6      	bne.n	4081ce <memchr+0xe>
  4081e0:	b4f0      	push	{r4, r5, r6, r7}
  4081e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4081e6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4081ea:	f022 0407 	bic.w	r4, r2, #7
  4081ee:	f07f 0700 	mvns.w	r7, #0
  4081f2:	2300      	movs	r3, #0
  4081f4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4081f8:	3c08      	subs	r4, #8
  4081fa:	ea85 0501 	eor.w	r5, r5, r1
  4081fe:	ea86 0601 	eor.w	r6, r6, r1
  408202:	fa85 f547 	uadd8	r5, r5, r7
  408206:	faa3 f587 	sel	r5, r3, r7
  40820a:	fa86 f647 	uadd8	r6, r6, r7
  40820e:	faa5 f687 	sel	r6, r5, r7
  408212:	b98e      	cbnz	r6, 408238 <memchr+0x78>
  408214:	d1ee      	bne.n	4081f4 <memchr+0x34>
  408216:	bcf0      	pop	{r4, r5, r6, r7}
  408218:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40821c:	f002 0207 	and.w	r2, r2, #7
  408220:	b132      	cbz	r2, 408230 <memchr+0x70>
  408222:	f810 3b01 	ldrb.w	r3, [r0], #1
  408226:	3a01      	subs	r2, #1
  408228:	ea83 0301 	eor.w	r3, r3, r1
  40822c:	b113      	cbz	r3, 408234 <memchr+0x74>
  40822e:	d1f8      	bne.n	408222 <memchr+0x62>
  408230:	2000      	movs	r0, #0
  408232:	4770      	bx	lr
  408234:	3801      	subs	r0, #1
  408236:	4770      	bx	lr
  408238:	2d00      	cmp	r5, #0
  40823a:	bf06      	itte	eq
  40823c:	4635      	moveq	r5, r6
  40823e:	3803      	subeq	r0, #3
  408240:	3807      	subne	r0, #7
  408242:	f015 0f01 	tst.w	r5, #1
  408246:	d107      	bne.n	408258 <memchr+0x98>
  408248:	3001      	adds	r0, #1
  40824a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40824e:	bf02      	ittt	eq
  408250:	3001      	addeq	r0, #1
  408252:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  408256:	3001      	addeq	r0, #1
  408258:	bcf0      	pop	{r4, r5, r6, r7}
  40825a:	3801      	subs	r0, #1
  40825c:	4770      	bx	lr
  40825e:	bf00      	nop

00408260 <__malloc_lock>:
  408260:	4801      	ldr	r0, [pc, #4]	; (408268 <__malloc_lock+0x8>)
  408262:	f7ff bcf3 	b.w	407c4c <__retarget_lock_acquire_recursive>
  408266:	bf00      	nop
  408268:	20006e3c 	.word	0x20006e3c

0040826c <__malloc_unlock>:
  40826c:	4801      	ldr	r0, [pc, #4]	; (408274 <__malloc_unlock+0x8>)
  40826e:	f7ff bcef 	b.w	407c50 <__retarget_lock_release_recursive>
  408272:	bf00      	nop
  408274:	20006e3c 	.word	0x20006e3c

00408278 <_Balloc>:
  408278:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40827a:	b570      	push	{r4, r5, r6, lr}
  40827c:	4605      	mov	r5, r0
  40827e:	460c      	mov	r4, r1
  408280:	b14b      	cbz	r3, 408296 <_Balloc+0x1e>
  408282:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  408286:	b180      	cbz	r0, 4082aa <_Balloc+0x32>
  408288:	6802      	ldr	r2, [r0, #0]
  40828a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40828e:	2300      	movs	r3, #0
  408290:	6103      	str	r3, [r0, #16]
  408292:	60c3      	str	r3, [r0, #12]
  408294:	bd70      	pop	{r4, r5, r6, pc}
  408296:	2221      	movs	r2, #33	; 0x21
  408298:	2104      	movs	r1, #4
  40829a:	f000 fc5f 	bl	408b5c <_calloc_r>
  40829e:	64e8      	str	r0, [r5, #76]	; 0x4c
  4082a0:	4603      	mov	r3, r0
  4082a2:	2800      	cmp	r0, #0
  4082a4:	d1ed      	bne.n	408282 <_Balloc+0xa>
  4082a6:	2000      	movs	r0, #0
  4082a8:	bd70      	pop	{r4, r5, r6, pc}
  4082aa:	2101      	movs	r1, #1
  4082ac:	fa01 f604 	lsl.w	r6, r1, r4
  4082b0:	1d72      	adds	r2, r6, #5
  4082b2:	4628      	mov	r0, r5
  4082b4:	0092      	lsls	r2, r2, #2
  4082b6:	f000 fc51 	bl	408b5c <_calloc_r>
  4082ba:	2800      	cmp	r0, #0
  4082bc:	d0f3      	beq.n	4082a6 <_Balloc+0x2e>
  4082be:	6044      	str	r4, [r0, #4]
  4082c0:	6086      	str	r6, [r0, #8]
  4082c2:	e7e4      	b.n	40828e <_Balloc+0x16>

004082c4 <_Bfree>:
  4082c4:	b131      	cbz	r1, 4082d4 <_Bfree+0x10>
  4082c6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4082c8:	684a      	ldr	r2, [r1, #4]
  4082ca:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4082ce:	6008      	str	r0, [r1, #0]
  4082d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4082d4:	4770      	bx	lr
  4082d6:	bf00      	nop

004082d8 <__multadd>:
  4082d8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4082da:	690c      	ldr	r4, [r1, #16]
  4082dc:	b083      	sub	sp, #12
  4082de:	460d      	mov	r5, r1
  4082e0:	4606      	mov	r6, r0
  4082e2:	f101 0e14 	add.w	lr, r1, #20
  4082e6:	2700      	movs	r7, #0
  4082e8:	f8de 0000 	ldr.w	r0, [lr]
  4082ec:	b281      	uxth	r1, r0
  4082ee:	fb02 3301 	mla	r3, r2, r1, r3
  4082f2:	0c01      	lsrs	r1, r0, #16
  4082f4:	0c18      	lsrs	r0, r3, #16
  4082f6:	fb02 0101 	mla	r1, r2, r1, r0
  4082fa:	b29b      	uxth	r3, r3
  4082fc:	3701      	adds	r7, #1
  4082fe:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  408302:	42bc      	cmp	r4, r7
  408304:	f84e 3b04 	str.w	r3, [lr], #4
  408308:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40830c:	dcec      	bgt.n	4082e8 <__multadd+0x10>
  40830e:	b13b      	cbz	r3, 408320 <__multadd+0x48>
  408310:	68aa      	ldr	r2, [r5, #8]
  408312:	4294      	cmp	r4, r2
  408314:	da07      	bge.n	408326 <__multadd+0x4e>
  408316:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40831a:	3401      	adds	r4, #1
  40831c:	6153      	str	r3, [r2, #20]
  40831e:	612c      	str	r4, [r5, #16]
  408320:	4628      	mov	r0, r5
  408322:	b003      	add	sp, #12
  408324:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408326:	6869      	ldr	r1, [r5, #4]
  408328:	9301      	str	r3, [sp, #4]
  40832a:	3101      	adds	r1, #1
  40832c:	4630      	mov	r0, r6
  40832e:	f7ff ffa3 	bl	408278 <_Balloc>
  408332:	692a      	ldr	r2, [r5, #16]
  408334:	3202      	adds	r2, #2
  408336:	f105 010c 	add.w	r1, r5, #12
  40833a:	4607      	mov	r7, r0
  40833c:	0092      	lsls	r2, r2, #2
  40833e:	300c      	adds	r0, #12
  408340:	f7fd f8e2 	bl	405508 <memcpy>
  408344:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  408346:	6869      	ldr	r1, [r5, #4]
  408348:	9b01      	ldr	r3, [sp, #4]
  40834a:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40834e:	6028      	str	r0, [r5, #0]
  408350:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  408354:	463d      	mov	r5, r7
  408356:	e7de      	b.n	408316 <__multadd+0x3e>

00408358 <__hi0bits>:
  408358:	0c02      	lsrs	r2, r0, #16
  40835a:	0412      	lsls	r2, r2, #16
  40835c:	4603      	mov	r3, r0
  40835e:	b9b2      	cbnz	r2, 40838e <__hi0bits+0x36>
  408360:	0403      	lsls	r3, r0, #16
  408362:	2010      	movs	r0, #16
  408364:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  408368:	bf04      	itt	eq
  40836a:	021b      	lsleq	r3, r3, #8
  40836c:	3008      	addeq	r0, #8
  40836e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  408372:	bf04      	itt	eq
  408374:	011b      	lsleq	r3, r3, #4
  408376:	3004      	addeq	r0, #4
  408378:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  40837c:	bf04      	itt	eq
  40837e:	009b      	lsleq	r3, r3, #2
  408380:	3002      	addeq	r0, #2
  408382:	2b00      	cmp	r3, #0
  408384:	db02      	blt.n	40838c <__hi0bits+0x34>
  408386:	005b      	lsls	r3, r3, #1
  408388:	d403      	bmi.n	408392 <__hi0bits+0x3a>
  40838a:	2020      	movs	r0, #32
  40838c:	4770      	bx	lr
  40838e:	2000      	movs	r0, #0
  408390:	e7e8      	b.n	408364 <__hi0bits+0xc>
  408392:	3001      	adds	r0, #1
  408394:	4770      	bx	lr
  408396:	bf00      	nop

00408398 <__lo0bits>:
  408398:	6803      	ldr	r3, [r0, #0]
  40839a:	f013 0207 	ands.w	r2, r3, #7
  40839e:	4601      	mov	r1, r0
  4083a0:	d007      	beq.n	4083b2 <__lo0bits+0x1a>
  4083a2:	07da      	lsls	r2, r3, #31
  4083a4:	d421      	bmi.n	4083ea <__lo0bits+0x52>
  4083a6:	0798      	lsls	r0, r3, #30
  4083a8:	d421      	bmi.n	4083ee <__lo0bits+0x56>
  4083aa:	089b      	lsrs	r3, r3, #2
  4083ac:	600b      	str	r3, [r1, #0]
  4083ae:	2002      	movs	r0, #2
  4083b0:	4770      	bx	lr
  4083b2:	b298      	uxth	r0, r3
  4083b4:	b198      	cbz	r0, 4083de <__lo0bits+0x46>
  4083b6:	4610      	mov	r0, r2
  4083b8:	f013 0fff 	tst.w	r3, #255	; 0xff
  4083bc:	bf04      	itt	eq
  4083be:	0a1b      	lsreq	r3, r3, #8
  4083c0:	3008      	addeq	r0, #8
  4083c2:	071a      	lsls	r2, r3, #28
  4083c4:	bf04      	itt	eq
  4083c6:	091b      	lsreq	r3, r3, #4
  4083c8:	3004      	addeq	r0, #4
  4083ca:	079a      	lsls	r2, r3, #30
  4083cc:	bf04      	itt	eq
  4083ce:	089b      	lsreq	r3, r3, #2
  4083d0:	3002      	addeq	r0, #2
  4083d2:	07da      	lsls	r2, r3, #31
  4083d4:	d407      	bmi.n	4083e6 <__lo0bits+0x4e>
  4083d6:	085b      	lsrs	r3, r3, #1
  4083d8:	d104      	bne.n	4083e4 <__lo0bits+0x4c>
  4083da:	2020      	movs	r0, #32
  4083dc:	4770      	bx	lr
  4083de:	0c1b      	lsrs	r3, r3, #16
  4083e0:	2010      	movs	r0, #16
  4083e2:	e7e9      	b.n	4083b8 <__lo0bits+0x20>
  4083e4:	3001      	adds	r0, #1
  4083e6:	600b      	str	r3, [r1, #0]
  4083e8:	4770      	bx	lr
  4083ea:	2000      	movs	r0, #0
  4083ec:	4770      	bx	lr
  4083ee:	085b      	lsrs	r3, r3, #1
  4083f0:	600b      	str	r3, [r1, #0]
  4083f2:	2001      	movs	r0, #1
  4083f4:	4770      	bx	lr
  4083f6:	bf00      	nop

004083f8 <__i2b>:
  4083f8:	b510      	push	{r4, lr}
  4083fa:	460c      	mov	r4, r1
  4083fc:	2101      	movs	r1, #1
  4083fe:	f7ff ff3b 	bl	408278 <_Balloc>
  408402:	2201      	movs	r2, #1
  408404:	6144      	str	r4, [r0, #20]
  408406:	6102      	str	r2, [r0, #16]
  408408:	bd10      	pop	{r4, pc}
  40840a:	bf00      	nop

0040840c <__multiply>:
  40840c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408410:	690c      	ldr	r4, [r1, #16]
  408412:	6915      	ldr	r5, [r2, #16]
  408414:	42ac      	cmp	r4, r5
  408416:	b083      	sub	sp, #12
  408418:	468b      	mov	fp, r1
  40841a:	4616      	mov	r6, r2
  40841c:	da04      	bge.n	408428 <__multiply+0x1c>
  40841e:	4622      	mov	r2, r4
  408420:	46b3      	mov	fp, r6
  408422:	462c      	mov	r4, r5
  408424:	460e      	mov	r6, r1
  408426:	4615      	mov	r5, r2
  408428:	f8db 3008 	ldr.w	r3, [fp, #8]
  40842c:	f8db 1004 	ldr.w	r1, [fp, #4]
  408430:	eb04 0805 	add.w	r8, r4, r5
  408434:	4598      	cmp	r8, r3
  408436:	bfc8      	it	gt
  408438:	3101      	addgt	r1, #1
  40843a:	f7ff ff1d 	bl	408278 <_Balloc>
  40843e:	f100 0914 	add.w	r9, r0, #20
  408442:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  408446:	45d1      	cmp	r9, sl
  408448:	9000      	str	r0, [sp, #0]
  40844a:	d205      	bcs.n	408458 <__multiply+0x4c>
  40844c:	464b      	mov	r3, r9
  40844e:	2100      	movs	r1, #0
  408450:	f843 1b04 	str.w	r1, [r3], #4
  408454:	459a      	cmp	sl, r3
  408456:	d8fb      	bhi.n	408450 <__multiply+0x44>
  408458:	f106 0c14 	add.w	ip, r6, #20
  40845c:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  408460:	f10b 0b14 	add.w	fp, fp, #20
  408464:	459c      	cmp	ip, r3
  408466:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40846a:	d24c      	bcs.n	408506 <__multiply+0xfa>
  40846c:	f8cd a004 	str.w	sl, [sp, #4]
  408470:	469a      	mov	sl, r3
  408472:	f8dc 5000 	ldr.w	r5, [ip]
  408476:	b2af      	uxth	r7, r5
  408478:	b1ef      	cbz	r7, 4084b6 <__multiply+0xaa>
  40847a:	2100      	movs	r1, #0
  40847c:	464d      	mov	r5, r9
  40847e:	465e      	mov	r6, fp
  408480:	460c      	mov	r4, r1
  408482:	f856 2b04 	ldr.w	r2, [r6], #4
  408486:	6828      	ldr	r0, [r5, #0]
  408488:	b293      	uxth	r3, r2
  40848a:	b281      	uxth	r1, r0
  40848c:	fb07 1303 	mla	r3, r7, r3, r1
  408490:	0c12      	lsrs	r2, r2, #16
  408492:	0c01      	lsrs	r1, r0, #16
  408494:	4423      	add	r3, r4
  408496:	fb07 1102 	mla	r1, r7, r2, r1
  40849a:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40849e:	b29b      	uxth	r3, r3
  4084a0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4084a4:	45b6      	cmp	lr, r6
  4084a6:	f845 3b04 	str.w	r3, [r5], #4
  4084aa:	ea4f 4411 	mov.w	r4, r1, lsr #16
  4084ae:	d8e8      	bhi.n	408482 <__multiply+0x76>
  4084b0:	602c      	str	r4, [r5, #0]
  4084b2:	f8dc 5000 	ldr.w	r5, [ip]
  4084b6:	0c2d      	lsrs	r5, r5, #16
  4084b8:	d01d      	beq.n	4084f6 <__multiply+0xea>
  4084ba:	f8d9 3000 	ldr.w	r3, [r9]
  4084be:	4648      	mov	r0, r9
  4084c0:	461c      	mov	r4, r3
  4084c2:	4659      	mov	r1, fp
  4084c4:	2200      	movs	r2, #0
  4084c6:	880e      	ldrh	r6, [r1, #0]
  4084c8:	0c24      	lsrs	r4, r4, #16
  4084ca:	fb05 4406 	mla	r4, r5, r6, r4
  4084ce:	4422      	add	r2, r4
  4084d0:	b29b      	uxth	r3, r3
  4084d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4084d6:	f840 3b04 	str.w	r3, [r0], #4
  4084da:	f851 3b04 	ldr.w	r3, [r1], #4
  4084de:	6804      	ldr	r4, [r0, #0]
  4084e0:	0c1b      	lsrs	r3, r3, #16
  4084e2:	b2a6      	uxth	r6, r4
  4084e4:	fb05 6303 	mla	r3, r5, r3, r6
  4084e8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  4084ec:	458e      	cmp	lr, r1
  4084ee:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4084f2:	d8e8      	bhi.n	4084c6 <__multiply+0xba>
  4084f4:	6003      	str	r3, [r0, #0]
  4084f6:	f10c 0c04 	add.w	ip, ip, #4
  4084fa:	45e2      	cmp	sl, ip
  4084fc:	f109 0904 	add.w	r9, r9, #4
  408500:	d8b7      	bhi.n	408472 <__multiply+0x66>
  408502:	f8dd a004 	ldr.w	sl, [sp, #4]
  408506:	f1b8 0f00 	cmp.w	r8, #0
  40850a:	dd0b      	ble.n	408524 <__multiply+0x118>
  40850c:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  408510:	f1aa 0a04 	sub.w	sl, sl, #4
  408514:	b11b      	cbz	r3, 40851e <__multiply+0x112>
  408516:	e005      	b.n	408524 <__multiply+0x118>
  408518:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  40851c:	b913      	cbnz	r3, 408524 <__multiply+0x118>
  40851e:	f1b8 0801 	subs.w	r8, r8, #1
  408522:	d1f9      	bne.n	408518 <__multiply+0x10c>
  408524:	9800      	ldr	r0, [sp, #0]
  408526:	f8c0 8010 	str.w	r8, [r0, #16]
  40852a:	b003      	add	sp, #12
  40852c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00408530 <__pow5mult>:
  408530:	f012 0303 	ands.w	r3, r2, #3
  408534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408538:	4614      	mov	r4, r2
  40853a:	4607      	mov	r7, r0
  40853c:	d12e      	bne.n	40859c <__pow5mult+0x6c>
  40853e:	460d      	mov	r5, r1
  408540:	10a4      	asrs	r4, r4, #2
  408542:	d01c      	beq.n	40857e <__pow5mult+0x4e>
  408544:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  408546:	b396      	cbz	r6, 4085ae <__pow5mult+0x7e>
  408548:	07e3      	lsls	r3, r4, #31
  40854a:	f04f 0800 	mov.w	r8, #0
  40854e:	d406      	bmi.n	40855e <__pow5mult+0x2e>
  408550:	1064      	asrs	r4, r4, #1
  408552:	d014      	beq.n	40857e <__pow5mult+0x4e>
  408554:	6830      	ldr	r0, [r6, #0]
  408556:	b1a8      	cbz	r0, 408584 <__pow5mult+0x54>
  408558:	4606      	mov	r6, r0
  40855a:	07e3      	lsls	r3, r4, #31
  40855c:	d5f8      	bpl.n	408550 <__pow5mult+0x20>
  40855e:	4632      	mov	r2, r6
  408560:	4629      	mov	r1, r5
  408562:	4638      	mov	r0, r7
  408564:	f7ff ff52 	bl	40840c <__multiply>
  408568:	b1b5      	cbz	r5, 408598 <__pow5mult+0x68>
  40856a:	686a      	ldr	r2, [r5, #4]
  40856c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40856e:	1064      	asrs	r4, r4, #1
  408570:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  408574:	6029      	str	r1, [r5, #0]
  408576:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40857a:	4605      	mov	r5, r0
  40857c:	d1ea      	bne.n	408554 <__pow5mult+0x24>
  40857e:	4628      	mov	r0, r5
  408580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408584:	4632      	mov	r2, r6
  408586:	4631      	mov	r1, r6
  408588:	4638      	mov	r0, r7
  40858a:	f7ff ff3f 	bl	40840c <__multiply>
  40858e:	6030      	str	r0, [r6, #0]
  408590:	f8c0 8000 	str.w	r8, [r0]
  408594:	4606      	mov	r6, r0
  408596:	e7e0      	b.n	40855a <__pow5mult+0x2a>
  408598:	4605      	mov	r5, r0
  40859a:	e7d9      	b.n	408550 <__pow5mult+0x20>
  40859c:	1e5a      	subs	r2, r3, #1
  40859e:	4d0b      	ldr	r5, [pc, #44]	; (4085cc <__pow5mult+0x9c>)
  4085a0:	2300      	movs	r3, #0
  4085a2:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4085a6:	f7ff fe97 	bl	4082d8 <__multadd>
  4085aa:	4605      	mov	r5, r0
  4085ac:	e7c8      	b.n	408540 <__pow5mult+0x10>
  4085ae:	2101      	movs	r1, #1
  4085b0:	4638      	mov	r0, r7
  4085b2:	f7ff fe61 	bl	408278 <_Balloc>
  4085b6:	f240 2171 	movw	r1, #625	; 0x271
  4085ba:	2201      	movs	r2, #1
  4085bc:	2300      	movs	r3, #0
  4085be:	6141      	str	r1, [r0, #20]
  4085c0:	6102      	str	r2, [r0, #16]
  4085c2:	4606      	mov	r6, r0
  4085c4:	64b8      	str	r0, [r7, #72]	; 0x48
  4085c6:	6003      	str	r3, [r0, #0]
  4085c8:	e7be      	b.n	408548 <__pow5mult+0x18>
  4085ca:	bf00      	nop
  4085cc:	0040a4c8 	.word	0x0040a4c8

004085d0 <__lshift>:
  4085d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4085d4:	4691      	mov	r9, r2
  4085d6:	690a      	ldr	r2, [r1, #16]
  4085d8:	688b      	ldr	r3, [r1, #8]
  4085da:	ea4f 1469 	mov.w	r4, r9, asr #5
  4085de:	eb04 0802 	add.w	r8, r4, r2
  4085e2:	f108 0501 	add.w	r5, r8, #1
  4085e6:	429d      	cmp	r5, r3
  4085e8:	460e      	mov	r6, r1
  4085ea:	4607      	mov	r7, r0
  4085ec:	6849      	ldr	r1, [r1, #4]
  4085ee:	dd04      	ble.n	4085fa <__lshift+0x2a>
  4085f0:	005b      	lsls	r3, r3, #1
  4085f2:	429d      	cmp	r5, r3
  4085f4:	f101 0101 	add.w	r1, r1, #1
  4085f8:	dcfa      	bgt.n	4085f0 <__lshift+0x20>
  4085fa:	4638      	mov	r0, r7
  4085fc:	f7ff fe3c 	bl	408278 <_Balloc>
  408600:	2c00      	cmp	r4, #0
  408602:	f100 0314 	add.w	r3, r0, #20
  408606:	dd06      	ble.n	408616 <__lshift+0x46>
  408608:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  40860c:	2100      	movs	r1, #0
  40860e:	f843 1b04 	str.w	r1, [r3], #4
  408612:	429a      	cmp	r2, r3
  408614:	d1fb      	bne.n	40860e <__lshift+0x3e>
  408616:	6934      	ldr	r4, [r6, #16]
  408618:	f106 0114 	add.w	r1, r6, #20
  40861c:	f019 091f 	ands.w	r9, r9, #31
  408620:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  408624:	d01d      	beq.n	408662 <__lshift+0x92>
  408626:	f1c9 0c20 	rsb	ip, r9, #32
  40862a:	2200      	movs	r2, #0
  40862c:	680c      	ldr	r4, [r1, #0]
  40862e:	fa04 f409 	lsl.w	r4, r4, r9
  408632:	4314      	orrs	r4, r2
  408634:	f843 4b04 	str.w	r4, [r3], #4
  408638:	f851 2b04 	ldr.w	r2, [r1], #4
  40863c:	458e      	cmp	lr, r1
  40863e:	fa22 f20c 	lsr.w	r2, r2, ip
  408642:	d8f3      	bhi.n	40862c <__lshift+0x5c>
  408644:	601a      	str	r2, [r3, #0]
  408646:	b10a      	cbz	r2, 40864c <__lshift+0x7c>
  408648:	f108 0502 	add.w	r5, r8, #2
  40864c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40864e:	6872      	ldr	r2, [r6, #4]
  408650:	3d01      	subs	r5, #1
  408652:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  408656:	6105      	str	r5, [r0, #16]
  408658:	6031      	str	r1, [r6, #0]
  40865a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40865e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408662:	3b04      	subs	r3, #4
  408664:	f851 2b04 	ldr.w	r2, [r1], #4
  408668:	f843 2f04 	str.w	r2, [r3, #4]!
  40866c:	458e      	cmp	lr, r1
  40866e:	d8f9      	bhi.n	408664 <__lshift+0x94>
  408670:	e7ec      	b.n	40864c <__lshift+0x7c>
  408672:	bf00      	nop

00408674 <__mcmp>:
  408674:	b430      	push	{r4, r5}
  408676:	690b      	ldr	r3, [r1, #16]
  408678:	4605      	mov	r5, r0
  40867a:	6900      	ldr	r0, [r0, #16]
  40867c:	1ac0      	subs	r0, r0, r3
  40867e:	d10f      	bne.n	4086a0 <__mcmp+0x2c>
  408680:	009b      	lsls	r3, r3, #2
  408682:	3514      	adds	r5, #20
  408684:	3114      	adds	r1, #20
  408686:	4419      	add	r1, r3
  408688:	442b      	add	r3, r5
  40868a:	e001      	b.n	408690 <__mcmp+0x1c>
  40868c:	429d      	cmp	r5, r3
  40868e:	d207      	bcs.n	4086a0 <__mcmp+0x2c>
  408690:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  408694:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  408698:	4294      	cmp	r4, r2
  40869a:	d0f7      	beq.n	40868c <__mcmp+0x18>
  40869c:	d302      	bcc.n	4086a4 <__mcmp+0x30>
  40869e:	2001      	movs	r0, #1
  4086a0:	bc30      	pop	{r4, r5}
  4086a2:	4770      	bx	lr
  4086a4:	f04f 30ff 	mov.w	r0, #4294967295
  4086a8:	e7fa      	b.n	4086a0 <__mcmp+0x2c>
  4086aa:	bf00      	nop

004086ac <__mdiff>:
  4086ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4086b0:	690f      	ldr	r7, [r1, #16]
  4086b2:	460e      	mov	r6, r1
  4086b4:	6911      	ldr	r1, [r2, #16]
  4086b6:	1a7f      	subs	r7, r7, r1
  4086b8:	2f00      	cmp	r7, #0
  4086ba:	4690      	mov	r8, r2
  4086bc:	d117      	bne.n	4086ee <__mdiff+0x42>
  4086be:	0089      	lsls	r1, r1, #2
  4086c0:	f106 0514 	add.w	r5, r6, #20
  4086c4:	f102 0e14 	add.w	lr, r2, #20
  4086c8:	186b      	adds	r3, r5, r1
  4086ca:	4471      	add	r1, lr
  4086cc:	e001      	b.n	4086d2 <__mdiff+0x26>
  4086ce:	429d      	cmp	r5, r3
  4086d0:	d25c      	bcs.n	40878c <__mdiff+0xe0>
  4086d2:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4086d6:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4086da:	42a2      	cmp	r2, r4
  4086dc:	d0f7      	beq.n	4086ce <__mdiff+0x22>
  4086de:	d25e      	bcs.n	40879e <__mdiff+0xf2>
  4086e0:	4633      	mov	r3, r6
  4086e2:	462c      	mov	r4, r5
  4086e4:	4646      	mov	r6, r8
  4086e6:	4675      	mov	r5, lr
  4086e8:	4698      	mov	r8, r3
  4086ea:	2701      	movs	r7, #1
  4086ec:	e005      	b.n	4086fa <__mdiff+0x4e>
  4086ee:	db58      	blt.n	4087a2 <__mdiff+0xf6>
  4086f0:	f106 0514 	add.w	r5, r6, #20
  4086f4:	f108 0414 	add.w	r4, r8, #20
  4086f8:	2700      	movs	r7, #0
  4086fa:	6871      	ldr	r1, [r6, #4]
  4086fc:	f7ff fdbc 	bl	408278 <_Balloc>
  408700:	f8d8 3010 	ldr.w	r3, [r8, #16]
  408704:	6936      	ldr	r6, [r6, #16]
  408706:	60c7      	str	r7, [r0, #12]
  408708:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40870c:	46a6      	mov	lr, r4
  40870e:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  408712:	f100 0414 	add.w	r4, r0, #20
  408716:	2300      	movs	r3, #0
  408718:	f85e 1b04 	ldr.w	r1, [lr], #4
  40871c:	f855 8b04 	ldr.w	r8, [r5], #4
  408720:	b28a      	uxth	r2, r1
  408722:	fa13 f388 	uxtah	r3, r3, r8
  408726:	0c09      	lsrs	r1, r1, #16
  408728:	1a9a      	subs	r2, r3, r2
  40872a:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40872e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  408732:	b292      	uxth	r2, r2
  408734:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  408738:	45f4      	cmp	ip, lr
  40873a:	f844 2b04 	str.w	r2, [r4], #4
  40873e:	ea4f 4323 	mov.w	r3, r3, asr #16
  408742:	d8e9      	bhi.n	408718 <__mdiff+0x6c>
  408744:	42af      	cmp	r7, r5
  408746:	d917      	bls.n	408778 <__mdiff+0xcc>
  408748:	46a4      	mov	ip, r4
  40874a:	46ae      	mov	lr, r5
  40874c:	f85e 2b04 	ldr.w	r2, [lr], #4
  408750:	fa13 f382 	uxtah	r3, r3, r2
  408754:	1419      	asrs	r1, r3, #16
  408756:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40875a:	b29b      	uxth	r3, r3
  40875c:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  408760:	4577      	cmp	r7, lr
  408762:	f84c 2b04 	str.w	r2, [ip], #4
  408766:	ea4f 4321 	mov.w	r3, r1, asr #16
  40876a:	d8ef      	bhi.n	40874c <__mdiff+0xa0>
  40876c:	43ed      	mvns	r5, r5
  40876e:	442f      	add	r7, r5
  408770:	f027 0703 	bic.w	r7, r7, #3
  408774:	3704      	adds	r7, #4
  408776:	443c      	add	r4, r7
  408778:	3c04      	subs	r4, #4
  40877a:	b922      	cbnz	r2, 408786 <__mdiff+0xda>
  40877c:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  408780:	3e01      	subs	r6, #1
  408782:	2b00      	cmp	r3, #0
  408784:	d0fa      	beq.n	40877c <__mdiff+0xd0>
  408786:	6106      	str	r6, [r0, #16]
  408788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40878c:	2100      	movs	r1, #0
  40878e:	f7ff fd73 	bl	408278 <_Balloc>
  408792:	2201      	movs	r2, #1
  408794:	2300      	movs	r3, #0
  408796:	6102      	str	r2, [r0, #16]
  408798:	6143      	str	r3, [r0, #20]
  40879a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40879e:	4674      	mov	r4, lr
  4087a0:	e7ab      	b.n	4086fa <__mdiff+0x4e>
  4087a2:	4633      	mov	r3, r6
  4087a4:	f106 0414 	add.w	r4, r6, #20
  4087a8:	f102 0514 	add.w	r5, r2, #20
  4087ac:	4616      	mov	r6, r2
  4087ae:	2701      	movs	r7, #1
  4087b0:	4698      	mov	r8, r3
  4087b2:	e7a2      	b.n	4086fa <__mdiff+0x4e>

004087b4 <__d2b>:
  4087b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4087b8:	b082      	sub	sp, #8
  4087ba:	2101      	movs	r1, #1
  4087bc:	461c      	mov	r4, r3
  4087be:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4087c2:	4615      	mov	r5, r2
  4087c4:	9e08      	ldr	r6, [sp, #32]
  4087c6:	f7ff fd57 	bl	408278 <_Balloc>
  4087ca:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4087ce:	4680      	mov	r8, r0
  4087d0:	b10f      	cbz	r7, 4087d6 <__d2b+0x22>
  4087d2:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4087d6:	9401      	str	r4, [sp, #4]
  4087d8:	b31d      	cbz	r5, 408822 <__d2b+0x6e>
  4087da:	a802      	add	r0, sp, #8
  4087dc:	f840 5d08 	str.w	r5, [r0, #-8]!
  4087e0:	f7ff fdda 	bl	408398 <__lo0bits>
  4087e4:	2800      	cmp	r0, #0
  4087e6:	d134      	bne.n	408852 <__d2b+0x9e>
  4087e8:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4087ec:	f8c8 2014 	str.w	r2, [r8, #20]
  4087f0:	2b00      	cmp	r3, #0
  4087f2:	bf0c      	ite	eq
  4087f4:	2101      	moveq	r1, #1
  4087f6:	2102      	movne	r1, #2
  4087f8:	f8c8 3018 	str.w	r3, [r8, #24]
  4087fc:	f8c8 1010 	str.w	r1, [r8, #16]
  408800:	b9df      	cbnz	r7, 40883a <__d2b+0x86>
  408802:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  408806:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40880a:	6030      	str	r0, [r6, #0]
  40880c:	6918      	ldr	r0, [r3, #16]
  40880e:	f7ff fda3 	bl	408358 <__hi0bits>
  408812:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408814:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  408818:	6018      	str	r0, [r3, #0]
  40881a:	4640      	mov	r0, r8
  40881c:	b002      	add	sp, #8
  40881e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408822:	a801      	add	r0, sp, #4
  408824:	f7ff fdb8 	bl	408398 <__lo0bits>
  408828:	9b01      	ldr	r3, [sp, #4]
  40882a:	f8c8 3014 	str.w	r3, [r8, #20]
  40882e:	2101      	movs	r1, #1
  408830:	3020      	adds	r0, #32
  408832:	f8c8 1010 	str.w	r1, [r8, #16]
  408836:	2f00      	cmp	r7, #0
  408838:	d0e3      	beq.n	408802 <__d2b+0x4e>
  40883a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40883c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  408840:	4407      	add	r7, r0
  408842:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  408846:	6037      	str	r7, [r6, #0]
  408848:	6018      	str	r0, [r3, #0]
  40884a:	4640      	mov	r0, r8
  40884c:	b002      	add	sp, #8
  40884e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408852:	e89d 000a 	ldmia.w	sp, {r1, r3}
  408856:	f1c0 0220 	rsb	r2, r0, #32
  40885a:	fa03 f202 	lsl.w	r2, r3, r2
  40885e:	430a      	orrs	r2, r1
  408860:	40c3      	lsrs	r3, r0
  408862:	9301      	str	r3, [sp, #4]
  408864:	f8c8 2014 	str.w	r2, [r8, #20]
  408868:	e7c2      	b.n	4087f0 <__d2b+0x3c>
  40886a:	bf00      	nop

0040886c <_sbrk_r>:
  40886c:	b538      	push	{r3, r4, r5, lr}
  40886e:	4c07      	ldr	r4, [pc, #28]	; (40888c <_sbrk_r+0x20>)
  408870:	2300      	movs	r3, #0
  408872:	4605      	mov	r5, r0
  408874:	4608      	mov	r0, r1
  408876:	6023      	str	r3, [r4, #0]
  408878:	f7fa fe0e 	bl	403498 <_sbrk>
  40887c:	1c43      	adds	r3, r0, #1
  40887e:	d000      	beq.n	408882 <_sbrk_r+0x16>
  408880:	bd38      	pop	{r3, r4, r5, pc}
  408882:	6823      	ldr	r3, [r4, #0]
  408884:	2b00      	cmp	r3, #0
  408886:	d0fb      	beq.n	408880 <_sbrk_r+0x14>
  408888:	602b      	str	r3, [r5, #0]
  40888a:	bd38      	pop	{r3, r4, r5, pc}
  40888c:	20006e50 	.word	0x20006e50
	...

004088c0 <strlen>:
  4088c0:	f890 f000 	pld	[r0]
  4088c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4088c8:	f020 0107 	bic.w	r1, r0, #7
  4088cc:	f06f 0c00 	mvn.w	ip, #0
  4088d0:	f010 0407 	ands.w	r4, r0, #7
  4088d4:	f891 f020 	pld	[r1, #32]
  4088d8:	f040 8049 	bne.w	40896e <strlen+0xae>
  4088dc:	f04f 0400 	mov.w	r4, #0
  4088e0:	f06f 0007 	mvn.w	r0, #7
  4088e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4088e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4088ec:	f100 0008 	add.w	r0, r0, #8
  4088f0:	fa82 f24c 	uadd8	r2, r2, ip
  4088f4:	faa4 f28c 	sel	r2, r4, ip
  4088f8:	fa83 f34c 	uadd8	r3, r3, ip
  4088fc:	faa2 f38c 	sel	r3, r2, ip
  408900:	bb4b      	cbnz	r3, 408956 <strlen+0x96>
  408902:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  408906:	fa82 f24c 	uadd8	r2, r2, ip
  40890a:	f100 0008 	add.w	r0, r0, #8
  40890e:	faa4 f28c 	sel	r2, r4, ip
  408912:	fa83 f34c 	uadd8	r3, r3, ip
  408916:	faa2 f38c 	sel	r3, r2, ip
  40891a:	b9e3      	cbnz	r3, 408956 <strlen+0x96>
  40891c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  408920:	fa82 f24c 	uadd8	r2, r2, ip
  408924:	f100 0008 	add.w	r0, r0, #8
  408928:	faa4 f28c 	sel	r2, r4, ip
  40892c:	fa83 f34c 	uadd8	r3, r3, ip
  408930:	faa2 f38c 	sel	r3, r2, ip
  408934:	b97b      	cbnz	r3, 408956 <strlen+0x96>
  408936:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40893a:	f101 0120 	add.w	r1, r1, #32
  40893e:	fa82 f24c 	uadd8	r2, r2, ip
  408942:	f100 0008 	add.w	r0, r0, #8
  408946:	faa4 f28c 	sel	r2, r4, ip
  40894a:	fa83 f34c 	uadd8	r3, r3, ip
  40894e:	faa2 f38c 	sel	r3, r2, ip
  408952:	2b00      	cmp	r3, #0
  408954:	d0c6      	beq.n	4088e4 <strlen+0x24>
  408956:	2a00      	cmp	r2, #0
  408958:	bf04      	itt	eq
  40895a:	3004      	addeq	r0, #4
  40895c:	461a      	moveq	r2, r3
  40895e:	ba12      	rev	r2, r2
  408960:	fab2 f282 	clz	r2, r2
  408964:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  408968:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40896c:	4770      	bx	lr
  40896e:	e9d1 2300 	ldrd	r2, r3, [r1]
  408972:	f004 0503 	and.w	r5, r4, #3
  408976:	f1c4 0000 	rsb	r0, r4, #0
  40897a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40897e:	f014 0f04 	tst.w	r4, #4
  408982:	f891 f040 	pld	[r1, #64]	; 0x40
  408986:	fa0c f505 	lsl.w	r5, ip, r5
  40898a:	ea62 0205 	orn	r2, r2, r5
  40898e:	bf1c      	itt	ne
  408990:	ea63 0305 	ornne	r3, r3, r5
  408994:	4662      	movne	r2, ip
  408996:	f04f 0400 	mov.w	r4, #0
  40899a:	e7a9      	b.n	4088f0 <strlen+0x30>

0040899c <__ssprint_r>:
  40899c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4089a0:	6893      	ldr	r3, [r2, #8]
  4089a2:	b083      	sub	sp, #12
  4089a4:	4690      	mov	r8, r2
  4089a6:	2b00      	cmp	r3, #0
  4089a8:	d070      	beq.n	408a8c <__ssprint_r+0xf0>
  4089aa:	4682      	mov	sl, r0
  4089ac:	460c      	mov	r4, r1
  4089ae:	6817      	ldr	r7, [r2, #0]
  4089b0:	688d      	ldr	r5, [r1, #8]
  4089b2:	6808      	ldr	r0, [r1, #0]
  4089b4:	e042      	b.n	408a3c <__ssprint_r+0xa0>
  4089b6:	89a3      	ldrh	r3, [r4, #12]
  4089b8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4089bc:	d02e      	beq.n	408a1c <__ssprint_r+0x80>
  4089be:	6965      	ldr	r5, [r4, #20]
  4089c0:	6921      	ldr	r1, [r4, #16]
  4089c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  4089c6:	eba0 0b01 	sub.w	fp, r0, r1
  4089ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  4089ce:	f10b 0001 	add.w	r0, fp, #1
  4089d2:	106d      	asrs	r5, r5, #1
  4089d4:	4430      	add	r0, r6
  4089d6:	42a8      	cmp	r0, r5
  4089d8:	462a      	mov	r2, r5
  4089da:	bf84      	itt	hi
  4089dc:	4605      	movhi	r5, r0
  4089de:	462a      	movhi	r2, r5
  4089e0:	055b      	lsls	r3, r3, #21
  4089e2:	d538      	bpl.n	408a56 <__ssprint_r+0xba>
  4089e4:	4611      	mov	r1, r2
  4089e6:	4650      	mov	r0, sl
  4089e8:	f7ff f934 	bl	407c54 <_malloc_r>
  4089ec:	2800      	cmp	r0, #0
  4089ee:	d03c      	beq.n	408a6a <__ssprint_r+0xce>
  4089f0:	465a      	mov	r2, fp
  4089f2:	6921      	ldr	r1, [r4, #16]
  4089f4:	9001      	str	r0, [sp, #4]
  4089f6:	f7fc fd87 	bl	405508 <memcpy>
  4089fa:	89a2      	ldrh	r2, [r4, #12]
  4089fc:	9b01      	ldr	r3, [sp, #4]
  4089fe:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  408a02:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  408a06:	81a2      	strh	r2, [r4, #12]
  408a08:	eba5 020b 	sub.w	r2, r5, fp
  408a0c:	eb03 000b 	add.w	r0, r3, fp
  408a10:	6165      	str	r5, [r4, #20]
  408a12:	6123      	str	r3, [r4, #16]
  408a14:	6020      	str	r0, [r4, #0]
  408a16:	60a2      	str	r2, [r4, #8]
  408a18:	4635      	mov	r5, r6
  408a1a:	46b3      	mov	fp, r6
  408a1c:	465a      	mov	r2, fp
  408a1e:	4649      	mov	r1, r9
  408a20:	f000 fa18 	bl	408e54 <memmove>
  408a24:	f8d8 3008 	ldr.w	r3, [r8, #8]
  408a28:	68a2      	ldr	r2, [r4, #8]
  408a2a:	6820      	ldr	r0, [r4, #0]
  408a2c:	1b55      	subs	r5, r2, r5
  408a2e:	4458      	add	r0, fp
  408a30:	1b9e      	subs	r6, r3, r6
  408a32:	60a5      	str	r5, [r4, #8]
  408a34:	6020      	str	r0, [r4, #0]
  408a36:	f8c8 6008 	str.w	r6, [r8, #8]
  408a3a:	b33e      	cbz	r6, 408a8c <__ssprint_r+0xf0>
  408a3c:	687e      	ldr	r6, [r7, #4]
  408a3e:	463b      	mov	r3, r7
  408a40:	3708      	adds	r7, #8
  408a42:	2e00      	cmp	r6, #0
  408a44:	d0fa      	beq.n	408a3c <__ssprint_r+0xa0>
  408a46:	42ae      	cmp	r6, r5
  408a48:	f8d3 9000 	ldr.w	r9, [r3]
  408a4c:	46ab      	mov	fp, r5
  408a4e:	d2b2      	bcs.n	4089b6 <__ssprint_r+0x1a>
  408a50:	4635      	mov	r5, r6
  408a52:	46b3      	mov	fp, r6
  408a54:	e7e2      	b.n	408a1c <__ssprint_r+0x80>
  408a56:	4650      	mov	r0, sl
  408a58:	f000 fa60 	bl	408f1c <_realloc_r>
  408a5c:	4603      	mov	r3, r0
  408a5e:	2800      	cmp	r0, #0
  408a60:	d1d2      	bne.n	408a08 <__ssprint_r+0x6c>
  408a62:	6921      	ldr	r1, [r4, #16]
  408a64:	4650      	mov	r0, sl
  408a66:	f000 f8f9 	bl	408c5c <_free_r>
  408a6a:	230c      	movs	r3, #12
  408a6c:	f8ca 3000 	str.w	r3, [sl]
  408a70:	89a3      	ldrh	r3, [r4, #12]
  408a72:	2200      	movs	r2, #0
  408a74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408a78:	f04f 30ff 	mov.w	r0, #4294967295
  408a7c:	81a3      	strh	r3, [r4, #12]
  408a7e:	f8c8 2008 	str.w	r2, [r8, #8]
  408a82:	f8c8 2004 	str.w	r2, [r8, #4]
  408a86:	b003      	add	sp, #12
  408a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408a8c:	2000      	movs	r0, #0
  408a8e:	f8c8 0004 	str.w	r0, [r8, #4]
  408a92:	b003      	add	sp, #12
  408a94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00408a98 <__register_exitproc>:
  408a98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  408a9c:	4d2c      	ldr	r5, [pc, #176]	; (408b50 <__register_exitproc+0xb8>)
  408a9e:	4606      	mov	r6, r0
  408aa0:	6828      	ldr	r0, [r5, #0]
  408aa2:	4698      	mov	r8, r3
  408aa4:	460f      	mov	r7, r1
  408aa6:	4691      	mov	r9, r2
  408aa8:	f7ff f8d0 	bl	407c4c <__retarget_lock_acquire_recursive>
  408aac:	4b29      	ldr	r3, [pc, #164]	; (408b54 <__register_exitproc+0xbc>)
  408aae:	681c      	ldr	r4, [r3, #0]
  408ab0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  408ab4:	2b00      	cmp	r3, #0
  408ab6:	d03e      	beq.n	408b36 <__register_exitproc+0x9e>
  408ab8:	685a      	ldr	r2, [r3, #4]
  408aba:	2a1f      	cmp	r2, #31
  408abc:	dc1c      	bgt.n	408af8 <__register_exitproc+0x60>
  408abe:	f102 0e01 	add.w	lr, r2, #1
  408ac2:	b176      	cbz	r6, 408ae2 <__register_exitproc+0x4a>
  408ac4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  408ac8:	2401      	movs	r4, #1
  408aca:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  408ace:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  408ad2:	4094      	lsls	r4, r2
  408ad4:	4320      	orrs	r0, r4
  408ad6:	2e02      	cmp	r6, #2
  408ad8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  408adc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  408ae0:	d023      	beq.n	408b2a <__register_exitproc+0x92>
  408ae2:	3202      	adds	r2, #2
  408ae4:	f8c3 e004 	str.w	lr, [r3, #4]
  408ae8:	6828      	ldr	r0, [r5, #0]
  408aea:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  408aee:	f7ff f8af 	bl	407c50 <__retarget_lock_release_recursive>
  408af2:	2000      	movs	r0, #0
  408af4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408af8:	4b17      	ldr	r3, [pc, #92]	; (408b58 <__register_exitproc+0xc0>)
  408afa:	b30b      	cbz	r3, 408b40 <__register_exitproc+0xa8>
  408afc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  408b00:	f3af 8000 	nop.w
  408b04:	4603      	mov	r3, r0
  408b06:	b1d8      	cbz	r0, 408b40 <__register_exitproc+0xa8>
  408b08:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  408b0c:	6002      	str	r2, [r0, #0]
  408b0e:	2100      	movs	r1, #0
  408b10:	6041      	str	r1, [r0, #4]
  408b12:	460a      	mov	r2, r1
  408b14:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  408b18:	f04f 0e01 	mov.w	lr, #1
  408b1c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  408b20:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  408b24:	2e00      	cmp	r6, #0
  408b26:	d0dc      	beq.n	408ae2 <__register_exitproc+0x4a>
  408b28:	e7cc      	b.n	408ac4 <__register_exitproc+0x2c>
  408b2a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  408b2e:	430c      	orrs	r4, r1
  408b30:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  408b34:	e7d5      	b.n	408ae2 <__register_exitproc+0x4a>
  408b36:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  408b3a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  408b3e:	e7bb      	b.n	408ab8 <__register_exitproc+0x20>
  408b40:	6828      	ldr	r0, [r5, #0]
  408b42:	f7ff f885 	bl	407c50 <__retarget_lock_release_recursive>
  408b46:	f04f 30ff 	mov.w	r0, #4294967295
  408b4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408b4e:	bf00      	nop
  408b50:	20000678 	.word	0x20000678
  408b54:	0040a360 	.word	0x0040a360
  408b58:	00000000 	.word	0x00000000

00408b5c <_calloc_r>:
  408b5c:	b510      	push	{r4, lr}
  408b5e:	fb02 f101 	mul.w	r1, r2, r1
  408b62:	f7ff f877 	bl	407c54 <_malloc_r>
  408b66:	4604      	mov	r4, r0
  408b68:	b1d8      	cbz	r0, 408ba2 <_calloc_r+0x46>
  408b6a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  408b6e:	f022 0203 	bic.w	r2, r2, #3
  408b72:	3a04      	subs	r2, #4
  408b74:	2a24      	cmp	r2, #36	; 0x24
  408b76:	d818      	bhi.n	408baa <_calloc_r+0x4e>
  408b78:	2a13      	cmp	r2, #19
  408b7a:	d914      	bls.n	408ba6 <_calloc_r+0x4a>
  408b7c:	2300      	movs	r3, #0
  408b7e:	2a1b      	cmp	r2, #27
  408b80:	6003      	str	r3, [r0, #0]
  408b82:	6043      	str	r3, [r0, #4]
  408b84:	d916      	bls.n	408bb4 <_calloc_r+0x58>
  408b86:	2a24      	cmp	r2, #36	; 0x24
  408b88:	6083      	str	r3, [r0, #8]
  408b8a:	60c3      	str	r3, [r0, #12]
  408b8c:	bf11      	iteee	ne
  408b8e:	f100 0210 	addne.w	r2, r0, #16
  408b92:	6103      	streq	r3, [r0, #16]
  408b94:	6143      	streq	r3, [r0, #20]
  408b96:	f100 0218 	addeq.w	r2, r0, #24
  408b9a:	2300      	movs	r3, #0
  408b9c:	6013      	str	r3, [r2, #0]
  408b9e:	6053      	str	r3, [r2, #4]
  408ba0:	6093      	str	r3, [r2, #8]
  408ba2:	4620      	mov	r0, r4
  408ba4:	bd10      	pop	{r4, pc}
  408ba6:	4602      	mov	r2, r0
  408ba8:	e7f7      	b.n	408b9a <_calloc_r+0x3e>
  408baa:	2100      	movs	r1, #0
  408bac:	f7fc fd46 	bl	40563c <memset>
  408bb0:	4620      	mov	r0, r4
  408bb2:	bd10      	pop	{r4, pc}
  408bb4:	f100 0208 	add.w	r2, r0, #8
  408bb8:	e7ef      	b.n	408b9a <_calloc_r+0x3e>
  408bba:	bf00      	nop

00408bbc <_malloc_trim_r>:
  408bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408bbe:	4f24      	ldr	r7, [pc, #144]	; (408c50 <_malloc_trim_r+0x94>)
  408bc0:	460c      	mov	r4, r1
  408bc2:	4606      	mov	r6, r0
  408bc4:	f7ff fb4c 	bl	408260 <__malloc_lock>
  408bc8:	68bb      	ldr	r3, [r7, #8]
  408bca:	685d      	ldr	r5, [r3, #4]
  408bcc:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  408bd0:	310f      	adds	r1, #15
  408bd2:	f025 0503 	bic.w	r5, r5, #3
  408bd6:	4429      	add	r1, r5
  408bd8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  408bdc:	f021 010f 	bic.w	r1, r1, #15
  408be0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  408be4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  408be8:	db07      	blt.n	408bfa <_malloc_trim_r+0x3e>
  408bea:	2100      	movs	r1, #0
  408bec:	4630      	mov	r0, r6
  408bee:	f7ff fe3d 	bl	40886c <_sbrk_r>
  408bf2:	68bb      	ldr	r3, [r7, #8]
  408bf4:	442b      	add	r3, r5
  408bf6:	4298      	cmp	r0, r3
  408bf8:	d004      	beq.n	408c04 <_malloc_trim_r+0x48>
  408bfa:	4630      	mov	r0, r6
  408bfc:	f7ff fb36 	bl	40826c <__malloc_unlock>
  408c00:	2000      	movs	r0, #0
  408c02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408c04:	4261      	negs	r1, r4
  408c06:	4630      	mov	r0, r6
  408c08:	f7ff fe30 	bl	40886c <_sbrk_r>
  408c0c:	3001      	adds	r0, #1
  408c0e:	d00d      	beq.n	408c2c <_malloc_trim_r+0x70>
  408c10:	4b10      	ldr	r3, [pc, #64]	; (408c54 <_malloc_trim_r+0x98>)
  408c12:	68ba      	ldr	r2, [r7, #8]
  408c14:	6819      	ldr	r1, [r3, #0]
  408c16:	1b2d      	subs	r5, r5, r4
  408c18:	f045 0501 	orr.w	r5, r5, #1
  408c1c:	4630      	mov	r0, r6
  408c1e:	1b09      	subs	r1, r1, r4
  408c20:	6055      	str	r5, [r2, #4]
  408c22:	6019      	str	r1, [r3, #0]
  408c24:	f7ff fb22 	bl	40826c <__malloc_unlock>
  408c28:	2001      	movs	r0, #1
  408c2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408c2c:	2100      	movs	r1, #0
  408c2e:	4630      	mov	r0, r6
  408c30:	f7ff fe1c 	bl	40886c <_sbrk_r>
  408c34:	68ba      	ldr	r2, [r7, #8]
  408c36:	1a83      	subs	r3, r0, r2
  408c38:	2b0f      	cmp	r3, #15
  408c3a:	ddde      	ble.n	408bfa <_malloc_trim_r+0x3e>
  408c3c:	4c06      	ldr	r4, [pc, #24]	; (408c58 <_malloc_trim_r+0x9c>)
  408c3e:	4905      	ldr	r1, [pc, #20]	; (408c54 <_malloc_trim_r+0x98>)
  408c40:	6824      	ldr	r4, [r4, #0]
  408c42:	f043 0301 	orr.w	r3, r3, #1
  408c46:	1b00      	subs	r0, r0, r4
  408c48:	6053      	str	r3, [r2, #4]
  408c4a:	6008      	str	r0, [r1, #0]
  408c4c:	e7d5      	b.n	408bfa <_malloc_trim_r+0x3e>
  408c4e:	bf00      	nop
  408c50:	2000067c 	.word	0x2000067c
  408c54:	20006d1c 	.word	0x20006d1c
  408c58:	20000a84 	.word	0x20000a84

00408c5c <_free_r>:
  408c5c:	2900      	cmp	r1, #0
  408c5e:	d044      	beq.n	408cea <_free_r+0x8e>
  408c60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408c64:	460d      	mov	r5, r1
  408c66:	4680      	mov	r8, r0
  408c68:	f7ff fafa 	bl	408260 <__malloc_lock>
  408c6c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  408c70:	4969      	ldr	r1, [pc, #420]	; (408e18 <_free_r+0x1bc>)
  408c72:	f027 0301 	bic.w	r3, r7, #1
  408c76:	f1a5 0408 	sub.w	r4, r5, #8
  408c7a:	18e2      	adds	r2, r4, r3
  408c7c:	688e      	ldr	r6, [r1, #8]
  408c7e:	6850      	ldr	r0, [r2, #4]
  408c80:	42b2      	cmp	r2, r6
  408c82:	f020 0003 	bic.w	r0, r0, #3
  408c86:	d05e      	beq.n	408d46 <_free_r+0xea>
  408c88:	07fe      	lsls	r6, r7, #31
  408c8a:	6050      	str	r0, [r2, #4]
  408c8c:	d40b      	bmi.n	408ca6 <_free_r+0x4a>
  408c8e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  408c92:	1be4      	subs	r4, r4, r7
  408c94:	f101 0e08 	add.w	lr, r1, #8
  408c98:	68a5      	ldr	r5, [r4, #8]
  408c9a:	4575      	cmp	r5, lr
  408c9c:	443b      	add	r3, r7
  408c9e:	d06d      	beq.n	408d7c <_free_r+0x120>
  408ca0:	68e7      	ldr	r7, [r4, #12]
  408ca2:	60ef      	str	r7, [r5, #12]
  408ca4:	60bd      	str	r5, [r7, #8]
  408ca6:	1815      	adds	r5, r2, r0
  408ca8:	686d      	ldr	r5, [r5, #4]
  408caa:	07ed      	lsls	r5, r5, #31
  408cac:	d53e      	bpl.n	408d2c <_free_r+0xd0>
  408cae:	f043 0201 	orr.w	r2, r3, #1
  408cb2:	6062      	str	r2, [r4, #4]
  408cb4:	50e3      	str	r3, [r4, r3]
  408cb6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  408cba:	d217      	bcs.n	408cec <_free_r+0x90>
  408cbc:	08db      	lsrs	r3, r3, #3
  408cbe:	1c58      	adds	r0, r3, #1
  408cc0:	109a      	asrs	r2, r3, #2
  408cc2:	684d      	ldr	r5, [r1, #4]
  408cc4:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  408cc8:	60a7      	str	r7, [r4, #8]
  408cca:	2301      	movs	r3, #1
  408ccc:	4093      	lsls	r3, r2
  408cce:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  408cd2:	432b      	orrs	r3, r5
  408cd4:	3a08      	subs	r2, #8
  408cd6:	60e2      	str	r2, [r4, #12]
  408cd8:	604b      	str	r3, [r1, #4]
  408cda:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  408cde:	60fc      	str	r4, [r7, #12]
  408ce0:	4640      	mov	r0, r8
  408ce2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408ce6:	f7ff bac1 	b.w	40826c <__malloc_unlock>
  408cea:	4770      	bx	lr
  408cec:	0a5a      	lsrs	r2, r3, #9
  408cee:	2a04      	cmp	r2, #4
  408cf0:	d852      	bhi.n	408d98 <_free_r+0x13c>
  408cf2:	099a      	lsrs	r2, r3, #6
  408cf4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  408cf8:	00ff      	lsls	r7, r7, #3
  408cfa:	f102 0538 	add.w	r5, r2, #56	; 0x38
  408cfe:	19c8      	adds	r0, r1, r7
  408d00:	59ca      	ldr	r2, [r1, r7]
  408d02:	3808      	subs	r0, #8
  408d04:	4290      	cmp	r0, r2
  408d06:	d04f      	beq.n	408da8 <_free_r+0x14c>
  408d08:	6851      	ldr	r1, [r2, #4]
  408d0a:	f021 0103 	bic.w	r1, r1, #3
  408d0e:	428b      	cmp	r3, r1
  408d10:	d232      	bcs.n	408d78 <_free_r+0x11c>
  408d12:	6892      	ldr	r2, [r2, #8]
  408d14:	4290      	cmp	r0, r2
  408d16:	d1f7      	bne.n	408d08 <_free_r+0xac>
  408d18:	68c3      	ldr	r3, [r0, #12]
  408d1a:	60a0      	str	r0, [r4, #8]
  408d1c:	60e3      	str	r3, [r4, #12]
  408d1e:	609c      	str	r4, [r3, #8]
  408d20:	60c4      	str	r4, [r0, #12]
  408d22:	4640      	mov	r0, r8
  408d24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408d28:	f7ff baa0 	b.w	40826c <__malloc_unlock>
  408d2c:	6895      	ldr	r5, [r2, #8]
  408d2e:	4f3b      	ldr	r7, [pc, #236]	; (408e1c <_free_r+0x1c0>)
  408d30:	42bd      	cmp	r5, r7
  408d32:	4403      	add	r3, r0
  408d34:	d040      	beq.n	408db8 <_free_r+0x15c>
  408d36:	68d0      	ldr	r0, [r2, #12]
  408d38:	60e8      	str	r0, [r5, #12]
  408d3a:	f043 0201 	orr.w	r2, r3, #1
  408d3e:	6085      	str	r5, [r0, #8]
  408d40:	6062      	str	r2, [r4, #4]
  408d42:	50e3      	str	r3, [r4, r3]
  408d44:	e7b7      	b.n	408cb6 <_free_r+0x5a>
  408d46:	07ff      	lsls	r7, r7, #31
  408d48:	4403      	add	r3, r0
  408d4a:	d407      	bmi.n	408d5c <_free_r+0x100>
  408d4c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  408d50:	1aa4      	subs	r4, r4, r2
  408d52:	4413      	add	r3, r2
  408d54:	68a0      	ldr	r0, [r4, #8]
  408d56:	68e2      	ldr	r2, [r4, #12]
  408d58:	60c2      	str	r2, [r0, #12]
  408d5a:	6090      	str	r0, [r2, #8]
  408d5c:	4a30      	ldr	r2, [pc, #192]	; (408e20 <_free_r+0x1c4>)
  408d5e:	6812      	ldr	r2, [r2, #0]
  408d60:	f043 0001 	orr.w	r0, r3, #1
  408d64:	4293      	cmp	r3, r2
  408d66:	6060      	str	r0, [r4, #4]
  408d68:	608c      	str	r4, [r1, #8]
  408d6a:	d3b9      	bcc.n	408ce0 <_free_r+0x84>
  408d6c:	4b2d      	ldr	r3, [pc, #180]	; (408e24 <_free_r+0x1c8>)
  408d6e:	4640      	mov	r0, r8
  408d70:	6819      	ldr	r1, [r3, #0]
  408d72:	f7ff ff23 	bl	408bbc <_malloc_trim_r>
  408d76:	e7b3      	b.n	408ce0 <_free_r+0x84>
  408d78:	4610      	mov	r0, r2
  408d7a:	e7cd      	b.n	408d18 <_free_r+0xbc>
  408d7c:	1811      	adds	r1, r2, r0
  408d7e:	6849      	ldr	r1, [r1, #4]
  408d80:	07c9      	lsls	r1, r1, #31
  408d82:	d444      	bmi.n	408e0e <_free_r+0x1b2>
  408d84:	6891      	ldr	r1, [r2, #8]
  408d86:	68d2      	ldr	r2, [r2, #12]
  408d88:	60ca      	str	r2, [r1, #12]
  408d8a:	4403      	add	r3, r0
  408d8c:	f043 0001 	orr.w	r0, r3, #1
  408d90:	6091      	str	r1, [r2, #8]
  408d92:	6060      	str	r0, [r4, #4]
  408d94:	50e3      	str	r3, [r4, r3]
  408d96:	e7a3      	b.n	408ce0 <_free_r+0x84>
  408d98:	2a14      	cmp	r2, #20
  408d9a:	d816      	bhi.n	408dca <_free_r+0x16e>
  408d9c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  408da0:	00ff      	lsls	r7, r7, #3
  408da2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  408da6:	e7aa      	b.n	408cfe <_free_r+0xa2>
  408da8:	10aa      	asrs	r2, r5, #2
  408daa:	2301      	movs	r3, #1
  408dac:	684d      	ldr	r5, [r1, #4]
  408dae:	4093      	lsls	r3, r2
  408db0:	432b      	orrs	r3, r5
  408db2:	604b      	str	r3, [r1, #4]
  408db4:	4603      	mov	r3, r0
  408db6:	e7b0      	b.n	408d1a <_free_r+0xbe>
  408db8:	f043 0201 	orr.w	r2, r3, #1
  408dbc:	614c      	str	r4, [r1, #20]
  408dbe:	610c      	str	r4, [r1, #16]
  408dc0:	60e5      	str	r5, [r4, #12]
  408dc2:	60a5      	str	r5, [r4, #8]
  408dc4:	6062      	str	r2, [r4, #4]
  408dc6:	50e3      	str	r3, [r4, r3]
  408dc8:	e78a      	b.n	408ce0 <_free_r+0x84>
  408dca:	2a54      	cmp	r2, #84	; 0x54
  408dcc:	d806      	bhi.n	408ddc <_free_r+0x180>
  408dce:	0b1a      	lsrs	r2, r3, #12
  408dd0:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  408dd4:	00ff      	lsls	r7, r7, #3
  408dd6:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  408dda:	e790      	b.n	408cfe <_free_r+0xa2>
  408ddc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  408de0:	d806      	bhi.n	408df0 <_free_r+0x194>
  408de2:	0bda      	lsrs	r2, r3, #15
  408de4:	f102 0778 	add.w	r7, r2, #120	; 0x78
  408de8:	00ff      	lsls	r7, r7, #3
  408dea:	f102 0577 	add.w	r5, r2, #119	; 0x77
  408dee:	e786      	b.n	408cfe <_free_r+0xa2>
  408df0:	f240 5054 	movw	r0, #1364	; 0x554
  408df4:	4282      	cmp	r2, r0
  408df6:	d806      	bhi.n	408e06 <_free_r+0x1aa>
  408df8:	0c9a      	lsrs	r2, r3, #18
  408dfa:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  408dfe:	00ff      	lsls	r7, r7, #3
  408e00:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  408e04:	e77b      	b.n	408cfe <_free_r+0xa2>
  408e06:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  408e0a:	257e      	movs	r5, #126	; 0x7e
  408e0c:	e777      	b.n	408cfe <_free_r+0xa2>
  408e0e:	f043 0101 	orr.w	r1, r3, #1
  408e12:	6061      	str	r1, [r4, #4]
  408e14:	6013      	str	r3, [r2, #0]
  408e16:	e763      	b.n	408ce0 <_free_r+0x84>
  408e18:	2000067c 	.word	0x2000067c
  408e1c:	20000684 	.word	0x20000684
  408e20:	20000a88 	.word	0x20000a88
  408e24:	20006d4c 	.word	0x20006d4c

00408e28 <__ascii_mbtowc>:
  408e28:	b082      	sub	sp, #8
  408e2a:	b149      	cbz	r1, 408e40 <__ascii_mbtowc+0x18>
  408e2c:	b15a      	cbz	r2, 408e46 <__ascii_mbtowc+0x1e>
  408e2e:	b16b      	cbz	r3, 408e4c <__ascii_mbtowc+0x24>
  408e30:	7813      	ldrb	r3, [r2, #0]
  408e32:	600b      	str	r3, [r1, #0]
  408e34:	7812      	ldrb	r2, [r2, #0]
  408e36:	1c10      	adds	r0, r2, #0
  408e38:	bf18      	it	ne
  408e3a:	2001      	movne	r0, #1
  408e3c:	b002      	add	sp, #8
  408e3e:	4770      	bx	lr
  408e40:	a901      	add	r1, sp, #4
  408e42:	2a00      	cmp	r2, #0
  408e44:	d1f3      	bne.n	408e2e <__ascii_mbtowc+0x6>
  408e46:	4610      	mov	r0, r2
  408e48:	b002      	add	sp, #8
  408e4a:	4770      	bx	lr
  408e4c:	f06f 0001 	mvn.w	r0, #1
  408e50:	e7f4      	b.n	408e3c <__ascii_mbtowc+0x14>
  408e52:	bf00      	nop

00408e54 <memmove>:
  408e54:	4288      	cmp	r0, r1
  408e56:	b5f0      	push	{r4, r5, r6, r7, lr}
  408e58:	d90d      	bls.n	408e76 <memmove+0x22>
  408e5a:	188b      	adds	r3, r1, r2
  408e5c:	4298      	cmp	r0, r3
  408e5e:	d20a      	bcs.n	408e76 <memmove+0x22>
  408e60:	1884      	adds	r4, r0, r2
  408e62:	2a00      	cmp	r2, #0
  408e64:	d051      	beq.n	408f0a <memmove+0xb6>
  408e66:	4622      	mov	r2, r4
  408e68:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  408e6c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  408e70:	4299      	cmp	r1, r3
  408e72:	d1f9      	bne.n	408e68 <memmove+0x14>
  408e74:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408e76:	2a0f      	cmp	r2, #15
  408e78:	d948      	bls.n	408f0c <memmove+0xb8>
  408e7a:	ea41 0300 	orr.w	r3, r1, r0
  408e7e:	079b      	lsls	r3, r3, #30
  408e80:	d146      	bne.n	408f10 <memmove+0xbc>
  408e82:	f100 0410 	add.w	r4, r0, #16
  408e86:	f101 0310 	add.w	r3, r1, #16
  408e8a:	4615      	mov	r5, r2
  408e8c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  408e90:	f844 6c10 	str.w	r6, [r4, #-16]
  408e94:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  408e98:	f844 6c0c 	str.w	r6, [r4, #-12]
  408e9c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  408ea0:	f844 6c08 	str.w	r6, [r4, #-8]
  408ea4:	3d10      	subs	r5, #16
  408ea6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  408eaa:	f844 6c04 	str.w	r6, [r4, #-4]
  408eae:	2d0f      	cmp	r5, #15
  408eb0:	f103 0310 	add.w	r3, r3, #16
  408eb4:	f104 0410 	add.w	r4, r4, #16
  408eb8:	d8e8      	bhi.n	408e8c <memmove+0x38>
  408eba:	f1a2 0310 	sub.w	r3, r2, #16
  408ebe:	f023 030f 	bic.w	r3, r3, #15
  408ec2:	f002 0e0f 	and.w	lr, r2, #15
  408ec6:	3310      	adds	r3, #16
  408ec8:	f1be 0f03 	cmp.w	lr, #3
  408ecc:	4419      	add	r1, r3
  408ece:	4403      	add	r3, r0
  408ed0:	d921      	bls.n	408f16 <memmove+0xc2>
  408ed2:	1f1e      	subs	r6, r3, #4
  408ed4:	460d      	mov	r5, r1
  408ed6:	4674      	mov	r4, lr
  408ed8:	3c04      	subs	r4, #4
  408eda:	f855 7b04 	ldr.w	r7, [r5], #4
  408ede:	f846 7f04 	str.w	r7, [r6, #4]!
  408ee2:	2c03      	cmp	r4, #3
  408ee4:	d8f8      	bhi.n	408ed8 <memmove+0x84>
  408ee6:	f1ae 0404 	sub.w	r4, lr, #4
  408eea:	f024 0403 	bic.w	r4, r4, #3
  408eee:	3404      	adds	r4, #4
  408ef0:	4421      	add	r1, r4
  408ef2:	4423      	add	r3, r4
  408ef4:	f002 0203 	and.w	r2, r2, #3
  408ef8:	b162      	cbz	r2, 408f14 <memmove+0xc0>
  408efa:	3b01      	subs	r3, #1
  408efc:	440a      	add	r2, r1
  408efe:	f811 4b01 	ldrb.w	r4, [r1], #1
  408f02:	f803 4f01 	strb.w	r4, [r3, #1]!
  408f06:	428a      	cmp	r2, r1
  408f08:	d1f9      	bne.n	408efe <memmove+0xaa>
  408f0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408f0c:	4603      	mov	r3, r0
  408f0e:	e7f3      	b.n	408ef8 <memmove+0xa4>
  408f10:	4603      	mov	r3, r0
  408f12:	e7f2      	b.n	408efa <memmove+0xa6>
  408f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408f16:	4672      	mov	r2, lr
  408f18:	e7ee      	b.n	408ef8 <memmove+0xa4>
  408f1a:	bf00      	nop

00408f1c <_realloc_r>:
  408f1c:	2900      	cmp	r1, #0
  408f1e:	f000 8095 	beq.w	40904c <_realloc_r+0x130>
  408f22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408f26:	460d      	mov	r5, r1
  408f28:	4616      	mov	r6, r2
  408f2a:	b083      	sub	sp, #12
  408f2c:	4680      	mov	r8, r0
  408f2e:	f106 070b 	add.w	r7, r6, #11
  408f32:	f7ff f995 	bl	408260 <__malloc_lock>
  408f36:	f855 ec04 	ldr.w	lr, [r5, #-4]
  408f3a:	2f16      	cmp	r7, #22
  408f3c:	f02e 0403 	bic.w	r4, lr, #3
  408f40:	f1a5 0908 	sub.w	r9, r5, #8
  408f44:	d83c      	bhi.n	408fc0 <_realloc_r+0xa4>
  408f46:	2210      	movs	r2, #16
  408f48:	4617      	mov	r7, r2
  408f4a:	42be      	cmp	r6, r7
  408f4c:	d83d      	bhi.n	408fca <_realloc_r+0xae>
  408f4e:	4294      	cmp	r4, r2
  408f50:	da43      	bge.n	408fda <_realloc_r+0xbe>
  408f52:	4bc4      	ldr	r3, [pc, #784]	; (409264 <_realloc_r+0x348>)
  408f54:	6899      	ldr	r1, [r3, #8]
  408f56:	eb09 0004 	add.w	r0, r9, r4
  408f5a:	4288      	cmp	r0, r1
  408f5c:	f000 80b4 	beq.w	4090c8 <_realloc_r+0x1ac>
  408f60:	6843      	ldr	r3, [r0, #4]
  408f62:	f023 0101 	bic.w	r1, r3, #1
  408f66:	4401      	add	r1, r0
  408f68:	6849      	ldr	r1, [r1, #4]
  408f6a:	07c9      	lsls	r1, r1, #31
  408f6c:	d54c      	bpl.n	409008 <_realloc_r+0xec>
  408f6e:	f01e 0f01 	tst.w	lr, #1
  408f72:	f000 809b 	beq.w	4090ac <_realloc_r+0x190>
  408f76:	4631      	mov	r1, r6
  408f78:	4640      	mov	r0, r8
  408f7a:	f7fe fe6b 	bl	407c54 <_malloc_r>
  408f7e:	4606      	mov	r6, r0
  408f80:	2800      	cmp	r0, #0
  408f82:	d03a      	beq.n	408ffa <_realloc_r+0xde>
  408f84:	f855 3c04 	ldr.w	r3, [r5, #-4]
  408f88:	f023 0301 	bic.w	r3, r3, #1
  408f8c:	444b      	add	r3, r9
  408f8e:	f1a0 0208 	sub.w	r2, r0, #8
  408f92:	429a      	cmp	r2, r3
  408f94:	f000 8121 	beq.w	4091da <_realloc_r+0x2be>
  408f98:	1f22      	subs	r2, r4, #4
  408f9a:	2a24      	cmp	r2, #36	; 0x24
  408f9c:	f200 8107 	bhi.w	4091ae <_realloc_r+0x292>
  408fa0:	2a13      	cmp	r2, #19
  408fa2:	f200 80db 	bhi.w	40915c <_realloc_r+0x240>
  408fa6:	4603      	mov	r3, r0
  408fa8:	462a      	mov	r2, r5
  408faa:	6811      	ldr	r1, [r2, #0]
  408fac:	6019      	str	r1, [r3, #0]
  408fae:	6851      	ldr	r1, [r2, #4]
  408fb0:	6059      	str	r1, [r3, #4]
  408fb2:	6892      	ldr	r2, [r2, #8]
  408fb4:	609a      	str	r2, [r3, #8]
  408fb6:	4629      	mov	r1, r5
  408fb8:	4640      	mov	r0, r8
  408fba:	f7ff fe4f 	bl	408c5c <_free_r>
  408fbe:	e01c      	b.n	408ffa <_realloc_r+0xde>
  408fc0:	f027 0707 	bic.w	r7, r7, #7
  408fc4:	2f00      	cmp	r7, #0
  408fc6:	463a      	mov	r2, r7
  408fc8:	dabf      	bge.n	408f4a <_realloc_r+0x2e>
  408fca:	2600      	movs	r6, #0
  408fcc:	230c      	movs	r3, #12
  408fce:	4630      	mov	r0, r6
  408fd0:	f8c8 3000 	str.w	r3, [r8]
  408fd4:	b003      	add	sp, #12
  408fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408fda:	462e      	mov	r6, r5
  408fdc:	1be3      	subs	r3, r4, r7
  408fde:	2b0f      	cmp	r3, #15
  408fe0:	d81e      	bhi.n	409020 <_realloc_r+0x104>
  408fe2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  408fe6:	f003 0301 	and.w	r3, r3, #1
  408fea:	4323      	orrs	r3, r4
  408fec:	444c      	add	r4, r9
  408fee:	f8c9 3004 	str.w	r3, [r9, #4]
  408ff2:	6863      	ldr	r3, [r4, #4]
  408ff4:	f043 0301 	orr.w	r3, r3, #1
  408ff8:	6063      	str	r3, [r4, #4]
  408ffa:	4640      	mov	r0, r8
  408ffc:	f7ff f936 	bl	40826c <__malloc_unlock>
  409000:	4630      	mov	r0, r6
  409002:	b003      	add	sp, #12
  409004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409008:	f023 0303 	bic.w	r3, r3, #3
  40900c:	18e1      	adds	r1, r4, r3
  40900e:	4291      	cmp	r1, r2
  409010:	db1f      	blt.n	409052 <_realloc_r+0x136>
  409012:	68c3      	ldr	r3, [r0, #12]
  409014:	6882      	ldr	r2, [r0, #8]
  409016:	462e      	mov	r6, r5
  409018:	60d3      	str	r3, [r2, #12]
  40901a:	460c      	mov	r4, r1
  40901c:	609a      	str	r2, [r3, #8]
  40901e:	e7dd      	b.n	408fdc <_realloc_r+0xc0>
  409020:	f8d9 2004 	ldr.w	r2, [r9, #4]
  409024:	eb09 0107 	add.w	r1, r9, r7
  409028:	f002 0201 	and.w	r2, r2, #1
  40902c:	444c      	add	r4, r9
  40902e:	f043 0301 	orr.w	r3, r3, #1
  409032:	4317      	orrs	r7, r2
  409034:	f8c9 7004 	str.w	r7, [r9, #4]
  409038:	604b      	str	r3, [r1, #4]
  40903a:	6863      	ldr	r3, [r4, #4]
  40903c:	f043 0301 	orr.w	r3, r3, #1
  409040:	3108      	adds	r1, #8
  409042:	6063      	str	r3, [r4, #4]
  409044:	4640      	mov	r0, r8
  409046:	f7ff fe09 	bl	408c5c <_free_r>
  40904a:	e7d6      	b.n	408ffa <_realloc_r+0xde>
  40904c:	4611      	mov	r1, r2
  40904e:	f7fe be01 	b.w	407c54 <_malloc_r>
  409052:	f01e 0f01 	tst.w	lr, #1
  409056:	d18e      	bne.n	408f76 <_realloc_r+0x5a>
  409058:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40905c:	eba9 0a01 	sub.w	sl, r9, r1
  409060:	f8da 1004 	ldr.w	r1, [sl, #4]
  409064:	f021 0103 	bic.w	r1, r1, #3
  409068:	440b      	add	r3, r1
  40906a:	4423      	add	r3, r4
  40906c:	4293      	cmp	r3, r2
  40906e:	db25      	blt.n	4090bc <_realloc_r+0x1a0>
  409070:	68c2      	ldr	r2, [r0, #12]
  409072:	6881      	ldr	r1, [r0, #8]
  409074:	4656      	mov	r6, sl
  409076:	60ca      	str	r2, [r1, #12]
  409078:	6091      	str	r1, [r2, #8]
  40907a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40907e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  409082:	1f22      	subs	r2, r4, #4
  409084:	2a24      	cmp	r2, #36	; 0x24
  409086:	60c1      	str	r1, [r0, #12]
  409088:	6088      	str	r0, [r1, #8]
  40908a:	f200 8094 	bhi.w	4091b6 <_realloc_r+0x29a>
  40908e:	2a13      	cmp	r2, #19
  409090:	d96f      	bls.n	409172 <_realloc_r+0x256>
  409092:	6829      	ldr	r1, [r5, #0]
  409094:	f8ca 1008 	str.w	r1, [sl, #8]
  409098:	6869      	ldr	r1, [r5, #4]
  40909a:	f8ca 100c 	str.w	r1, [sl, #12]
  40909e:	2a1b      	cmp	r2, #27
  4090a0:	f200 80a2 	bhi.w	4091e8 <_realloc_r+0x2cc>
  4090a4:	3508      	adds	r5, #8
  4090a6:	f10a 0210 	add.w	r2, sl, #16
  4090aa:	e063      	b.n	409174 <_realloc_r+0x258>
  4090ac:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4090b0:	eba9 0a03 	sub.w	sl, r9, r3
  4090b4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4090b8:	f021 0103 	bic.w	r1, r1, #3
  4090bc:	1863      	adds	r3, r4, r1
  4090be:	4293      	cmp	r3, r2
  4090c0:	f6ff af59 	blt.w	408f76 <_realloc_r+0x5a>
  4090c4:	4656      	mov	r6, sl
  4090c6:	e7d8      	b.n	40907a <_realloc_r+0x15e>
  4090c8:	6841      	ldr	r1, [r0, #4]
  4090ca:	f021 0b03 	bic.w	fp, r1, #3
  4090ce:	44a3      	add	fp, r4
  4090d0:	f107 0010 	add.w	r0, r7, #16
  4090d4:	4583      	cmp	fp, r0
  4090d6:	da56      	bge.n	409186 <_realloc_r+0x26a>
  4090d8:	f01e 0f01 	tst.w	lr, #1
  4090dc:	f47f af4b 	bne.w	408f76 <_realloc_r+0x5a>
  4090e0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4090e4:	eba9 0a01 	sub.w	sl, r9, r1
  4090e8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4090ec:	f021 0103 	bic.w	r1, r1, #3
  4090f0:	448b      	add	fp, r1
  4090f2:	4558      	cmp	r0, fp
  4090f4:	dce2      	bgt.n	4090bc <_realloc_r+0x1a0>
  4090f6:	4656      	mov	r6, sl
  4090f8:	f8da 100c 	ldr.w	r1, [sl, #12]
  4090fc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  409100:	1f22      	subs	r2, r4, #4
  409102:	2a24      	cmp	r2, #36	; 0x24
  409104:	60c1      	str	r1, [r0, #12]
  409106:	6088      	str	r0, [r1, #8]
  409108:	f200 808f 	bhi.w	40922a <_realloc_r+0x30e>
  40910c:	2a13      	cmp	r2, #19
  40910e:	f240 808a 	bls.w	409226 <_realloc_r+0x30a>
  409112:	6829      	ldr	r1, [r5, #0]
  409114:	f8ca 1008 	str.w	r1, [sl, #8]
  409118:	6869      	ldr	r1, [r5, #4]
  40911a:	f8ca 100c 	str.w	r1, [sl, #12]
  40911e:	2a1b      	cmp	r2, #27
  409120:	f200 808a 	bhi.w	409238 <_realloc_r+0x31c>
  409124:	3508      	adds	r5, #8
  409126:	f10a 0210 	add.w	r2, sl, #16
  40912a:	6829      	ldr	r1, [r5, #0]
  40912c:	6011      	str	r1, [r2, #0]
  40912e:	6869      	ldr	r1, [r5, #4]
  409130:	6051      	str	r1, [r2, #4]
  409132:	68a9      	ldr	r1, [r5, #8]
  409134:	6091      	str	r1, [r2, #8]
  409136:	eb0a 0107 	add.w	r1, sl, r7
  40913a:	ebab 0207 	sub.w	r2, fp, r7
  40913e:	f042 0201 	orr.w	r2, r2, #1
  409142:	6099      	str	r1, [r3, #8]
  409144:	604a      	str	r2, [r1, #4]
  409146:	f8da 3004 	ldr.w	r3, [sl, #4]
  40914a:	f003 0301 	and.w	r3, r3, #1
  40914e:	431f      	orrs	r7, r3
  409150:	4640      	mov	r0, r8
  409152:	f8ca 7004 	str.w	r7, [sl, #4]
  409156:	f7ff f889 	bl	40826c <__malloc_unlock>
  40915a:	e751      	b.n	409000 <_realloc_r+0xe4>
  40915c:	682b      	ldr	r3, [r5, #0]
  40915e:	6003      	str	r3, [r0, #0]
  409160:	686b      	ldr	r3, [r5, #4]
  409162:	6043      	str	r3, [r0, #4]
  409164:	2a1b      	cmp	r2, #27
  409166:	d82d      	bhi.n	4091c4 <_realloc_r+0x2a8>
  409168:	f100 0308 	add.w	r3, r0, #8
  40916c:	f105 0208 	add.w	r2, r5, #8
  409170:	e71b      	b.n	408faa <_realloc_r+0x8e>
  409172:	4632      	mov	r2, r6
  409174:	6829      	ldr	r1, [r5, #0]
  409176:	6011      	str	r1, [r2, #0]
  409178:	6869      	ldr	r1, [r5, #4]
  40917a:	6051      	str	r1, [r2, #4]
  40917c:	68a9      	ldr	r1, [r5, #8]
  40917e:	6091      	str	r1, [r2, #8]
  409180:	461c      	mov	r4, r3
  409182:	46d1      	mov	r9, sl
  409184:	e72a      	b.n	408fdc <_realloc_r+0xc0>
  409186:	eb09 0107 	add.w	r1, r9, r7
  40918a:	ebab 0b07 	sub.w	fp, fp, r7
  40918e:	f04b 0201 	orr.w	r2, fp, #1
  409192:	6099      	str	r1, [r3, #8]
  409194:	604a      	str	r2, [r1, #4]
  409196:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40919a:	f003 0301 	and.w	r3, r3, #1
  40919e:	431f      	orrs	r7, r3
  4091a0:	4640      	mov	r0, r8
  4091a2:	f845 7c04 	str.w	r7, [r5, #-4]
  4091a6:	f7ff f861 	bl	40826c <__malloc_unlock>
  4091aa:	462e      	mov	r6, r5
  4091ac:	e728      	b.n	409000 <_realloc_r+0xe4>
  4091ae:	4629      	mov	r1, r5
  4091b0:	f7ff fe50 	bl	408e54 <memmove>
  4091b4:	e6ff      	b.n	408fb6 <_realloc_r+0x9a>
  4091b6:	4629      	mov	r1, r5
  4091b8:	4630      	mov	r0, r6
  4091ba:	461c      	mov	r4, r3
  4091bc:	46d1      	mov	r9, sl
  4091be:	f7ff fe49 	bl	408e54 <memmove>
  4091c2:	e70b      	b.n	408fdc <_realloc_r+0xc0>
  4091c4:	68ab      	ldr	r3, [r5, #8]
  4091c6:	6083      	str	r3, [r0, #8]
  4091c8:	68eb      	ldr	r3, [r5, #12]
  4091ca:	60c3      	str	r3, [r0, #12]
  4091cc:	2a24      	cmp	r2, #36	; 0x24
  4091ce:	d017      	beq.n	409200 <_realloc_r+0x2e4>
  4091d0:	f100 0310 	add.w	r3, r0, #16
  4091d4:	f105 0210 	add.w	r2, r5, #16
  4091d8:	e6e7      	b.n	408faa <_realloc_r+0x8e>
  4091da:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4091de:	f023 0303 	bic.w	r3, r3, #3
  4091e2:	441c      	add	r4, r3
  4091e4:	462e      	mov	r6, r5
  4091e6:	e6f9      	b.n	408fdc <_realloc_r+0xc0>
  4091e8:	68a9      	ldr	r1, [r5, #8]
  4091ea:	f8ca 1010 	str.w	r1, [sl, #16]
  4091ee:	68e9      	ldr	r1, [r5, #12]
  4091f0:	f8ca 1014 	str.w	r1, [sl, #20]
  4091f4:	2a24      	cmp	r2, #36	; 0x24
  4091f6:	d00c      	beq.n	409212 <_realloc_r+0x2f6>
  4091f8:	3510      	adds	r5, #16
  4091fa:	f10a 0218 	add.w	r2, sl, #24
  4091fe:	e7b9      	b.n	409174 <_realloc_r+0x258>
  409200:	692b      	ldr	r3, [r5, #16]
  409202:	6103      	str	r3, [r0, #16]
  409204:	696b      	ldr	r3, [r5, #20]
  409206:	6143      	str	r3, [r0, #20]
  409208:	f105 0218 	add.w	r2, r5, #24
  40920c:	f100 0318 	add.w	r3, r0, #24
  409210:	e6cb      	b.n	408faa <_realloc_r+0x8e>
  409212:	692a      	ldr	r2, [r5, #16]
  409214:	f8ca 2018 	str.w	r2, [sl, #24]
  409218:	696a      	ldr	r2, [r5, #20]
  40921a:	f8ca 201c 	str.w	r2, [sl, #28]
  40921e:	3518      	adds	r5, #24
  409220:	f10a 0220 	add.w	r2, sl, #32
  409224:	e7a6      	b.n	409174 <_realloc_r+0x258>
  409226:	4632      	mov	r2, r6
  409228:	e77f      	b.n	40912a <_realloc_r+0x20e>
  40922a:	4629      	mov	r1, r5
  40922c:	4630      	mov	r0, r6
  40922e:	9301      	str	r3, [sp, #4]
  409230:	f7ff fe10 	bl	408e54 <memmove>
  409234:	9b01      	ldr	r3, [sp, #4]
  409236:	e77e      	b.n	409136 <_realloc_r+0x21a>
  409238:	68a9      	ldr	r1, [r5, #8]
  40923a:	f8ca 1010 	str.w	r1, [sl, #16]
  40923e:	68e9      	ldr	r1, [r5, #12]
  409240:	f8ca 1014 	str.w	r1, [sl, #20]
  409244:	2a24      	cmp	r2, #36	; 0x24
  409246:	d003      	beq.n	409250 <_realloc_r+0x334>
  409248:	3510      	adds	r5, #16
  40924a:	f10a 0218 	add.w	r2, sl, #24
  40924e:	e76c      	b.n	40912a <_realloc_r+0x20e>
  409250:	692a      	ldr	r2, [r5, #16]
  409252:	f8ca 2018 	str.w	r2, [sl, #24]
  409256:	696a      	ldr	r2, [r5, #20]
  409258:	f8ca 201c 	str.w	r2, [sl, #28]
  40925c:	3518      	adds	r5, #24
  40925e:	f10a 0220 	add.w	r2, sl, #32
  409262:	e762      	b.n	40912a <_realloc_r+0x20e>
  409264:	2000067c 	.word	0x2000067c

00409268 <__ascii_wctomb>:
  409268:	b121      	cbz	r1, 409274 <__ascii_wctomb+0xc>
  40926a:	2aff      	cmp	r2, #255	; 0xff
  40926c:	d804      	bhi.n	409278 <__ascii_wctomb+0x10>
  40926e:	700a      	strb	r2, [r1, #0]
  409270:	2001      	movs	r0, #1
  409272:	4770      	bx	lr
  409274:	4608      	mov	r0, r1
  409276:	4770      	bx	lr
  409278:	238a      	movs	r3, #138	; 0x8a
  40927a:	6003      	str	r3, [r0, #0]
  40927c:	f04f 30ff 	mov.w	r0, #4294967295
  409280:	4770      	bx	lr
  409282:	bf00      	nop

00409284 <__aeabi_drsub>:
  409284:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  409288:	e002      	b.n	409290 <__adddf3>
  40928a:	bf00      	nop

0040928c <__aeabi_dsub>:
  40928c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00409290 <__adddf3>:
  409290:	b530      	push	{r4, r5, lr}
  409292:	ea4f 0441 	mov.w	r4, r1, lsl #1
  409296:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40929a:	ea94 0f05 	teq	r4, r5
  40929e:	bf08      	it	eq
  4092a0:	ea90 0f02 	teqeq	r0, r2
  4092a4:	bf1f      	itttt	ne
  4092a6:	ea54 0c00 	orrsne.w	ip, r4, r0
  4092aa:	ea55 0c02 	orrsne.w	ip, r5, r2
  4092ae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4092b2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4092b6:	f000 80e2 	beq.w	40947e <__adddf3+0x1ee>
  4092ba:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4092be:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4092c2:	bfb8      	it	lt
  4092c4:	426d      	neglt	r5, r5
  4092c6:	dd0c      	ble.n	4092e2 <__adddf3+0x52>
  4092c8:	442c      	add	r4, r5
  4092ca:	ea80 0202 	eor.w	r2, r0, r2
  4092ce:	ea81 0303 	eor.w	r3, r1, r3
  4092d2:	ea82 0000 	eor.w	r0, r2, r0
  4092d6:	ea83 0101 	eor.w	r1, r3, r1
  4092da:	ea80 0202 	eor.w	r2, r0, r2
  4092de:	ea81 0303 	eor.w	r3, r1, r3
  4092e2:	2d36      	cmp	r5, #54	; 0x36
  4092e4:	bf88      	it	hi
  4092e6:	bd30      	pophi	{r4, r5, pc}
  4092e8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4092ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4092f0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4092f4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4092f8:	d002      	beq.n	409300 <__adddf3+0x70>
  4092fa:	4240      	negs	r0, r0
  4092fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  409300:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  409304:	ea4f 3303 	mov.w	r3, r3, lsl #12
  409308:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40930c:	d002      	beq.n	409314 <__adddf3+0x84>
  40930e:	4252      	negs	r2, r2
  409310:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  409314:	ea94 0f05 	teq	r4, r5
  409318:	f000 80a7 	beq.w	40946a <__adddf3+0x1da>
  40931c:	f1a4 0401 	sub.w	r4, r4, #1
  409320:	f1d5 0e20 	rsbs	lr, r5, #32
  409324:	db0d      	blt.n	409342 <__adddf3+0xb2>
  409326:	fa02 fc0e 	lsl.w	ip, r2, lr
  40932a:	fa22 f205 	lsr.w	r2, r2, r5
  40932e:	1880      	adds	r0, r0, r2
  409330:	f141 0100 	adc.w	r1, r1, #0
  409334:	fa03 f20e 	lsl.w	r2, r3, lr
  409338:	1880      	adds	r0, r0, r2
  40933a:	fa43 f305 	asr.w	r3, r3, r5
  40933e:	4159      	adcs	r1, r3
  409340:	e00e      	b.n	409360 <__adddf3+0xd0>
  409342:	f1a5 0520 	sub.w	r5, r5, #32
  409346:	f10e 0e20 	add.w	lr, lr, #32
  40934a:	2a01      	cmp	r2, #1
  40934c:	fa03 fc0e 	lsl.w	ip, r3, lr
  409350:	bf28      	it	cs
  409352:	f04c 0c02 	orrcs.w	ip, ip, #2
  409356:	fa43 f305 	asr.w	r3, r3, r5
  40935a:	18c0      	adds	r0, r0, r3
  40935c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  409360:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  409364:	d507      	bpl.n	409376 <__adddf3+0xe6>
  409366:	f04f 0e00 	mov.w	lr, #0
  40936a:	f1dc 0c00 	rsbs	ip, ip, #0
  40936e:	eb7e 0000 	sbcs.w	r0, lr, r0
  409372:	eb6e 0101 	sbc.w	r1, lr, r1
  409376:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40937a:	d31b      	bcc.n	4093b4 <__adddf3+0x124>
  40937c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  409380:	d30c      	bcc.n	40939c <__adddf3+0x10c>
  409382:	0849      	lsrs	r1, r1, #1
  409384:	ea5f 0030 	movs.w	r0, r0, rrx
  409388:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40938c:	f104 0401 	add.w	r4, r4, #1
  409390:	ea4f 5244 	mov.w	r2, r4, lsl #21
  409394:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  409398:	f080 809a 	bcs.w	4094d0 <__adddf3+0x240>
  40939c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4093a0:	bf08      	it	eq
  4093a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4093a6:	f150 0000 	adcs.w	r0, r0, #0
  4093aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4093ae:	ea41 0105 	orr.w	r1, r1, r5
  4093b2:	bd30      	pop	{r4, r5, pc}
  4093b4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4093b8:	4140      	adcs	r0, r0
  4093ba:	eb41 0101 	adc.w	r1, r1, r1
  4093be:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4093c2:	f1a4 0401 	sub.w	r4, r4, #1
  4093c6:	d1e9      	bne.n	40939c <__adddf3+0x10c>
  4093c8:	f091 0f00 	teq	r1, #0
  4093cc:	bf04      	itt	eq
  4093ce:	4601      	moveq	r1, r0
  4093d0:	2000      	moveq	r0, #0
  4093d2:	fab1 f381 	clz	r3, r1
  4093d6:	bf08      	it	eq
  4093d8:	3320      	addeq	r3, #32
  4093da:	f1a3 030b 	sub.w	r3, r3, #11
  4093de:	f1b3 0220 	subs.w	r2, r3, #32
  4093e2:	da0c      	bge.n	4093fe <__adddf3+0x16e>
  4093e4:	320c      	adds	r2, #12
  4093e6:	dd08      	ble.n	4093fa <__adddf3+0x16a>
  4093e8:	f102 0c14 	add.w	ip, r2, #20
  4093ec:	f1c2 020c 	rsb	r2, r2, #12
  4093f0:	fa01 f00c 	lsl.w	r0, r1, ip
  4093f4:	fa21 f102 	lsr.w	r1, r1, r2
  4093f8:	e00c      	b.n	409414 <__adddf3+0x184>
  4093fa:	f102 0214 	add.w	r2, r2, #20
  4093fe:	bfd8      	it	le
  409400:	f1c2 0c20 	rsble	ip, r2, #32
  409404:	fa01 f102 	lsl.w	r1, r1, r2
  409408:	fa20 fc0c 	lsr.w	ip, r0, ip
  40940c:	bfdc      	itt	le
  40940e:	ea41 010c 	orrle.w	r1, r1, ip
  409412:	4090      	lslle	r0, r2
  409414:	1ae4      	subs	r4, r4, r3
  409416:	bfa2      	ittt	ge
  409418:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40941c:	4329      	orrge	r1, r5
  40941e:	bd30      	popge	{r4, r5, pc}
  409420:	ea6f 0404 	mvn.w	r4, r4
  409424:	3c1f      	subs	r4, #31
  409426:	da1c      	bge.n	409462 <__adddf3+0x1d2>
  409428:	340c      	adds	r4, #12
  40942a:	dc0e      	bgt.n	40944a <__adddf3+0x1ba>
  40942c:	f104 0414 	add.w	r4, r4, #20
  409430:	f1c4 0220 	rsb	r2, r4, #32
  409434:	fa20 f004 	lsr.w	r0, r0, r4
  409438:	fa01 f302 	lsl.w	r3, r1, r2
  40943c:	ea40 0003 	orr.w	r0, r0, r3
  409440:	fa21 f304 	lsr.w	r3, r1, r4
  409444:	ea45 0103 	orr.w	r1, r5, r3
  409448:	bd30      	pop	{r4, r5, pc}
  40944a:	f1c4 040c 	rsb	r4, r4, #12
  40944e:	f1c4 0220 	rsb	r2, r4, #32
  409452:	fa20 f002 	lsr.w	r0, r0, r2
  409456:	fa01 f304 	lsl.w	r3, r1, r4
  40945a:	ea40 0003 	orr.w	r0, r0, r3
  40945e:	4629      	mov	r1, r5
  409460:	bd30      	pop	{r4, r5, pc}
  409462:	fa21 f004 	lsr.w	r0, r1, r4
  409466:	4629      	mov	r1, r5
  409468:	bd30      	pop	{r4, r5, pc}
  40946a:	f094 0f00 	teq	r4, #0
  40946e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  409472:	bf06      	itte	eq
  409474:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  409478:	3401      	addeq	r4, #1
  40947a:	3d01      	subne	r5, #1
  40947c:	e74e      	b.n	40931c <__adddf3+0x8c>
  40947e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  409482:	bf18      	it	ne
  409484:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  409488:	d029      	beq.n	4094de <__adddf3+0x24e>
  40948a:	ea94 0f05 	teq	r4, r5
  40948e:	bf08      	it	eq
  409490:	ea90 0f02 	teqeq	r0, r2
  409494:	d005      	beq.n	4094a2 <__adddf3+0x212>
  409496:	ea54 0c00 	orrs.w	ip, r4, r0
  40949a:	bf04      	itt	eq
  40949c:	4619      	moveq	r1, r3
  40949e:	4610      	moveq	r0, r2
  4094a0:	bd30      	pop	{r4, r5, pc}
  4094a2:	ea91 0f03 	teq	r1, r3
  4094a6:	bf1e      	ittt	ne
  4094a8:	2100      	movne	r1, #0
  4094aa:	2000      	movne	r0, #0
  4094ac:	bd30      	popne	{r4, r5, pc}
  4094ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4094b2:	d105      	bne.n	4094c0 <__adddf3+0x230>
  4094b4:	0040      	lsls	r0, r0, #1
  4094b6:	4149      	adcs	r1, r1
  4094b8:	bf28      	it	cs
  4094ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4094be:	bd30      	pop	{r4, r5, pc}
  4094c0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4094c4:	bf3c      	itt	cc
  4094c6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4094ca:	bd30      	popcc	{r4, r5, pc}
  4094cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4094d0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4094d4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4094d8:	f04f 0000 	mov.w	r0, #0
  4094dc:	bd30      	pop	{r4, r5, pc}
  4094de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4094e2:	bf1a      	itte	ne
  4094e4:	4619      	movne	r1, r3
  4094e6:	4610      	movne	r0, r2
  4094e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4094ec:	bf1c      	itt	ne
  4094ee:	460b      	movne	r3, r1
  4094f0:	4602      	movne	r2, r0
  4094f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4094f6:	bf06      	itte	eq
  4094f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4094fc:	ea91 0f03 	teqeq	r1, r3
  409500:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  409504:	bd30      	pop	{r4, r5, pc}
  409506:	bf00      	nop

00409508 <__aeabi_ui2d>:
  409508:	f090 0f00 	teq	r0, #0
  40950c:	bf04      	itt	eq
  40950e:	2100      	moveq	r1, #0
  409510:	4770      	bxeq	lr
  409512:	b530      	push	{r4, r5, lr}
  409514:	f44f 6480 	mov.w	r4, #1024	; 0x400
  409518:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40951c:	f04f 0500 	mov.w	r5, #0
  409520:	f04f 0100 	mov.w	r1, #0
  409524:	e750      	b.n	4093c8 <__adddf3+0x138>
  409526:	bf00      	nop

00409528 <__aeabi_i2d>:
  409528:	f090 0f00 	teq	r0, #0
  40952c:	bf04      	itt	eq
  40952e:	2100      	moveq	r1, #0
  409530:	4770      	bxeq	lr
  409532:	b530      	push	{r4, r5, lr}
  409534:	f44f 6480 	mov.w	r4, #1024	; 0x400
  409538:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40953c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  409540:	bf48      	it	mi
  409542:	4240      	negmi	r0, r0
  409544:	f04f 0100 	mov.w	r1, #0
  409548:	e73e      	b.n	4093c8 <__adddf3+0x138>
  40954a:	bf00      	nop

0040954c <__aeabi_f2d>:
  40954c:	0042      	lsls	r2, r0, #1
  40954e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  409552:	ea4f 0131 	mov.w	r1, r1, rrx
  409556:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40955a:	bf1f      	itttt	ne
  40955c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  409560:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  409564:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  409568:	4770      	bxne	lr
  40956a:	f092 0f00 	teq	r2, #0
  40956e:	bf14      	ite	ne
  409570:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  409574:	4770      	bxeq	lr
  409576:	b530      	push	{r4, r5, lr}
  409578:	f44f 7460 	mov.w	r4, #896	; 0x380
  40957c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  409580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  409584:	e720      	b.n	4093c8 <__adddf3+0x138>
  409586:	bf00      	nop

00409588 <__aeabi_ul2d>:
  409588:	ea50 0201 	orrs.w	r2, r0, r1
  40958c:	bf08      	it	eq
  40958e:	4770      	bxeq	lr
  409590:	b530      	push	{r4, r5, lr}
  409592:	f04f 0500 	mov.w	r5, #0
  409596:	e00a      	b.n	4095ae <__aeabi_l2d+0x16>

00409598 <__aeabi_l2d>:
  409598:	ea50 0201 	orrs.w	r2, r0, r1
  40959c:	bf08      	it	eq
  40959e:	4770      	bxeq	lr
  4095a0:	b530      	push	{r4, r5, lr}
  4095a2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4095a6:	d502      	bpl.n	4095ae <__aeabi_l2d+0x16>
  4095a8:	4240      	negs	r0, r0
  4095aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4095ae:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4095b2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4095b6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4095ba:	f43f aedc 	beq.w	409376 <__adddf3+0xe6>
  4095be:	f04f 0203 	mov.w	r2, #3
  4095c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4095c6:	bf18      	it	ne
  4095c8:	3203      	addne	r2, #3
  4095ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4095ce:	bf18      	it	ne
  4095d0:	3203      	addne	r2, #3
  4095d2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4095d6:	f1c2 0320 	rsb	r3, r2, #32
  4095da:	fa00 fc03 	lsl.w	ip, r0, r3
  4095de:	fa20 f002 	lsr.w	r0, r0, r2
  4095e2:	fa01 fe03 	lsl.w	lr, r1, r3
  4095e6:	ea40 000e 	orr.w	r0, r0, lr
  4095ea:	fa21 f102 	lsr.w	r1, r1, r2
  4095ee:	4414      	add	r4, r2
  4095f0:	e6c1      	b.n	409376 <__adddf3+0xe6>
  4095f2:	bf00      	nop

004095f4 <__aeabi_dmul>:
  4095f4:	b570      	push	{r4, r5, r6, lr}
  4095f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4095fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4095fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  409602:	bf1d      	ittte	ne
  409604:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  409608:	ea94 0f0c 	teqne	r4, ip
  40960c:	ea95 0f0c 	teqne	r5, ip
  409610:	f000 f8de 	bleq	4097d0 <__aeabi_dmul+0x1dc>
  409614:	442c      	add	r4, r5
  409616:	ea81 0603 	eor.w	r6, r1, r3
  40961a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40961e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  409622:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  409626:	bf18      	it	ne
  409628:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40962c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  409630:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  409634:	d038      	beq.n	4096a8 <__aeabi_dmul+0xb4>
  409636:	fba0 ce02 	umull	ip, lr, r0, r2
  40963a:	f04f 0500 	mov.w	r5, #0
  40963e:	fbe1 e502 	umlal	lr, r5, r1, r2
  409642:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  409646:	fbe0 e503 	umlal	lr, r5, r0, r3
  40964a:	f04f 0600 	mov.w	r6, #0
  40964e:	fbe1 5603 	umlal	r5, r6, r1, r3
  409652:	f09c 0f00 	teq	ip, #0
  409656:	bf18      	it	ne
  409658:	f04e 0e01 	orrne.w	lr, lr, #1
  40965c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  409660:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  409664:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  409668:	d204      	bcs.n	409674 <__aeabi_dmul+0x80>
  40966a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40966e:	416d      	adcs	r5, r5
  409670:	eb46 0606 	adc.w	r6, r6, r6
  409674:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  409678:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40967c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  409680:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  409684:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  409688:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40968c:	bf88      	it	hi
  40968e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  409692:	d81e      	bhi.n	4096d2 <__aeabi_dmul+0xde>
  409694:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  409698:	bf08      	it	eq
  40969a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40969e:	f150 0000 	adcs.w	r0, r0, #0
  4096a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4096a6:	bd70      	pop	{r4, r5, r6, pc}
  4096a8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4096ac:	ea46 0101 	orr.w	r1, r6, r1
  4096b0:	ea40 0002 	orr.w	r0, r0, r2
  4096b4:	ea81 0103 	eor.w	r1, r1, r3
  4096b8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4096bc:	bfc2      	ittt	gt
  4096be:	ebd4 050c 	rsbsgt	r5, r4, ip
  4096c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4096c6:	bd70      	popgt	{r4, r5, r6, pc}
  4096c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4096cc:	f04f 0e00 	mov.w	lr, #0
  4096d0:	3c01      	subs	r4, #1
  4096d2:	f300 80ab 	bgt.w	40982c <__aeabi_dmul+0x238>
  4096d6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4096da:	bfde      	ittt	le
  4096dc:	2000      	movle	r0, #0
  4096de:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4096e2:	bd70      	pople	{r4, r5, r6, pc}
  4096e4:	f1c4 0400 	rsb	r4, r4, #0
  4096e8:	3c20      	subs	r4, #32
  4096ea:	da35      	bge.n	409758 <__aeabi_dmul+0x164>
  4096ec:	340c      	adds	r4, #12
  4096ee:	dc1b      	bgt.n	409728 <__aeabi_dmul+0x134>
  4096f0:	f104 0414 	add.w	r4, r4, #20
  4096f4:	f1c4 0520 	rsb	r5, r4, #32
  4096f8:	fa00 f305 	lsl.w	r3, r0, r5
  4096fc:	fa20 f004 	lsr.w	r0, r0, r4
  409700:	fa01 f205 	lsl.w	r2, r1, r5
  409704:	ea40 0002 	orr.w	r0, r0, r2
  409708:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40970c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  409710:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  409714:	fa21 f604 	lsr.w	r6, r1, r4
  409718:	eb42 0106 	adc.w	r1, r2, r6
  40971c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  409720:	bf08      	it	eq
  409722:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  409726:	bd70      	pop	{r4, r5, r6, pc}
  409728:	f1c4 040c 	rsb	r4, r4, #12
  40972c:	f1c4 0520 	rsb	r5, r4, #32
  409730:	fa00 f304 	lsl.w	r3, r0, r4
  409734:	fa20 f005 	lsr.w	r0, r0, r5
  409738:	fa01 f204 	lsl.w	r2, r1, r4
  40973c:	ea40 0002 	orr.w	r0, r0, r2
  409740:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  409744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  409748:	f141 0100 	adc.w	r1, r1, #0
  40974c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  409750:	bf08      	it	eq
  409752:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  409756:	bd70      	pop	{r4, r5, r6, pc}
  409758:	f1c4 0520 	rsb	r5, r4, #32
  40975c:	fa00 f205 	lsl.w	r2, r0, r5
  409760:	ea4e 0e02 	orr.w	lr, lr, r2
  409764:	fa20 f304 	lsr.w	r3, r0, r4
  409768:	fa01 f205 	lsl.w	r2, r1, r5
  40976c:	ea43 0302 	orr.w	r3, r3, r2
  409770:	fa21 f004 	lsr.w	r0, r1, r4
  409774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  409778:	fa21 f204 	lsr.w	r2, r1, r4
  40977c:	ea20 0002 	bic.w	r0, r0, r2
  409780:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  409784:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  409788:	bf08      	it	eq
  40978a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40978e:	bd70      	pop	{r4, r5, r6, pc}
  409790:	f094 0f00 	teq	r4, #0
  409794:	d10f      	bne.n	4097b6 <__aeabi_dmul+0x1c2>
  409796:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40979a:	0040      	lsls	r0, r0, #1
  40979c:	eb41 0101 	adc.w	r1, r1, r1
  4097a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4097a4:	bf08      	it	eq
  4097a6:	3c01      	subeq	r4, #1
  4097a8:	d0f7      	beq.n	40979a <__aeabi_dmul+0x1a6>
  4097aa:	ea41 0106 	orr.w	r1, r1, r6
  4097ae:	f095 0f00 	teq	r5, #0
  4097b2:	bf18      	it	ne
  4097b4:	4770      	bxne	lr
  4097b6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4097ba:	0052      	lsls	r2, r2, #1
  4097bc:	eb43 0303 	adc.w	r3, r3, r3
  4097c0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4097c4:	bf08      	it	eq
  4097c6:	3d01      	subeq	r5, #1
  4097c8:	d0f7      	beq.n	4097ba <__aeabi_dmul+0x1c6>
  4097ca:	ea43 0306 	orr.w	r3, r3, r6
  4097ce:	4770      	bx	lr
  4097d0:	ea94 0f0c 	teq	r4, ip
  4097d4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4097d8:	bf18      	it	ne
  4097da:	ea95 0f0c 	teqne	r5, ip
  4097de:	d00c      	beq.n	4097fa <__aeabi_dmul+0x206>
  4097e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4097e4:	bf18      	it	ne
  4097e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4097ea:	d1d1      	bne.n	409790 <__aeabi_dmul+0x19c>
  4097ec:	ea81 0103 	eor.w	r1, r1, r3
  4097f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4097f4:	f04f 0000 	mov.w	r0, #0
  4097f8:	bd70      	pop	{r4, r5, r6, pc}
  4097fa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4097fe:	bf06      	itte	eq
  409800:	4610      	moveq	r0, r2
  409802:	4619      	moveq	r1, r3
  409804:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  409808:	d019      	beq.n	40983e <__aeabi_dmul+0x24a>
  40980a:	ea94 0f0c 	teq	r4, ip
  40980e:	d102      	bne.n	409816 <__aeabi_dmul+0x222>
  409810:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  409814:	d113      	bne.n	40983e <__aeabi_dmul+0x24a>
  409816:	ea95 0f0c 	teq	r5, ip
  40981a:	d105      	bne.n	409828 <__aeabi_dmul+0x234>
  40981c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  409820:	bf1c      	itt	ne
  409822:	4610      	movne	r0, r2
  409824:	4619      	movne	r1, r3
  409826:	d10a      	bne.n	40983e <__aeabi_dmul+0x24a>
  409828:	ea81 0103 	eor.w	r1, r1, r3
  40982c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  409830:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  409834:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  409838:	f04f 0000 	mov.w	r0, #0
  40983c:	bd70      	pop	{r4, r5, r6, pc}
  40983e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  409842:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  409846:	bd70      	pop	{r4, r5, r6, pc}

00409848 <__aeabi_ddiv>:
  409848:	b570      	push	{r4, r5, r6, lr}
  40984a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40984e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  409852:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  409856:	bf1d      	ittte	ne
  409858:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40985c:	ea94 0f0c 	teqne	r4, ip
  409860:	ea95 0f0c 	teqne	r5, ip
  409864:	f000 f8a7 	bleq	4099b6 <__aeabi_ddiv+0x16e>
  409868:	eba4 0405 	sub.w	r4, r4, r5
  40986c:	ea81 0e03 	eor.w	lr, r1, r3
  409870:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  409874:	ea4f 3101 	mov.w	r1, r1, lsl #12
  409878:	f000 8088 	beq.w	40998c <__aeabi_ddiv+0x144>
  40987c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  409880:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  409884:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  409888:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40988c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  409890:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  409894:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  409898:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40989c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4098a0:	429d      	cmp	r5, r3
  4098a2:	bf08      	it	eq
  4098a4:	4296      	cmpeq	r6, r2
  4098a6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4098aa:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4098ae:	d202      	bcs.n	4098b6 <__aeabi_ddiv+0x6e>
  4098b0:	085b      	lsrs	r3, r3, #1
  4098b2:	ea4f 0232 	mov.w	r2, r2, rrx
  4098b6:	1ab6      	subs	r6, r6, r2
  4098b8:	eb65 0503 	sbc.w	r5, r5, r3
  4098bc:	085b      	lsrs	r3, r3, #1
  4098be:	ea4f 0232 	mov.w	r2, r2, rrx
  4098c2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4098c6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4098ca:	ebb6 0e02 	subs.w	lr, r6, r2
  4098ce:	eb75 0e03 	sbcs.w	lr, r5, r3
  4098d2:	bf22      	ittt	cs
  4098d4:	1ab6      	subcs	r6, r6, r2
  4098d6:	4675      	movcs	r5, lr
  4098d8:	ea40 000c 	orrcs.w	r0, r0, ip
  4098dc:	085b      	lsrs	r3, r3, #1
  4098de:	ea4f 0232 	mov.w	r2, r2, rrx
  4098e2:	ebb6 0e02 	subs.w	lr, r6, r2
  4098e6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4098ea:	bf22      	ittt	cs
  4098ec:	1ab6      	subcs	r6, r6, r2
  4098ee:	4675      	movcs	r5, lr
  4098f0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4098f4:	085b      	lsrs	r3, r3, #1
  4098f6:	ea4f 0232 	mov.w	r2, r2, rrx
  4098fa:	ebb6 0e02 	subs.w	lr, r6, r2
  4098fe:	eb75 0e03 	sbcs.w	lr, r5, r3
  409902:	bf22      	ittt	cs
  409904:	1ab6      	subcs	r6, r6, r2
  409906:	4675      	movcs	r5, lr
  409908:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40990c:	085b      	lsrs	r3, r3, #1
  40990e:	ea4f 0232 	mov.w	r2, r2, rrx
  409912:	ebb6 0e02 	subs.w	lr, r6, r2
  409916:	eb75 0e03 	sbcs.w	lr, r5, r3
  40991a:	bf22      	ittt	cs
  40991c:	1ab6      	subcs	r6, r6, r2
  40991e:	4675      	movcs	r5, lr
  409920:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  409924:	ea55 0e06 	orrs.w	lr, r5, r6
  409928:	d018      	beq.n	40995c <__aeabi_ddiv+0x114>
  40992a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40992e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  409932:	ea4f 1606 	mov.w	r6, r6, lsl #4
  409936:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40993a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40993e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  409942:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  409946:	d1c0      	bne.n	4098ca <__aeabi_ddiv+0x82>
  409948:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40994c:	d10b      	bne.n	409966 <__aeabi_ddiv+0x11e>
  40994e:	ea41 0100 	orr.w	r1, r1, r0
  409952:	f04f 0000 	mov.w	r0, #0
  409956:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40995a:	e7b6      	b.n	4098ca <__aeabi_ddiv+0x82>
  40995c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  409960:	bf04      	itt	eq
  409962:	4301      	orreq	r1, r0
  409964:	2000      	moveq	r0, #0
  409966:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40996a:	bf88      	it	hi
  40996c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  409970:	f63f aeaf 	bhi.w	4096d2 <__aeabi_dmul+0xde>
  409974:	ebb5 0c03 	subs.w	ip, r5, r3
  409978:	bf04      	itt	eq
  40997a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40997e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  409982:	f150 0000 	adcs.w	r0, r0, #0
  409986:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40998a:	bd70      	pop	{r4, r5, r6, pc}
  40998c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  409990:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  409994:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  409998:	bfc2      	ittt	gt
  40999a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40999e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4099a2:	bd70      	popgt	{r4, r5, r6, pc}
  4099a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4099a8:	f04f 0e00 	mov.w	lr, #0
  4099ac:	3c01      	subs	r4, #1
  4099ae:	e690      	b.n	4096d2 <__aeabi_dmul+0xde>
  4099b0:	ea45 0e06 	orr.w	lr, r5, r6
  4099b4:	e68d      	b.n	4096d2 <__aeabi_dmul+0xde>
  4099b6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4099ba:	ea94 0f0c 	teq	r4, ip
  4099be:	bf08      	it	eq
  4099c0:	ea95 0f0c 	teqeq	r5, ip
  4099c4:	f43f af3b 	beq.w	40983e <__aeabi_dmul+0x24a>
  4099c8:	ea94 0f0c 	teq	r4, ip
  4099cc:	d10a      	bne.n	4099e4 <__aeabi_ddiv+0x19c>
  4099ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4099d2:	f47f af34 	bne.w	40983e <__aeabi_dmul+0x24a>
  4099d6:	ea95 0f0c 	teq	r5, ip
  4099da:	f47f af25 	bne.w	409828 <__aeabi_dmul+0x234>
  4099de:	4610      	mov	r0, r2
  4099e0:	4619      	mov	r1, r3
  4099e2:	e72c      	b.n	40983e <__aeabi_dmul+0x24a>
  4099e4:	ea95 0f0c 	teq	r5, ip
  4099e8:	d106      	bne.n	4099f8 <__aeabi_ddiv+0x1b0>
  4099ea:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4099ee:	f43f aefd 	beq.w	4097ec <__aeabi_dmul+0x1f8>
  4099f2:	4610      	mov	r0, r2
  4099f4:	4619      	mov	r1, r3
  4099f6:	e722      	b.n	40983e <__aeabi_dmul+0x24a>
  4099f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4099fc:	bf18      	it	ne
  4099fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  409a02:	f47f aec5 	bne.w	409790 <__aeabi_dmul+0x19c>
  409a06:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  409a0a:	f47f af0d 	bne.w	409828 <__aeabi_dmul+0x234>
  409a0e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  409a12:	f47f aeeb 	bne.w	4097ec <__aeabi_dmul+0x1f8>
  409a16:	e712      	b.n	40983e <__aeabi_dmul+0x24a>

00409a18 <__gedf2>:
  409a18:	f04f 3cff 	mov.w	ip, #4294967295
  409a1c:	e006      	b.n	409a2c <__cmpdf2+0x4>
  409a1e:	bf00      	nop

00409a20 <__ledf2>:
  409a20:	f04f 0c01 	mov.w	ip, #1
  409a24:	e002      	b.n	409a2c <__cmpdf2+0x4>
  409a26:	bf00      	nop

00409a28 <__cmpdf2>:
  409a28:	f04f 0c01 	mov.w	ip, #1
  409a2c:	f84d cd04 	str.w	ip, [sp, #-4]!
  409a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  409a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409a38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  409a3c:	bf18      	it	ne
  409a3e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  409a42:	d01b      	beq.n	409a7c <__cmpdf2+0x54>
  409a44:	b001      	add	sp, #4
  409a46:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  409a4a:	bf0c      	ite	eq
  409a4c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  409a50:	ea91 0f03 	teqne	r1, r3
  409a54:	bf02      	ittt	eq
  409a56:	ea90 0f02 	teqeq	r0, r2
  409a5a:	2000      	moveq	r0, #0
  409a5c:	4770      	bxeq	lr
  409a5e:	f110 0f00 	cmn.w	r0, #0
  409a62:	ea91 0f03 	teq	r1, r3
  409a66:	bf58      	it	pl
  409a68:	4299      	cmppl	r1, r3
  409a6a:	bf08      	it	eq
  409a6c:	4290      	cmpeq	r0, r2
  409a6e:	bf2c      	ite	cs
  409a70:	17d8      	asrcs	r0, r3, #31
  409a72:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  409a76:	f040 0001 	orr.w	r0, r0, #1
  409a7a:	4770      	bx	lr
  409a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  409a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409a84:	d102      	bne.n	409a8c <__cmpdf2+0x64>
  409a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  409a8a:	d107      	bne.n	409a9c <__cmpdf2+0x74>
  409a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  409a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409a94:	d1d6      	bne.n	409a44 <__cmpdf2+0x1c>
  409a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  409a9a:	d0d3      	beq.n	409a44 <__cmpdf2+0x1c>
  409a9c:	f85d 0b04 	ldr.w	r0, [sp], #4
  409aa0:	4770      	bx	lr
  409aa2:	bf00      	nop

00409aa4 <__aeabi_cdrcmple>:
  409aa4:	4684      	mov	ip, r0
  409aa6:	4610      	mov	r0, r2
  409aa8:	4662      	mov	r2, ip
  409aaa:	468c      	mov	ip, r1
  409aac:	4619      	mov	r1, r3
  409aae:	4663      	mov	r3, ip
  409ab0:	e000      	b.n	409ab4 <__aeabi_cdcmpeq>
  409ab2:	bf00      	nop

00409ab4 <__aeabi_cdcmpeq>:
  409ab4:	b501      	push	{r0, lr}
  409ab6:	f7ff ffb7 	bl	409a28 <__cmpdf2>
  409aba:	2800      	cmp	r0, #0
  409abc:	bf48      	it	mi
  409abe:	f110 0f00 	cmnmi.w	r0, #0
  409ac2:	bd01      	pop	{r0, pc}

00409ac4 <__aeabi_dcmpeq>:
  409ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
  409ac8:	f7ff fff4 	bl	409ab4 <__aeabi_cdcmpeq>
  409acc:	bf0c      	ite	eq
  409ace:	2001      	moveq	r0, #1
  409ad0:	2000      	movne	r0, #0
  409ad2:	f85d fb08 	ldr.w	pc, [sp], #8
  409ad6:	bf00      	nop

00409ad8 <__aeabi_dcmplt>:
  409ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
  409adc:	f7ff ffea 	bl	409ab4 <__aeabi_cdcmpeq>
  409ae0:	bf34      	ite	cc
  409ae2:	2001      	movcc	r0, #1
  409ae4:	2000      	movcs	r0, #0
  409ae6:	f85d fb08 	ldr.w	pc, [sp], #8
  409aea:	bf00      	nop

00409aec <__aeabi_dcmple>:
  409aec:	f84d ed08 	str.w	lr, [sp, #-8]!
  409af0:	f7ff ffe0 	bl	409ab4 <__aeabi_cdcmpeq>
  409af4:	bf94      	ite	ls
  409af6:	2001      	movls	r0, #1
  409af8:	2000      	movhi	r0, #0
  409afa:	f85d fb08 	ldr.w	pc, [sp], #8
  409afe:	bf00      	nop

00409b00 <__aeabi_dcmpge>:
  409b00:	f84d ed08 	str.w	lr, [sp, #-8]!
  409b04:	f7ff ffce 	bl	409aa4 <__aeabi_cdrcmple>
  409b08:	bf94      	ite	ls
  409b0a:	2001      	movls	r0, #1
  409b0c:	2000      	movhi	r0, #0
  409b0e:	f85d fb08 	ldr.w	pc, [sp], #8
  409b12:	bf00      	nop

00409b14 <__aeabi_dcmpgt>:
  409b14:	f84d ed08 	str.w	lr, [sp, #-8]!
  409b18:	f7ff ffc4 	bl	409aa4 <__aeabi_cdrcmple>
  409b1c:	bf34      	ite	cc
  409b1e:	2001      	movcc	r0, #1
  409b20:	2000      	movcs	r0, #0
  409b22:	f85d fb08 	ldr.w	pc, [sp], #8
  409b26:	bf00      	nop

00409b28 <__aeabi_dcmpun>:
  409b28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  409b2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409b30:	d102      	bne.n	409b38 <__aeabi_dcmpun+0x10>
  409b32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  409b36:	d10a      	bne.n	409b4e <__aeabi_dcmpun+0x26>
  409b38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  409b3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409b40:	d102      	bne.n	409b48 <__aeabi_dcmpun+0x20>
  409b42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  409b46:	d102      	bne.n	409b4e <__aeabi_dcmpun+0x26>
  409b48:	f04f 0000 	mov.w	r0, #0
  409b4c:	4770      	bx	lr
  409b4e:	f04f 0001 	mov.w	r0, #1
  409b52:	4770      	bx	lr

00409b54 <__aeabi_d2iz>:
  409b54:	ea4f 0241 	mov.w	r2, r1, lsl #1
  409b58:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  409b5c:	d215      	bcs.n	409b8a <__aeabi_d2iz+0x36>
  409b5e:	d511      	bpl.n	409b84 <__aeabi_d2iz+0x30>
  409b60:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  409b64:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  409b68:	d912      	bls.n	409b90 <__aeabi_d2iz+0x3c>
  409b6a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  409b6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  409b72:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  409b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  409b7a:	fa23 f002 	lsr.w	r0, r3, r2
  409b7e:	bf18      	it	ne
  409b80:	4240      	negne	r0, r0
  409b82:	4770      	bx	lr
  409b84:	f04f 0000 	mov.w	r0, #0
  409b88:	4770      	bx	lr
  409b8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  409b8e:	d105      	bne.n	409b9c <__aeabi_d2iz+0x48>
  409b90:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  409b94:	bf08      	it	eq
  409b96:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  409b9a:	4770      	bx	lr
  409b9c:	f04f 0000 	mov.w	r0, #0
  409ba0:	4770      	bx	lr
  409ba2:	bf00      	nop
  409ba4:	00000001 	.word	0x00000001
  409ba8:	00000002 	.word	0x00000002
  409bac:	00000004 	.word	0x00000004
  409bb0:	00000008 	.word	0x00000008
  409bb4:	00000010 	.word	0x00000010
  409bb8:	00000020 	.word	0x00000020
  409bbc:	00000040 	.word	0x00000040
  409bc0:	00000080 	.word	0x00000080
  409bc4:	00000100 	.word	0x00000100
  409bc8:	00000200 	.word	0x00000200
  409bcc:	00000400 	.word	0x00000400
  409bd0:	68430d0a 	.word	0x68430d0a
  409bd4:	65736f6f 	.word	0x65736f6f
  409bd8:	74706f20 	.word	0x74706f20
  409bdc:	3a6e6f69 	.word	0x3a6e6f69
  409be0:	2d2d0d0a 	.word	0x2d2d0d0a
  409be4:	203a4120 	.word	0x203a4120
  409be8:	206c6c41 	.word	0x206c6c41
  409bec:	7274614d 	.word	0x7274614d
  409bf0:	4d207869 	.word	0x4d207869
  409bf4:	2d65646f 	.word	0x2d65646f
  409bf8:	2d0d0a2d 	.word	0x2d0d0a2d
  409bfc:	3a56202d 	.word	0x3a56202d
  409c00:	61684320 	.word	0x61684320
  409c04:	2065676e 	.word	0x2065676e
  409c08:	206c6c41 	.word	0x206c6c41
  409c0c:	65646f4d 	.word	0x65646f4d
  409c10:	0d0a2d2d 	.word	0x0d0a2d2d
  409c14:	55202d2d 	.word	0x55202d2d
  409c18:	754a203a 	.word	0x754a203a
  409c1c:	43207473 	.word	0x43207473
  409c20:	6d756c6f 	.word	0x6d756c6f
  409c24:	4d20736e 	.word	0x4d20736e
  409c28:	2d65646f 	.word	0x2d65646f
  409c2c:	2d0d0a2d 	.word	0x2d0d0a2d
  409c30:	3a53202d 	.word	0x3a53202d
  409c34:	6e695320 	.word	0x6e695320
  409c38:	20656c67 	.word	0x20656c67
  409c3c:	65786950 	.word	0x65786950
  409c40:	6f4d206c 	.word	0x6f4d206c
  409c44:	2d2d6564 	.word	0x2d2d6564
  409c48:	2d2d0d0a 	.word	0x2d2d0d0a
  409c4c:	203a4320 	.word	0x203a4320
  409c50:	676e6953 	.word	0x676e6953
  409c54:	7220656c 	.word	0x7220656c
  409c58:	72656665 	.word	0x72656665
  409c5c:	65636e65 	.word	0x65636e65
  409c60:	70616320 	.word	0x70616320
  409c64:	646f4d20 	.word	0x646f4d20
  409c68:	0a2d2d65 	.word	0x0a2d2d65
  409c6c:	202d2d0d 	.word	0x202d2d0d
  409c70:	43203a52 	.word	0x43203a52
  409c74:	676e6168 	.word	0x676e6168
  409c78:	45522065 	.word	0x45522065
  409c7c:	20544553 	.word	0x20544553
  409c80:	65646f4d 	.word	0x65646f4d
  409c84:	0d0a2d2d 	.word	0x0d0a2d2d
  409c88:	4c202d2d 	.word	0x4c202d2d
  409c8c:	6c43203a 	.word	0x6c43203a
  409c90:	2065736f 	.word	0x2065736f
  409c94:	74697753 	.word	0x74697753
  409c98:	4d206863 	.word	0x4d206863
  409c9c:	2d65646f 	.word	0x2d65646f
  409ca0:	2d0d0a2d 	.word	0x2d0d0a2d
  409ca4:	3a50202d 	.word	0x3a50202d
  409ca8:	65704f20 	.word	0x65704f20
  409cac:	7753206e 	.word	0x7753206e
  409cb0:	68637469 	.word	0x68637469
  409cb4:	646f4d20 	.word	0x646f4d20
  409cb8:	0a2d2d65 	.word	0x0a2d2d65
  409cbc:	202d2d0d 	.word	0x202d2d0d
  409cc0:	43203a46 	.word	0x43203a46
  409cc4:	676e6168 	.word	0x676e6168
  409cc8:	57502065 	.word	0x57502065
  409ccc:	7266204d 	.word	0x7266204d
  409cd0:	65757165 	.word	0x65757165
  409cd4:	2d79636e 	.word	0x2d79636e
  409cd8:	2d0d0a2d 	.word	0x2d0d0a2d
  409cdc:	3a58202d 	.word	0x3a58202d
  409ce0:	6c655220 	.word	0x6c655220
  409ce4:	65736165 	.word	0x65736165
  409ce8:	69775320 	.word	0x69775320
  409cec:	20686374 	.word	0x20686374
  409cf0:	746e6f43 	.word	0x746e6f43
  409cf4:	2d6c6f72 	.word	0x2d6c6f72
  409cf8:	2d0d0a2d 	.word	0x2d0d0a2d
  409cfc:	3a44202d 	.word	0x3a44202d
  409d00:	63694d20 	.word	0x63694d20
  409d04:	44206f72 	.word	0x44206f72
  409d08:	69617465 	.word	0x69617465
  409d0c:	2d2d736c 	.word	0x2d2d736c
  409d10:	00000d0a 	.word	0x00000d0a
  409d14:	6f6f6843 	.word	0x6f6f6843
  409d18:	72206573 	.word	0x72206573
  409d1c:	63206665 	.word	0x63206665
  409d20:	0a3a7061 	.word	0x0a3a7061
  409d24:	312d2d0d 	.word	0x312d2d0d
  409d28:	6665723a 	.word	0x6665723a
  409d2c:	6e352031 	.word	0x6e352031
  409d30:	2d0d0a46 	.word	0x2d0d0a46
  409d34:	723a322d 	.word	0x723a322d
  409d38:	20326665 	.word	0x20326665
  409d3c:	466e3031 	.word	0x466e3031
  409d40:	2d2d0d0a 	.word	0x2d2d0d0a
  409d44:	65723a33 	.word	0x65723a33
  409d48:	31203366 	.word	0x31203366
  409d4c:	0a466e35 	.word	0x0a466e35
  409d50:	0000000d 	.word	0x0000000d
  409d54:	20656e6f 	.word	0x20656e6f
  409d58:	65786970 	.word	0x65786970
  409d5c:	72202d6c 	.word	0x72202d6c
  409d60:	6425203a 	.word	0x6425203a
  409d64:	203a6320 	.word	0x203a6320
  409d68:	0a0d6425 	.word	0x0a0d6425
  409d6c:	00000000 	.word	0x00000000
  409d70:	68430a0d 	.word	0x68430a0d
  409d74:	65736f6f 	.word	0x65736f6f
  409d78:	62204320 	.word	0x62204320
  409d7c:	65777465 	.word	0x65777465
  409d80:	30206e65 	.word	0x30206e65
  409d84:	30332d31 	.word	0x30332d31
  409d88:	00000a0d 	.word	0x00000a0d
  409d8c:	704f0a0d 	.word	0x704f0a0d
  409d90:	70206e65 	.word	0x70206e65
  409d94:	6c657869 	.word	0x6c657869
  409d98:	2552203a 	.word	0x2552203a
  409d9c:	25432064 	.word	0x25432064
  409da0:	000a0d64 	.word	0x000a0d64
  409da4:	75746572 	.word	0x75746572
  409da8:	74206e72 	.word	0x74206e72
  409dac:	656d206f 	.word	0x656d206f
  409db0:	72757361 	.word	0x72757361
  409db4:	0d676e69 	.word	0x0d676e69
  409db8:	0000000a 	.word	0x0000000a
  409dbc:	6f6f6843 	.word	0x6f6f6843
  409dc0:	43206573 	.word	0x43206573
  409dc4:	6c6f632d 	.word	0x6c6f632d
  409dc8:	2d52202c 	.word	0x2d52202c
  409dcc:	2c776f72 	.word	0x2c776f72
  409dd0:	722d5320 	.word	0x722d5320
  409dd4:	74657365 	.word	0x74657365
  409dd8:	000a0d3a 	.word	0x000a0d3a
  409ddc:	68430a0d 	.word	0x68430a0d
  409de0:	65736f6f 	.word	0x65736f6f
  409de4:	6d756e20 	.word	0x6d756e20
  409de8:	20726562 	.word	0x20726562
  409dec:	77746562 	.word	0x77746562
  409df0:	206e6565 	.word	0x206e6565
  409df4:	332d3130 	.word	0x332d3130
  409df8:	000a0d33 	.word	0x000a0d33
  409dfc:	68430a0d 	.word	0x68430a0d
  409e00:	65736f6f 	.word	0x65736f6f
  409e04:	6d756e20 	.word	0x6d756e20
  409e08:	20726562 	.word	0x20726562
  409e0c:	77746562 	.word	0x77746562
  409e10:	206e6565 	.word	0x206e6565
  409e14:	362d3130 	.word	0x362d3130
  409e18:	000a0d30 	.word	0x000a0d30
  409e1c:	65736552 	.word	0x65736552
  409e20:	4e4f2074 	.word	0x4e4f2074
  409e24:	00000a0d 	.word	0x00000a0d
  409e28:	65736552 	.word	0x65736552
  409e2c:	464f2074 	.word	0x464f2074
  409e30:	000a0d46 	.word	0x000a0d46
  409e34:	65707954 	.word	0x65707954
  409e38:	74205820 	.word	0x74205820
  409e3c:	7865206f 	.word	0x7865206f
  409e40:	202c7469 	.word	0x202c7469
  409e44:	6f74204c 	.word	0x6f74204c
  409e48:	6f6c6320 	.word	0x6f6c6320
  409e4c:	6f206573 	.word	0x6f206573
  409e50:	20502072 	.word	0x20502072
  409e54:	6f206f74 	.word	0x6f206f74
  409e58:	0d6e6570 	.word	0x0d6e6570
  409e5c:	0000000a 	.word	0x0000000a
  409e60:	77530a0d 	.word	0x77530a0d
  409e64:	68637469 	.word	0x68637469
  409e68:	64255220 	.word	0x64255220
  409e6c:	0d4e4f20 	.word	0x0d4e4f20
  409e70:	0000000a 	.word	0x0000000a
  409e74:	704f0a0d 	.word	0x704f0a0d
  409e78:	61206e65 	.word	0x61206e65
  409e7c:	52206c6c 	.word	0x52206c6c
  409e80:	0073776f 	.word	0x0073776f
  409e84:	77530a0d 	.word	0x77530a0d
  409e88:	68637469 	.word	0x68637469
  409e8c:	64255220 	.word	0x64255220
  409e90:	46464f20 	.word	0x46464f20
  409e94:	00000a0d 	.word	0x00000a0d
  409e98:	6c430a0d 	.word	0x6c430a0d
  409e9c:	2065736f 	.word	0x2065736f
  409ea0:	206c6c61 	.word	0x206c6c61
  409ea4:	73776f52 	.word	0x73776f52
  409ea8:	00000000 	.word	0x00000000
  409eac:	77530a0d 	.word	0x77530a0d
  409eb0:	68637469 	.word	0x68637469
  409eb4:	64254320 	.word	0x64254320
  409eb8:	0d4e4f20 	.word	0x0d4e4f20
  409ebc:	0000000a 	.word	0x0000000a
  409ec0:	704f0a0d 	.word	0x704f0a0d
  409ec4:	61206e65 	.word	0x61206e65
  409ec8:	43206c6c 	.word	0x43206c6c
  409ecc:	6d756c6f 	.word	0x6d756c6f
  409ed0:	0000736e 	.word	0x0000736e
  409ed4:	77530a0d 	.word	0x77530a0d
  409ed8:	68637469 	.word	0x68637469
  409edc:	64254320 	.word	0x64254320
  409ee0:	46464f20 	.word	0x46464f20
  409ee4:	00000a0d 	.word	0x00000a0d
  409ee8:	6c430a0d 	.word	0x6c430a0d
  409eec:	2065736f 	.word	0x2065736f
  409ef0:	206c6c61 	.word	0x206c6c61
  409ef4:	756c6f43 	.word	0x756c6f43
  409ef8:	00736e6d 	.word	0x00736e6d
  409efc:	206c6c41 	.word	0x206c6c41
  409f00:	0d74616d 	.word	0x0d74616d
  409f04:	0000000a 	.word	0x0000000a
  409f08:	7473754a 	.word	0x7473754a
  409f0c:	6c6f6320 	.word	0x6c6f6320
  409f10:	736e6d75 	.word	0x736e6d75
  409f14:	00000a0d 	.word	0x00000a0d
  409f18:	74696157 	.word	0x74696157
  409f1c:	20676e69 	.word	0x20676e69
  409f20:	20726f66 	.word	0x20726f66
  409f24:	20656874 	.word	0x20656874
  409f28:	73616c66 	.word	0x73616c66
  409f2c:	69662068 	.word	0x69662068
  409f30:	0a0d656c 	.word	0x0a0d656c
  409f34:	00000000 	.word	0x00000000
  409f38:	676e6953 	.word	0x676e6953
  409f3c:	7220656c 	.word	0x7220656c
  409f40:	72656665 	.word	0x72656665
  409f44:	65636e65 	.word	0x65636e65
  409f48:	70616320 	.word	0x70616320
  409f4c:	00000a0d 	.word	0x00000a0d
  409f50:	676e6953 	.word	0x676e6953
  409f54:	7020656c 	.word	0x7020656c
  409f58:	6c657869 	.word	0x6c657869
  409f5c:	70616320 	.word	0x70616320
  409f60:	00000a0d 	.word	0x00000a0d
  409f64:	6f6f6843 	.word	0x6f6f6843
  409f68:	52206573 	.word	0x52206573
  409f6c:	74656220 	.word	0x74656220
  409f70:	6e656577 	.word	0x6e656577
  409f74:	2d313020 	.word	0x2d313020
  409f78:	0a0d3036 	.word	0x0a0d3036
  409f7c:	00000000 	.word	0x00000000
  409f80:	6f6f6843 	.word	0x6f6f6843
  409f84:	43206573 	.word	0x43206573
  409f88:	6c6f632d 	.word	0x6c6f632d
  409f8c:	2d52202c 	.word	0x2d52202c
  409f90:	2c776f72 	.word	0x2c776f72
  409f94:	722d5320 	.word	0x722d5320
  409f98:	74657365 	.word	0x74657365
  409f9c:	206f7420 	.word	0x206f7420
  409fa0:	736f6c63 	.word	0x736f6c63
  409fa4:	0a0d3a65 	.word	0x0a0d3a65
  409fa8:	00000000 	.word	0x00000000
  409fac:	6f6f6843 	.word	0x6f6f6843
  409fb0:	46206573 	.word	0x46206573
  409fb4:	75716572 	.word	0x75716572
  409fb8:	79636e65 	.word	0x79636e65
  409fbc:	74656220 	.word	0x74656220
  409fc0:	6e656577 	.word	0x6e656577
  409fc4:	2d203520 	.word	0x2d203520
  409fc8:	30303420 	.word	0x30303420
  409fcc:	3a303030 	.word	0x3a303030
  409fd0:	00000a0d 	.word	0x00000a0d
  409fd4:	6f6f6843 	.word	0x6f6f6843
  409fd8:	43206573 	.word	0x43206573
  409fdc:	6c6f632d 	.word	0x6c6f632d
  409fe0:	2d52202c 	.word	0x2d52202c
  409fe4:	2c776f72 	.word	0x2c776f72
  409fe8:	722d5320 	.word	0x722d5320
  409fec:	74657365 	.word	0x74657365
  409ff0:	206f7420 	.word	0x206f7420
  409ff4:	6e65706f 	.word	0x6e65706f
  409ff8:	000a0d3a 	.word	0x000a0d3a
  409ffc:	43202d2d 	.word	0x43202d2d
  40a000:	69706d6f 	.word	0x69706d6f
  40a004:	3a64656c 	.word	0x3a64656c
  40a008:	70655320 	.word	0x70655320
  40a00c:	20393220 	.word	0x20393220
  40a010:	34323032 	.word	0x34323032
  40a014:	3a373120 	.word	0x3a373120
  40a018:	343a3832 	.word	0x343a3832
  40a01c:	2d2d2036 	.word	0x2d2d2036
  40a020:	00000a0d 	.word	0x00000a0d
  40a024:	56202d2d 	.word	0x56202d2d
  40a028:	69737265 	.word	0x69737265
  40a02c:	203a6e6f 	.word	0x203a6e6f
  40a030:	6e282037 	.word	0x6e282037
  40a034:	6f207765 	.word	0x6f207765
  40a038:	72656472 	.word	0x72656472
  40a03c:	74697720 	.word	0x74697720
  40a040:	74756f68 	.word	0x74756f68
  40a044:	656c7320 	.word	0x656c7320
  40a048:	20297065 	.word	0x20297065
  40a04c:	0a0d2d2d 	.word	0x0a0d2d2d
  40a050:	00000000 	.word	0x00000000
  40a054:	63657053 	.word	0x63657053
  40a058:	63696669 	.word	0x63696669
  40a05c:	70616320 	.word	0x70616320
  40a060:	646f6d20 	.word	0x646f6d20
  40a064:	000a0d65 	.word	0x000a0d65
  40a068:	206c6c41 	.word	0x206c6c41
  40a06c:	7274614d 	.word	0x7274614d
  40a070:	63207869 	.word	0x63207869
  40a074:	6d207061 	.word	0x6d207061
  40a078:	0d65646f 	.word	0x0d65646f
  40a07c:	0000000a 	.word	0x0000000a
  40a080:	20746f4e 	.word	0x20746f4e
  40a084:	65736572 	.word	0x65736572
  40a088:	68742074 	.word	0x68742074
  40a08c:	61632065 	.word	0x61632065
  40a090:	000a0d70 	.word	0x000a0d70
  40a094:	41202d2d 	.word	0x41202d2d
  40a098:	2b204344 	.word	0x2b204344
  40a09c:	4d575020 	.word	0x4d575020
  40a0a0:	53202b20 	.word	0x53202b20
  40a0a4:	2b204950 	.word	0x2b204950
  40a0a8:	43324920 	.word	0x43324920
  40a0ac:	49202b20 	.word	0x49202b20
  40a0b0:	7265746e 	.word	0x7265746e
  40a0b4:	74707572 	.word	0x74707572
  40a0b8:	61784520 	.word	0x61784520
  40a0bc:	656c706d 	.word	0x656c706d
  40a0c0:	0d2d2d20 	.word	0x0d2d2d20
  40a0c4:	202d2d0a 	.word	0x202d2d0a
  40a0c8:	344d4153 	.word	0x344d4153
  40a0cc:	4b452d45 	.word	0x4b452d45
  40a0d0:	0d2d2d20 	.word	0x0d2d2d20
  40a0d4:	202d2d0a 	.word	0x202d2d0a
  40a0d8:	706d6f43 	.word	0x706d6f43
  40a0dc:	64656c69 	.word	0x64656c69
  40a0e0:	6553203a 	.word	0x6553203a
  40a0e4:	39322070 	.word	0x39322070
  40a0e8:	32303220 	.word	0x32303220
  40a0ec:	37312034 	.word	0x37312034
  40a0f0:	3a38323a 	.word	0x3a38323a
  40a0f4:	2d203634 	.word	0x2d203634
  40a0f8:	00000d2d 	.word	0x00000d2d
  40a0fc:	2074756f 	.word	0x2074756f
  40a100:	676e6172 	.word	0x676e6172
  40a104:	000a0d65 	.word	0x000a0d65
  40a108:	25666552 	.word	0x25666552
  40a10c:	61632064 	.word	0x61632064
  40a110:	64252070 	.word	0x64252070
  40a114:	203a4670 	.word	0x203a4670
  40a118:	72657661 	.word	0x72657661
  40a11c:	3a656761 	.word	0x3a656761
  40a120:	2c642520 	.word	0x2c642520
  40a124:	66696420 	.word	0x66696420
  40a128:	25203a66 	.word	0x25203a66
  40a12c:	000a0d64 	.word	0x000a0d64
  40a130:	2c642572 	.word	0x2c642572
  40a134:	00000000 	.word	0x00000000
  40a138:	002c6425 	.word	0x002c6425
  40a13c:	20642552 	.word	0x20642552
  40a140:	20642543 	.word	0x20642543
  40a144:	72657661 	.word	0x72657661
  40a148:	3a656761 	.word	0x3a656761
  40a14c:	2c642520 	.word	0x2c642520
  40a150:	66696420 	.word	0x66696420
  40a154:	25203a66 	.word	0x25203a66
  40a158:	000a0d64 	.word	0x000a0d64
  40a15c:	20666572 	.word	0x20666572
  40a160:	63206425 	.word	0x63206425
  40a164:	25207061 	.word	0x25207061
  40a168:	3a467064 	.word	0x3a467064
  40a16c:	65766120 	.word	0x65766120
  40a170:	65676172 	.word	0x65676172
  40a174:	6425203a 	.word	0x6425203a
  40a178:	6964202c 	.word	0x6964202c
  40a17c:	203a6666 	.word	0x203a6666
  40a180:	0a0d6425 	.word	0x0a0d6425
  40a184:	00000000 	.word	0x00000000
  40a188:	73656d22 	.word	0x73656d22
  40a18c:	65676173 	.word	0x65676173
  40a190:	65707954 	.word	0x65707954
  40a194:	44223a22 	.word	0x44223a22
  40a198:	22415441 	.word	0x22415441
  40a19c:	0000002c 	.word	0x0000002c
  40a1a0:	73656d22 	.word	0x73656d22
  40a1a4:	65676173 	.word	0x65676173
  40a1a8:	61746144 	.word	0x61746144
  40a1ac:	007b3a22 	.word	0x007b3a22
  40a1b0:	56574622 	.word	0x56574622
  40a1b4:	69737265 	.word	0x69737265
  40a1b8:	3a226e6f 	.word	0x3a226e6f
  40a1bc:	302e3722 	.word	0x302e3722
  40a1c0:	2c22302e 	.word	0x2c22302e
  40a1c4:	00000000 	.word	0x00000000
  40a1c8:	74616d22 	.word	0x74616d22
  40a1cc:	3a226449 	.word	0x3a226449
  40a1d0:	54414d22 	.word	0x54414d22
  40a1d4:	31584952 	.word	0x31584952
  40a1d8:	35343332 	.word	0x35343332
  40a1dc:	00002c22 	.word	0x00002c22
  40a1e0:	6d756e22 	.word	0x6d756e22
  40a1e4:	73776f52 	.word	0x73776f52
  40a1e8:	64253a22 	.word	0x64253a22
  40a1ec:	0000002c 	.word	0x0000002c
  40a1f0:	6d756e22 	.word	0x6d756e22
  40a1f4:	736c6f43 	.word	0x736c6f43
  40a1f8:	64253a22 	.word	0x64253a22
  40a1fc:	0000002c 	.word	0x0000002c
  40a200:	20706553 	.word	0x20706553
  40a204:	32203932 	.word	0x32203932
  40a208:	00343230 	.word	0x00343230
  40a20c:	74636122 	.word	0x74636122
  40a210:	74617669 	.word	0x74617669
  40a214:	446e6f69 	.word	0x446e6f69
  40a218:	22657461 	.word	0x22657461
  40a21c:	7325223a 	.word	0x7325223a
  40a220:	00002c22 	.word	0x00002c22
  40a224:	726f7722 	.word	0x726f7722
  40a228:	676e696b 	.word	0x676e696b
  40a22c:	72756f48 	.word	0x72756f48
  40a230:	253a2273 	.word	0x253a2273
  40a234:	00002c64 	.word	0x00002c64
  40a238:	74616422 	.word	0x74616422
  40a23c:	5b3a2261 	.word	0x5b3a2261
  40a240:	00000000 	.word	0x00000000
  40a244:	0000005b 	.word	0x0000005b
  40a248:	00006425 	.word	0x00006425
  40a24c:	00002c5d 	.word	0x00002c5d
  40a250:	0000005d 	.word	0x0000005d
  40a254:	0000007d 	.word	0x0000007d
  40a258:	202d462d 	.word	0x202d462d
  40a25c:	74696e49 	.word	0x74696e49
  40a260:	696c6169 	.word	0x696c6169
  40a264:	6974617a 	.word	0x6974617a
  40a268:	65206e6f 	.word	0x65206e6f
  40a26c:	726f7272 	.word	0x726f7272
  40a270:	756c2520 	.word	0x756c2520
  40a274:	00000d0a 	.word	0x00000d0a
  40a278:	202d492d 	.word	0x202d492d
  40a27c:	6f6c6e55 	.word	0x6f6c6e55
  40a280:	6e696b63 	.word	0x6e696b63
  40a284:	65742067 	.word	0x65742067
  40a288:	70207473 	.word	0x70207473
  40a28c:	3a656761 	.word	0x3a656761
  40a290:	25783020 	.word	0x25783020
  40a294:	0d783830 	.word	0x0d783830
  40a298:	0000000a 	.word	0x0000000a
  40a29c:	202d462d 	.word	0x202d462d
  40a2a0:	6f6c6e55 	.word	0x6f6c6e55
  40a2a4:	65206b63 	.word	0x65206b63
  40a2a8:	726f7272 	.word	0x726f7272
  40a2ac:	756c2520 	.word	0x756c2520
  40a2b0:	00000d0a 	.word	0x00000d0a
  40a2b4:	202d492d 	.word	0x202d492d
  40a2b8:	74697257 	.word	0x74697257
  40a2bc:	20676e69 	.word	0x20676e69
  40a2c0:	74736574 	.word	0x74736574
  40a2c4:	67617020 	.word	0x67617020
  40a2c8:	69772065 	.word	0x69772065
  40a2cc:	77206874 	.word	0x77206874
  40a2d0:	696b6c61 	.word	0x696b6c61
  40a2d4:	6220676e 	.word	0x6220676e
  40a2d8:	70207469 	.word	0x70207469
  40a2dc:	65747461 	.word	0x65747461
  40a2e0:	0d0a6e72 	.word	0x0d0a6e72
  40a2e4:	00000000 	.word	0x00000000
  40a2e8:	202d462d 	.word	0x202d462d
  40a2ec:	73616c46 	.word	0x73616c46
  40a2f0:	72702068 	.word	0x72702068
  40a2f4:	6172676f 	.word	0x6172676f
  40a2f8:	6e696d6d 	.word	0x6e696d6d
  40a2fc:	72652067 	.word	0x72652067
  40a300:	20726f72 	.word	0x20726f72
  40a304:	0a756c25 	.word	0x0a756c25
  40a308:	0000000d 	.word	0x0000000d
  40a30c:	202d492d 	.word	0x202d492d
  40a310:	63656843 	.word	0x63656843
  40a314:	676e696b 	.word	0x676e696b
  40a318:	67617020 	.word	0x67617020
  40a31c:	6f632065 	.word	0x6f632065
  40a320:	6e65746e 	.word	0x6e65746e
  40a324:	00207374 	.word	0x00207374
  40a328:	0000002e 	.word	0x0000002e
  40a32c:	462d0d0a 	.word	0x462d0d0a
  40a330:	6164202d 	.word	0x6164202d
  40a334:	65206174 	.word	0x65206174
  40a338:	726f7272 	.word	0x726f7272
  40a33c:	00000d0a 	.word	0x00000d0a
  40a340:	0d0a4b4f 	.word	0x0d0a4b4f
  40a344:	00000000 	.word	0x00000000
  40a348:	202d492d 	.word	0x202d492d
  40a34c:	206c6c41 	.word	0x206c6c41
  40a350:	74736574 	.word	0x74736574
  40a354:	6f642073 	.word	0x6f642073
  40a358:	0d0a656e 	.word	0x0d0a656e
  40a35c:	00000000 	.word	0x00000000

0040a360 <_global_impure_ptr>:
  40a360:	20000250 00464e49 00666e69 004e414e     P.. INF.inf.NAN.
  40a370:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  40a380:	46454443 00000000 33323130 37363534     CDEF....01234567
  40a390:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  40a3a0:	0000296c 00000030                       l)..0...

0040a3a8 <blanks.7223>:
  40a3a8:	20202020 20202020 20202020 20202020                     

0040a3b8 <zeroes.7224>:
  40a3b8:	30303030 30303030 30303030 30303030     0000000000000000
  40a3c8:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

0040a3d8 <__mprec_bigtens>:
  40a3d8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40a3e8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40a3f8:	7f73bf3c 75154fdd                       <.s..O.u

0040a400 <__mprec_tens>:
  40a400:	00000000 3ff00000 00000000 40240000     .......?......$@
  40a410:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40a420:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40a430:	00000000 412e8480 00000000 416312d0     .......A......cA
  40a440:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40a450:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40a460:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40a470:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40a480:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40a490:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40a4a0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40a4b0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40a4c0:	79d99db4 44ea7843                       ...yCx.D

0040a4c8 <p05.6055>:
  40a4c8:	00000005 00000019 0000007d 00000043     ........}...C...
  40a4d8:	49534f50 00000058                       POSIX...

0040a4e0 <_ctype_>:
  40a4e0:	20202000 20202020 28282020 20282828     .         ((((( 
  40a4f0:	20202020 20202020 20202020 20202020                     
  40a500:	10108820 10101010 10101010 10101010      ...............
  40a510:	04040410 04040404 10040404 10101010     ................
  40a520:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40a530:	01010101 01010101 01010101 10101010     ................
  40a540:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40a550:	02020202 02020202 02020202 10101010     ................
  40a560:	00000020 00000000 00000000 00000000      ...............
	...

0040a5e4 <_init>:
  40a5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40a5e6:	bf00      	nop
  40a5e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40a5ea:	bc08      	pop	{r3}
  40a5ec:	469e      	mov	lr, r3
  40a5ee:	4770      	bx	lr

0040a5f0 <__init_array_start>:
  40a5f0:	00406c61 	.word	0x00406c61

0040a5f4 <__frame_dummy_init_array_entry>:
  40a5f4:	0040011d                                ..@.

0040a5f8 <_fini>:
  40a5f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40a5fa:	bf00      	nop
  40a5fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40a5fe:	bc08      	pop	{r3}
  40a600:	469e      	mov	lr, r3
  40a602:	4770      	bx	lr

0040a604 <__fini_array_start>:
  40a604:	004000f9 	.word	0x004000f9

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <efc_perform_read_sequence>:
2000000c:	b430      	push	{r4, r5}
2000000e:	b082      	sub	sp, #8
20000010:	9d04      	ldr	r5, [sp, #16]
20000012:	b35b      	cbz	r3, 2000006c <efc_perform_read_sequence+0x60>
20000014:	461c      	mov	r4, r3
20000016:	6803      	ldr	r3, [r0, #0]
20000018:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
2000001c:	6003      	str	r3, [r0, #0]
2000001e:	b2c9      	uxtb	r1, r1
20000020:	f041 41b4 	orr.w	r1, r1, #1509949440	; 0x5a000000
20000024:	6041      	str	r1, [r0, #4]
20000026:	6883      	ldr	r3, [r0, #8]
20000028:	9301      	str	r3, [sp, #4]
2000002a:	9b01      	ldr	r3, [sp, #4]
2000002c:	f013 0f01 	tst.w	r3, #1
20000030:	d1f9      	bne.n	20000026 <efc_perform_read_sequence+0x1a>
20000032:	b14d      	cbz	r5, 20000048 <efc_perform_read_sequence+0x3c>
20000034:	4621      	mov	r1, r4
20000036:	eb04 0385 	add.w	r3, r4, r5, lsl #2
2000003a:	4c0d      	ldr	r4, [pc, #52]	; (20000070 <efc_perform_read_sequence+0x64>)
2000003c:	f854 5f04 	ldr.w	r5, [r4, #4]!
20000040:	f841 5b04 	str.w	r5, [r1], #4
20000044:	4299      	cmp	r1, r3
20000046:	d1f9      	bne.n	2000003c <efc_perform_read_sequence+0x30>
20000048:	b2d2      	uxtb	r2, r2
2000004a:	f042 42b4 	orr.w	r2, r2, #1509949440	; 0x5a000000
2000004e:	6042      	str	r2, [r0, #4]
20000050:	6883      	ldr	r3, [r0, #8]
20000052:	9301      	str	r3, [sp, #4]
20000054:	9b01      	ldr	r3, [sp, #4]
20000056:	f013 0f01 	tst.w	r3, #1
2000005a:	d0f9      	beq.n	20000050 <efc_perform_read_sequence+0x44>
2000005c:	6803      	ldr	r3, [r0, #0]
2000005e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
20000062:	6003      	str	r3, [r0, #0]
20000064:	2000      	movs	r0, #0
20000066:	b002      	add	sp, #8
20000068:	bc30      	pop	{r4, r5}
2000006a:	4770      	bx	lr
2000006c:	2002      	movs	r0, #2
2000006e:	e7fa      	b.n	20000066 <efc_perform_read_sequence+0x5a>
20000070:	003ffffc 	.word	0x003ffffc

20000074 <efc_write_fmr>:
20000074:	6001      	str	r1, [r0, #0]
20000076:	4770      	bx	lr

20000078 <efc_perform_fcr>:
20000078:	b082      	sub	sp, #8
2000007a:	6041      	str	r1, [r0, #4]
2000007c:	6883      	ldr	r3, [r0, #8]
2000007e:	9301      	str	r3, [sp, #4]
20000080:	9b01      	ldr	r3, [sp, #4]
20000082:	f013 0f01 	tst.w	r3, #1
20000086:	d0f9      	beq.n	2000007c <efc_perform_fcr+0x4>
20000088:	9801      	ldr	r0, [sp, #4]
2000008a:	f000 000e 	and.w	r0, r0, #14
2000008e:	b002      	add	sp, #8
20000090:	4770      	bx	lr
20000092:	bf00      	nop

20000094 <udi_api_cdc_comm>:
20000094:	021d 0040 0269 0040 029d 0040 0299 0040     ..@.i.@...@...@.
200000a4:	0000 0000                                   ....

200000a8 <udi_api_cdc_data>:
200000a8:	05d5 0040 0279 0040 0295 0040 0299 0040     ..@.y.@...@...@.
200000b8:	04a5 0040                                   ..@.

200000bc <udc_config>:
200000bc:	0114 2000 00c8 2000 0000 0000               ... ... ....

200000c8 <udc_config_fs>:
200000c8:	00d0 2000 0128 2000                         ... (.. 

200000d0 <udc_desc_fs>:
200000d0:	0209 0043 0102 c000 0932 0004 0100 0202     ..C.....2.......
200000e0:	0001 2405 1000 0401 0224 0502 0624 0100     ...$....$...$...
200000f0:	2405 0301 0701 8305 4003 1000 0409 0001     .$.......@......
20000100:	0a02 0000 0700 8105 4002 0000 0507 0202     .........@......
20000110:	0040 0000                                   @...

20000114 <udc_device_desc>:
20000114:	0112 0200 0002 4000 03eb 2404 0100 0000     .......@...$....
20000124:	0100 0000                                   ....

20000128 <udi_apis>:
20000128:	0094 2000 00a8 2000                         ... ... 

20000130 <udc_string_desc_languageid>:
20000130:	0304 0409                                   ....

20000134 <g_interrupt_enabled>:
20000134:	0001 0000                                   ....

20000138 <SystemCoreClock>:
20000138:	0900 003d                                   ..=.

2000013c <all_matrix>:
2000013c:	0001 0000                                   ....

20000140 <del>:
20000140:	0004 0000                                   ....

20000144 <measure>:
20000144:	0001 0000                                   ....

20000148 <new_freq>:
20000148:	0001 0000 0000                              ......

2000014e <open_s>:
2000014e:	0001                                        ..

20000150 <powerOf10>:
20000150:	0001 0000                                   ....

20000154 <reset_pixel>:
20000154:	0001 0000                                   ....

20000158 <rowValues>:
20000158:	0066 0000 000f 0000 0063 0000 006a 0000     f.......c...j...
20000168:	002d 0000 007e 0000 0064 0000 0001 0000     -...~...d.......
20000178:	001d 0000 0011 0000 0067 0000 006b 0000     ........g...k...
20000188:	0062 0000 0020 0000 0006 0000 0002 0000     b... ...........
20000198:	001f 0000 0077 0000 0068 0000 0074 0000     ....w...h...t...
200001a8:	0069 0000 0013 0000 0060 0000 007a 0000     i.......`...z...
200001b8:	007d 0000 0008 0000 007f 0000 000a 0000     }...............
200001c8:	0076 0000 0078 0000 002e 0000 006c 0000     v...x.......l...
200001d8:	006f 0000 0012 0000 0061 0000 006d 0000     o.......a...m...
200001e8:	001b 0000 0014 0000 0065 0000 007c 0000     ........e...|...
200001f8:	0019 0000 0007 0000 0023 0000 001c 0000     ........#.......
20000208:	001e 0000 0071 0000 0016 0000 0018 0000     ....q...........
20000218:	0073 0000 0021 0000 0010 0000 006e 0000     s...!.......n...
20000228:	0072 0000 0005 0000 0079 0000 0070 0000     r.......y...p...
20000238:	001a 0000 0015 0000 0017 0000 0009 0000     ................

20000248 <switch_row>:
20000248:	0001 0000                                   ....

2000024c <_impure_ptr>:
2000024c:	0250 2000                                   P.. 

20000250 <impure_data>:
20000250:	0000 0000 053c 2000 05a4 2000 060c 2000     ....<.. ... ... 
	...
200002f8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20000308:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000678 <__atexit_recursive_mutex>:
20000678:	6e2c 2000                                   ,n. 

2000067c <__malloc_av_>:
	...
20000684:	067c 2000 067c 2000 0684 2000 0684 2000     |.. |.. ... ... 
20000694:	068c 2000 068c 2000 0694 2000 0694 2000     ... ... ... ... 
200006a4:	069c 2000 069c 2000 06a4 2000 06a4 2000     ... ... ... ... 
200006b4:	06ac 2000 06ac 2000 06b4 2000 06b4 2000     ... ... ... ... 
200006c4:	06bc 2000 06bc 2000 06c4 2000 06c4 2000     ... ... ... ... 
200006d4:	06cc 2000 06cc 2000 06d4 2000 06d4 2000     ... ... ... ... 
200006e4:	06dc 2000 06dc 2000 06e4 2000 06e4 2000     ... ... ... ... 
200006f4:	06ec 2000 06ec 2000 06f4 2000 06f4 2000     ... ... ... ... 
20000704:	06fc 2000 06fc 2000 0704 2000 0704 2000     ... ... ... ... 
20000714:	070c 2000 070c 2000 0714 2000 0714 2000     ... ... ... ... 
20000724:	071c 2000 071c 2000 0724 2000 0724 2000     ... ... $.. $.. 
20000734:	072c 2000 072c 2000 0734 2000 0734 2000     ,.. ,.. 4.. 4.. 
20000744:	073c 2000 073c 2000 0744 2000 0744 2000     <.. <.. D.. D.. 
20000754:	074c 2000 074c 2000 0754 2000 0754 2000     L.. L.. T.. T.. 
20000764:	075c 2000 075c 2000 0764 2000 0764 2000     \.. \.. d.. d.. 
20000774:	076c 2000 076c 2000 0774 2000 0774 2000     l.. l.. t.. t.. 
20000784:	077c 2000 077c 2000 0784 2000 0784 2000     |.. |.. ... ... 
20000794:	078c 2000 078c 2000 0794 2000 0794 2000     ... ... ... ... 
200007a4:	079c 2000 079c 2000 07a4 2000 07a4 2000     ... ... ... ... 
200007b4:	07ac 2000 07ac 2000 07b4 2000 07b4 2000     ... ... ... ... 
200007c4:	07bc 2000 07bc 2000 07c4 2000 07c4 2000     ... ... ... ... 
200007d4:	07cc 2000 07cc 2000 07d4 2000 07d4 2000     ... ... ... ... 
200007e4:	07dc 2000 07dc 2000 07e4 2000 07e4 2000     ... ... ... ... 
200007f4:	07ec 2000 07ec 2000 07f4 2000 07f4 2000     ... ... ... ... 
20000804:	07fc 2000 07fc 2000 0804 2000 0804 2000     ... ... ... ... 
20000814:	080c 2000 080c 2000 0814 2000 0814 2000     ... ... ... ... 
20000824:	081c 2000 081c 2000 0824 2000 0824 2000     ... ... $.. $.. 
20000834:	082c 2000 082c 2000 0834 2000 0834 2000     ,.. ,.. 4.. 4.. 
20000844:	083c 2000 083c 2000 0844 2000 0844 2000     <.. <.. D.. D.. 
20000854:	084c 2000 084c 2000 0854 2000 0854 2000     L.. L.. T.. T.. 
20000864:	085c 2000 085c 2000 0864 2000 0864 2000     \.. \.. d.. d.. 
20000874:	086c 2000 086c 2000 0874 2000 0874 2000     l.. l.. t.. t.. 
20000884:	087c 2000 087c 2000 0884 2000 0884 2000     |.. |.. ... ... 
20000894:	088c 2000 088c 2000 0894 2000 0894 2000     ... ... ... ... 
200008a4:	089c 2000 089c 2000 08a4 2000 08a4 2000     ... ... ... ... 
200008b4:	08ac 2000 08ac 2000 08b4 2000 08b4 2000     ... ... ... ... 
200008c4:	08bc 2000 08bc 2000 08c4 2000 08c4 2000     ... ... ... ... 
200008d4:	08cc 2000 08cc 2000 08d4 2000 08d4 2000     ... ... ... ... 
200008e4:	08dc 2000 08dc 2000 08e4 2000 08e4 2000     ... ... ... ... 
200008f4:	08ec 2000 08ec 2000 08f4 2000 08f4 2000     ... ... ... ... 
20000904:	08fc 2000 08fc 2000 0904 2000 0904 2000     ... ... ... ... 
20000914:	090c 2000 090c 2000 0914 2000 0914 2000     ... ... ... ... 
20000924:	091c 2000 091c 2000 0924 2000 0924 2000     ... ... $.. $.. 
20000934:	092c 2000 092c 2000 0934 2000 0934 2000     ,.. ,.. 4.. 4.. 
20000944:	093c 2000 093c 2000 0944 2000 0944 2000     <.. <.. D.. D.. 
20000954:	094c 2000 094c 2000 0954 2000 0954 2000     L.. L.. T.. T.. 
20000964:	095c 2000 095c 2000 0964 2000 0964 2000     \.. \.. d.. d.. 
20000974:	096c 2000 096c 2000 0974 2000 0974 2000     l.. l.. t.. t.. 
20000984:	097c 2000 097c 2000 0984 2000 0984 2000     |.. |.. ... ... 
20000994:	098c 2000 098c 2000 0994 2000 0994 2000     ... ... ... ... 
200009a4:	099c 2000 099c 2000 09a4 2000 09a4 2000     ... ... ... ... 
200009b4:	09ac 2000 09ac 2000 09b4 2000 09b4 2000     ... ... ... ... 
200009c4:	09bc 2000 09bc 2000 09c4 2000 09c4 2000     ... ... ... ... 
200009d4:	09cc 2000 09cc 2000 09d4 2000 09d4 2000     ... ... ... ... 
200009e4:	09dc 2000 09dc 2000 09e4 2000 09e4 2000     ... ... ... ... 
200009f4:	09ec 2000 09ec 2000 09f4 2000 09f4 2000     ... ... ... ... 
20000a04:	09fc 2000 09fc 2000 0a04 2000 0a04 2000     ... ... ... ... 
20000a14:	0a0c 2000 0a0c 2000 0a14 2000 0a14 2000     ... ... ... ... 
20000a24:	0a1c 2000 0a1c 2000 0a24 2000 0a24 2000     ... ... $.. $.. 
20000a34:	0a2c 2000 0a2c 2000 0a34 2000 0a34 2000     ,.. ,.. 4.. 4.. 
20000a44:	0a3c 2000 0a3c 2000 0a44 2000 0a44 2000     <.. <.. D.. D.. 
20000a54:	0a4c 2000 0a4c 2000 0a54 2000 0a54 2000     L.. L.. T.. T.. 
20000a64:	0a5c 2000 0a5c 2000 0a64 2000 0a64 2000     \.. \.. d.. d.. 
20000a74:	0a6c 2000 0a6c 2000 0a74 2000 0a74 2000     l.. l.. t.. t.. 

20000a84 <__malloc_sbrk_base>:
20000a84:	ffff ffff                                   ....

20000a88 <__malloc_trim_threshold>:
20000a88:	0000 0002                                   ....

20000a8c <__global_locale>:
20000a8c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000aac:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000acc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000aec:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000b0c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000b2c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000b4c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000b6c:	9269 0040 8e29 0040 0000 0000 a4e0 0040     i.@.).@.......@.
20000b7c:	a328 0040 a050 0040 a050 0040 a050 0040     (.@.P.@.P.@.P.@.
20000b8c:	a050 0040 a050 0040 a050 0040 a050 0040     P.@.P.@.P.@.P.@.
20000b9c:	a050 0040 a050 0040 ffff ffff ffff ffff     P.@.P.@.........
20000bac:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20000bd4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
