// Seed: 198086212
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
program module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input logic id_2,
    output logic id_3,
    output supply0 id_4,
    input supply1 id_5,
    output tri0 id_6,
    output wire id_7,
    input wire id_8,
    output wor id_9,
    input wand id_10,
    input supply0 id_11,
    input wand id_12,
    input tri id_13
);
  genvar id_15;
  module_0(
      id_15, id_15, id_15, id_15, id_15, id_15, id_15
  ); id_16 :
  assert property (@(posedge 1 or posedge 1) id_11)
  else begin
    id_3 <= (id_2);
  end
  assign id_4 = id_1++ && 1;
endprogram
