$comment
	File created using the following command:
		vcd file Mux2to1_8bit.msim.vcd -direction
$end
$date
	Fri Apr 17 13:03:57 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Mux2to1_8bit_vlg_vec_tst $end
$var reg 8 ! In0 [7:0] $end
$var reg 8 " In1 [7:0] $end
$var reg 1 # S $end
$var wire 1 $ Out [7] $end
$var wire 1 % Out [6] $end
$var wire 1 & Out [5] $end
$var wire 1 ' Out [4] $end
$var wire 1 ( Out [3] $end
$var wire 1 ) Out [2] $end
$var wire 1 * Out [1] $end
$var wire 1 + Out [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 3 In0[7]~input_o $end
$var wire 1 4 In1[7]~input_o $end
$var wire 1 5 S~input_o $end
$var wire 1 6 inst|inst3~0_combout $end
$var wire 1 7 In1[6]~input_o $end
$var wire 1 8 In0[6]~input_o $end
$var wire 1 9 inst1|inst3~0_combout $end
$var wire 1 : In0[5]~input_o $end
$var wire 1 ; In1[5]~input_o $end
$var wire 1 < inst2|inst3~0_combout $end
$var wire 1 = In0[4]~input_o $end
$var wire 1 > In1[4]~input_o $end
$var wire 1 ? inst3|inst3~0_combout $end
$var wire 1 @ In0[3]~input_o $end
$var wire 1 A In1[3]~input_o $end
$var wire 1 B inst5|inst3~0_combout $end
$var wire 1 C In1[2]~input_o $end
$var wire 1 D In0[2]~input_o $end
$var wire 1 E inst6|inst3~0_combout $end
$var wire 1 F In1[1]~input_o $end
$var wire 1 G In0[1]~input_o $end
$var wire 1 H inst7|inst3~0_combout $end
$var wire 1 I In1[0]~input_o $end
$var wire 1 J In0[0]~input_o $end
$var wire 1 K inst8|inst3~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10101010 !
b1010101 "
0#
0+
1*
0)
1(
0'
1&
0%
1$
0,
1-
x.
1/
10
11
02
13
04
05
16
17
08
09
1:
0;
1<
0=
1>
0?
1@
0A
1B
1C
0D
0E
0F
1G
1H
1I
0J
0K
$end
#100000
1#
15
1K
0H
1E
0B
1?
0<
19
06
0$
1%
0&
1'
0(
1)
0*
1+
#200000
