set_property MARK_DEBUG true [get_nets {leds_8bits_tri_o_OBUF[0]}]
set_property MARK_DEBUG true [get_nets {leds_8bits_tri_o_OBUF[1]}]
set_property MARK_DEBUG true [get_nets {leds_8bits_tri_o_OBUF[2]}]
set_property MARK_DEBUG true [get_nets {leds_8bits_tri_o_OBUF[3]}]
set_property MARK_DEBUG true [get_nets {leds_8bits_tri_o_OBUF[4]}]
set_property MARK_DEBUG true [get_nets {leds_8bits_tri_o_OBUF[5]}]
set_property MARK_DEBUG true [get_nets {leds_8bits_tri_o_OBUF[6]}]
set_property MARK_DEBUG true [get_nets {leds_8bits_tri_o_OBUF[7]}]
set_property MARK_DEBUG true [get_nets reset_rtl_0_IBUF]
set_property MARK_DEBUG true [get_nets reset_rtl_IBUF]
set_property MARK_DEBUG true [get_nets uart_read_IBUF]
set_property MARK_DEBUG true [get_nets uart_write_OBUF]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_read_reg_reg[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_read_reg_reg[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_read_reg_reg[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_read_reg_reg[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_write_reg_reg[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_write_reg_reg[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_write_reg_reg[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_write_reg_reg[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[9]}]

create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 6 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list design_1_i/clk_wiz/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 9 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[3]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[4]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[5]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[6]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[7]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[8]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 4 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_read_reg_reg[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_read_reg_reg[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_read_reg_reg[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_read_reg_reg[3]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 10 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[3]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[4]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[5]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[6]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[7]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[8]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[9]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 4 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_write_reg_reg[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_write_reg_reg[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_write_reg_reg[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_write_reg_reg[3]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
set_property port_width 14 [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[3]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[4]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[5]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[6]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[7]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[8]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[9]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[10]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[11]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[12]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[13]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
set_property port_width 8 [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {leds_8bits_tri_o_OBUF[0]} {leds_8bits_tri_o_OBUF[1]} {leds_8bits_tri_o_OBUF[2]} {leds_8bits_tri_o_OBUF[3]} {leds_8bits_tri_o_OBUF[4]} {leds_8bits_tri_o_OBUF[5]} {leds_8bits_tri_o_OBUF[6]} {leds_8bits_tri_o_OBUF[7]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[0]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[1]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[2]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[3]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[4]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[5]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[6]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[7]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
set_property port_width 1 [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[8]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
set_property port_width 1 [get_debug_ports u_ila_1/probe15]
connect_debug_port u_ila_1/probe15 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[9]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
set_property port_width 1 [get_debug_ports u_ila_1/probe16]
connect_debug_port u_ila_1/probe16 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[10]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe17]
set_property port_width 1 [get_debug_ports u_ila_1/probe17]
connect_debug_port u_ila_1/probe17 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[11]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe18]
set_property port_width 1 [get_debug_ports u_ila_1/probe18]
connect_debug_port u_ila_1/probe18 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[12]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe19]
set_property port_width 1 [get_debug_ports u_ila_1/probe19]
connect_debug_port u_ila_1/probe19 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[13]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe20]
set_property port_width 1 [get_debug_ports u_ila_1/probe20]
connect_debug_port u_ila_1/probe20 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[14]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe21]
set_property port_width 1 [get_debug_ports u_ila_1/probe21]
connect_debug_port u_ila_1/probe21 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[15]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe22]
set_property port_width 1 [get_debug_ports u_ila_1/probe22]
connect_debug_port u_ila_1/probe22 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[16]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe23]
set_property port_width 1 [get_debug_ports u_ila_1/probe23]
connect_debug_port u_ila_1/probe23 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[17]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe24]
set_property port_width 1 [get_debug_ports u_ila_1/probe24]
connect_debug_port u_ila_1/probe24 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[18]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe25]
set_property port_width 1 [get_debug_ports u_ila_1/probe25]
connect_debug_port u_ila_1/probe25 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[19]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe26]
set_property port_width 1 [get_debug_ports u_ila_1/probe26]
connect_debug_port u_ila_1/probe26 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[20]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe27]
set_property port_width 1 [get_debug_ports u_ila_1/probe27]
connect_debug_port u_ila_1/probe27 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[21]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe28]
set_property port_width 1 [get_debug_ports u_ila_1/probe28]
connect_debug_port u_ila_1/probe28 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[22]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe29]
set_property port_width 1 [get_debug_ports u_ila_1/probe29]
connect_debug_port u_ila_1/probe29 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[23]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe30]
set_property port_width 1 [get_debug_ports u_ila_1/probe30]
connect_debug_port u_ila_1/probe30 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[24]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe31]
set_property port_width 1 [get_debug_ports u_ila_1/probe31]
connect_debug_port u_ila_1/probe31 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[25]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe32]
set_property port_width 1 [get_debug_ports u_ila_1/probe32]
connect_debug_port u_ila_1/probe32 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[26]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe33]
set_property port_width 1 [get_debug_ports u_ila_1/probe33]
connect_debug_port u_ila_1/probe33 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[27]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe34]
set_property port_width 1 [get_debug_ports u_ila_1/probe34]
connect_debug_port u_ila_1/probe34 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[28]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe35]
set_property port_width 1 [get_debug_ports u_ila_1/probe35]
connect_debug_port u_ila_1/probe35 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[29]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe36]
set_property port_width 1 [get_debug_ports u_ila_1/probe36]
connect_debug_port u_ila_1/probe36 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[30]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe37]
set_property port_width 1 [get_debug_ports u_ila_1/probe37]
connect_debug_port u_ila_1/probe37 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe38]
set_property port_width 1 [get_debug_ports u_ila_1/probe38]
connect_debug_port u_ila_1/probe38 [get_nets [list reset_rtl_0_IBUF]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe39]
set_property port_width 1 [get_debug_ports u_ila_1/probe39]
connect_debug_port u_ila_1/probe39 [get_nets [list uart_read_IBUF]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe40]
set_property port_width 1 [get_debug_ports u_ila_1/probe40]
connect_debug_port u_ila_1/probe40 [get_nets [list uart_write_OBUF]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
