// Seed: 3917313973
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  supply0  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
  tri0 id_27 = 1, id_28, id_29, id_30;
  wire id_31;
  wire id_32;
  wire id_33;
  assign id_20 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  tri   id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_19 = 0;
endmodule
