C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module busSequencer

Top level modules:
	busSequencer

} {} {}} C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module registerSequencer

Top level modules:
	registerSequencer

} {} {}} C:/Users/Duncan/git/ForthCPU/testSetup.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/testSetup.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020

} {} {}} C:/Users/Duncan/git/ForthCPU/constants.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/constants.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020

} {} {}} C:/Users/Duncan/git/ForthCPU/timingModel/source/timingModel.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/timingModel/source/timingModel.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module timingModel

Top level modules:
	timingModel

} {} {}}
