Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jan  4 08:16:41 2024
| Host         : Tolgahan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file question2_design_wrapper_timing_summary_routed.rpt -pb question2_design_wrapper_timing_summary_routed.pb -rpx question2_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : question2_design_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    7           
TIMING-18  Warning           Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (8)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: question2_design_i/xup_clk_divider_0/inst/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.388        0.000                      0                   77        0.227        0.000                      0                   77        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.388        0.000                      0                   77        0.227        0.000                      0                   77        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 question2_design_i/xup_clk_divider_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question2_design_i/xup_clk_divider_0/inst/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.828ns (20.098%)  route 3.292ns (79.902%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.562     5.083    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y17         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  question2_design_i/xup_clk_divider_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.862     6.401    question2_design_i/xup_clk_divider_0/inst/count_reg[6]
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.525 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_7/O
                         net (fo=1, routed)           0.663     7.189    question2_design_i/xup_clk_divider_0/inst/count[0]_i_7_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.313 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.955     8.267    question2_design_i/xup_clk_divider_0/inst/count[0]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.391 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=27, routed)          0.812     9.203    question2_design_i/xup_clk_divider_0/inst/clear
    SLICE_X51Y21         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.440    14.781    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y21         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[20]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X51Y21         FDRE (Setup_fdre_C_R)       -0.429    14.591    question2_design_i/xup_clk_divider_0/inst/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 question2_design_i/xup_clk_divider_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question2_design_i/xup_clk_divider_0/inst/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.828ns (20.098%)  route 3.292ns (79.902%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.562     5.083    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y17         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  question2_design_i/xup_clk_divider_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.862     6.401    question2_design_i/xup_clk_divider_0/inst/count_reg[6]
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.525 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_7/O
                         net (fo=1, routed)           0.663     7.189    question2_design_i/xup_clk_divider_0/inst/count[0]_i_7_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.313 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.955     8.267    question2_design_i/xup_clk_divider_0/inst/count[0]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.391 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=27, routed)          0.812     9.203    question2_design_i/xup_clk_divider_0/inst/clear
    SLICE_X51Y21         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.440    14.781    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y21         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[21]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X51Y21         FDRE (Setup_fdre_C_R)       -0.429    14.591    question2_design_i/xup_clk_divider_0/inst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 question2_design_i/xup_clk_divider_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question2_design_i/xup_clk_divider_0/inst/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.828ns (20.098%)  route 3.292ns (79.902%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.562     5.083    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y17         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  question2_design_i/xup_clk_divider_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.862     6.401    question2_design_i/xup_clk_divider_0/inst/count_reg[6]
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.525 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_7/O
                         net (fo=1, routed)           0.663     7.189    question2_design_i/xup_clk_divider_0/inst/count[0]_i_7_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.313 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.955     8.267    question2_design_i/xup_clk_divider_0/inst/count[0]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.391 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=27, routed)          0.812     9.203    question2_design_i/xup_clk_divider_0/inst/clear
    SLICE_X51Y21         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.440    14.781    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y21         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[22]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X51Y21         FDRE (Setup_fdre_C_R)       -0.429    14.591    question2_design_i/xup_clk_divider_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 question2_design_i/xup_clk_divider_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question2_design_i/xup_clk_divider_0/inst/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.828ns (20.098%)  route 3.292ns (79.902%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.562     5.083    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y17         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  question2_design_i/xup_clk_divider_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.862     6.401    question2_design_i/xup_clk_divider_0/inst/count_reg[6]
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.525 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_7/O
                         net (fo=1, routed)           0.663     7.189    question2_design_i/xup_clk_divider_0/inst/count[0]_i_7_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.313 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.955     8.267    question2_design_i/xup_clk_divider_0/inst/count[0]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.391 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=27, routed)          0.812     9.203    question2_design_i/xup_clk_divider_0/inst/clear
    SLICE_X51Y21         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.440    14.781    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y21         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[23]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X51Y21         FDRE (Setup_fdre_C_R)       -0.429    14.591    question2_design_i/xup_clk_divider_0/inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 question2_design_i/xup_clk_divider_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question2_design_i/xup_clk_divider_0/inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.828ns (20.093%)  route 3.293ns (79.907%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.562     5.083    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y17         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  question2_design_i/xup_clk_divider_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.862     6.401    question2_design_i/xup_clk_divider_0/inst/count_reg[6]
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.525 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_7/O
                         net (fo=1, routed)           0.663     7.189    question2_design_i/xup_clk_divider_0/inst/count[0]_i_7_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.313 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.955     8.267    question2_design_i/xup_clk_divider_0/inst/count[0]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.391 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=27, routed)          0.813     9.204    question2_design_i/xup_clk_divider_0/inst/clear
    SLICE_X51Y16         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y16         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[0]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X51Y16         FDRE (Setup_fdre_C_R)       -0.429    14.596    question2_design_i/xup_clk_divider_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 question2_design_i/xup_clk_divider_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question2_design_i/xup_clk_divider_0/inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.828ns (20.093%)  route 3.293ns (79.907%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.562     5.083    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y17         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  question2_design_i/xup_clk_divider_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.862     6.401    question2_design_i/xup_clk_divider_0/inst/count_reg[6]
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.525 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_7/O
                         net (fo=1, routed)           0.663     7.189    question2_design_i/xup_clk_divider_0/inst/count[0]_i_7_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.313 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.955     8.267    question2_design_i/xup_clk_divider_0/inst/count[0]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.391 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=27, routed)          0.813     9.204    question2_design_i/xup_clk_divider_0/inst/clear
    SLICE_X51Y16         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y16         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[1]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X51Y16         FDRE (Setup_fdre_C_R)       -0.429    14.596    question2_design_i/xup_clk_divider_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 question2_design_i/xup_clk_divider_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question2_design_i/xup_clk_divider_0/inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.828ns (20.093%)  route 3.293ns (79.907%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.562     5.083    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y17         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  question2_design_i/xup_clk_divider_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.862     6.401    question2_design_i/xup_clk_divider_0/inst/count_reg[6]
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.525 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_7/O
                         net (fo=1, routed)           0.663     7.189    question2_design_i/xup_clk_divider_0/inst/count[0]_i_7_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.313 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.955     8.267    question2_design_i/xup_clk_divider_0/inst/count[0]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.391 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=27, routed)          0.813     9.204    question2_design_i/xup_clk_divider_0/inst/clear
    SLICE_X51Y16         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y16         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[2]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X51Y16         FDRE (Setup_fdre_C_R)       -0.429    14.596    question2_design_i/xup_clk_divider_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 question2_design_i/xup_clk_divider_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question2_design_i/xup_clk_divider_0/inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.828ns (20.093%)  route 3.293ns (79.907%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.562     5.083    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y17         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  question2_design_i/xup_clk_divider_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.862     6.401    question2_design_i/xup_clk_divider_0/inst/count_reg[6]
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.525 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_7/O
                         net (fo=1, routed)           0.663     7.189    question2_design_i/xup_clk_divider_0/inst/count[0]_i_7_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.313 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.955     8.267    question2_design_i/xup_clk_divider_0/inst/count[0]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.391 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=27, routed)          0.813     9.204    question2_design_i/xup_clk_divider_0/inst/clear
    SLICE_X51Y16         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y16         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[3]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X51Y16         FDRE (Setup_fdre_C_R)       -0.429    14.596    question2_design_i/xup_clk_divider_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 question2_design_i/xup_clk_divider_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question2_design_i/xup_clk_divider_0/inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.828ns (20.553%)  route 3.201ns (79.447%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.562     5.083    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y17         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  question2_design_i/xup_clk_divider_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.862     6.401    question2_design_i/xup_clk_divider_0/inst/count_reg[6]
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.525 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_7/O
                         net (fo=1, routed)           0.663     7.189    question2_design_i/xup_clk_divider_0/inst/count[0]_i_7_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.313 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.955     8.267    question2_design_i/xup_clk_divider_0/inst/count[0]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.391 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=27, routed)          0.721     9.112    question2_design_i/xup_clk_divider_0/inst/clear
    SLICE_X51Y17         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.444    14.785    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y17         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[4]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X51Y17         FDRE (Setup_fdre_C_R)       -0.429    14.619    question2_design_i/xup_clk_divider_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 question2_design_i/xup_clk_divider_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question2_design_i/xup_clk_divider_0/inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.828ns (20.553%)  route 3.201ns (79.447%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.562     5.083    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y17         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  question2_design_i/xup_clk_divider_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.862     6.401    question2_design_i/xup_clk_divider_0/inst/count_reg[6]
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.525 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_7/O
                         net (fo=1, routed)           0.663     7.189    question2_design_i/xup_clk_divider_0/inst/count[0]_i_7_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.313 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.955     8.267    question2_design_i/xup_clk_divider_0/inst/count[0]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.391 r  question2_design_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=27, routed)          0.721     9.112    question2_design_i/xup_clk_divider_0/inst/clear
    SLICE_X51Y17         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.444    14.785    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y17         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[5]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X51Y17         FDRE (Setup_fdre_C_R)       -0.429    14.619    question2_design_i/xup_clk_divider_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  5.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 question2_design_i/seg7display_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question2_design_i/seg7display_0/inst/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.307%)  route 0.144ns (43.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.558     1.441    question2_design_i/seg7display_0/inst/clk
    SLICE_X48Y19         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  question2_design_i/seg7display_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.144     1.726    question2_design_i/seg7display_0/inst/s[0]
    SLICE_X49Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.771 r  question2_design_i/seg7display_0/inst/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.771    question2_design_i/seg7display_0/inst/digit[1]_i_1_n_0
    SLICE_X49Y21         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.824     1.951    question2_design_i/seg7display_0/inst/clk
    SLICE_X49Y21         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[1]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X49Y21         FDRE (Hold_fdre_C_D)         0.091     1.544    question2_design_i/seg7display_0/inst/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 question2_design_i/xup_clk_divider_0/inst/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question2_design_i/xup_clk_divider_0/inst/clkout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.556     1.439    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X50Y22         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  question2_design_i/xup_clk_divider_0/inst/clkout_reg/Q
                         net (fo=8, routed)           0.149     1.752    question2_design_i/xup_clk_divider_0/inst/clkout
    SLICE_X50Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.797 r  question2_design_i/xup_clk_divider_0/inst/clkout_i_1/O
                         net (fo=1, routed)           0.000     1.797    question2_design_i/xup_clk_divider_0/inst/clkout_i_1_n_0
    SLICE_X50Y22         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.824     1.951    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X50Y22         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/clkout_reg/C
                         clock pessimism             -0.512     1.439    
    SLICE_X50Y22         FDRE (Hold_fdre_C_D)         0.121     1.560    question2_design_i/xup_clk_divider_0/inst/clkout_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 question2_design_i/xup_clk_divider_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question2_design_i/xup_clk_divider_0/inst/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.559     1.442    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y18         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  question2_design_i/xup_clk_divider_0/inst/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.702    question2_design_i/xup_clk_divider_0/inst/count_reg[11]
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  question2_design_i/xup_clk_divider_0/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    question2_design_i/xup_clk_divider_0/inst/count_reg[8]_i_1_n_4
    SLICE_X51Y18         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.828     1.955    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y18         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[11]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.105     1.547    question2_design_i/xup_clk_divider_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 question2_design_i/xup_clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question2_design_i/xup_clk_divider_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.558     1.441    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y19         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  question2_design_i/xup_clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.701    question2_design_i/xup_clk_divider_0/inst/count_reg[15]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  question2_design_i/xup_clk_divider_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    question2_design_i/xup_clk_divider_0/inst/count_reg[12]_i_1_n_4
    SLICE_X51Y19         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.827     1.954    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y19         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[15]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X51Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    question2_design_i/xup_clk_divider_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 question2_design_i/xup_clk_divider_0/inst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question2_design_i/xup_clk_divider_0/inst/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.556     1.439    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y21         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  question2_design_i/xup_clk_divider_0/inst/count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.699    question2_design_i/xup_clk_divider_0/inst/count_reg[23]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  question2_design_i/xup_clk_divider_0/inst/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    question2_design_i/xup_clk_divider_0/inst/count_reg[20]_i_1_n_4
    SLICE_X51Y21         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.825     1.952    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y21         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[23]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    question2_design_i/xup_clk_divider_0/inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 question2_design_i/xup_clk_divider_0/inst/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question2_design_i/xup_clk_divider_0/inst/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.557     1.440    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y20         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  question2_design_i/xup_clk_divider_0/inst/count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.701    question2_design_i/xup_clk_divider_0/inst/count_reg[19]
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  question2_design_i/xup_clk_divider_0/inst/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    question2_design_i/xup_clk_divider_0/inst/count_reg[16]_i_1_n_4
    SLICE_X51Y20         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.826     1.953    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y20         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[19]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X51Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    question2_design_i/xup_clk_divider_0/inst/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 question2_design_i/xup_clk_divider_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question2_design_i/xup_clk_divider_0/inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.561     1.444    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y16         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  question2_design_i/xup_clk_divider_0/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.705    question2_design_i/xup_clk_divider_0/inst/count_reg[3]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  question2_design_i/xup_clk_divider_0/inst/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.813    question2_design_i/xup_clk_divider_0/inst/count_reg[0]_i_2_n_4
    SLICE_X51Y16         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.957    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y16         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.105     1.549    question2_design_i/xup_clk_divider_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 question2_design_i/xup_clk_divider_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question2_design_i/xup_clk_divider_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.560     1.443    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y17         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  question2_design_i/xup_clk_divider_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.704    question2_design_i/xup_clk_divider_0/inst/count_reg[7]
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  question2_design_i/xup_clk_divider_0/inst/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    question2_design_i/xup_clk_divider_0/inst/count_reg[4]_i_1_n_4
    SLICE_X51Y17         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.829     1.956    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y17         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[7]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X51Y17         FDRE (Hold_fdre_C_D)         0.105     1.548    question2_design_i/xup_clk_divider_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 question2_design_i/xup_clk_divider_0/inst/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question2_design_i/xup_clk_divider_0/inst/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.558     1.441    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y19         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  question2_design_i/xup_clk_divider_0/inst/count_reg[12]/Q
                         net (fo=2, routed)           0.116     1.698    question2_design_i/xup_clk_divider_0/inst/count_reg[12]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.813 r  question2_design_i/xup_clk_divider_0/inst/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.813    question2_design_i/xup_clk_divider_0/inst/count_reg[12]_i_1_n_7
    SLICE_X51Y19         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.827     1.954    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y19         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[12]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X51Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    question2_design_i/xup_clk_divider_0/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 question2_design_i/xup_clk_divider_0/inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question2_design_i/xup_clk_divider_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.560     1.443    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y17         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  question2_design_i/xup_clk_divider_0/inst/count_reg[4]/Q
                         net (fo=2, routed)           0.116     1.700    question2_design_i/xup_clk_divider_0/inst/count_reg[4]
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.815 r  question2_design_i/xup_clk_divider_0/inst/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.815    question2_design_i/xup_clk_divider_0/inst/count_reg[4]_i_1_n_7
    SLICE_X51Y17         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.829     1.956    question2_design_i/xup_clk_divider_0/inst/clkin
    SLICE_X51Y17         FDRE                                         r  question2_design_i/xup_clk_divider_0/inst/count_reg[4]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X51Y17         FDRE (Hold_fdre_C_D)         0.105     1.548    question2_design_i/xup_clk_divider_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y15   question2_design_i/seg7display_0/inst/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y17   question2_design_i/seg7display_0/inst/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y17   question2_design_i/seg7display_0/inst/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y18   question2_design_i/seg7display_0/inst/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y18   question2_design_i/seg7display_0/inst/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y18   question2_design_i/seg7display_0/inst/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y18   question2_design_i/seg7display_0/inst/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y19   question2_design_i/seg7display_0/inst/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y19   question2_design_i/seg7display_0/inst/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y15   question2_design_i/seg7display_0/inst/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y15   question2_design_i/seg7display_0/inst/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   question2_design_i/seg7display_0/inst/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   question2_design_i/seg7display_0/inst/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   question2_design_i/seg7display_0/inst/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   question2_design_i/seg7display_0/inst/clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   question2_design_i/seg7display_0/inst/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   question2_design_i/seg7display_0/inst/clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   question2_design_i/seg7display_0/inst/clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   question2_design_i/seg7display_0/inst/clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y15   question2_design_i/seg7display_0/inst/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y15   question2_design_i/seg7display_0/inst/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   question2_design_i/seg7display_0/inst/clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   question2_design_i/seg7display_0/inst/clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   question2_design_i/seg7display_0/inst/clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   question2_design_i/seg7display_0/inst/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   question2_design_i/seg7display_0/inst/clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   question2_design_i/seg7display_0/inst/clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   question2_design_i/seg7display_0/inst/clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   question2_design_i/seg7display_0/inst/clkdiv_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.366ns  (logic 1.574ns (24.723%)  route 4.792ns (75.277%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=21, routed)          4.211     5.661    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.785 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[7]_i_1/O
                         net (fo=7, routed)           0.581     6.366    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X48Y23         FDRE                                         r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.366ns  (logic 1.574ns (24.723%)  route 4.792ns (75.277%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=21, routed)          4.211     5.661    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.785 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[7]_i_1/O
                         net (fo=7, routed)           0.581     6.366    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X48Y23         FDRE                                         r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.366ns  (logic 1.574ns (24.723%)  route 4.792ns (75.277%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=21, routed)          4.211     5.661    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.785 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[7]_i_1/O
                         net (fo=7, routed)           0.581     6.366    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X48Y23         FDRE                                         r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.365ns  (logic 1.574ns (24.724%)  route 4.792ns (75.276%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=21, routed)          4.211     5.661    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.785 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[7]_i_1/O
                         net (fo=7, routed)           0.581     6.365    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X48Y22         FDRE                                         r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.365ns  (logic 1.574ns (24.724%)  route 4.792ns (75.276%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=21, routed)          4.211     5.661    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.785 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[7]_i_1/O
                         net (fo=7, routed)           0.581     6.365    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X48Y22         FDRE                                         r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.365ns  (logic 1.574ns (24.724%)  route 4.792ns (75.276%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=21, routed)          4.211     5.661    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.785 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[7]_i_1/O
                         net (fo=7, routed)           0.581     6.365    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X48Y22         FDRE                                         r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.365ns  (logic 1.574ns (24.724%)  route 4.792ns (75.276%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=21, routed)          4.211     5.661    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.785 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[7]_i_1/O
                         net (fo=7, routed)           0.581     6.365    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X48Y22         FDRE                                         r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.111ns  (logic 1.312ns (62.163%)  route 0.799ns (37.837%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE                         0.000     0.000 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=7, routed)           0.799     1.255    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.777 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.777    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.111 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.111    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X48Y23         FDRE                                         r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.016ns  (logic 1.217ns (60.379%)  route 0.799ns (39.621%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE                         0.000     0.000 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=7, routed)           0.799     1.255    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.777 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.777    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.016 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.016    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X48Y23         FDRE                                         r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.000ns  (logic 1.201ns (60.062%)  route 0.799ns (39.938%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE                         0.000     0.000 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=7, routed)           0.799     1.255    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.777 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.777    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.000 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.000    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X48Y23         FDRE                                         r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE                         0.000     0.000 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           0.185     0.326    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     0.371    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.441 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.441    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[0]
    SLICE_X48Y22         FDRE                                         r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.252ns (57.080%)  route 0.189ns (42.920%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=9, routed)           0.189     0.330    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.441 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.441    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X48Y23         FDRE                                         r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.251ns (55.452%)  route 0.202ns (44.548%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE                         0.000     0.000 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=5, routed)           0.202     0.343    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.453 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.453    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[1]
    SLICE_X48Y22         FDRE                                         r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.251ns (50.302%)  route 0.248ns (49.698%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=8, routed)           0.248     0.389    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[5]
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.499 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.499    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X48Y23         FDRE                                         r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.249ns (49.752%)  route 0.251ns (50.248%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE                         0.000     0.000 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=8, routed)           0.251     0.392    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.500 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.500    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X48Y22         FDRE                                         r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.256ns (49.673%)  route 0.259ns (50.327%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=8, routed)           0.259     0.400    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.515 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.515    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X48Y23         FDRE                                         r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.332ns (64.250%)  route 0.185ns (35.750%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE                         0.000     0.000 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           0.185     0.326    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     0.371    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.517 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.517    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X48Y22         FDRE                                         r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.186ns (28.656%)  route 0.463ns (71.344%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=9, routed)           0.279     0.420    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[6]
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.465 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[7]_i_1/O
                         net (fo=7, routed)           0.184     0.649    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X48Y23         FDRE                                         r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.186ns (28.656%)  route 0.463ns (71.344%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=9, routed)           0.279     0.420    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[6]
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.465 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[7]_i_1/O
                         net (fo=7, routed)           0.184     0.649    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X48Y23         FDRE                                         r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.186ns (28.656%)  route 0.463ns (71.344%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=9, routed)           0.279     0.420    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[6]
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.465 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[7]_i_1/O
                         net (fo=7, routed)           0.184     0.649    question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X48Y23         FDRE                                         r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 question2_design_i/seg7display_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.992ns  (logic 4.319ns (54.041%)  route 3.673ns (45.959%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.558     5.079    question2_design_i/seg7display_0/inst/clk
    SLICE_X48Y19         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  question2_design_i/seg7display_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           1.597     7.133    question2_design_i/seg7display_0/inst/s[0]
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.152     7.285 r  question2_design_i/seg7display_0/inst/an_l[0]_INST_0/O
                         net (fo=1, routed)           2.076     9.360    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711    13.071 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.071    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/seg7display_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.781ns  (logic 4.320ns (55.523%)  route 3.461ns (44.477%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.558     5.079    question2_design_i/seg7display_0/inst/clk
    SLICE_X48Y19         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  question2_design_i/seg7display_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           1.595     7.130    question2_design_i/seg7display_0/inst/s[0]
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.152     7.282 r  question2_design_i/seg7display_0/inst/an_l[3]_INST_0/O
                         net (fo=1, routed)           1.866     9.148    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    12.860 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.860    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/seg7display_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.702ns  (logic 4.079ns (52.961%)  route 3.623ns (47.039%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.558     5.079    question2_design_i/seg7display_0/inst/clk
    SLICE_X48Y19         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  question2_design_i/seg7display_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           1.595     7.130    question2_design_i/seg7display_0/inst/s[0]
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.254 r  question2_design_i/seg7display_0/inst/an_l[1]_INST_0/O
                         net (fo=1, routed)           2.028     9.282    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.781 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.781    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/seg7display_0/inst/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.674ns  (logic 4.173ns (54.387%)  route 3.500ns (45.613%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.554     5.075    question2_design_i/seg7display_0/inst/clk
    SLICE_X50Y22         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  question2_design_i/seg7display_0/inst/digit_reg[2]/Q
                         net (fo=7, routed)           0.992     6.585    question2_design_i/seg7display_0/inst/digit[2]
    SLICE_X49Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  question2_design_i/seg7display_0/inst/a_to_g[6]_INST_0/O
                         net (fo=1, routed)           2.508     9.217    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.749 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.749    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/seg7display_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.612ns  (logic 4.103ns (53.903%)  route 3.509ns (46.097%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.558     5.079    question2_design_i/seg7display_0/inst/clk
    SLICE_X48Y19         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  question2_design_i/seg7display_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           1.597     7.133    question2_design_i/seg7display_0/inst/s[0]
    SLICE_X58Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.257 r  question2_design_i/seg7display_0/inst/an_l[2]_INST_0/O
                         net (fo=1, routed)           1.912     9.168    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.691 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.691    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/seg7display_0/inst/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.554ns  (logic 4.398ns (58.228%)  route 3.155ns (41.772%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.554     5.075    question2_design_i/seg7display_0/inst/clk
    SLICE_X50Y22         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  question2_design_i/seg7display_0/inst/digit_reg[3]/Q
                         net (fo=7, routed)           0.850     6.443    question2_design_i/seg7display_0/inst/digit[3]
    SLICE_X50Y21         LUT4 (Prop_lut4_I0_O)        0.152     6.595 r  question2_design_i/seg7display_0/inst/a_to_g[5]_INST_0/O
                         net (fo=1, routed)           2.305     8.901    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.728    12.629 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.629    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/seg7display_0/inst/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.509ns  (logic 4.383ns (58.368%)  route 3.126ns (41.632%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.554     5.075    question2_design_i/seg7display_0/inst/clk
    SLICE_X50Y22         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  question2_design_i/seg7display_0/inst/digit_reg[3]/Q
                         net (fo=7, routed)           0.882     6.475    question2_design_i/seg7display_0/inst/digit[3]
    SLICE_X50Y22         LUT4 (Prop_lut4_I0_O)        0.150     6.625 r  question2_design_i/seg7display_0/inst/a_to_g[0]_INST_0/O
                         net (fo=1, routed)           2.245     8.869    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    12.584 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.584    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/seg7display_0/inst/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 4.408ns (59.685%)  route 2.977ns (40.315%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.554     5.075    question2_design_i/seg7display_0/inst/clk
    SLICE_X50Y22         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  question2_design_i/seg7display_0/inst/digit_reg[3]/Q
                         net (fo=7, routed)           0.860     6.453    question2_design_i/seg7display_0/inst/digit[3]
    SLICE_X50Y21         LUT4 (Prop_lut4_I0_O)        0.150     6.603 r  question2_design_i/seg7display_0/inst/a_to_g[3]_INST_0/O
                         net (fo=1, routed)           2.117     8.720    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    12.460 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.460    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/seg7display_0/inst/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.312ns  (logic 4.171ns (57.043%)  route 3.141ns (42.957%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.554     5.075    question2_design_i/seg7display_0/inst/clk
    SLICE_X50Y22         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  question2_design_i/seg7display_0/inst/digit_reg[3]/Q
                         net (fo=7, routed)           0.882     6.475    question2_design_i/seg7display_0/inst/digit[3]
    SLICE_X50Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.599 r  question2_design_i/seg7display_0/inst/a_to_g[1]_INST_0/O
                         net (fo=1, routed)           2.260     8.858    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.388 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.388    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/seg7display_0/inst/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.297ns  (logic 4.177ns (57.246%)  route 3.120ns (42.754%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.554     5.075    question2_design_i/seg7display_0/inst/clk
    SLICE_X50Y22         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  question2_design_i/seg7display_0/inst/digit_reg[3]/Q
                         net (fo=7, routed)           0.860     6.453    question2_design_i/seg7display_0/inst/digit[3]
    SLICE_X50Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.577 r  question2_design_i/seg7display_0/inst/a_to_g[2]_INST_0/O
                         net (fo=1, routed)           2.260     8.837    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.372 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.372    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 question2_design_i/seg7display_0/inst/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.407ns (64.903%)  route 0.761ns (35.097%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.556     1.439    question2_design_i/seg7display_0/inst/clk
    SLICE_X49Y21         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  question2_design_i/seg7display_0/inst/digit_reg[0]/Q
                         net (fo=7, routed)           0.181     1.761    question2_design_i/seg7display_0/inst/digit[0]
    SLICE_X50Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.806 r  question2_design_i/seg7display_0/inst/a_to_g[4]_INST_0/O
                         net (fo=1, routed)           0.580     2.386    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.607 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.607    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/seg7display_0/inst/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.416ns (62.715%)  route 0.842ns (37.285%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.556     1.439    question2_design_i/seg7display_0/inst/clk
    SLICE_X49Y21         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  question2_design_i/seg7display_0/inst/digit_reg[0]/Q
                         net (fo=7, routed)           0.232     1.812    question2_design_i/seg7display_0/inst/digit[0]
    SLICE_X50Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.857 r  question2_design_i/seg7display_0/inst/a_to_g[1]_INST_0/O
                         net (fo=1, routed)           0.610     2.467    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.697 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.697    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/seg7display_0/inst/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.422ns (62.739%)  route 0.845ns (37.261%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.556     1.439    question2_design_i/seg7display_0/inst/clk
    SLICE_X49Y21         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  question2_design_i/seg7display_0/inst/digit_reg[1]/Q
                         net (fo=7, routed)           0.235     1.815    question2_design_i/seg7display_0/inst/digit[1]
    SLICE_X50Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.860 r  question2_design_i/seg7display_0/inst/a_to_g[2]_INST_0/O
                         net (fo=1, routed)           0.610     2.470    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.706 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.706    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/seg7display_0/inst/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.418ns (62.311%)  route 0.858ns (37.689%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.556     1.439    question2_design_i/seg7display_0/inst/clk
    SLICE_X49Y21         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  question2_design_i/seg7display_0/inst/digit_reg[1]/Q
                         net (fo=7, routed)           0.125     1.705    question2_design_i/seg7display_0/inst/digit[1]
    SLICE_X49Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.750 r  question2_design_i/seg7display_0/inst/a_to_g[6]_INST_0/O
                         net (fo=1, routed)           0.733     2.483    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.715 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.715    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/seg7display_0/inst/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.468ns (64.081%)  route 0.823ns (35.919%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.556     1.439    question2_design_i/seg7display_0/inst/clk
    SLICE_X49Y21         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  question2_design_i/seg7display_0/inst/digit_reg[0]/Q
                         net (fo=7, routed)           0.181     1.761    question2_design_i/seg7display_0/inst/digit[0]
    SLICE_X50Y21         LUT4 (Prop_lut4_I2_O)        0.048     1.809 r  question2_design_i/seg7display_0/inst/a_to_g[5]_INST_0/O
                         net (fo=1, routed)           0.641     2.451    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.279     3.729 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.729    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/seg7display_0/inst/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.489ns (65.000%)  route 0.802ns (35.000%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.556     1.439    question2_design_i/seg7display_0/inst/clk
    SLICE_X49Y21         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  question2_design_i/seg7display_0/inst/digit_reg[1]/Q
                         net (fo=7, routed)           0.235     1.815    question2_design_i/seg7display_0/inst/digit[1]
    SLICE_X50Y21         LUT4 (Prop_lut4_I3_O)        0.046     1.861 r  question2_design_i/seg7display_0/inst/a_to_g[3]_INST_0/O
                         net (fo=1, routed)           0.567     2.428    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.302     3.731 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.731    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/seg7display_0/inst/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.467ns (63.454%)  route 0.845ns (36.546%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.556     1.439    question2_design_i/seg7display_0/inst/clk
    SLICE_X49Y21         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  question2_design_i/seg7display_0/inst/digit_reg[0]/Q
                         net (fo=7, routed)           0.232     1.812    question2_design_i/seg7display_0/inst/digit[0]
    SLICE_X50Y22         LUT4 (Prop_lut4_I2_O)        0.048     1.860 r  question2_design_i/seg7display_0/inst/a_to_g[0]_INST_0/O
                         net (fo=1, routed)           0.613     2.473    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.751 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.751    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/seg7display_0/inst/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.410ns (57.470%)  route 1.043ns (42.530%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.558     1.441    question2_design_i/seg7display_0/inst/clk
    SLICE_X48Y19         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  question2_design_i/seg7display_0/inst/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.598     2.180    question2_design_i/seg7display_0/inst/s[1]
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.045     2.225 r  question2_design_i/seg7display_0/inst/an_l[2]_INST_0/O
                         net (fo=1, routed)           0.446     2.671    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.895 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.895    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/seg7display_0/inst/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.386ns (56.039%)  route 1.087ns (43.961%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.558     1.441    question2_design_i/seg7display_0/inst/clk
    SLICE_X48Y19         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  question2_design_i/seg7display_0/inst/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.607     2.189    question2_design_i/seg7display_0/inst/s[1]
    SLICE_X58Y23         LUT2 (Prop_lut2_I0_O)        0.045     2.234 r  question2_design_i/seg7display_0/inst/an_l[1]_INST_0/O
                         net (fo=1, routed)           0.480     2.715    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.915 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.915    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question2_design_i/seg7display_0/inst/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.460ns (58.921%)  route 1.018ns (41.079%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.558     1.441    question2_design_i/seg7display_0/inst/clk
    SLICE_X48Y19         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  question2_design_i/seg7display_0/inst/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.607     2.189    question2_design_i/seg7display_0/inst/s[1]
    SLICE_X58Y23         LUT2 (Prop_lut2_I0_O)        0.046     2.235 r  question2_design_i/seg7display_0/inst/an_l[3]_INST_0/O
                         net (fo=1, routed)           0.411     2.646    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     3.920 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.920    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i5
                            (input port)
  Destination:            question2_design_i/seg7display_0/inst/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.533ns  (logic 2.303ns (35.254%)  route 4.230ns (64.746%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=2)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  i5 (IN)
                         net (fo=0)                   0.000     0.000    i5
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  i5_IBUF_inst/O
                         net (fo=6, routed)           2.752     4.218    question2_design_i/bin2bcd_0/inst/a_in[4]
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.153     4.371 r  question2_design_i/bin2bcd_0/inst/_inferred__0/i_/O
                         net (fo=1, routed)           1.214     5.584    question2_design_i/xup_2_to_1_mux_vector_0/inst/b[5]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.357     5.941 r  question2_design_i/xup_2_to_1_mux_vector_0/inst/y[5]_INST_0/O
                         net (fo=1, routed)           0.264     6.206    question2_design_i/seg7display_0/inst/x_l[5]
    SLICE_X49Y21         LUT4 (Prop_lut4_I0_O)        0.327     6.533 r  question2_design_i/seg7display_0/inst/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     6.533    question2_design_i/seg7display_0/inst/digit[1]_i_1_n_0
    SLICE_X49Y21         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.439     4.780    question2_design_i/seg7display_0/inst/clk
    SLICE_X49Y21         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[1]/C

Slack:                    inf
  Source:                 i3
                            (input port)
  Destination:            question2_design_i/seg7display_0/inst/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.508ns  (logic 2.286ns (35.135%)  route 4.221ns (64.865%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  i3 (IN)
                         net (fo=0)                   0.000     0.000    i3
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  i3_IBUF_inst/O
                         net (fo=6, routed)           2.907     4.355    question2_design_i/bin2bcd_0/inst/a_in[2]
    SLICE_X40Y21         LUT5 (Prop_lut5_I1_O)        0.152     4.507 r  question2_design_i/bin2bcd_0/inst/ones[3]_INST_0/O
                         net (fo=1, routed)           1.003     5.510    question2_design_i/xup_2_to_1_mux_vector_0/inst/b[3]
    SLICE_X49Y22         LUT3 (Prop_lut3_I0_O)        0.354     5.864 r  question2_design_i/xup_2_to_1_mux_vector_0/inst/y[3]_INST_0/O
                         net (fo=1, routed)           0.312     6.176    question2_design_i/seg7display_0/inst/x_l[3]
    SLICE_X50Y22         LUT4 (Prop_lut4_I1_O)        0.332     6.508 r  question2_design_i/seg7display_0/inst/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     6.508    question2_design_i/seg7display_0/inst/digit[3]_i_1_n_0
    SLICE_X50Y22         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.438     4.779    question2_design_i/seg7display_0/inst/clk
    SLICE_X50Y22         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[3]/C

Slack:                    inf
  Source:                 i5
                            (input port)
  Destination:            question2_design_i/seg7display_0/inst/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.201ns  (logic 2.071ns (33.398%)  route 4.130ns (66.602%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT4=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  i5 (IN)
                         net (fo=0)                   0.000     0.000    i5
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  i5_IBUF_inst/O
                         net (fo=6, routed)           2.752     4.218    question2_design_i/bin2bcd_0/a_in[5]
    SLICE_X40Y21         LUT3 (Prop_lut3_I2_O)        0.124     4.342 r  question2_design_i/bin2bcd_0/inst//O
                         net (fo=1, routed)           1.062     5.404    question2_design_i/xup_2_to_1_mux_vector_0/inst/b[6]
    SLICE_X49Y22         LUT3 (Prop_lut3_I0_O)        0.154     5.558 r  question2_design_i/xup_2_to_1_mux_vector_0/inst/y[6]_INST_0/O
                         net (fo=1, routed)           0.316     5.874    question2_design_i/seg7display_0/inst/x_l[6]
    SLICE_X50Y22         LUT4 (Prop_lut4_I0_O)        0.327     6.201 r  question2_design_i/seg7display_0/inst/digit[2]_i_1/O
                         net (fo=1, routed)           0.000     6.201    question2_design_i/seg7display_0/inst/digit[2]_i_1_n_0
    SLICE_X50Y22         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.438     4.779    question2_design_i/seg7display_0/inst/clk
    SLICE_X50Y22         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[2]/C

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            question2_design_i/seg7display_0/inst/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.776ns  (logic 1.937ns (33.535%)  route 3.839ns (66.465%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  S (IN)
                         net (fo=0)                   0.000     0.000    S
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  S_IBUF_inst/O
                         net (fo=8, routed)           3.148     4.607    question2_design_i/xup_2_to_1_mux_vector_0/inst/sel
    SLICE_X48Y21         LUT3 (Prop_lut3_I2_O)        0.152     4.759 r  question2_design_i/xup_2_to_1_mux_vector_0/inst/y[0]_INST_0/O
                         net (fo=1, routed)           0.691     5.450    question2_design_i/seg7display_0/inst/x_l[0]
    SLICE_X49Y21         LUT4 (Prop_lut4_I1_O)        0.326     5.776 r  question2_design_i/seg7display_0/inst/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     5.776    question2_design_i/seg7display_0/inst/digit[0]_i_1_n_0
    SLICE_X49Y21         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.439     4.780    question2_design_i/seg7display_0/inst/clk
    SLICE_X49Y21         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question2_design_i/seg7display_0/inst/clkdiv_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.773ns  (logic 1.450ns (30.373%)  route 3.323ns (69.627%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.323     4.773    question2_design_i/seg7display_0/inst/reset
    SLICE_X48Y19         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.440     4.781    question2_design_i/seg7display_0/inst/clk
    SLICE_X48Y19         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question2_design_i/seg7display_0/inst/clkdiv_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.773ns  (logic 1.450ns (30.373%)  route 3.323ns (69.627%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.323     4.773    question2_design_i/seg7display_0/inst/reset
    SLICE_X48Y19         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.440     4.781    question2_design_i/seg7display_0/inst/clk
    SLICE_X48Y19         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question2_design_i/seg7display_0/inst/clkdiv_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.773ns  (logic 1.450ns (30.373%)  route 3.323ns (69.627%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.323     4.773    question2_design_i/seg7display_0/inst/reset
    SLICE_X48Y19         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.440     4.781    question2_design_i/seg7display_0/inst/clk
    SLICE_X48Y19         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question2_design_i/seg7display_0/inst/clkdiv_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.773ns  (logic 1.450ns (30.373%)  route 3.323ns (69.627%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.323     4.773    question2_design_i/seg7display_0/inst/reset
    SLICE_X48Y19         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.440     4.781    question2_design_i/seg7display_0/inst/clk
    SLICE_X48Y19         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question2_design_i/seg7display_0/inst/clkdiv_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 1.450ns (31.347%)  route 3.175ns (68.653%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.175     4.625    question2_design_i/seg7display_0/inst/reset
    SLICE_X48Y18         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.441     4.782    question2_design_i/seg7display_0/inst/clk
    SLICE_X48Y18         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question2_design_i/seg7display_0/inst/clkdiv_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 1.450ns (31.347%)  route 3.175ns (68.653%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.175     4.625    question2_design_i/seg7display_0/inst/reset
    SLICE_X48Y18         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.441     4.782    question2_design_i/seg7display_0/inst/clk
    SLICE_X48Y18         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            question2_design_i/seg7display_0/inst/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.276ns (44.048%)  route 0.351ns (55.952%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE                         0.000     0.000 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=7, routed)           0.164     0.305    question2_design_i/bin2bcd_1/inst/a_in[1]
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.045     0.350 r  question2_design_i/bin2bcd_1/inst/tens[0]_INST_0/O
                         net (fo=1, routed)           0.136     0.486    question2_design_i/xup_2_to_1_mux_vector_0/inst/a[4]
    SLICE_X49Y21         LUT3 (Prop_lut3_I1_O)        0.045     0.531 r  question2_design_i/xup_2_to_1_mux_vector_0/inst/y[4]_INST_0/O
                         net (fo=1, routed)           0.050     0.582    question2_design_i/seg7display_0/inst/x_l[4]
    SLICE_X49Y21         LUT4 (Prop_lut4_I0_O)        0.045     0.627 r  question2_design_i/seg7display_0/inst/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.627    question2_design_i/seg7display_0/inst/digit[0]_i_1_n_0
    SLICE_X49Y21         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.824     1.951    question2_design_i/seg7display_0/inst/clk
    SLICE_X49Y21         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[0]/C

Slack:                    inf
  Source:                 question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            question2_design_i/seg7display_0/inst/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.276ns (43.113%)  route 0.364ns (56.887%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=8, routed)           0.076     0.217    question2_design_i/bin2bcd_1/inst/a_in[4]
    SLICE_X49Y23         LUT5 (Prop_lut5_I3_O)        0.045     0.262 r  question2_design_i/bin2bcd_1/inst/tens[3]_INST_0/O
                         net (fo=1, routed)           0.136     0.398    question2_design_i/xup_2_to_1_mux_vector_0/inst/a[7]
    SLICE_X49Y22         LUT2 (Prop_lut2_I0_O)        0.045     0.443 r  question2_design_i/xup_2_to_1_mux_vector_0/inst/y[7]_INST_0/O
                         net (fo=1, routed)           0.152     0.595    question2_design_i/seg7display_0/inst/x_l[7]
    SLICE_X50Y22         LUT4 (Prop_lut4_I0_O)        0.045     0.640 r  question2_design_i/seg7display_0/inst/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     0.640    question2_design_i/seg7display_0/inst/digit[3]_i_1_n_0
    SLICE_X50Y22         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.824     1.951    question2_design_i/seg7display_0/inst/clk
    SLICE_X50Y22         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[3]/C

Slack:                    inf
  Source:                 question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            question2_design_i/seg7display_0/inst/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.276ns (35.841%)  route 0.494ns (64.159%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=9, routed)           0.110     0.251    question2_design_i/bin2bcd_1/inst/a_in[5]
    SLICE_X49Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.296 r  question2_design_i/bin2bcd_1/inst/ones[1]_INST_0/O
                         net (fo=1, routed)           0.228     0.525    question2_design_i/xup_2_to_1_mux_vector_0/inst/a[1]
    SLICE_X48Y21         LUT3 (Prop_lut3_I1_O)        0.045     0.570 r  question2_design_i/xup_2_to_1_mux_vector_0/inst/y[1]_INST_0/O
                         net (fo=1, routed)           0.155     0.725    question2_design_i/seg7display_0/inst/x_l[1]
    SLICE_X49Y21         LUT4 (Prop_lut4_I1_O)        0.045     0.770 r  question2_design_i/seg7display_0/inst/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.770    question2_design_i/seg7display_0/inst/digit[1]_i_1_n_0
    SLICE_X49Y21         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.824     1.951    question2_design_i/seg7display_0/inst/clk
    SLICE_X49Y21         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[1]/C

Slack:                    inf
  Source:                 question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            question2_design_i/seg7display_0/inst/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.340ns (38.814%)  route 0.536ns (61.186%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  question2_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=8, routed)           0.194     0.335    question2_design_i/bin2bcd_1/inst/a_in[3]
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.045     0.380 r  question2_design_i/bin2bcd_1/inst/tens[2]_INST_0/O
                         net (fo=1, routed)           0.221     0.602    question2_design_i/xup_2_to_1_mux_vector_0/inst/a[6]
    SLICE_X49Y22         LUT3 (Prop_lut3_I1_O)        0.044     0.646 r  question2_design_i/xup_2_to_1_mux_vector_0/inst/y[6]_INST_0/O
                         net (fo=1, routed)           0.120     0.766    question2_design_i/seg7display_0/inst/x_l[6]
    SLICE_X50Y22         LUT4 (Prop_lut4_I0_O)        0.110     0.876 r  question2_design_i/seg7display_0/inst/digit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.876    question2_design_i/seg7display_0/inst/digit[2]_i_1_n_0
    SLICE_X50Y22         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.824     1.951    question2_design_i/seg7display_0/inst/clk
    SLICE_X50Y22         FDRE                                         r  question2_design_i/seg7display_0/inst/digit_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question2_design_i/seg7display_0/inst/clkdiv_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.218ns (14.903%)  route 1.244ns (85.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.244     1.462    question2_design_i/seg7display_0/inst/reset
    SLICE_X48Y15         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.957    question2_design_i/seg7display_0/inst/clk
    SLICE_X48Y15         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question2_design_i/seg7display_0/inst/clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.218ns (14.903%)  route 1.244ns (85.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.244     1.462    question2_design_i/seg7display_0/inst/reset
    SLICE_X48Y15         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.957    question2_design_i/seg7display_0/inst/clk
    SLICE_X48Y15         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question2_design_i/seg7display_0/inst/clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.218ns (14.903%)  route 1.244ns (85.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.244     1.462    question2_design_i/seg7display_0/inst/reset
    SLICE_X48Y15         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.957    question2_design_i/seg7display_0/inst/clk
    SLICE_X48Y15         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question2_design_i/seg7display_0/inst/clkdiv_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.218ns (14.903%)  route 1.244ns (85.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.244     1.462    question2_design_i/seg7display_0/inst/reset
    SLICE_X48Y15         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.957    question2_design_i/seg7display_0/inst/clk
    SLICE_X48Y15         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question2_design_i/seg7display_0/inst/clkdiv_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.218ns (14.284%)  route 1.307ns (85.716%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.307     1.525    question2_design_i/seg7display_0/inst/reset
    SLICE_X48Y16         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.829     1.956    question2_design_i/seg7display_0/inst/clk
    SLICE_X48Y16         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question2_design_i/seg7display_0/inst/clkdiv_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.218ns (14.284%)  route 1.307ns (85.716%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.307     1.525    question2_design_i/seg7display_0/inst/reset
    SLICE_X48Y16         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.829     1.956    question2_design_i/seg7display_0/inst/clk
    SLICE_X48Y16         FDRE                                         r  question2_design_i/seg7display_0/inst/clkdiv_reg[5]/C





