Developed and verified a D Flip-Flop using Cadence Virtuoso, exploring the interaction of PMOS, NMOS, and inverter stages in achieving rising-edge triggered operation.

The work deepened my understanding of transistor-level design and sharpened my skills in circuit analysis and simulation
