[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/IfElseGen/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/IfElseGen/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<149> s<148> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<GOOD1> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:13>
n<> u<4> t<Port> p<5> l<1:14> el<1:14>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:13> el<1:15>
n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<1:1> el<1:16>
n<> u<7> t<Endmodule> p<8> l<2:1> el<2:10>
n<> u<8> t<Module_declaration> p<9> c<6> l<1:1> el<2:10>
n<> u<9> t<Description> p<148> c<8> s<17> l<1:1> el<2:10>
n<module> u<10> t<Module_keyword> p<14> s<11> l<4:1> el<4:7>
n<GOOD2> u<11> t<StringConst> p<14> s<13> l<4:8> el<4:13>
n<> u<12> t<Port> p<13> l<4:14> el<4:14>
n<> u<13> t<List_of_ports> p<14> c<12> l<4:13> el<4:15>
n<> u<14> t<Module_nonansi_header> p<16> c<10> s<15> l<4:1> el<4:16>
n<> u<15> t<Endmodule> p<16> l<5:1> el<5:10>
n<> u<16> t<Module_declaration> p<17> c<14> l<4:1> el<5:10>
n<> u<17> t<Description> p<148> c<16> s<82> l<4:1> el<5:10>
n<module> u<18> t<Module_keyword> p<22> s<19> l<7:1> el<7:7>
n<dut1> u<19> t<StringConst> p<22> s<21> l<7:8> el<7:12>
n<> u<20> t<Port> p<21> l<7:14> el<7:14>
n<> u<21> t<List_of_ports> p<22> c<20> l<7:13> el<7:15>
n<> u<22> t<Module_nonansi_header> p<81> c<18> s<41> l<7:1> el<7:16>
n<> u<23> t<IntVec_TypeBit> p<24> l<8:12> el<8:15>
n<> u<24> t<Data_type> p<25> c<23> l<8:12> el<8:15>
n<> u<25> t<Data_type_or_implicit> p<35> c<24> s<34> l<8:12> el<8:15>
n<HasSndScratch> u<26> t<StringConst> p<33> s<32> l<8:25> el<8:38>
n<> u<27> t<Number_1Tickb1> p<28> l<8:42> el<8:46>
n<> u<28> t<Primary_literal> p<29> c<27> l<8:42> el<8:46>
n<> u<29> t<Constant_primary> p<30> c<28> l<8:42> el<8:46>
n<> u<30> t<Constant_expression> p<31> c<29> l<8:42> el<8:46>
n<> u<31> t<Constant_mintypmax_expression> p<32> c<30> l<8:42> el<8:46>
n<> u<32> t<Constant_param_expression> p<33> c<31> l<8:42> el<8:46>
n<> u<33> t<Param_assignment> p<34> c<26> l<8:25> el<8:46>
n<> u<34> t<List_of_param_assignments> p<35> c<33> l<8:25> el<8:46>
n<> u<35> t<Local_parameter_declaration> p<36> c<25> l<8:1> el<8:46>
n<> u<36> t<Package_or_generate_item_declaration> p<37> c<35> l<8:1> el<8:47>
n<> u<37> t<Module_or_generate_item_declaration> p<38> c<36> l<8:1> el<8:47>
n<> u<38> t<Module_common_item> p<39> c<37> l<8:1> el<8:47>
n<> u<39> t<Module_or_generate_item> p<40> c<38> l<8:1> el<8:47>
n<> u<40> t<Non_port_module_item> p<41> c<39> l<8:1> el<8:47>
n<> u<41> t<Module_item> p<81> c<40> s<79> l<8:1> el<8:47>
n<HasSndScratch> u<42> t<StringConst> p<43> l<9:5> el<9:18>
n<> u<43> t<Primary_literal> p<44> c<42> l<9:5> el<9:18>
n<> u<44> t<Constant_primary> p<45> c<43> l<9:5> el<9:18>
n<> u<45> t<Constant_expression> p<74> c<44> s<58> l<9:5> el<9:18>
n<gen_rom_snd_scratch> u<46> t<StringConst> p<57> s<55> l<9:28> el<9:47>
n<GOOD1> u<47> t<StringConst> p<53> s<52> l<10:3> el<10:8>
n<cond_module> u<48> t<StringConst> p<49> l<10:9> el<10:20>
n<> u<49> t<Name_of_instance> p<52> c<48> s<51> l<10:9> el<10:20>
n<> u<50> t<Ordered_port_connection> p<51> l<10:21> el<10:21>
n<> u<51> t<List_of_port_connections> p<52> c<50> l<10:21> el<10:21>
n<> u<52> t<Hierarchical_instance> p<53> c<49> l<10:9> el<10:22>
n<> u<53> t<Module_instantiation> p<54> c<47> l<10:3> el<10:23>
n<> u<54> t<Module_or_generate_item> p<55> c<53> l<10:3> el<10:23>
n<> u<55> t<Generate_item> p<57> c<54> s<56> l<10:3> el<10:23>
n<> u<56> t<End> p<57> l<11:1> el<11:4>
n<> u<57> t<Generate_begin_end_block> p<58> c<46> l<9:20> el<11:4>
n<> u<58> t<Generate_item> p<74> c<57> s<73> l<9:20> el<11:4>
n<gen_rom_one_scratch> u<59> t<StringConst> p<70> s<68> l<11:18> el<11:37>
n<BAD1> u<60> t<StringConst> p<66> s<65> l<12:3> el<12:7>
n<cond_module> u<61> t<StringConst> p<62> l<12:8> el<12:19>
n<> u<62> t<Name_of_instance> p<65> c<61> s<64> l<12:8> el<12:19>
n<> u<63> t<Ordered_port_connection> p<64> l<12:20> el<12:20>
n<> u<64> t<List_of_port_connections> p<65> c<63> l<12:20> el<12:20>
n<> u<65> t<Hierarchical_instance> p<66> c<62> l<12:8> el<12:21>
n<> u<66> t<Module_instantiation> p<67> c<60> l<12:3> el<12:22>
n<> u<67> t<Module_or_generate_item> p<68> c<66> l<12:3> el<12:22>
n<> u<68> t<Generate_item> p<70> c<67> s<69> l<12:3> el<12:22>
n<> u<69> t<End> p<70> l<13:1> el<13:4>
n<> u<70> t<Generate_begin_end_block> p<71> c<59> l<11:10> el<13:4>
n<> u<71> t<Generate_item> p<74> c<70> l<11:10> el<13:4>
n<> u<72> t<IF> p<74> s<45> l<9:1> el<9:3>
n<> u<73> t<Else> p<74> s<71> l<11:5> el<11:9>
n<> u<74> t<If_generate_construct> p<75> c<72> l<9:1> el<13:4>
n<> u<75> t<Conditional_generate_construct> p<76> c<74> l<9:1> el<13:4>
n<> u<76> t<Module_common_item> p<77> c<75> l<9:1> el<13:4>
n<> u<77> t<Module_or_generate_item> p<78> c<76> l<9:1> el<13:4>
n<> u<78> t<Non_port_module_item> p<79> c<77> l<9:1> el<13:4>
n<> u<79> t<Module_item> p<81> c<78> s<80> l<9:1> el<13:4>
n<> u<80> t<Endmodule> p<81> l<14:1> el<14:10>
n<> u<81> t<Module_declaration> p<82> c<22> l<7:1> el<14:10>
n<> u<82> t<Description> p<148> c<81> s<147> l<7:1> el<14:10>
n<module> u<83> t<Module_keyword> p<87> s<84> l<17:1> el<17:7>
n<dut2> u<84> t<StringConst> p<87> s<86> l<17:8> el<17:12>
n<> u<85> t<Port> p<86> l<17:14> el<17:14>
n<> u<86> t<List_of_ports> p<87> c<85> l<17:13> el<17:15>
n<> u<87> t<Module_nonansi_header> p<146> c<83> s<106> l<17:1> el<17:16>
n<> u<88> t<IntVec_TypeBit> p<89> l<18:12> el<18:15>
n<> u<89> t<Data_type> p<90> c<88> l<18:12> el<18:15>
n<> u<90> t<Data_type_or_implicit> p<100> c<89> s<99> l<18:12> el<18:15>
n<HasSndScratch> u<91> t<StringConst> p<98> s<97> l<18:25> el<18:38>
n<> u<92> t<Number_1Tickb0> p<93> l<18:42> el<18:46>
n<> u<93> t<Primary_literal> p<94> c<92> l<18:42> el<18:46>
n<> u<94> t<Constant_primary> p<95> c<93> l<18:42> el<18:46>
n<> u<95> t<Constant_expression> p<96> c<94> l<18:42> el<18:46>
n<> u<96> t<Constant_mintypmax_expression> p<97> c<95> l<18:42> el<18:46>
n<> u<97> t<Constant_param_expression> p<98> c<96> l<18:42> el<18:46>
n<> u<98> t<Param_assignment> p<99> c<91> l<18:25> el<18:46>
n<> u<99> t<List_of_param_assignments> p<100> c<98> l<18:25> el<18:46>
n<> u<100> t<Local_parameter_declaration> p<101> c<90> l<18:1> el<18:46>
n<> u<101> t<Package_or_generate_item_declaration> p<102> c<100> l<18:1> el<18:47>
n<> u<102> t<Module_or_generate_item_declaration> p<103> c<101> l<18:1> el<18:47>
n<> u<103> t<Module_common_item> p<104> c<102> l<18:1> el<18:47>
n<> u<104> t<Module_or_generate_item> p<105> c<103> l<18:1> el<18:47>
n<> u<105> t<Non_port_module_item> p<106> c<104> l<18:1> el<18:47>
n<> u<106> t<Module_item> p<146> c<105> s<144> l<18:1> el<18:47>
n<HasSndScratch> u<107> t<StringConst> p<108> l<19:5> el<19:18>
n<> u<108> t<Primary_literal> p<109> c<107> l<19:5> el<19:18>
n<> u<109> t<Constant_primary> p<110> c<108> l<19:5> el<19:18>
n<> u<110> t<Constant_expression> p<139> c<109> s<123> l<19:5> el<19:18>
n<gen_rom_snd_scratch> u<111> t<StringConst> p<122> s<120> l<19:28> el<19:47>
n<BAD2> u<112> t<StringConst> p<118> s<117> l<20:3> el<20:7>
n<cond_module> u<113> t<StringConst> p<114> l<20:8> el<20:19>
n<> u<114> t<Name_of_instance> p<117> c<113> s<116> l<20:8> el<20:19>
n<> u<115> t<Ordered_port_connection> p<116> l<20:20> el<20:20>
n<> u<116> t<List_of_port_connections> p<117> c<115> l<20:20> el<20:20>
n<> u<117> t<Hierarchical_instance> p<118> c<114> l<20:8> el<20:21>
n<> u<118> t<Module_instantiation> p<119> c<112> l<20:3> el<20:22>
n<> u<119> t<Module_or_generate_item> p<120> c<118> l<20:3> el<20:22>
n<> u<120> t<Generate_item> p<122> c<119> s<121> l<20:3> el<20:22>
n<> u<121> t<End> p<122> l<21:1> el<21:4>
n<> u<122> t<Generate_begin_end_block> p<123> c<111> l<19:20> el<21:4>
n<> u<123> t<Generate_item> p<139> c<122> s<138> l<19:20> el<21:4>
n<gen_rom_one_scratch> u<124> t<StringConst> p<135> s<133> l<21:18> el<21:37>
n<GOOD2> u<125> t<StringConst> p<131> s<130> l<22:3> el<22:8>
n<cond_module> u<126> t<StringConst> p<127> l<22:9> el<22:20>
n<> u<127> t<Name_of_instance> p<130> c<126> s<129> l<22:9> el<22:20>
n<> u<128> t<Ordered_port_connection> p<129> l<22:21> el<22:21>
n<> u<129> t<List_of_port_connections> p<130> c<128> l<22:21> el<22:21>
n<> u<130> t<Hierarchical_instance> p<131> c<127> l<22:9> el<22:22>
n<> u<131> t<Module_instantiation> p<132> c<125> l<22:3> el<22:23>
n<> u<132> t<Module_or_generate_item> p<133> c<131> l<22:3> el<22:23>
n<> u<133> t<Generate_item> p<135> c<132> s<134> l<22:3> el<22:23>
n<> u<134> t<End> p<135> l<23:1> el<23:4>
n<> u<135> t<Generate_begin_end_block> p<136> c<124> l<21:10> el<23:4>
n<> u<136> t<Generate_item> p<139> c<135> l<21:10> el<23:4>
n<> u<137> t<IF> p<139> s<110> l<19:1> el<19:3>
n<> u<138> t<Else> p<139> s<136> l<21:5> el<21:9>
n<> u<139> t<If_generate_construct> p<140> c<137> l<19:1> el<23:4>
n<> u<140> t<Conditional_generate_construct> p<141> c<139> l<19:1> el<23:4>
n<> u<141> t<Module_common_item> p<142> c<140> l<19:1> el<23:4>
n<> u<142> t<Module_or_generate_item> p<143> c<141> l<19:1> el<23:4>
n<> u<143> t<Non_port_module_item> p<144> c<142> l<19:1> el<23:4>
n<> u<144> t<Module_item> p<146> c<143> s<145> l<19:1> el<23:4>
n<> u<145> t<Endmodule> p<146> l<24:1> el<24:10>
n<> u<146> t<Module_declaration> p<147> c<87> l<17:1> el<24:10>
n<> u<147> t<Description> p<148> c<146> l<17:1> el<24:10>
n<> u<148> t<Source_text> p<149> c<9> l<1:1> el<24:10>
n<> u<149> t<Top_level_rule> c<1> l<1:1> el<25:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/IfElseGen/dut.sv:1:1: No timescale set for "GOOD1".

[WRN:PA0205] ${SURELOG_DIR}/tests/IfElseGen/dut.sv:4:1: No timescale set for "GOOD2".

[WRN:PA0205] ${SURELOG_DIR}/tests/IfElseGen/dut.sv:7:1: No timescale set for "dut1".

[WRN:PA0205] ${SURELOG_DIR}/tests/IfElseGen/dut.sv:17:1: No timescale set for "dut2".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/IfElseGen/dut.sv:1:1: Compile module "work@GOOD1".

[INF:CP0303] ${SURELOG_DIR}/tests/IfElseGen/dut.sv:4:1: Compile module "work@GOOD2".

[INF:CP0303] ${SURELOG_DIR}/tests/IfElseGen/dut.sv:7:1: Compile module "work@dut1".

[INF:CP0303] ${SURELOG_DIR}/tests/IfElseGen/dut.sv:17:1: Compile module "work@dut2".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/IfElseGen/dut.sv:9:20: Compile generate block "work@dut1.gen_rom_snd_scratch".

[INF:CP0335] ${SURELOG_DIR}/tests/IfElseGen/dut.sv:21:10: Compile generate block "work@dut2.gen_rom_one_scratch".

[NTE:EL0503] ${SURELOG_DIR}/tests/IfElseGen/dut.sv:7:1: Top level module "work@dut1".

[NTE:EL0503] ${SURELOG_DIR}/tests/IfElseGen/dut.sv:17:1: Top level module "work@dut2".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
bit_typespec                                           2
constant                                               8
design                                                 1
gen_if_else                                            2
gen_scope                                              4
gen_scope_array                                        4
module_inst                                           13
named_begin                                            4
param_assign                                           4
parameter                                              4
ref_module                                             6
ref_obj                                                2
ref_typespec                                          12
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
bit_typespec                                           2
constant                                               8
design                                                 1
gen_if_else                                            2
gen_scope                                              6
gen_scope_array                                        6
module_inst                                           15
named_begin                                            4
param_assign                                           4
parameter                                              4
ref_module                                             6
ref_obj                                                2
ref_typespec                                          12
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/IfElseGen/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/IfElseGen/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/IfElseGen/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut1)
|vpiElaborated:1
|vpiName:work@dut1
|uhdmallModules:
\_module_inst: work@GOOD1 (work@GOOD1), file:${SURELOG_DIR}/tests/IfElseGen/dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_design: (work@dut1)
  |vpiFullName:work@GOOD1
  |vpiDefName:work@GOOD1
|uhdmallModules:
\_module_inst: work@GOOD2 (work@GOOD2), file:${SURELOG_DIR}/tests/IfElseGen/dut.sv, line:4:1, endln:5:10
  |vpiParent:
  \_design: (work@dut1)
  |vpiFullName:work@GOOD2
  |vpiDefName:work@GOOD2
|uhdmallModules:
\_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/IfElseGen/dut.sv, line:7:1, endln:14:10
  |vpiParent:
  \_design: (work@dut1)
  |vpiFullName:work@dut1
  |vpiParameter:
  \_parameter: (work@dut1.HasSndScratch), line:8:25, endln:8:38
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/IfElseGen/dut.sv, line:7:1, endln:14:10
    |BIN:1
    |vpiTypespec:
    \_ref_typespec: (work@dut1.HasSndScratch)
      |vpiParent:
      \_parameter: (work@dut1.HasSndScratch), line:8:25, endln:8:38
      |vpiFullName:work@dut1.HasSndScratch
      |vpiActual:
      \_bit_typespec: , line:8:12, endln:8:15
    |vpiLocalParam:1
    |vpiName:HasSndScratch
    |vpiFullName:work@dut1.HasSndScratch
  |vpiParamAssign:
  \_param_assign: , line:8:25, endln:8:46
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/IfElseGen/dut.sv, line:7:1, endln:14:10
    |vpiRhs:
    \_constant: , line:8:42, endln:8:46
      |vpiParent:
      \_param_assign: , line:8:25, endln:8:46
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_ref_typespec: (work@dut1)
        |vpiParent:
        \_constant: , line:8:42, endln:8:46
        |vpiFullName:work@dut1
        |vpiActual:
        \_bit_typespec: , line:8:12, endln:8:15
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@dut1.HasSndScratch), line:8:25, endln:8:38
  |vpiDefName:work@dut1
  |vpiGenStmt:
  \_gen_if_else: 
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/IfElseGen/dut.sv, line:7:1, endln:14:10
    |vpiCondition:
    \_ref_obj: (work@dut1.HasSndScratch), line:9:5, endln:9:18
      |vpiParent:
      \_gen_if_else: 
      |vpiName:HasSndScratch
      |vpiFullName:work@dut1.HasSndScratch
    |vpiStmt:
    \_named_begin: (work@dut1.gen_rom_snd_scratch)
      |vpiParent:
      \_gen_if_else: 
      |vpiName:gen_rom_snd_scratch
      |vpiFullName:work@dut1.gen_rom_snd_scratch
      |vpiStmt:
      \_ref_module: work@GOOD1 (cond_module), line:10:9, endln:10:20
        |vpiParent:
        \_named_begin: (work@dut1.gen_rom_snd_scratch)
        |vpiName:cond_module
        |vpiDefName:work@GOOD1
    |vpiElseStmt:
    \_named_begin: (work@dut1.gen_rom_one_scratch)
      |vpiParent:
      \_gen_if_else: 
      |vpiName:gen_rom_one_scratch
      |vpiFullName:work@dut1.gen_rom_one_scratch
      |vpiStmt:
      \_ref_module: work@BAD1 (cond_module), line:12:8, endln:12:19
        |vpiParent:
        \_named_begin: (work@dut1.gen_rom_one_scratch)
        |vpiName:cond_module
        |vpiDefName:work@BAD1
|uhdmallModules:
\_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/IfElseGen/dut.sv, line:17:1, endln:24:10
  |vpiParent:
  \_design: (work@dut1)
  |vpiFullName:work@dut2
  |vpiParameter:
  \_parameter: (work@dut2.HasSndScratch), line:18:25, endln:18:38
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/IfElseGen/dut.sv, line:17:1, endln:24:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@dut2.HasSndScratch)
      |vpiParent:
      \_parameter: (work@dut2.HasSndScratch), line:18:25, endln:18:38
      |vpiFullName:work@dut2.HasSndScratch
      |vpiActual:
      \_bit_typespec: , line:18:12, endln:18:15
    |vpiLocalParam:1
    |vpiName:HasSndScratch
    |vpiFullName:work@dut2.HasSndScratch
  |vpiParamAssign:
  \_param_assign: , line:18:25, endln:18:46
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/IfElseGen/dut.sv, line:17:1, endln:24:10
    |vpiRhs:
    \_constant: , line:18:42, endln:18:46
      |vpiParent:
      \_param_assign: , line:18:25, endln:18:46
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@dut2)
        |vpiParent:
        \_constant: , line:18:42, endln:18:46
        |vpiFullName:work@dut2
        |vpiActual:
        \_bit_typespec: , line:18:12, endln:18:15
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@dut2.HasSndScratch), line:18:25, endln:18:38
  |vpiDefName:work@dut2
  |vpiGenStmt:
  \_gen_if_else: 
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/IfElseGen/dut.sv, line:17:1, endln:24:10
    |vpiCondition:
    \_ref_obj: (work@dut2.HasSndScratch), line:19:5, endln:19:18
      |vpiParent:
      \_gen_if_else: 
      |vpiName:HasSndScratch
      |vpiFullName:work@dut2.HasSndScratch
    |vpiStmt:
    \_named_begin: (work@dut2.gen_rom_snd_scratch)
      |vpiParent:
      \_gen_if_else: 
      |vpiName:gen_rom_snd_scratch
      |vpiFullName:work@dut2.gen_rom_snd_scratch
      |vpiStmt:
      \_ref_module: work@BAD2 (cond_module), line:20:8, endln:20:19
        |vpiParent:
        \_named_begin: (work@dut2.gen_rom_snd_scratch)
        |vpiName:cond_module
        |vpiDefName:work@BAD2
    |vpiElseStmt:
    \_named_begin: (work@dut2.gen_rom_one_scratch)
      |vpiParent:
      \_gen_if_else: 
      |vpiName:gen_rom_one_scratch
      |vpiFullName:work@dut2.gen_rom_one_scratch
      |vpiStmt:
      \_ref_module: work@GOOD2 (cond_module), line:22:9, endln:22:20
        |vpiParent:
        \_named_begin: (work@dut2.gen_rom_one_scratch)
        |vpiName:cond_module
        |vpiDefName:work@GOOD2
|uhdmtopModules:
\_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/IfElseGen/dut.sv, line:7:1, endln:14:10
  |vpiName:work@dut1
  |vpiParameter:
  \_parameter: (work@dut1.HasSndScratch), line:8:25, endln:8:38
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/IfElseGen/dut.sv, line:7:1, endln:14:10
    |BIN:1
    |vpiTypespec:
    \_ref_typespec: (work@dut1.HasSndScratch)
      |vpiParent:
      \_parameter: (work@dut1.HasSndScratch), line:8:25, endln:8:38
      |vpiFullName:work@dut1.HasSndScratch
      |vpiActual:
      \_bit_typespec: , line:8:12, endln:8:15
    |vpiLocalParam:1
    |vpiName:HasSndScratch
    |vpiFullName:work@dut1.HasSndScratch
  |vpiParamAssign:
  \_param_assign: , line:8:25, endln:8:46
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/IfElseGen/dut.sv, line:7:1, endln:14:10
    |vpiRhs:
    \_constant: , line:8:42, endln:8:46
      |vpiParent:
      \_param_assign: , line:8:25, endln:8:46
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_ref_typespec: (work@dut1)
        |vpiParent:
        \_constant: , line:8:42, endln:8:46
        |vpiFullName:work@dut1
        |vpiActual:
        \_bit_typespec: , line:8:12, endln:8:15
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@dut1.HasSndScratch), line:8:25, endln:8:38
  |vpiDefName:work@dut1
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut1.gen_rom_snd_scratch), line:9:20, endln:11:4
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/IfElseGen/dut.sv, line:7:1, endln:14:10
    |vpiName:gen_rom_snd_scratch
    |vpiFullName:work@dut1.gen_rom_snd_scratch
    |vpiGenScope:
    \_gen_scope: (work@dut1.gen_rom_snd_scratch), line:9:20, endln:11:4
      |vpiParent:
      \_gen_scope_array: (work@dut1.gen_rom_snd_scratch), line:9:20, endln:11:4
      |vpiFullName:work@dut1.gen_rom_snd_scratch
      |vpiModule:
      \_module_inst: work@GOOD1 (work@dut1.gen_rom_snd_scratch.cond_module), file:${SURELOG_DIR}/tests/IfElseGen/dut.sv, line:10:3, endln:10:23
        |vpiParent:
        \_gen_scope: (work@dut1.gen_rom_snd_scratch), line:9:20, endln:11:4
        |vpiName:cond_module
        |vpiFullName:work@dut1.gen_rom_snd_scratch.cond_module
        |vpiDefName:work@GOOD1
        |vpiDefFile:${SURELOG_DIR}/tests/IfElseGen/dut.sv
        |vpiDefLineNo:1
|uhdmtopModules:
\_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/IfElseGen/dut.sv, line:17:1, endln:24:10
  |vpiName:work@dut2
  |vpiParameter:
  \_parameter: (work@dut2.HasSndScratch), line:18:25, endln:18:38
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/IfElseGen/dut.sv, line:17:1, endln:24:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@dut2.HasSndScratch)
      |vpiParent:
      \_parameter: (work@dut2.HasSndScratch), line:18:25, endln:18:38
      |vpiFullName:work@dut2.HasSndScratch
      |vpiActual:
      \_bit_typespec: , line:18:12, endln:18:15
    |vpiLocalParam:1
    |vpiName:HasSndScratch
    |vpiFullName:work@dut2.HasSndScratch
  |vpiParamAssign:
  \_param_assign: , line:18:25, endln:18:46
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/IfElseGen/dut.sv, line:17:1, endln:24:10
    |vpiRhs:
    \_constant: , line:18:42, endln:18:46
      |vpiParent:
      \_param_assign: , line:18:25, endln:18:46
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@dut2)
        |vpiParent:
        \_constant: , line:18:42, endln:18:46
        |vpiFullName:work@dut2
        |vpiActual:
        \_bit_typespec: , line:18:12, endln:18:15
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@dut2.HasSndScratch), line:18:25, endln:18:38
  |vpiDefName:work@dut2
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut2.gen_rom_one_scratch), line:21:10, endln:23:4
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/IfElseGen/dut.sv, line:17:1, endln:24:10
    |vpiName:gen_rom_one_scratch
    |vpiFullName:work@dut2.gen_rom_one_scratch
    |vpiGenScope:
    \_gen_scope: (work@dut2.gen_rom_one_scratch), line:21:10, endln:23:4
      |vpiParent:
      \_gen_scope_array: (work@dut2.gen_rom_one_scratch), line:21:10, endln:23:4
      |vpiFullName:work@dut2.gen_rom_one_scratch
      |vpiModule:
      \_module_inst: work@GOOD2 (work@dut2.gen_rom_one_scratch.cond_module), file:${SURELOG_DIR}/tests/IfElseGen/dut.sv, line:22:3, endln:22:23
        |vpiParent:
        \_gen_scope: (work@dut2.gen_rom_one_scratch), line:21:10, endln:23:4
        |vpiName:cond_module
        |vpiFullName:work@dut2.gen_rom_one_scratch.cond_module
        |vpiDefName:work@GOOD2
        |vpiDefFile:${SURELOG_DIR}/tests/IfElseGen/dut.sv
        |vpiDefLineNo:4
\_weaklyReferenced:
\_bit_typespec: , line:8:12, endln:8:15
  |vpiParent:
  \_parameter: (work@dut1.HasSndScratch), line:8:25, endln:8:38
\_bit_typespec: , line:18:12, endln:18:15
  |vpiParent:
  \_parameter: (work@dut2.HasSndScratch), line:18:25, endln:18:38
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/tests/IfElseGen/dut.sv | ${SURELOG_DIR}/build/regression/IfElseGen/roundtrip/dut_000.sv | 10 | 24 |