Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig321/Videos/G1/ip/qsys_top/ocm.ip --block-symbol-file --output-directory=/home/wisig321/Videos/G1/ip/qsys_top/ocm --family=Agilex --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig321/Videos/G1/ip/qsys_top/ocm.ip --synthesis=VERILOG --output-directory=/home/wisig321/Videos/G1/ip/qsys_top/ocm --family=Agilex --part=AGFB014R24B2E2V
Info: ocm: "Transforming system: ocm"
Info: ocm: "Naming system components in system: ocm"
Info: ocm: "Processing generation queue"
Info: ocm: "Generating: ocm"
Info: ocm: "Generating: ocm_altera_avalon_onchip_memory2_1936_j6myyca"
Info: altera_avalon_onchip_memory2_inst: Starting RTL generation for module 'ocm_altera_avalon_onchip_memory2_1936_j6myyca'
Info: altera_avalon_onchip_memory2_inst:   Generation command is [exec /home/wisig321/intelFPGA_pro/22.4/quartus/linux64//perl/bin/perl -I /home/wisig321/intelFPGA_pro/22.4/quartus/linux64//perl/lib -I /home/wisig321/intelFPGA_pro/22.4/quartus/sopc_builder/bin/europa -I /home/wisig321/intelFPGA_pro/22.4/quartus/sopc_builder/bin/perl_lib -I /home/wisig321/intelFPGA_pro/22.4/quartus/sopc_builder/bin -I /home/wisig321/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/common -I /home/wisig321/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/wisig321/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ocm_altera_avalon_onchip_memory2_1936_j6myyca --dir=/tmp/alt9703_5076719958116123670.dir/0001_altera_avalon_onchip_memory2_inst_gen/ --quartus_dir=/home/wisig321/intelFPGA_pro/22.4/quartus --verilog --config=/tmp/alt9703_5076719958116123670.dir/0001_altera_avalon_onchip_memory2_inst_gen//ocm_altera_avalon_onchip_memory2_1936_j6myyca_component_configuration.pl  --do_build_sim=0  ]
Info: altera_avalon_onchip_memory2_inst: Done RTL generation for module 'ocm_altera_avalon_onchip_memory2_1936_j6myyca'
Info: ocm: Done "ocm" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
