<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../da/d5c/xz__config_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac55a00c5b92ce72a3f634715f1adce57"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a72a2f01277e33ba529449842a1aeef2c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a880118f9935e4d421be357d112a6b882"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:a880118f9935e4d421be357d112a6b882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a2f01277e33ba529449842a1aeef2c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a72a2f01277e33ba529449842a1aeef2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167e3564edc2442dc0b956b800bc2b7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a167e3564edc2442dc0b956b800bc2b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac55a00c5b92ce72a3f634715f1adce57"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac55a00c5b92ce72a3f634715f1adce57">EAX</a></td></tr>
<tr class="separator:ac55a00c5b92ce72a3f634715f1adce57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8fdcf81514f213d923439e541149ee6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad67688a5bcf77129760e357f3d529885"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8be61c440043bdc7e4fd7493ab4bb66f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a8be61c440043bdc7e4fd7493ab4bb66f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a8be61c440043bdc7e4fd7493ab4bb66f">More...</a><br /></td></tr>
<tr class="separator:a8be61c440043bdc7e4fd7493ab4bb66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78a308e99563413c4925fc0be5a71ce6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a78a308e99563413c4925fc0be5a71ce6"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a78a308e99563413c4925fc0be5a71ce6">More...</a><br /></td></tr>
<tr class="separator:a78a308e99563413c4925fc0be5a71ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25194d258efda17dc7966295f86a12ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a25194d258efda17dc7966295f86a12ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a25194d258efda17dc7966295f86a12ec">More...</a><br /></td></tr>
<tr class="separator:a25194d258efda17dc7966295f86a12ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2acc429686b18c15627a3807c55d7e47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a2acc429686b18c15627a3807c55d7e47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a2acc429686b18c15627a3807c55d7e47">More...</a><br /></td></tr>
<tr class="separator:a2acc429686b18c15627a3807c55d7e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8624a7fd743b053f8597c6cd27b8de72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:a8624a7fd743b053f8597c6cd27b8de72"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a8624a7fd743b053f8597c6cd27b8de72">More...</a><br /></td></tr>
<tr class="separator:a8624a7fd743b053f8597c6cd27b8de72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad62fcf99cae1ff86b8c05d67822c52dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:ad62fcf99cae1ff86b8c05d67822c52dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#ad62fcf99cae1ff86b8c05d67822c52dd">More...</a><br /></td></tr>
<tr class="separator:ad62fcf99cae1ff86b8c05d67822c52dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1efda80c89ab4722ff7a3f6add41c564"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:a1efda80c89ab4722ff7a3f6add41c564"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a1efda80c89ab4722ff7a3f6add41c564">More...</a><br /></td></tr>
<tr class="separator:a1efda80c89ab4722ff7a3f6add41c564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26bbe7637428fcb661a9da08dc574991"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a26bbe7637428fcb661a9da08dc574991"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor <a class="el" href="../../d5/d01/lxdialog_8c.html#d5/d41/structMode">Mode</a> Execution Protection.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a26bbe7637428fcb661a9da08dc574991">More...</a><br /></td></tr>
<tr class="separator:a26bbe7637428fcb661a9da08dc574991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2664f4a25a1c55aed1f841d8dfefdb10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:a2664f4a25a1c55aed1f841d8dfefdb10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a2664f4a25a1c55aed1f841d8dfefdb10">More...</a><br /></td></tr>
<tr class="separator:a2664f4a25a1c55aed1f841d8dfefdb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a076ecf15a5f4e472953f09ee2b77519e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:a076ecf15a5f4e472953f09ee2b77519e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a076ecf15a5f4e472953f09ee2b77519e">More...</a><br /></td></tr>
<tr class="separator:a076ecf15a5f4e472953f09ee2b77519e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9825cebd4e6415166286475c46ea337c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:a9825cebd4e6415166286475c46ea337c"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a9825cebd4e6415166286475c46ea337c">More...</a><br /></td></tr>
<tr class="separator:a9825cebd4e6415166286475c46ea337c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a743cdccedac0d2bbbfd3fae0bbf1c328"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a743cdccedac0d2bbbfd3fae0bbf1c328"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a743cdccedac0d2bbbfd3fae0bbf1c328">More...</a><br /></td></tr>
<tr class="separator:a743cdccedac0d2bbbfd3fae0bbf1c328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f518b11c9139f05349d5a8ba54f787a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a9f518b11c9139f05349d5a8ba54f787a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a9f518b11c9139f05349d5a8ba54f787a">More...</a><br /></td></tr>
<tr class="separator:a9f518b11c9139f05349d5a8ba54f787a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a186353e33d174d3483bf9dd943ade6b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a186353e33d174d3483bf9dd943ade6b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a186353e33d174d3483bf9dd943ade6b1">More...</a><br /></td></tr>
<tr class="separator:a186353e33d174d3483bf9dd943ade6b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4897cae93a8cf1eb06f0a7d57d14fc27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a4897cae93a8cf1eb06f0a7d57d14fc27"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a4897cae93a8cf1eb06f0a7d57d14fc27">More...</a><br /></td></tr>
<tr class="separator:a4897cae93a8cf1eb06f0a7d57d14fc27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2a628f32fea4815bd1e07d22ac133e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:ab2a628f32fea4815bd1e07d22ac133e4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#ab2a628f32fea4815bd1e07d22ac133e4">More...</a><br /></td></tr>
<tr class="separator:ab2a628f32fea4815bd1e07d22ac133e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae62a42b314b2601ef05a74f52123a30c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:ae62a42b314b2601ef05a74f52123a30c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#ae62a42b314b2601ef05a74f52123a30c">More...</a><br /></td></tr>
<tr class="separator:ae62a42b314b2601ef05a74f52123a30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82e808dbd4dda36278988bb2c1e92cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:aa82e808dbd4dda36278988bb2c1e92cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#aa82e808dbd4dda36278988bb2c1e92cc">More...</a><br /></td></tr>
<tr class="separator:aa82e808dbd4dda36278988bb2c1e92cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1210ee9506e9b828df730cf6da6883c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:a1210ee9506e9b828df730cf6da6883c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a1210ee9506e9b828df730cf6da6883c6">More...</a><br /></td></tr>
<tr class="separator:a1210ee9506e9b828df730cf6da6883c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49216018b563ad656f8773a273d28156"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a49216018b563ad656f8773a273d28156"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a49216018b563ad656f8773a273d28156">More...</a><br /></td></tr>
<tr class="separator:a49216018b563ad656f8773a273d28156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cc435254c096cb15b45256fc57c6b12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a7cc435254c096cb15b45256fc57c6b12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor <a class="el" href="../../d5/d01/lxdialog_8c.html#d5/d41/structMode">Mode</a> Access Prevention.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a7cc435254c096cb15b45256fc57c6b12">More...</a><br /></td></tr>
<tr class="separator:a7cc435254c096cb15b45256fc57c6b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d7ecbb72c03bcf3f17f1f76c826afc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:a3d7ecbb72c03bcf3f17f1f76c826afc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a3d7ecbb72c03bcf3f17f1f76c826afc0">More...</a><br /></td></tr>
<tr class="separator:a3d7ecbb72c03bcf3f17f1f76c826afc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59d0003a0033790eb7b9853301d5862f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a59d0003a0033790eb7b9853301d5862f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a59d0003a0033790eb7b9853301d5862f">More...</a><br /></td></tr>
<tr class="separator:a59d0003a0033790eb7b9853301d5862f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08481bed8d7acc9305791277e927f98e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:a08481bed8d7acc9305791277e927f98e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a08481bed8d7acc9305791277e927f98e">More...</a><br /></td></tr>
<tr class="separator:a08481bed8d7acc9305791277e927f98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e1fdd092cad86e01c4a5e6bc0f6a600"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a2e1fdd092cad86e01c4a5e6bc0f6a600"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a2e1fdd092cad86e01c4a5e6bc0f6a600">More...</a><br /></td></tr>
<tr class="separator:a2e1fdd092cad86e01c4a5e6bc0f6a600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a240b008963dc006a1c4fae7efc9045f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a240b008963dc006a1c4fae7efc9045f9"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a240b008963dc006a1c4fae7efc9045f9">More...</a><br /></td></tr>
<tr class="separator:a240b008963dc006a1c4fae7efc9045f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10468be841747bc46aca3008f77b2f75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:a10468be841747bc46aca3008f77b2f75"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a10468be841747bc46aca3008f77b2f75">More...</a><br /></td></tr>
<tr class="separator:a10468be841747bc46aca3008f77b2f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a5aa1de89e194f94945b940aa44d68b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:a4a5aa1de89e194f94945b940aa44d68b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a4a5aa1de89e194f94945b940aa44d68b">More...</a><br /></td></tr>
<tr class="separator:a4a5aa1de89e194f94945b940aa44d68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f58c094e9dc7262a43614d137d5011c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a7f58c094e9dc7262a43614d137d5011c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a7f58c094e9dc7262a43614d137d5011c">More...</a><br /></td></tr>
<tr class="separator:a7f58c094e9dc7262a43614d137d5011c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9088b8e38c958438ec20942b122e402f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a9088b8e38c958438ec20942b122e402f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a9088b8e38c958438ec20942b122e402f">More...</a><br /></td></tr>
<tr class="separator:a9088b8e38c958438ec20942b122e402f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e8539dd06edf70d2dd5cdbff8c47577"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a3e8539dd06edf70d2dd5cdbff8c47577"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a3e8539dd06edf70d2dd5cdbff8c47577">More...</a><br /></td></tr>
<tr class="separator:a3e8539dd06edf70d2dd5cdbff8c47577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ddc8b80cd88b113c85bbb8fed5a0a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:a91ddc8b80cd88b113c85bbb8fed5a0a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../dd/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d442_1_1_0d455.html#a91ddc8b80cd88b113c85bbb8fed5a0a9">More...</a><br /></td></tr>
<tr class="separator:a91ddc8b80cd88b113c85bbb8fed5a0a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad67688a5bcf77129760e357f3d529885"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad67688a5bcf77129760e357f3d529885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6c7da5c0d14ff556e674c7cb0dba356"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ae6c7da5c0d14ff556e674c7cb0dba356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8fdcf81514f213d923439e541149ee6"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af8fdcf81514f213d923439e541149ee6">EBX</a></td></tr>
<tr class="separator:af8fdcf81514f213d923439e541149ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f05f67d00a92f18838756624580086"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6ac8b5c518ac466c44ed3c6714fe7aba"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a95f0912e60dbe619a7c9697868bd2734"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a95f0912e60dbe619a7c9697868bd2734"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#a95f0912e60dbe619a7c9697868bd2734">More...</a><br /></td></tr>
<tr class="separator:a95f0912e60dbe619a7c9697868bd2734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa25410da572a35a6c307f406599b3d02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:aa25410da572a35a6c307f406599b3d02"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#aa25410da572a35a6c307f406599b3d02">More...</a><br /></td></tr>
<tr class="separator:aa25410da572a35a6c307f406599b3d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36ecf69c1292403ec0991cc081ec93ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a36ecf69c1292403ec0991cc081ec93ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">User <a class="el" href="../../d5/d01/lxdialog_8c.html#d5/d41/structMode">Mode</a> Instruction Prevention.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#a36ecf69c1292403ec0991cc081ec93ab">More...</a><br /></td></tr>
<tr class="separator:a36ecf69c1292403ec0991cc081ec93ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e86c2c080b011fe3f8089d5d9a2eaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:ab4e86c2c080b011fe3f8089d5d9a2eaa"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#ab4e86c2c080b011fe3f8089d5d9a2eaa">More...</a><br /></td></tr>
<tr class="separator:ab4e86c2c080b011fe3f8089d5d9a2eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74502bd9319da21c3b2832424d77cc15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a74502bd9319da21c3b2832424d77cc15"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#a74502bd9319da21c3b2832424d77cc15">More...</a><br /></td></tr>
<tr class="separator:a74502bd9319da21c3b2832424d77cc15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb32994401873eec06b771fdd542f7f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:afb32994401873eec06b771fdd542f7f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#afb32994401873eec06b771fdd542f7f6">More...</a><br /></td></tr>
<tr class="separator:afb32994401873eec06b771fdd542f7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d45aa76bddf980974e6f0f42c4ca49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:ab4d45aa76bddf980974e6f0f42c4ca49"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#ab4d45aa76bddf980974e6f0f42c4ca49">More...</a><br /></td></tr>
<tr class="separator:ab4d45aa76bddf980974e6f0f42c4ca49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5960629a666c372cda823422c85979"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:aba5960629a666c372cda823422c85979"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#aba5960629a666c372cda823422c85979">More...</a><br /></td></tr>
<tr class="separator:aba5960629a666c372cda823422c85979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a124ba5df6b7147398d3de7b53e0351a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a124ba5df6b7147398d3de7b53e0351a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#a124ba5df6b7147398d3de7b53e0351a3">More...</a><br /></td></tr>
<tr class="separator:a124ba5df6b7147398d3de7b53e0351a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73856f22c0452661be102a5894f4a266"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a73856f22c0452661be102a5894f4a266"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#a73856f22c0452661be102a5894f4a266">More...</a><br /></td></tr>
<tr class="separator:a73856f22c0452661be102a5894f4a266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884ea4528bdc7a9031b2aced5c484596"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a884ea4528bdc7a9031b2aced5c484596"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#a884ea4528bdc7a9031b2aced5c484596">More...</a><br /></td></tr>
<tr class="separator:a884ea4528bdc7a9031b2aced5c484596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4bcb1d6c17045b378f6d167db72f7e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:ad4bcb1d6c17045b378f6d167db72f7e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#ad4bcb1d6c17045b378f6d167db72f7e1">More...</a><br /></td></tr>
<tr class="separator:ad4bcb1d6c17045b378f6d167db72f7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1fa26183f439a1b1af4f974322b3a76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:ad1fa26183f439a1b1af4f974322b3a76"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#ad1fa26183f439a1b1af4f974322b3a76">More...</a><br /></td></tr>
<tr class="separator:ad1fa26183f439a1b1af4f974322b3a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae96ffc9515b47e2f60d1301622926367"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:ae96ffc9515b47e2f60d1301622926367"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#ae96ffc9515b47e2f60d1301622926367">More...</a><br /></td></tr>
<tr class="separator:ae96ffc9515b47e2f60d1301622926367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8fe87b3f9a5f5ec7c8787fa4c327c3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:ab8fe87b3f9a5f5ec7c8787fa4c327c3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#ab8fe87b3f9a5f5ec7c8787fa4c327c3b">More...</a><br /></td></tr>
<tr class="separator:ab8fe87b3f9a5f5ec7c8787fa4c327c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c66ae0c49dded60d56a1cb5672df25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:ae7c66ae0c49dded60d56a1cb5672df25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#ae7c66ae0c49dded60d56a1cb5672df25">More...</a><br /></td></tr>
<tr class="separator:ae7c66ae0c49dded60d56a1cb5672df25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f89e77f77b39268a662487ec2109e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:ab3f89e77f77b39268a662487ec2109e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#ab3f89e77f77b39268a662487ec2109e6">More...</a><br /></td></tr>
<tr class="separator:ab3f89e77f77b39268a662487ec2109e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2da07689ee83a4343e7ad60efef92101"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:a2da07689ee83a4343e7ad60efef92101"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#a2da07689ee83a4343e7ad60efef92101">More...</a><br /></td></tr>
<tr class="separator:a2da07689ee83a4343e7ad60efef92101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0909a4ec27f3cedb0d4f816197f50a9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:a0909a4ec27f3cedb0d4f816197f50a9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#a0909a4ec27f3cedb0d4f816197f50a9f">More...</a><br /></td></tr>
<tr class="separator:a0909a4ec27f3cedb0d4f816197f50a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0dfba07ecba49fad9303e2d76d31cb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:ae0dfba07ecba49fad9303e2d76d31cb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#ae0dfba07ecba49fad9303e2d76d31cb1">More...</a><br /></td></tr>
<tr class="separator:ae0dfba07ecba49fad9303e2d76d31cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b82df3a9d433d7986e5db3b10a72706"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a1b82df3a9d433d7986e5db3b10a72706"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#a1b82df3a9d433d7986e5db3b10a72706">More...</a><br /></td></tr>
<tr class="separator:a1b82df3a9d433d7986e5db3b10a72706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eb81d59187ac3901450c6762a389260"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a2eb81d59187ac3901450c6762a389260"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#a2eb81d59187ac3901450c6762a389260">More...</a><br /></td></tr>
<tr class="separator:a2eb81d59187ac3901450c6762a389260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7916a202fe684fe8cc4a76abcc8875d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:ae7916a202fe684fe8cc4a76abcc8875d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#ae7916a202fe684fe8cc4a76abcc8875d">More...</a><br /></td></tr>
<tr class="separator:ae7916a202fe684fe8cc4a76abcc8875d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352c62599f337f6435b9767965a45d5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:a352c62599f337f6435b9767965a45d5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#a352c62599f337f6435b9767965a45d5c">More...</a><br /></td></tr>
<tr class="separator:a352c62599f337f6435b9767965a45d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a997b5a9f5f347b6cd6184b9c1c214bec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:a997b5a9f5f347b6cd6184b9c1c214bec"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#a997b5a9f5f347b6cd6184b9c1c214bec">More...</a><br /></td></tr>
<tr class="separator:a997b5a9f5f347b6cd6184b9c1c214bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c04bd2bc3c261668542927581e9515"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a44c04bd2bc3c261668542927581e9515"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#a44c04bd2bc3c261668542927581e9515">More...</a><br /></td></tr>
<tr class="separator:a44c04bd2bc3c261668542927581e9515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5519a3a324d0eccce2bc62999950894"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:ab5519a3a324d0eccce2bc62999950894"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../df/d1d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d484.html#ab5519a3a324d0eccce2bc62999950894">More...</a><br /></td></tr>
<tr class="separator:ab5519a3a324d0eccce2bc62999950894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ac8b5c518ac466c44ed3c6714fe7aba"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6ac8b5c518ac466c44ed3c6714fe7aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47aac9d8305d72e2ccac39e56e823be2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a47aac9d8305d72e2ccac39e56e823be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f05f67d00a92f18838756624580086"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a75f05f67d00a92f18838756624580086">ECX</a></td></tr>
<tr class="separator:a75f05f67d00a92f18838756624580086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9beb1ae9538e6198aa3d2d267fa8d59f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab9f4c5f13fc26eef1887b763c4062ac5"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5f54804d6f090f65b7590789c54204d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a5f54804d6f090f65b7590789c54204d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#a5f54804d6f090f65b7590789c54204d5">More...</a><br /></td></tr>
<tr class="separator:a5f54804d6f090f65b7590789c54204d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a357944a63b19ca8a9b2c5afa3b199a59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a357944a63b19ca8a9b2c5afa3b199a59"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#a357944a63b19ca8a9b2c5afa3b199a59">More...</a><br /></td></tr>
<tr class="separator:a357944a63b19ca8a9b2c5afa3b199a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc1a92f7d828e2369183b779b6160e60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:acc1a92f7d828e2369183b779b6160e60"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#acc1a92f7d828e2369183b779b6160e60">More...</a><br /></td></tr>
<tr class="separator:acc1a92f7d828e2369183b779b6160e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9b44b1f73bd09157d30c78ed220f564"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:aa9b44b1f73bd09157d30c78ed220f564"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#aa9b44b1f73bd09157d30c78ed220f564">More...</a><br /></td></tr>
<tr class="separator:aa9b44b1f73bd09157d30c78ed220f564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a784bcf04833abf0586f345dba9bd15e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a784bcf04833abf0586f345dba9bd15e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#a784bcf04833abf0586f345dba9bd15e5">More...</a><br /></td></tr>
<tr class="separator:a784bcf04833abf0586f345dba9bd15e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff8eec4d79b23e0adeac4e00aaca59d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:aff8eec4d79b23e0adeac4e00aaca59d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#aff8eec4d79b23e0adeac4e00aaca59d0">More...</a><br /></td></tr>
<tr class="separator:aff8eec4d79b23e0adeac4e00aaca59d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a689e5803447c4792bd24218473fc1bfd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a689e5803447c4792bd24218473fc1bfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#a689e5803447c4792bd24218473fc1bfd">More...</a><br /></td></tr>
<tr class="separator:a689e5803447c4792bd24218473fc1bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f53e389beb4a8f0c001825913c7bf69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a6f53e389beb4a8f0c001825913c7bf69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#a6f53e389beb4a8f0c001825913c7bf69">More...</a><br /></td></tr>
<tr class="separator:a6f53e389beb4a8f0c001825913c7bf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeab56a7d5392c2782abab859a520e3a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:aeab56a7d5392c2782abab859a520e3a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#aeab56a7d5392c2782abab859a520e3a7">More...</a><br /></td></tr>
<tr class="separator:aeab56a7d5392c2782abab859a520e3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4bd7b8075a8244a6ce0acf8cfedcc62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:ac4bd7b8075a8244a6ce0acf8cfedcc62"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#ac4bd7b8075a8244a6ce0acf8cfedcc62">More...</a><br /></td></tr>
<tr class="separator:ac4bd7b8075a8244a6ce0acf8cfedcc62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f8ec109b6ba7ad8b04755c76175f30f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a9f8ec109b6ba7ad8b04755c76175f30f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#a9f8ec109b6ba7ad8b04755c76175f30f">More...</a><br /></td></tr>
<tr class="separator:a9f8ec109b6ba7ad8b04755c76175f30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc3b9210f83b91547b39a0fe973df65a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:afc3b9210f83b91547b39a0fe973df65a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#afc3b9210f83b91547b39a0fe973df65a">More...</a><br /></td></tr>
<tr class="separator:afc3b9210f83b91547b39a0fe973df65a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3436bafff86a9f51e6b11c5f6a631428"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a3436bafff86a9f51e6b11c5f6a631428"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#a3436bafff86a9f51e6b11c5f6a631428">More...</a><br /></td></tr>
<tr class="separator:a3436bafff86a9f51e6b11c5f6a631428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad908f0124ab2fc062ab0a0b93ddfe785"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:ad908f0124ab2fc062ab0a0b93ddfe785"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#ad908f0124ab2fc062ab0a0b93ddfe785">More...</a><br /></td></tr>
<tr class="separator:ad908f0124ab2fc062ab0a0b93ddfe785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5227a1aa2a8cc10e9e9e788355474ec5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a5227a1aa2a8cc10e9e9e788355474ec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#a5227a1aa2a8cc10e9e9e788355474ec5">More...</a><br /></td></tr>
<tr class="separator:a5227a1aa2a8cc10e9e9e788355474ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad75a08766bb5f3d42703a9ecf0d7a2a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:ad75a08766bb5f3d42703a9ecf0d7a2a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#ad75a08766bb5f3d42703a9ecf0d7a2a3">More...</a><br /></td></tr>
<tr class="separator:ad75a08766bb5f3d42703a9ecf0d7a2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0d93ac00d2b44b7c459136e9b451e2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:af0d93ac00d2b44b7c459136e9b451e2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#af0d93ac00d2b44b7c459136e9b451e2f">More...</a><br /></td></tr>
<tr class="separator:af0d93ac00d2b44b7c459136e9b451e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1381c9d3e51f9b7e0f49cbab799ee19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:af1381c9d3e51f9b7e0f49cbab799ee19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#af1381c9d3e51f9b7e0f49cbab799ee19">More...</a><br /></td></tr>
<tr class="separator:af1381c9d3e51f9b7e0f49cbab799ee19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a7dcbcaa94b0e8c4284e16468c6fb20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a3a7dcbcaa94b0e8c4284e16468c6fb20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#a3a7dcbcaa94b0e8c4284e16468c6fb20">More...</a><br /></td></tr>
<tr class="separator:a3a7dcbcaa94b0e8c4284e16468c6fb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ce4961454161959e217922489fe088d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a8ce4961454161959e217922489fe088d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#a8ce4961454161959e217922489fe088d">More...</a><br /></td></tr>
<tr class="separator:a8ce4961454161959e217922489fe088d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae87ff640e9a21ad81e3558974ac21c84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:ae87ff640e9a21ad81e3558974ac21c84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#ae87ff640e9a21ad81e3558974ac21c84">More...</a><br /></td></tr>
<tr class="separator:ae87ff640e9a21ad81e3558974ac21c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af02954b4237196067ba2589791b8e4cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:af02954b4237196067ba2589791b8e4cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#af02954b4237196067ba2589791b8e4cb">More...</a><br /></td></tr>
<tr class="separator:af02954b4237196067ba2589791b8e4cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a304621483dffc36c97df0bf4cc975818"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:a304621483dffc36c97df0bf4cc975818"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#a304621483dffc36c97df0bf4cc975818">More...</a><br /></td></tr>
<tr class="separator:a304621483dffc36c97df0bf4cc975818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a389f09582c35a4a670bac61f04fdb490"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a389f09582c35a4a670bac61f04fdb490"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#a389f09582c35a4a670bac61f04fdb490">More...</a><br /></td></tr>
<tr class="separator:a389f09582c35a4a670bac61f04fdb490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5943ea38d51172ede531bd7eef2061ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:a5943ea38d51172ede531bd7eef2061ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#a5943ea38d51172ede531bd7eef2061ed">More...</a><br /></td></tr>
<tr class="separator:a5943ea38d51172ede531bd7eef2061ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f28b3c6d2fb4fe4c8211be1e895bb29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:a7f28b3c6d2fb4fe4c8211be1e895bb29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#a7f28b3c6d2fb4fe4c8211be1e895bb29">More...</a><br /></td></tr>
<tr class="separator:a7f28b3c6d2fb4fe4c8211be1e895bb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a194136f586fc4e4d055eea24a969e071"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a194136f586fc4e4d055eea24a969e071"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#a194136f586fc4e4d055eea24a969e071">More...</a><br /></td></tr>
<tr class="separator:a194136f586fc4e4d055eea24a969e071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7f4b787be9a2178e26674172f3e7d3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:ae7f4b787be9a2178e26674172f3e7d3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#ae7f4b787be9a2178e26674172f3e7d3f">More...</a><br /></td></tr>
<tr class="separator:ae7f4b787be9a2178e26674172f3e7d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b656badbc142b9ec1cbc88217156ff2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a7b656badbc142b9ec1cbc88217156ff2"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#a7b656badbc142b9ec1cbc88217156ff2">More...</a><br /></td></tr>
<tr class="separator:a7b656badbc142b9ec1cbc88217156ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b53785554ed0b010f0f246923605916"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a4b53785554ed0b010f0f246923605916"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d0/d21/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d450_1_1_0d520.html#a4b53785554ed0b010f0f246923605916">More...</a><br /></td></tr>
<tr class="separator:a4b53785554ed0b010f0f246923605916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9f4c5f13fc26eef1887b763c4062ac5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab9f4c5f13fc26eef1887b763c4062ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc66e0a2197d2591976783dae9e82862"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:adc66e0a2197d2591976783dae9e82862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9beb1ae9538e6198aa3d2d267fa8d59f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a9beb1ae9538e6198aa3d2d267fa8d59f">EDX</a></td></tr>
<tr class="separator:a9beb1ae9538e6198aa3d2d267fa8d59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../da/d5c/xz__config_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac55a00c5b92ce72a3f634715f1adce57">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af8fdcf81514f213d923439e541149ee6">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a75f05f67d00a92f18838756624580086">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a9beb1ae9538e6198aa3d2d267fa8d59f">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a75f05f67d00a92f18838756624580086"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a75f05f67d00a92f18838756624580086">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@445 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a9beb1ae9538e6198aa3d2d267fa8d59f"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a9beb1ae9538e6198aa3d2d267fa8d59f">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@450 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ac55a00c5b92ce72a3f634715f1adce57"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac55a00c5b92ce72a3f634715f1adce57">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@440 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_af8fdcf81514f213d923439e541149ee6"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af8fdcf81514f213d923439e541149ee6">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@442 EBX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac55a00c5b92ce72a3f634715f1adce57">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af8fdcf81514f213d923439e541149ee6">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a75f05f67d00a92f18838756624580086">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a9beb1ae9538e6198aa3d2d267fa8d59f">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00219">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="ac55a00c5b92ce72a3f634715f1adce57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac55a00c5b92ce72a3f634715f1adce57">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="af8fdcf81514f213d923439e541149ee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8fdcf81514f213d923439e541149ee6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00219">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<a id="a75f05f67d00a92f18838756624580086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f05f67d00a92f18838756624580086">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00219">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<a id="a9beb1ae9538e6198aa3d2d267fa8d59f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9beb1ae9538e6198aa3d2d267fa8d59f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
