{"sha": "ad52126ec303c6c493620978d9c1316768779d8b", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YWQ1MjEyNmVjMzAzYzZjNDkzNjIwOTc4ZDljMTMxNjc2ODc3OWQ4Yg==", "commit": {"author": {"name": "Igor Zamyatin", "email": "igor.zamyatin@intel.com", "date": "2014-12-16T08:35:29Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2014-12-16T08:35:29Z"}, "message": "i386.c (ix86_address_cost): Add explicit restriction to RTL level for the check for PIC register.\n\ngcc/\n\t* config/i386/i386.c (ix86_address_cost): Add explicit restriction\n\tto RTL level for the check for PIC register.\n\nFrom-SVN: r218777", "tree": {"sha": "7395d20297882c963cbefd73a0ebd2fafb8108cd", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/7395d20297882c963cbefd73a0ebd2fafb8108cd"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/ad52126ec303c6c493620978d9c1316768779d8b", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ad52126ec303c6c493620978d9c1316768779d8b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ad52126ec303c6c493620978d9c1316768779d8b", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ad52126ec303c6c493620978d9c1316768779d8b/comments", "author": {"login": "Garra1980", "id": 25365940, "node_id": "MDQ6VXNlcjI1MzY1OTQw", "avatar_url": "https://avatars.githubusercontent.com/u/25365940?v=4", "gravatar_id": "", "url": "https://api.github.com/users/Garra1980", "html_url": "https://github.com/Garra1980", "followers_url": "https://api.github.com/users/Garra1980/followers", "following_url": "https://api.github.com/users/Garra1980/following{/other_user}", "gists_url": "https://api.github.com/users/Garra1980/gists{/gist_id}", "starred_url": "https://api.github.com/users/Garra1980/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/Garra1980/subscriptions", "organizations_url": "https://api.github.com/users/Garra1980/orgs", "repos_url": "https://api.github.com/users/Garra1980/repos", "events_url": "https://api.github.com/users/Garra1980/events{/privacy}", "received_events_url": "https://api.github.com/users/Garra1980/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "744868aa9cd16183d92285eda5e3749aca79c5a5", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/744868aa9cd16183d92285eda5e3749aca79c5a5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/744868aa9cd16183d92285eda5e3749aca79c5a5"}], "stats": {"total": 15, "additions": 11, "deletions": 4}, "files": [{"sha": "36dcc97dfb82bf94d925bf67e774dcf69b2c4447", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ad52126ec303c6c493620978d9c1316768779d8b/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ad52126ec303c6c493620978d9c1316768779d8b/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=ad52126ec303c6c493620978d9c1316768779d8b", "patch": "@@ -1,3 +1,8 @@\n+2014-12-16  Igor Zamyatin  <igor.zamyatin@intel.com>\n+\n+\t* config/i386/i386.c (ix86_address_cost): Add explicit restriction\n+\tto RTL level for the check for PIC register.\n+\n 2014-12-16  Uros Bizjak  <ubizjak@gmail.com>\n \n \t* config/i386/gnu-user.h (TARGET_CAN_SPLIT_STACK): Move from here ..."}, {"sha": "72c1219c4c00e600dbaa7e954a8b112fbb987400", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 6, "deletions": 4, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ad52126ec303c6c493620978d9c1316768779d8b/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ad52126ec303c6c493620978d9c1316768779d8b/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=ad52126ec303c6c493620978d9c1316768779d8b", "patch": "@@ -12831,12 +12831,14 @@ ix86_address_cost (rtx x, machine_mode, addr_space_t, bool)\n      Therefore only \"pic_offset_table_rtx\" could be hoisted out, which is not\n      profitable for x86.  */\n   if (parts.base\n-      && (!pic_offset_table_rtx\n-\t  || REGNO (pic_offset_table_rtx) != REGNO(parts.base))\n+      && (current_pass->type == GIMPLE_PASS\n+\t  || (!pic_offset_table_rtx\n+\t      || REGNO (pic_offset_table_rtx) != REGNO(parts.base)))\n       && (!REG_P (parts.base) || REGNO (parts.base) >= FIRST_PSEUDO_REGISTER)\n       && parts.index\n-      && (!pic_offset_table_rtx\n-\t  || REGNO (pic_offset_table_rtx) != REGNO(parts.index))\n+      && (current_pass->type == GIMPLE_PASS\n+\t  || (!pic_offset_table_rtx\n+\t      || REGNO (pic_offset_table_rtx) != REGNO(parts.index)))\n       && (!REG_P (parts.index) || REGNO (parts.index) >= FIRST_PSEUDO_REGISTER)\n       && parts.base != parts.index)\n     cost++;"}]}