<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Global buffers - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon.svg">
        <link rel="shortcut icon" href="../../favicon.png">
        <link rel="stylesheet" href="../../css/variables.css">
        <link rel="stylesheet" href="../../css/general.css">
        <link rel="stylesheet" href="../../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="global-buffers"><a class="header" href="#global-buffers">Global buffers</a></h1>
<p>TODO: document</p>
<h2 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h2>
<p>The <code>CLKB.*</code> tiles use two bitstream tiles:</p>
<ul>
<li>tile 0: 4×80 tile located in the clock spine column, in the bits corresponding to the bottom interconnect row</li>
<li>tile 1: 4×16 tile located in the clock spine column, in the bits corresponding to the low special area (used for bottom <code>IOB</code> tiles and clock rows in normal columns)</li>
</ul>
<p>The <code>CLKT.*</code> tiles use two bitstream tiles:</p>
<ul>
<li>tile 0: 4×80 tile located in the clock spine column, in the bits corresponding to the top interconnect row</li>
<li>tile 1: 4×16 tile located in the clock spine column, in the bits corresponding to the high special area (used for top <code>IOB</code> tiles and clock rows in normal columns)</li>
</ul>
<p>Each tile comes in three variants:</p>
<ul>
<li><code>*.V2</code>: used on Virtex 2 devices</li>
<li><code>*.V2P</code>: used on Virtex 2 Pro devices with <code>GT</code> transceivers</li>
<li><code>*.V2PX</code>: used on Virtex 2 Pro X devices with <code>GT10</code> transceivers</li>
</ul>
<h2 id="tile-clkbv2"><a class="header" href="#tile-clkbv2">Tile CLKB.V2</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-clk_int"><a class="header" href="#switchbox-clk_int">Switchbox CLK_INT</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2 switchbox CLK_INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="8">TCELL0_OMUX10.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_OMUX11.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_OMUX12.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_OMUX15.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL0</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL1</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL2</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL3</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL4</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL5</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL6</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL7</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK0</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK1</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK2</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK3</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK4</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK5</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK6</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK7</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX10.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX11.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX12.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX15.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux0"><a class="header" href="#bel-bufgmux0">Bel BUFGMUX0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2 bel BUFGMUX0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK0</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.0</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL0</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux1"><a class="header" href="#bel-bufgmux1">Bel BUFGMUX1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2 bel BUFGMUX1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK1</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.1</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL1</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux2"><a class="header" href="#bel-bufgmux2">Bel BUFGMUX2</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2 bel BUFGMUX2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK2</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.2</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux3"><a class="header" href="#bel-bufgmux3">Bel BUFGMUX3</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2 bel BUFGMUX3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK3</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.3</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL3</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux4"><a class="header" href="#bel-bufgmux4">Bel BUFGMUX4</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2 bel BUFGMUX4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK4</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.4</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL4</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux5"><a class="header" href="#bel-bufgmux5">Bel BUFGMUX5</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2 bel BUFGMUX5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK5</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.5</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL5</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux6"><a class="header" href="#bel-bufgmux6">Bel BUFGMUX6</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2 bel BUFGMUX6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK6</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.6</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL6</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux7"><a class="header" href="#bel-bufgmux7">Bel BUFGMUX7</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2 bel BUFGMUX7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK7</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.7</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL7</td></tr>
</tbody>
</table></div>
<h3 id="bel-globalsig_s0"><a class="header" href="#bel-globalsig_s0">Bel GLOBALSIG_S0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2 bel GLOBALSIG_S0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-globalsig_s1"><a class="header" href="#bel-globalsig_s1">Bel GLOBALSIG_S1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2 bel GLOBALSIG_S1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:CLK.IMUX.SEL0</td><td>BUFGMUX0.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL1</td><td>BUFGMUX1.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL2</td><td>BUFGMUX2.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL3</td><td>BUFGMUX3.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL4</td><td>BUFGMUX4.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL5</td><td>BUFGMUX5.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL6</td><td>BUFGMUX6.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL7</td><td>BUFGMUX7.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK0</td><td>BUFGMUX0.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK1</td><td>BUFGMUX1.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK2</td><td>BUFGMUX2.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK3</td><td>BUFGMUX3.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK4</td><td>BUFGMUX4.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK5</td><td>BUFGMUX5.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK6</td><td>BUFGMUX6.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK7</td><td>BUFGMUX7.CLK</td></tr>
<tr><td>TCELL0:CLK.OUT.0</td><td>BUFGMUX0.O</td></tr>
<tr><td>TCELL0:CLK.OUT.1</td><td>BUFGMUX1.O</td></tr>
<tr><td>TCELL0:CLK.OUT.2</td><td>BUFGMUX2.O</td></tr>
<tr><td>TCELL0:CLK.OUT.3</td><td>BUFGMUX3.O</td></tr>
<tr><td>TCELL0:CLK.OUT.4</td><td>BUFGMUX4.O</td></tr>
<tr><td>TCELL0:CLK.OUT.5</td><td>BUFGMUX5.O</td></tr>
<tr><td>TCELL0:CLK.OUT.6</td><td>BUFGMUX6.O</td></tr>
<tr><td>TCELL0:CLK.OUT.7</td><td>BUFGMUX7.O</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>76</td>
<td title="0.0.76">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[5]</a>
</td>
<td title="0.1.76">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[0]</a>
</td>
<td title="0.2.76">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[0]</a>
</td>
<td title="0.3.76">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[5]</a>
</td>
</tr>
<tr><td>75</td>
<td title="0.0.75">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[0]</a>
</td>
<td title="0.1.75">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[1]</a>
</td>
<td title="0.2.75">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[1]</a>
</td>
<td title="0.3.75">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[0]</a>
</td>
</tr>
<tr><td>74</td>
<td title="0.0.74">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[1]</a>
</td>
<td title="0.1.74">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[2]</a>
</td>
<td title="0.2.74">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[2]</a>
</td>
<td title="0.3.74">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[1]</a>
</td>
</tr>
<tr><td>73</td>
<td title="0.0.73">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[2]</a>
</td>
<td title="0.1.73">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[3]</a>
</td>
<td title="0.2.73">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[3]</a>
</td>
<td title="0.3.73">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[2]</a>
</td>
</tr>
<tr><td>72</td>
<td title="0.0.72">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[3]</a>
</td>
<td title="0.1.72">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[4]</a>
</td>
<td title="0.2.72">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[4]</a>
</td>
<td title="0.3.72">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[3]</a>
</td>
</tr>
<tr><td>71</td>
<td title="0.0.71">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[4]</a>
</td>
<td title="0.1.71">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[5]</a>
</td>
<td title="0.2.71">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[5]</a>
</td>
<td title="0.3.71">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[4]</a>
</td>
</tr>
<tr><td>70</td>
<td>-</td>
<td title="0.1.70">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:INV.0.CLK.IMUX.SEL3">~CLK_INT:INV.0.CLK.IMUX.SEL3</a>
</td>
<td title="0.2.70">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:INV.0.CLK.IMUX.SEL7">~CLK_INT:INV.0.CLK.IMUX.SEL7</a>
</td>
<td>-</td>
</tr>
<tr><td>69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>64</td>
<td title="0.0.64">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[5]</a>
</td>
<td title="0.1.64">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[0]</a>
</td>
<td title="0.2.64">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[0]</a>
</td>
<td title="0.3.64">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[5]</a>
</td>
</tr>
<tr><td>63</td>
<td title="0.0.63">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[0]</a>
</td>
<td title="0.1.63">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[1]</a>
</td>
<td title="0.2.63">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[1]</a>
</td>
<td title="0.3.63">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[0]</a>
</td>
</tr>
<tr><td>62</td>
<td title="0.0.62">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[1]</a>
</td>
<td title="0.1.62">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[2]</a>
</td>
<td title="0.2.62">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[2]</a>
</td>
<td title="0.3.62">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[1]</a>
</td>
</tr>
<tr><td>61</td>
<td title="0.0.61">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[2]</a>
</td>
<td title="0.1.61">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[3]</a>
</td>
<td title="0.2.61">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[3]</a>
</td>
<td title="0.3.61">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[2]</a>
</td>
</tr>
<tr><td>60</td>
<td title="0.0.60">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[3]</a>
</td>
<td title="0.1.60">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[4]</a>
</td>
<td title="0.2.60">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[4]</a>
</td>
<td title="0.3.60">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[3]</a>
</td>
</tr>
<tr><td>59</td>
<td title="0.0.59">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[4]</a>
</td>
<td title="0.1.59">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[5]</a>
</td>
<td title="0.2.59">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[5]</a>
</td>
<td title="0.3.59">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[4]</a>
</td>
</tr>
<tr><td>58</td>
<td>-</td>
<td title="0.1.58">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:INV.0.CLK.IMUX.SEL2">~CLK_INT:INV.0.CLK.IMUX.SEL2</a>
</td>
<td title="0.2.58">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:INV.0.CLK.IMUX.SEL6">~CLK_INT:INV.0.CLK.IMUX.SEL6</a>
</td>
<td>-</td>
</tr>
<tr><td>57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>52</td>
<td title="0.0.52">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[5]</a>
</td>
<td title="0.1.52">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[0]</a>
</td>
<td title="0.2.52">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[0]</a>
</td>
<td title="0.3.52">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[5]</a>
</td>
</tr>
<tr><td>51</td>
<td title="0.0.51">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[0]</a>
</td>
<td title="0.1.51">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[1]</a>
</td>
<td title="0.2.51">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[1]</a>
</td>
<td title="0.3.51">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[0]</a>
</td>
</tr>
<tr><td>50</td>
<td title="0.0.50">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[1]</a>
</td>
<td title="0.1.50">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[2]</a>
</td>
<td title="0.2.50">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[2]</a>
</td>
<td title="0.3.50">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[1]</a>
</td>
</tr>
<tr><td>49</td>
<td title="0.0.49">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[2]</a>
</td>
<td title="0.1.49">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[3]</a>
</td>
<td title="0.2.49">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[3]</a>
</td>
<td title="0.3.49">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[2]</a>
</td>
</tr>
<tr><td>48</td>
<td title="0.0.48">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[3]</a>
</td>
<td title="0.1.48">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[4]</a>
</td>
<td title="0.2.48">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[4]</a>
</td>
<td title="0.3.48">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[3]</a>
</td>
</tr>
<tr><td>47</td>
<td title="0.0.47">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[4]</a>
</td>
<td title="0.1.47">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[5]</a>
</td>
<td title="0.2.47">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[5]</a>
</td>
<td title="0.3.47">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[4]</a>
</td>
</tr>
<tr><td>46</td>
<td>-</td>
<td title="0.1.46">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:INV.0.CLK.IMUX.SEL1">~CLK_INT:INV.0.CLK.IMUX.SEL1</a>
</td>
<td title="0.2.46">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:INV.0.CLK.IMUX.SEL5">~CLK_INT:INV.0.CLK.IMUX.SEL5</a>
</td>
<td>-</td>
</tr>
<tr><td>45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>40</td>
<td title="0.0.40">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[5]</a>
</td>
<td title="0.1.40">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[0]</a>
</td>
<td title="0.2.40">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[0]</a>
</td>
<td title="0.3.40">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[5]</a>
</td>
</tr>
<tr><td>39</td>
<td title="0.0.39">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[0]</a>
</td>
<td title="0.1.39">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[1]</a>
</td>
<td title="0.2.39">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[1]</a>
</td>
<td title="0.3.39">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[0]</a>
</td>
</tr>
<tr><td>38</td>
<td title="0.0.38">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[1]</a>
</td>
<td title="0.1.38">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[2]</a>
</td>
<td title="0.2.38">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[2]</a>
</td>
<td title="0.3.38">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[1]</a>
</td>
</tr>
<tr><td>37</td>
<td title="0.0.37">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[2]</a>
</td>
<td title="0.1.37">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[3]</a>
</td>
<td title="0.2.37">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[3]</a>
</td>
<td title="0.3.37">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[2]</a>
</td>
</tr>
<tr><td>36</td>
<td title="0.0.36">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[3]</a>
</td>
<td title="0.1.36">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[4]</a>
</td>
<td title="0.2.36">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[4]</a>
</td>
<td title="0.3.36">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[3]</a>
</td>
</tr>
<tr><td>35</td>
<td title="0.0.35">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[4]</a>
</td>
<td title="0.1.35">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[5]</a>
</td>
<td title="0.2.35">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[5]</a>
</td>
<td title="0.3.35">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[4]</a>
</td>
</tr>
<tr><td>34</td>
<td>-</td>
<td title="0.1.34">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:INV.0.CLK.IMUX.SEL0">~CLK_INT:INV.0.CLK.IMUX.SEL0</a>
</td>
<td title="0.2.34">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:INV.0.CLK.IMUX.SEL4">~CLK_INT:INV.0.CLK.IMUX.SEL4</a>
</td>
<td>-</td>
</tr>
<tr><td>33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>28</td>
<td title="0.0.28">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX10.N">CLK_INT:MUX.1.OMUX10.N[4]</a>
</td>
<td title="0.1.28">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX11.N">CLK_INT:MUX.1.OMUX11.N[0]</a>
</td>
<td title="0.2.28">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX11.N">CLK_INT:MUX.0.OMUX11.N[0]</a>
</td>
<td title="0.3.28">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX10.N">CLK_INT:MUX.0.OMUX10.N[4]</a>
</td>
</tr>
<tr><td>27</td>
<td title="0.0.27">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX10.N">CLK_INT:MUX.1.OMUX10.N[0]</a>
</td>
<td title="0.1.27">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX11.N">CLK_INT:MUX.1.OMUX11.N[1]</a>
</td>
<td title="0.2.27">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX11.N">CLK_INT:MUX.0.OMUX11.N[1]</a>
</td>
<td title="0.3.27">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX10.N">CLK_INT:MUX.0.OMUX10.N[0]</a>
</td>
</tr>
<tr><td>26</td>
<td title="0.0.26">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX10.N">CLK_INT:MUX.1.OMUX10.N[1]</a>
</td>
<td title="0.1.26">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX11.N">CLK_INT:MUX.1.OMUX11.N[2]</a>
</td>
<td title="0.2.26">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX11.N">CLK_INT:MUX.0.OMUX11.N[2]</a>
</td>
<td title="0.3.26">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX10.N">CLK_INT:MUX.0.OMUX10.N[1]</a>
</td>
</tr>
<tr><td>25</td>
<td title="0.0.25">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX10.N">CLK_INT:MUX.1.OMUX10.N[2]</a>
</td>
<td title="0.1.25">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX11.N">CLK_INT:MUX.1.OMUX11.N[3]</a>
</td>
<td title="0.2.25">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX11.N">CLK_INT:MUX.0.OMUX11.N[3]</a>
</td>
<td title="0.3.25">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX10.N">CLK_INT:MUX.0.OMUX10.N[2]</a>
</td>
</tr>
<tr><td>24</td>
<td title="0.0.24">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX10.N">CLK_INT:MUX.1.OMUX10.N[3]</a>
</td>
<td title="0.1.24">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX11.N">CLK_INT:MUX.1.OMUX11.N[4]</a>
</td>
<td title="0.2.24">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX11.N">CLK_INT:MUX.0.OMUX11.N[4]</a>
</td>
<td title="0.3.24">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX10.N">CLK_INT:MUX.0.OMUX10.N[3]</a>
</td>
</tr>
<tr><td>23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>18</td>
<td title="0.0.18">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX12.N">CLK_INT:MUX.1.OMUX12.N[4]</a>
</td>
<td title="0.1.18">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX15.N">CLK_INT:MUX.1.OMUX15.N[0]</a>
</td>
<td title="0.2.18">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX15.N">CLK_INT:MUX.0.OMUX15.N[0]</a>
</td>
<td title="0.3.18">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX12.N">CLK_INT:MUX.0.OMUX12.N[4]</a>
</td>
</tr>
<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX12.N">CLK_INT:MUX.1.OMUX12.N[0]</a>
</td>
<td title="0.1.17">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX15.N">CLK_INT:MUX.1.OMUX15.N[1]</a>
</td>
<td title="0.2.17">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX15.N">CLK_INT:MUX.0.OMUX15.N[1]</a>
</td>
<td title="0.3.17">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX12.N">CLK_INT:MUX.0.OMUX12.N[0]</a>
</td>
</tr>
<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX12.N">CLK_INT:MUX.1.OMUX12.N[1]</a>
</td>
<td title="0.1.16">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX15.N">CLK_INT:MUX.1.OMUX15.N[2]</a>
</td>
<td title="0.2.16">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX15.N">CLK_INT:MUX.0.OMUX15.N[2]</a>
</td>
<td title="0.3.16">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX12.N">CLK_INT:MUX.0.OMUX12.N[1]</a>
</td>
</tr>
<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX12.N">CLK_INT:MUX.1.OMUX12.N[2]</a>
</td>
<td title="0.1.15">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX15.N">CLK_INT:MUX.1.OMUX15.N[3]</a>
</td>
<td title="0.2.15">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX15.N">CLK_INT:MUX.0.OMUX15.N[3]</a>
</td>
<td title="0.3.15">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX12.N">CLK_INT:MUX.0.OMUX12.N[2]</a>
</td>
</tr>
<tr><td>14</td>
<td title="0.0.14">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX12.N">CLK_INT:MUX.1.OMUX12.N[3]</a>
</td>
<td title="0.1.14">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX15.N">CLK_INT:MUX.1.OMUX15.N[4]</a>
</td>
<td title="0.2.14">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX15.N">CLK_INT:MUX.0.OMUX15.N[4]</a>
</td>
<td title="0.3.14">
<a href="#tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX12.N">CLK_INT:MUX.0.OMUX12.N[3]</a>
</td>
</tr>
<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>10</td>
<td title="0.0.10">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.10">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.0.9">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.9">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.0.8">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.8">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.7">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX0:DISABLE_ATTR">BUFGMUX0:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.6">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX4:DISABLE_ATTR">BUFGMUX4:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX1:DISABLE_ATTR">BUFGMUX1:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.5">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX5:DISABLE_ATTR">BUFGMUX5:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.0.4">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.4">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.3">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.0.2">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.2">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.0.1">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.1">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.0.0">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.0">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[0]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2 bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>15</td>
<td title="1.0.15">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.15">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>14</td>
<td title="1.0.14">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.14">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>13</td>
<td title="1.0.13">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.13">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>12</td>
<td title="1.0.12">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX2:DISABLE_ATTR">BUFGMUX2:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.12">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX6:DISABLE_ATTR">BUFGMUX6:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>11</td>
<td title="1.0.11">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX3:DISABLE_ATTR">BUFGMUX3:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.11">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX7:DISABLE_ATTR">BUFGMUX7:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>10</td>
<td title="1.0.10">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.10">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>9</td>
<td title="1.0.9">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.9">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>8</td>
<td title="1.0.8">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.8">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>7</td>
<td title="1.0.7">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.7">
<a href="#tile-virtex2-CLKB.V2-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2-BUFGMUX0:DISABLE_ATTR">BUFGMUX0:DISABLE_ATTR</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-BUFGMUX1:DISABLE_ATTR">BUFGMUX1:DISABLE_ATTR</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-BUFGMUX2:DISABLE_ATTR">BUFGMUX2:DISABLE_ATTR</th>
<th>1.0.12</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-BUFGMUX3:DISABLE_ATTR">BUFGMUX3:DISABLE_ATTR</th>
<th>1.0.11</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-BUFGMUX4:DISABLE_ATTR">BUFGMUX4:DISABLE_ATTR</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-BUFGMUX5:DISABLE_ATTR">BUFGMUX5:DISABLE_ATTR</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-BUFGMUX6:DISABLE_ATTR">BUFGMUX6:DISABLE_ATTR</th>
<th>1.3.12</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-BUFGMUX7:DISABLE_ATTR">BUFGMUX7:DISABLE_ATTR</th>
<th>1.3.11</th>
</tr>
</thead>
<tbody>
<tr><td>LOW</td>
<td>0</td>
</tr>
<tr><td>HIGH</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK</th>
<th>0.0.9</th>
<th>0.0.8</th>
<th>0.0.7</th>
<th>0.0.10</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK</th>
<th>0.0.2</th>
<th>0.0.3</th>
<th>0.0.4</th>
<th>0.0.1</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK</th>
<th>1.0.15</th>
<th>1.0.14</th>
<th>1.0.13</th>
<th>0.0.0</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK</th>
<th>1.0.8</th>
<th>1.0.9</th>
<th>1.0.10</th>
<th>1.0.7</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK</th>
<th>0.3.9</th>
<th>0.3.8</th>
<th>0.3.7</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK</th>
<th>0.3.2</th>
<th>0.3.3</th>
<th>0.3.4</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK</th>
<th>1.3.15</th>
<th>1.3.14</th>
<th>1.3.13</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK</th>
<th>1.3.8</th>
<th>1.3.9</th>
<th>1.3.10</th>
<th>1.3.7</th>
</tr>
</thead>
<tbody>
<tr><td>INT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>CKI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>DCM_OUT_L</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DCM_OUT_R</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:INV.0.CLK.IMUX.SEL0">CLK_INT:INV.0.CLK.IMUX.SEL0</th>
<th>0.1.34</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:INV.0.CLK.IMUX.SEL1">CLK_INT:INV.0.CLK.IMUX.SEL1</th>
<th>0.1.46</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:INV.0.CLK.IMUX.SEL2">CLK_INT:INV.0.CLK.IMUX.SEL2</th>
<th>0.1.58</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:INV.0.CLK.IMUX.SEL3">CLK_INT:INV.0.CLK.IMUX.SEL3</th>
<th>0.1.70</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:INV.0.CLK.IMUX.SEL4">CLK_INT:INV.0.CLK.IMUX.SEL4</th>
<th>0.2.34</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:INV.0.CLK.IMUX.SEL5">CLK_INT:INV.0.CLK.IMUX.SEL5</th>
<th>0.2.46</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:INV.0.CLK.IMUX.SEL6">CLK_INT:INV.0.CLK.IMUX.SEL6</th>
<th>0.2.58</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:INV.0.CLK.IMUX.SEL7">CLK_INT:INV.0.CLK.IMUX.SEL7</th>
<th>0.2.70</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0</th>
<th>0.0.40</th>
<th>0.0.35</th>
<th>0.0.36</th>
<th>0.0.37</th>
<th>0.0.38</th>
<th>0.0.39</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4</th>
<th>0.3.40</th>
<th>0.3.35</th>
<th>0.3.36</th>
<th>0.3.37</th>
<th>0.3.38</th>
<th>0.3.39</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0</th>
<th>0.1.35</th>
<th>0.1.36</th>
<th>0.1.37</th>
<th>0.1.38</th>
<th>0.1.39</th>
<th>0.1.40</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4</th>
<th>0.2.35</th>
<th>0.2.36</th>
<th>0.2.37</th>
<th>0.2.38</th>
<th>0.2.39</th>
<th>0.2.40</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W0.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W1.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W2.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W0.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W1.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E0.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E1.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E2.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E0.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E1.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1</th>
<th>0.0.52</th>
<th>0.0.47</th>
<th>0.0.48</th>
<th>0.0.49</th>
<th>0.0.50</th>
<th>0.0.51</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5</th>
<th>0.3.52</th>
<th>0.3.47</th>
<th>0.3.48</th>
<th>0.3.49</th>
<th>0.3.50</th>
<th>0.3.51</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1</th>
<th>0.1.47</th>
<th>0.1.48</th>
<th>0.1.49</th>
<th>0.1.50</th>
<th>0.1.51</th>
<th>0.1.52</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5</th>
<th>0.2.47</th>
<th>0.2.48</th>
<th>0.2.49</th>
<th>0.2.50</th>
<th>0.2.51</th>
<th>0.2.52</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W3.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W4.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W2.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W3.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W4.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E3.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E4.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E2.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E3.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E4.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2</th>
<th>0.0.64</th>
<th>0.0.59</th>
<th>0.0.60</th>
<th>0.0.61</th>
<th>0.0.62</th>
<th>0.0.63</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6</th>
<th>0.3.64</th>
<th>0.3.59</th>
<th>0.3.60</th>
<th>0.3.61</th>
<th>0.3.62</th>
<th>0.3.63</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2</th>
<th>0.1.59</th>
<th>0.1.60</th>
<th>0.1.61</th>
<th>0.1.62</th>
<th>0.1.63</th>
<th>0.1.64</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6</th>
<th>0.2.59</th>
<th>0.2.60</th>
<th>0.2.61</th>
<th>0.2.62</th>
<th>0.2.63</th>
<th>0.2.64</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W5.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W6.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W7.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W5.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W6.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E5.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E6.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E7.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E5.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E6.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3</th>
<th>0.0.76</th>
<th>0.0.71</th>
<th>0.0.72</th>
<th>0.0.73</th>
<th>0.0.74</th>
<th>0.0.75</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7</th>
<th>0.3.76</th>
<th>0.3.71</th>
<th>0.3.72</th>
<th>0.3.73</th>
<th>0.3.74</th>
<th>0.3.75</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3</th>
<th>0.1.71</th>
<th>0.1.72</th>
<th>0.1.73</th>
<th>0.1.74</th>
<th>0.1.75</th>
<th>0.1.76</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7</th>
<th>0.2.71</th>
<th>0.2.72</th>
<th>0.2.73</th>
<th>0.2.74</th>
<th>0.2.75</th>
<th>0.2.76</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W8.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W9.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W7.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W8.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W9.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E8.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E9.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E7.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E8.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E9.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX10.N">CLK_INT:MUX.0.OMUX10.N</th>
<th>0.3.28</th>
<th>0.3.24</th>
<th>0.3.25</th>
<th>0.3.26</th>
<th>0.3.27</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX11.N">CLK_INT:MUX.0.OMUX11.N</th>
<th>0.2.24</th>
<th>0.2.25</th>
<th>0.2.26</th>
<th>0.2.27</th>
<th>0.2.28</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX12.N">CLK_INT:MUX.0.OMUX12.N</th>
<th>0.3.18</th>
<th>0.3.14</th>
<th>0.3.15</th>
<th>0.3.16</th>
<th>0.3.17</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.0.OMUX15.N">CLK_INT:MUX.0.OMUX15.N</th>
<th>0.2.14</th>
<th>0.2.15</th>
<th>0.2.16</th>
<th>0.2.17</th>
<th>0.2.18</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.6</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.7</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX10.N">CLK_INT:MUX.1.OMUX10.N</th>
<th>0.0.28</th>
<th>0.0.24</th>
<th>0.0.25</th>
<th>0.0.26</th>
<th>0.0.27</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX11.N">CLK_INT:MUX.1.OMUX11.N</th>
<th>0.1.24</th>
<th>0.1.25</th>
<th>0.1.26</th>
<th>0.1.27</th>
<th>0.1.28</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX12.N">CLK_INT:MUX.1.OMUX12.N</th>
<th>0.0.18</th>
<th>0.0.14</th>
<th>0.0.15</th>
<th>0.0.16</th>
<th>0.0.17</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2-CLK_INT:MUX.1.OMUX15.N">CLK_INT:MUX.1.OMUX15.N</th>
<th>0.1.14</th>
<th>0.1.15</th>
<th>0.1.16</th>
<th>0.1.17</th>
<th>0.1.18</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.7</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clkbv2p"><a class="header" href="#tile-clkbv2p">Tile CLKB.V2P</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-clk_int-1"><a class="header" href="#switchbox-clk_int-1">Switchbox CLK_INT</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2P switchbox CLK_INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="8">TCELL0_OMUX10.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_OMUX11.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_OMUX12.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_OMUX15.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL0</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL1</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL2</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL3</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL4</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL5</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL6</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL7</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK0</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK1</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK2</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK3</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK4</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK5</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK6</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK7</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX10.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX11.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX12.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX15.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux0-1"><a class="header" href="#bel-bufgmux0-1">Bel BUFGMUX0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2P bel BUFGMUX0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK0</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.0</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL0</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux1-1"><a class="header" href="#bel-bufgmux1-1">Bel BUFGMUX1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2P bel BUFGMUX1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK1</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.1</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL1</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux2-1"><a class="header" href="#bel-bufgmux2-1">Bel BUFGMUX2</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2P bel BUFGMUX2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK2</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.2</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux3-1"><a class="header" href="#bel-bufgmux3-1">Bel BUFGMUX3</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2P bel BUFGMUX3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK3</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.3</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL3</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux4-1"><a class="header" href="#bel-bufgmux4-1">Bel BUFGMUX4</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2P bel BUFGMUX4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK4</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.4</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL4</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux5-1"><a class="header" href="#bel-bufgmux5-1">Bel BUFGMUX5</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2P bel BUFGMUX5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK5</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.5</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL5</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux6-1"><a class="header" href="#bel-bufgmux6-1">Bel BUFGMUX6</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2P bel BUFGMUX6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK6</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.6</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL6</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux7-1"><a class="header" href="#bel-bufgmux7-1">Bel BUFGMUX7</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2P bel BUFGMUX7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK7</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.7</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL7</td></tr>
</tbody>
</table></div>
<h3 id="bel-globalsig_s0-1"><a class="header" href="#bel-globalsig_s0-1">Bel GLOBALSIG_S0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2P bel GLOBALSIG_S0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-globalsig_s1-1"><a class="header" href="#bel-globalsig_s1-1">Bel GLOBALSIG_S1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2P bel GLOBALSIG_S1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-brefclk"><a class="header" href="#bel-brefclk">Bel BREFCLK</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2P bel BREFCLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2P bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:CLK.IMUX.SEL0</td><td>BUFGMUX0.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL1</td><td>BUFGMUX1.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL2</td><td>BUFGMUX2.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL3</td><td>BUFGMUX3.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL4</td><td>BUFGMUX4.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL5</td><td>BUFGMUX5.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL6</td><td>BUFGMUX6.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL7</td><td>BUFGMUX7.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK0</td><td>BUFGMUX0.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK1</td><td>BUFGMUX1.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK2</td><td>BUFGMUX2.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK3</td><td>BUFGMUX3.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK4</td><td>BUFGMUX4.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK5</td><td>BUFGMUX5.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK6</td><td>BUFGMUX6.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK7</td><td>BUFGMUX7.CLK</td></tr>
<tr><td>TCELL0:CLK.OUT.0</td><td>BUFGMUX0.O</td></tr>
<tr><td>TCELL0:CLK.OUT.1</td><td>BUFGMUX1.O</td></tr>
<tr><td>TCELL0:CLK.OUT.2</td><td>BUFGMUX2.O</td></tr>
<tr><td>TCELL0:CLK.OUT.3</td><td>BUFGMUX3.O</td></tr>
<tr><td>TCELL0:CLK.OUT.4</td><td>BUFGMUX4.O</td></tr>
<tr><td>TCELL0:CLK.OUT.5</td><td>BUFGMUX5.O</td></tr>
<tr><td>TCELL0:CLK.OUT.6</td><td>BUFGMUX6.O</td></tr>
<tr><td>TCELL0:CLK.OUT.7</td><td>BUFGMUX7.O</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2P bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>76</td>
<td title="0.0.76">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[5]</a>
</td>
<td title="0.1.76">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[0]</a>
</td>
<td title="0.2.76">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[0]</a>
</td>
<td title="0.3.76">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[5]</a>
</td>
</tr>
<tr><td>75</td>
<td title="0.0.75">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[0]</a>
</td>
<td title="0.1.75">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[1]</a>
</td>
<td title="0.2.75">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[1]</a>
</td>
<td title="0.3.75">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[0]</a>
</td>
</tr>
<tr><td>74</td>
<td title="0.0.74">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[1]</a>
</td>
<td title="0.1.74">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[2]</a>
</td>
<td title="0.2.74">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[2]</a>
</td>
<td title="0.3.74">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[1]</a>
</td>
</tr>
<tr><td>73</td>
<td title="0.0.73">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[2]</a>
</td>
<td title="0.1.73">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[3]</a>
</td>
<td title="0.2.73">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[3]</a>
</td>
<td title="0.3.73">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[2]</a>
</td>
</tr>
<tr><td>72</td>
<td title="0.0.72">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[3]</a>
</td>
<td title="0.1.72">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[4]</a>
</td>
<td title="0.2.72">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[4]</a>
</td>
<td title="0.3.72">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[3]</a>
</td>
</tr>
<tr><td>71</td>
<td title="0.0.71">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[4]</a>
</td>
<td title="0.1.71">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[5]</a>
</td>
<td title="0.2.71">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[5]</a>
</td>
<td title="0.3.71">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[4]</a>
</td>
</tr>
<tr><td>70</td>
<td>-</td>
<td title="0.1.70">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:INV.0.CLK.IMUX.SEL3">~CLK_INT:INV.0.CLK.IMUX.SEL3</a>
</td>
<td title="0.2.70">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:INV.0.CLK.IMUX.SEL7">~CLK_INT:INV.0.CLK.IMUX.SEL7</a>
</td>
<td>-</td>
</tr>
<tr><td>69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>64</td>
<td title="0.0.64">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[5]</a>
</td>
<td title="0.1.64">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[0]</a>
</td>
<td title="0.2.64">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[0]</a>
</td>
<td title="0.3.64">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[5]</a>
</td>
</tr>
<tr><td>63</td>
<td title="0.0.63">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[0]</a>
</td>
<td title="0.1.63">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[1]</a>
</td>
<td title="0.2.63">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[1]</a>
</td>
<td title="0.3.63">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[0]</a>
</td>
</tr>
<tr><td>62</td>
<td title="0.0.62">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[1]</a>
</td>
<td title="0.1.62">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[2]</a>
</td>
<td title="0.2.62">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[2]</a>
</td>
<td title="0.3.62">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[1]</a>
</td>
</tr>
<tr><td>61</td>
<td title="0.0.61">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[2]</a>
</td>
<td title="0.1.61">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[3]</a>
</td>
<td title="0.2.61">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[3]</a>
</td>
<td title="0.3.61">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[2]</a>
</td>
</tr>
<tr><td>60</td>
<td title="0.0.60">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[3]</a>
</td>
<td title="0.1.60">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[4]</a>
</td>
<td title="0.2.60">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[4]</a>
</td>
<td title="0.3.60">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[3]</a>
</td>
</tr>
<tr><td>59</td>
<td title="0.0.59">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[4]</a>
</td>
<td title="0.1.59">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[5]</a>
</td>
<td title="0.2.59">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[5]</a>
</td>
<td title="0.3.59">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[4]</a>
</td>
</tr>
<tr><td>58</td>
<td>-</td>
<td title="0.1.58">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:INV.0.CLK.IMUX.SEL2">~CLK_INT:INV.0.CLK.IMUX.SEL2</a>
</td>
<td title="0.2.58">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:INV.0.CLK.IMUX.SEL6">~CLK_INT:INV.0.CLK.IMUX.SEL6</a>
</td>
<td>-</td>
</tr>
<tr><td>57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>52</td>
<td title="0.0.52">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[5]</a>
</td>
<td title="0.1.52">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[0]</a>
</td>
<td title="0.2.52">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[0]</a>
</td>
<td title="0.3.52">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[5]</a>
</td>
</tr>
<tr><td>51</td>
<td title="0.0.51">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[0]</a>
</td>
<td title="0.1.51">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[1]</a>
</td>
<td title="0.2.51">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[1]</a>
</td>
<td title="0.3.51">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[0]</a>
</td>
</tr>
<tr><td>50</td>
<td title="0.0.50">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[1]</a>
</td>
<td title="0.1.50">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[2]</a>
</td>
<td title="0.2.50">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[2]</a>
</td>
<td title="0.3.50">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[1]</a>
</td>
</tr>
<tr><td>49</td>
<td title="0.0.49">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[2]</a>
</td>
<td title="0.1.49">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[3]</a>
</td>
<td title="0.2.49">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[3]</a>
</td>
<td title="0.3.49">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[2]</a>
</td>
</tr>
<tr><td>48</td>
<td title="0.0.48">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[3]</a>
</td>
<td title="0.1.48">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[4]</a>
</td>
<td title="0.2.48">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[4]</a>
</td>
<td title="0.3.48">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[3]</a>
</td>
</tr>
<tr><td>47</td>
<td title="0.0.47">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[4]</a>
</td>
<td title="0.1.47">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[5]</a>
</td>
<td title="0.2.47">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[5]</a>
</td>
<td title="0.3.47">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[4]</a>
</td>
</tr>
<tr><td>46</td>
<td>-</td>
<td title="0.1.46">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:INV.0.CLK.IMUX.SEL1">~CLK_INT:INV.0.CLK.IMUX.SEL1</a>
</td>
<td title="0.2.46">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:INV.0.CLK.IMUX.SEL5">~CLK_INT:INV.0.CLK.IMUX.SEL5</a>
</td>
<td>-</td>
</tr>
<tr><td>45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>40</td>
<td title="0.0.40">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[5]</a>
</td>
<td title="0.1.40">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[0]</a>
</td>
<td title="0.2.40">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[0]</a>
</td>
<td title="0.3.40">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[5]</a>
</td>
</tr>
<tr><td>39</td>
<td title="0.0.39">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[0]</a>
</td>
<td title="0.1.39">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[1]</a>
</td>
<td title="0.2.39">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[1]</a>
</td>
<td title="0.3.39">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[0]</a>
</td>
</tr>
<tr><td>38</td>
<td title="0.0.38">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[1]</a>
</td>
<td title="0.1.38">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[2]</a>
</td>
<td title="0.2.38">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[2]</a>
</td>
<td title="0.3.38">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[1]</a>
</td>
</tr>
<tr><td>37</td>
<td title="0.0.37">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[2]</a>
</td>
<td title="0.1.37">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[3]</a>
</td>
<td title="0.2.37">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[3]</a>
</td>
<td title="0.3.37">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[2]</a>
</td>
</tr>
<tr><td>36</td>
<td title="0.0.36">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[3]</a>
</td>
<td title="0.1.36">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[4]</a>
</td>
<td title="0.2.36">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[4]</a>
</td>
<td title="0.3.36">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[3]</a>
</td>
</tr>
<tr><td>35</td>
<td title="0.0.35">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[4]</a>
</td>
<td title="0.1.35">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[5]</a>
</td>
<td title="0.2.35">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[5]</a>
</td>
<td title="0.3.35">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[4]</a>
</td>
</tr>
<tr><td>34</td>
<td>-</td>
<td title="0.1.34">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:INV.0.CLK.IMUX.SEL0">~CLK_INT:INV.0.CLK.IMUX.SEL0</a>
</td>
<td title="0.2.34">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:INV.0.CLK.IMUX.SEL4">~CLK_INT:INV.0.CLK.IMUX.SEL4</a>
</td>
<td>-</td>
</tr>
<tr><td>33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>28</td>
<td title="0.0.28">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX10.N">CLK_INT:MUX.1.OMUX10.N[4]</a>
</td>
<td title="0.1.28">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX11.N">CLK_INT:MUX.1.OMUX11.N[0]</a>
</td>
<td title="0.2.28">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX11.N">CLK_INT:MUX.0.OMUX11.N[0]</a>
</td>
<td title="0.3.28">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX10.N">CLK_INT:MUX.0.OMUX10.N[4]</a>
</td>
</tr>
<tr><td>27</td>
<td title="0.0.27">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX10.N">CLK_INT:MUX.1.OMUX10.N[0]</a>
</td>
<td title="0.1.27">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX11.N">CLK_INT:MUX.1.OMUX11.N[1]</a>
</td>
<td title="0.2.27">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX11.N">CLK_INT:MUX.0.OMUX11.N[1]</a>
</td>
<td title="0.3.27">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX10.N">CLK_INT:MUX.0.OMUX10.N[0]</a>
</td>
</tr>
<tr><td>26</td>
<td title="0.0.26">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX10.N">CLK_INT:MUX.1.OMUX10.N[1]</a>
</td>
<td title="0.1.26">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX11.N">CLK_INT:MUX.1.OMUX11.N[2]</a>
</td>
<td title="0.2.26">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX11.N">CLK_INT:MUX.0.OMUX11.N[2]</a>
</td>
<td title="0.3.26">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX10.N">CLK_INT:MUX.0.OMUX10.N[1]</a>
</td>
</tr>
<tr><td>25</td>
<td title="0.0.25">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX10.N">CLK_INT:MUX.1.OMUX10.N[2]</a>
</td>
<td title="0.1.25">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX11.N">CLK_INT:MUX.1.OMUX11.N[3]</a>
</td>
<td title="0.2.25">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX11.N">CLK_INT:MUX.0.OMUX11.N[3]</a>
</td>
<td title="0.3.25">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX10.N">CLK_INT:MUX.0.OMUX10.N[2]</a>
</td>
</tr>
<tr><td>24</td>
<td title="0.0.24">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX10.N">CLK_INT:MUX.1.OMUX10.N[3]</a>
</td>
<td title="0.1.24">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX11.N">CLK_INT:MUX.1.OMUX11.N[4]</a>
</td>
<td title="0.2.24">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX11.N">CLK_INT:MUX.0.OMUX11.N[4]</a>
</td>
<td title="0.3.24">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX10.N">CLK_INT:MUX.0.OMUX10.N[3]</a>
</td>
</tr>
<tr><td>23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>18</td>
<td title="0.0.18">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX12.N">CLK_INT:MUX.1.OMUX12.N[4]</a>
</td>
<td title="0.1.18">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX15.N">CLK_INT:MUX.1.OMUX15.N[0]</a>
</td>
<td title="0.2.18">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX15.N">CLK_INT:MUX.0.OMUX15.N[0]</a>
</td>
<td title="0.3.18">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX12.N">CLK_INT:MUX.0.OMUX12.N[4]</a>
</td>
</tr>
<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX12.N">CLK_INT:MUX.1.OMUX12.N[0]</a>
</td>
<td title="0.1.17">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX15.N">CLK_INT:MUX.1.OMUX15.N[1]</a>
</td>
<td title="0.2.17">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX15.N">CLK_INT:MUX.0.OMUX15.N[1]</a>
</td>
<td title="0.3.17">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX12.N">CLK_INT:MUX.0.OMUX12.N[0]</a>
</td>
</tr>
<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX12.N">CLK_INT:MUX.1.OMUX12.N[1]</a>
</td>
<td title="0.1.16">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX15.N">CLK_INT:MUX.1.OMUX15.N[2]</a>
</td>
<td title="0.2.16">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX15.N">CLK_INT:MUX.0.OMUX15.N[2]</a>
</td>
<td title="0.3.16">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX12.N">CLK_INT:MUX.0.OMUX12.N[1]</a>
</td>
</tr>
<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX12.N">CLK_INT:MUX.1.OMUX12.N[2]</a>
</td>
<td title="0.1.15">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX15.N">CLK_INT:MUX.1.OMUX15.N[3]</a>
</td>
<td title="0.2.15">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX15.N">CLK_INT:MUX.0.OMUX15.N[3]</a>
</td>
<td title="0.3.15">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX12.N">CLK_INT:MUX.0.OMUX12.N[2]</a>
</td>
</tr>
<tr><td>14</td>
<td title="0.0.14">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX12.N">CLK_INT:MUX.1.OMUX12.N[3]</a>
</td>
<td title="0.1.14">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX15.N">CLK_INT:MUX.1.OMUX15.N[4]</a>
</td>
<td title="0.2.14">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX15.N">CLK_INT:MUX.0.OMUX15.N[4]</a>
</td>
<td title="0.3.14">
<a href="#tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX12.N">CLK_INT:MUX.0.OMUX12.N[3]</a>
</td>
</tr>
<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>10</td>
<td title="0.0.10">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.10">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.0.9">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.9">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.0.8">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.8">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.7">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX0:DISABLE_ATTR">BUFGMUX0:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.6">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX4:DISABLE_ATTR">BUFGMUX4:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX1:DISABLE_ATTR">BUFGMUX1:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.5">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX5:DISABLE_ATTR">BUFGMUX5:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.0.4">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.4">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.3">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.0.2">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.2">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.0.1">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.1">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.0.0">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.0">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[0]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2P bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>15</td>
<td title="1.0.15">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.15">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>14</td>
<td title="1.0.14">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.14">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>13</td>
<td title="1.0.13">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.13">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>12</td>
<td title="1.0.12">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX2:DISABLE_ATTR">BUFGMUX2:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.12">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX6:DISABLE_ATTR">BUFGMUX6:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>11</td>
<td title="1.0.11">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX3:DISABLE_ATTR">BUFGMUX3:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.11">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX7:DISABLE_ATTR">BUFGMUX7:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>10</td>
<td title="1.0.10">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.10">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>9</td>
<td title="1.0.9">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.9">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>8</td>
<td title="1.0.8">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.8">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>7</td>
<td title="1.0.7">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.7">
<a href="#tile-virtex2-CLKB.V2P-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2P-BUFGMUX0:DISABLE_ATTR">BUFGMUX0:DISABLE_ATTR</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-BUFGMUX1:DISABLE_ATTR">BUFGMUX1:DISABLE_ATTR</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-BUFGMUX2:DISABLE_ATTR">BUFGMUX2:DISABLE_ATTR</th>
<th>1.0.12</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-BUFGMUX3:DISABLE_ATTR">BUFGMUX3:DISABLE_ATTR</th>
<th>1.0.11</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-BUFGMUX4:DISABLE_ATTR">BUFGMUX4:DISABLE_ATTR</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-BUFGMUX5:DISABLE_ATTR">BUFGMUX5:DISABLE_ATTR</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-BUFGMUX6:DISABLE_ATTR">BUFGMUX6:DISABLE_ATTR</th>
<th>1.3.12</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-BUFGMUX7:DISABLE_ATTR">BUFGMUX7:DISABLE_ATTR</th>
<th>1.3.11</th>
</tr>
</thead>
<tbody>
<tr><td>LOW</td>
<td>0</td>
</tr>
<tr><td>HIGH</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2P-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK</th>
<th>0.0.9</th>
<th>0.0.8</th>
<th>0.0.7</th>
<th>0.0.10</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK</th>
<th>0.0.2</th>
<th>0.0.3</th>
<th>0.0.4</th>
<th>0.0.1</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK</th>
<th>1.0.15</th>
<th>1.0.14</th>
<th>1.0.13</th>
<th>0.0.0</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK</th>
<th>1.0.8</th>
<th>1.0.9</th>
<th>1.0.10</th>
<th>1.0.7</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK</th>
<th>0.3.9</th>
<th>0.3.8</th>
<th>0.3.7</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK</th>
<th>0.3.2</th>
<th>0.3.3</th>
<th>0.3.4</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK</th>
<th>1.3.15</th>
<th>1.3.14</th>
<th>1.3.13</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK</th>
<th>1.3.8</th>
<th>1.3.9</th>
<th>1.3.10</th>
<th>1.3.7</th>
</tr>
</thead>
<tbody>
<tr><td>INT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>CKI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>DCM_OUT_L</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DCM_OUT_R</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:INV.0.CLK.IMUX.SEL0">CLK_INT:INV.0.CLK.IMUX.SEL0</th>
<th>0.1.34</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:INV.0.CLK.IMUX.SEL1">CLK_INT:INV.0.CLK.IMUX.SEL1</th>
<th>0.1.46</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:INV.0.CLK.IMUX.SEL2">CLK_INT:INV.0.CLK.IMUX.SEL2</th>
<th>0.1.58</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:INV.0.CLK.IMUX.SEL3">CLK_INT:INV.0.CLK.IMUX.SEL3</th>
<th>0.1.70</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:INV.0.CLK.IMUX.SEL4">CLK_INT:INV.0.CLK.IMUX.SEL4</th>
<th>0.2.34</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:INV.0.CLK.IMUX.SEL5">CLK_INT:INV.0.CLK.IMUX.SEL5</th>
<th>0.2.46</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:INV.0.CLK.IMUX.SEL6">CLK_INT:INV.0.CLK.IMUX.SEL6</th>
<th>0.2.58</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:INV.0.CLK.IMUX.SEL7">CLK_INT:INV.0.CLK.IMUX.SEL7</th>
<th>0.2.70</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0</th>
<th>0.0.40</th>
<th>0.0.35</th>
<th>0.0.36</th>
<th>0.0.37</th>
<th>0.0.38</th>
<th>0.0.39</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4</th>
<th>0.3.40</th>
<th>0.3.35</th>
<th>0.3.36</th>
<th>0.3.37</th>
<th>0.3.38</th>
<th>0.3.39</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0</th>
<th>0.1.35</th>
<th>0.1.36</th>
<th>0.1.37</th>
<th>0.1.38</th>
<th>0.1.39</th>
<th>0.1.40</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4</th>
<th>0.2.35</th>
<th>0.2.36</th>
<th>0.2.37</th>
<th>0.2.38</th>
<th>0.2.39</th>
<th>0.2.40</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W0.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W1.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W2.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W0.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W1.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E0.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E1.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E2.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E0.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E1.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1</th>
<th>0.0.52</th>
<th>0.0.47</th>
<th>0.0.48</th>
<th>0.0.49</th>
<th>0.0.50</th>
<th>0.0.51</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5</th>
<th>0.3.52</th>
<th>0.3.47</th>
<th>0.3.48</th>
<th>0.3.49</th>
<th>0.3.50</th>
<th>0.3.51</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1</th>
<th>0.1.47</th>
<th>0.1.48</th>
<th>0.1.49</th>
<th>0.1.50</th>
<th>0.1.51</th>
<th>0.1.52</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5</th>
<th>0.2.47</th>
<th>0.2.48</th>
<th>0.2.49</th>
<th>0.2.50</th>
<th>0.2.51</th>
<th>0.2.52</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W3.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W4.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W2.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W3.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W4.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E3.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E4.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E2.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E3.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E4.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2</th>
<th>0.0.64</th>
<th>0.0.59</th>
<th>0.0.60</th>
<th>0.0.61</th>
<th>0.0.62</th>
<th>0.0.63</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6</th>
<th>0.3.64</th>
<th>0.3.59</th>
<th>0.3.60</th>
<th>0.3.61</th>
<th>0.3.62</th>
<th>0.3.63</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2</th>
<th>0.1.59</th>
<th>0.1.60</th>
<th>0.1.61</th>
<th>0.1.62</th>
<th>0.1.63</th>
<th>0.1.64</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6</th>
<th>0.2.59</th>
<th>0.2.60</th>
<th>0.2.61</th>
<th>0.2.62</th>
<th>0.2.63</th>
<th>0.2.64</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W5.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W6.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W7.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W5.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W6.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E5.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E6.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E7.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E5.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E6.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3</th>
<th>0.0.76</th>
<th>0.0.71</th>
<th>0.0.72</th>
<th>0.0.73</th>
<th>0.0.74</th>
<th>0.0.75</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7</th>
<th>0.3.76</th>
<th>0.3.71</th>
<th>0.3.72</th>
<th>0.3.73</th>
<th>0.3.74</th>
<th>0.3.75</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3</th>
<th>0.1.71</th>
<th>0.1.72</th>
<th>0.1.73</th>
<th>0.1.74</th>
<th>0.1.75</th>
<th>0.1.76</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7</th>
<th>0.2.71</th>
<th>0.2.72</th>
<th>0.2.73</th>
<th>0.2.74</th>
<th>0.2.75</th>
<th>0.2.76</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W8.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W9.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W7.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W8.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W9.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E8.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E9.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E7.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E8.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E9.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX10.N">CLK_INT:MUX.0.OMUX10.N</th>
<th>0.3.28</th>
<th>0.3.24</th>
<th>0.3.25</th>
<th>0.3.26</th>
<th>0.3.27</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX11.N">CLK_INT:MUX.0.OMUX11.N</th>
<th>0.2.24</th>
<th>0.2.25</th>
<th>0.2.26</th>
<th>0.2.27</th>
<th>0.2.28</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX12.N">CLK_INT:MUX.0.OMUX12.N</th>
<th>0.3.18</th>
<th>0.3.14</th>
<th>0.3.15</th>
<th>0.3.16</th>
<th>0.3.17</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.0.OMUX15.N">CLK_INT:MUX.0.OMUX15.N</th>
<th>0.2.14</th>
<th>0.2.15</th>
<th>0.2.16</th>
<th>0.2.17</th>
<th>0.2.18</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.6</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.7</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX10.N">CLK_INT:MUX.1.OMUX10.N</th>
<th>0.0.28</th>
<th>0.0.24</th>
<th>0.0.25</th>
<th>0.0.26</th>
<th>0.0.27</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX11.N">CLK_INT:MUX.1.OMUX11.N</th>
<th>0.1.24</th>
<th>0.1.25</th>
<th>0.1.26</th>
<th>0.1.27</th>
<th>0.1.28</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX12.N">CLK_INT:MUX.1.OMUX12.N</th>
<th>0.0.18</th>
<th>0.0.14</th>
<th>0.0.15</th>
<th>0.0.16</th>
<th>0.0.17</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2P-CLK_INT:MUX.1.OMUX15.N">CLK_INT:MUX.1.OMUX15.N</th>
<th>0.1.14</th>
<th>0.1.15</th>
<th>0.1.16</th>
<th>0.1.17</th>
<th>0.1.18</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.7</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clkbv2px"><a class="header" href="#tile-clkbv2px">Tile CLKB.V2PX</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-clk_int-2"><a class="header" href="#switchbox-clk_int-2">Switchbox CLK_INT</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2PX switchbox CLK_INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="8">TCELL0_OMUX10.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_OMUX11.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_OMUX12.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_OMUX15.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL0</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL1</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL2</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL3</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL4</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL5</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL6</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL7</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK0</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK1</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK2</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK3</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK4</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK5</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK6</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK7</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX10.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX11.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX12.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX15.N</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux0-2"><a class="header" href="#bel-bufgmux0-2">Bel BUFGMUX0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2PX bel BUFGMUX0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK0</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.0</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL0</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux1-2"><a class="header" href="#bel-bufgmux1-2">Bel BUFGMUX1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2PX bel BUFGMUX1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK1</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.1</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL1</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux2-2"><a class="header" href="#bel-bufgmux2-2">Bel BUFGMUX2</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2PX bel BUFGMUX2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK2</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.2</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux3-2"><a class="header" href="#bel-bufgmux3-2">Bel BUFGMUX3</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2PX bel BUFGMUX3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK3</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.3</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL3</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux4-2"><a class="header" href="#bel-bufgmux4-2">Bel BUFGMUX4</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2PX bel BUFGMUX4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK4</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.4</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL4</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux5-2"><a class="header" href="#bel-bufgmux5-2">Bel BUFGMUX5</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2PX bel BUFGMUX5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK5</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.5</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL5</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux6-2"><a class="header" href="#bel-bufgmux6-2">Bel BUFGMUX6</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2PX bel BUFGMUX6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK6</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.6</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL6</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux7-2"><a class="header" href="#bel-bufgmux7-2">Bel BUFGMUX7</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2PX bel BUFGMUX7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK7</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.7</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL7</td></tr>
</tbody>
</table></div>
<h3 id="bel-globalsig_s0-2"><a class="header" href="#bel-globalsig_s0-2">Bel GLOBALSIG_S0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2PX bel GLOBALSIG_S0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-globalsig_s1-2"><a class="header" href="#bel-globalsig_s1-2">Bel GLOBALSIG_S1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2PX bel GLOBALSIG_S1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2PX bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:CLK.IMUX.SEL0</td><td>BUFGMUX0.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL1</td><td>BUFGMUX1.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL2</td><td>BUFGMUX2.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL3</td><td>BUFGMUX3.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL4</td><td>BUFGMUX4.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL5</td><td>BUFGMUX5.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL6</td><td>BUFGMUX6.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL7</td><td>BUFGMUX7.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK0</td><td>BUFGMUX0.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK1</td><td>BUFGMUX1.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK2</td><td>BUFGMUX2.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK3</td><td>BUFGMUX3.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK4</td><td>BUFGMUX4.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK5</td><td>BUFGMUX5.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK6</td><td>BUFGMUX6.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK7</td><td>BUFGMUX7.CLK</td></tr>
<tr><td>TCELL0:CLK.OUT.0</td><td>BUFGMUX0.O</td></tr>
<tr><td>TCELL0:CLK.OUT.1</td><td>BUFGMUX1.O</td></tr>
<tr><td>TCELL0:CLK.OUT.2</td><td>BUFGMUX2.O</td></tr>
<tr><td>TCELL0:CLK.OUT.3</td><td>BUFGMUX3.O</td></tr>
<tr><td>TCELL0:CLK.OUT.4</td><td>BUFGMUX4.O</td></tr>
<tr><td>TCELL0:CLK.OUT.5</td><td>BUFGMUX5.O</td></tr>
<tr><td>TCELL0:CLK.OUT.6</td><td>BUFGMUX6.O</td></tr>
<tr><td>TCELL0:CLK.OUT.7</td><td>BUFGMUX7.O</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2PX bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>76</td>
<td title="0.0.76">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[5]</a>
</td>
<td title="0.1.76">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[0]</a>
</td>
<td title="0.2.76">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[0]</a>
</td>
<td title="0.3.76">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[5]</a>
</td>
</tr>
<tr><td>75</td>
<td title="0.0.75">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[0]</a>
</td>
<td title="0.1.75">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[1]</a>
</td>
<td title="0.2.75">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[1]</a>
</td>
<td title="0.3.75">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[0]</a>
</td>
</tr>
<tr><td>74</td>
<td title="0.0.74">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[1]</a>
</td>
<td title="0.1.74">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[2]</a>
</td>
<td title="0.2.74">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[2]</a>
</td>
<td title="0.3.74">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[1]</a>
</td>
</tr>
<tr><td>73</td>
<td title="0.0.73">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[2]</a>
</td>
<td title="0.1.73">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[3]</a>
</td>
<td title="0.2.73">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[3]</a>
</td>
<td title="0.3.73">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[2]</a>
</td>
</tr>
<tr><td>72</td>
<td title="0.0.72">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[3]</a>
</td>
<td title="0.1.72">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[4]</a>
</td>
<td title="0.2.72">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[4]</a>
</td>
<td title="0.3.72">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[3]</a>
</td>
</tr>
<tr><td>71</td>
<td title="0.0.71">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[4]</a>
</td>
<td title="0.1.71">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[5]</a>
</td>
<td title="0.2.71">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[5]</a>
</td>
<td title="0.3.71">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[4]</a>
</td>
</tr>
<tr><td>70</td>
<td>-</td>
<td title="0.1.70">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL3">~CLK_INT:INV.0.CLK.IMUX.SEL3</a>
</td>
<td title="0.2.70">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL7">~CLK_INT:INV.0.CLK.IMUX.SEL7</a>
</td>
<td>-</td>
</tr>
<tr><td>69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>64</td>
<td title="0.0.64">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[5]</a>
</td>
<td title="0.1.64">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[0]</a>
</td>
<td title="0.2.64">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[0]</a>
</td>
<td title="0.3.64">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[5]</a>
</td>
</tr>
<tr><td>63</td>
<td title="0.0.63">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[0]</a>
</td>
<td title="0.1.63">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[1]</a>
</td>
<td title="0.2.63">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[1]</a>
</td>
<td title="0.3.63">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[0]</a>
</td>
</tr>
<tr><td>62</td>
<td title="0.0.62">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[1]</a>
</td>
<td title="0.1.62">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[2]</a>
</td>
<td title="0.2.62">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[2]</a>
</td>
<td title="0.3.62">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[1]</a>
</td>
</tr>
<tr><td>61</td>
<td title="0.0.61">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[2]</a>
</td>
<td title="0.1.61">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[3]</a>
</td>
<td title="0.2.61">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[3]</a>
</td>
<td title="0.3.61">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[2]</a>
</td>
</tr>
<tr><td>60</td>
<td title="0.0.60">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[3]</a>
</td>
<td title="0.1.60">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[4]</a>
</td>
<td title="0.2.60">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[4]</a>
</td>
<td title="0.3.60">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[3]</a>
</td>
</tr>
<tr><td>59</td>
<td title="0.0.59">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[4]</a>
</td>
<td title="0.1.59">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[5]</a>
</td>
<td title="0.2.59">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[5]</a>
</td>
<td title="0.3.59">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[4]</a>
</td>
</tr>
<tr><td>58</td>
<td>-</td>
<td title="0.1.58">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL2">~CLK_INT:INV.0.CLK.IMUX.SEL2</a>
</td>
<td title="0.2.58">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL6">~CLK_INT:INV.0.CLK.IMUX.SEL6</a>
</td>
<td>-</td>
</tr>
<tr><td>57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>52</td>
<td title="0.0.52">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[5]</a>
</td>
<td title="0.1.52">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[0]</a>
</td>
<td title="0.2.52">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[0]</a>
</td>
<td title="0.3.52">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[5]</a>
</td>
</tr>
<tr><td>51</td>
<td title="0.0.51">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[0]</a>
</td>
<td title="0.1.51">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[1]</a>
</td>
<td title="0.2.51">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[1]</a>
</td>
<td title="0.3.51">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[0]</a>
</td>
</tr>
<tr><td>50</td>
<td title="0.0.50">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[1]</a>
</td>
<td title="0.1.50">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[2]</a>
</td>
<td title="0.2.50">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[2]</a>
</td>
<td title="0.3.50">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[1]</a>
</td>
</tr>
<tr><td>49</td>
<td title="0.0.49">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[2]</a>
</td>
<td title="0.1.49">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[3]</a>
</td>
<td title="0.2.49">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[3]</a>
</td>
<td title="0.3.49">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[2]</a>
</td>
</tr>
<tr><td>48</td>
<td title="0.0.48">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[3]</a>
</td>
<td title="0.1.48">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[4]</a>
</td>
<td title="0.2.48">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[4]</a>
</td>
<td title="0.3.48">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[3]</a>
</td>
</tr>
<tr><td>47</td>
<td title="0.0.47">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[4]</a>
</td>
<td title="0.1.47">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[5]</a>
</td>
<td title="0.2.47">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[5]</a>
</td>
<td title="0.3.47">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[4]</a>
</td>
</tr>
<tr><td>46</td>
<td>-</td>
<td title="0.1.46">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL1">~CLK_INT:INV.0.CLK.IMUX.SEL1</a>
</td>
<td title="0.2.46">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL5">~CLK_INT:INV.0.CLK.IMUX.SEL5</a>
</td>
<td>-</td>
</tr>
<tr><td>45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>40</td>
<td title="0.0.40">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[5]</a>
</td>
<td title="0.1.40">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[0]</a>
</td>
<td title="0.2.40">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[0]</a>
</td>
<td title="0.3.40">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[5]</a>
</td>
</tr>
<tr><td>39</td>
<td title="0.0.39">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[0]</a>
</td>
<td title="0.1.39">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[1]</a>
</td>
<td title="0.2.39">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[1]</a>
</td>
<td title="0.3.39">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[0]</a>
</td>
</tr>
<tr><td>38</td>
<td title="0.0.38">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[1]</a>
</td>
<td title="0.1.38">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[2]</a>
</td>
<td title="0.2.38">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[2]</a>
</td>
<td title="0.3.38">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[1]</a>
</td>
</tr>
<tr><td>37</td>
<td title="0.0.37">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[2]</a>
</td>
<td title="0.1.37">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[3]</a>
</td>
<td title="0.2.37">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[3]</a>
</td>
<td title="0.3.37">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[2]</a>
</td>
</tr>
<tr><td>36</td>
<td title="0.0.36">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[3]</a>
</td>
<td title="0.1.36">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[4]</a>
</td>
<td title="0.2.36">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[4]</a>
</td>
<td title="0.3.36">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[3]</a>
</td>
</tr>
<tr><td>35</td>
<td title="0.0.35">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[4]</a>
</td>
<td title="0.1.35">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[5]</a>
</td>
<td title="0.2.35">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[5]</a>
</td>
<td title="0.3.35">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[4]</a>
</td>
</tr>
<tr><td>34</td>
<td>-</td>
<td title="0.1.34">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL0">~CLK_INT:INV.0.CLK.IMUX.SEL0</a>
</td>
<td title="0.2.34">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL4">~CLK_INT:INV.0.CLK.IMUX.SEL4</a>
</td>
<td>-</td>
</tr>
<tr><td>33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>28</td>
<td title="0.0.28">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX10.N">CLK_INT:MUX.1.OMUX10.N[4]</a>
</td>
<td title="0.1.28">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX11.N">CLK_INT:MUX.1.OMUX11.N[0]</a>
</td>
<td title="0.2.28">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX11.N">CLK_INT:MUX.0.OMUX11.N[0]</a>
</td>
<td title="0.3.28">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX10.N">CLK_INT:MUX.0.OMUX10.N[4]</a>
</td>
</tr>
<tr><td>27</td>
<td title="0.0.27">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX10.N">CLK_INT:MUX.1.OMUX10.N[0]</a>
</td>
<td title="0.1.27">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX11.N">CLK_INT:MUX.1.OMUX11.N[1]</a>
</td>
<td title="0.2.27">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX11.N">CLK_INT:MUX.0.OMUX11.N[1]</a>
</td>
<td title="0.3.27">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX10.N">CLK_INT:MUX.0.OMUX10.N[0]</a>
</td>
</tr>
<tr><td>26</td>
<td title="0.0.26">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX10.N">CLK_INT:MUX.1.OMUX10.N[1]</a>
</td>
<td title="0.1.26">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX11.N">CLK_INT:MUX.1.OMUX11.N[2]</a>
</td>
<td title="0.2.26">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX11.N">CLK_INT:MUX.0.OMUX11.N[2]</a>
</td>
<td title="0.3.26">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX10.N">CLK_INT:MUX.0.OMUX10.N[1]</a>
</td>
</tr>
<tr><td>25</td>
<td title="0.0.25">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX10.N">CLK_INT:MUX.1.OMUX10.N[2]</a>
</td>
<td title="0.1.25">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX11.N">CLK_INT:MUX.1.OMUX11.N[3]</a>
</td>
<td title="0.2.25">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX11.N">CLK_INT:MUX.0.OMUX11.N[3]</a>
</td>
<td title="0.3.25">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX10.N">CLK_INT:MUX.0.OMUX10.N[2]</a>
</td>
</tr>
<tr><td>24</td>
<td title="0.0.24">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX10.N">CLK_INT:MUX.1.OMUX10.N[3]</a>
</td>
<td title="0.1.24">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX11.N">CLK_INT:MUX.1.OMUX11.N[4]</a>
</td>
<td title="0.2.24">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX11.N">CLK_INT:MUX.0.OMUX11.N[4]</a>
</td>
<td title="0.3.24">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX10.N">CLK_INT:MUX.0.OMUX10.N[3]</a>
</td>
</tr>
<tr><td>23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>18</td>
<td title="0.0.18">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX12.N">CLK_INT:MUX.1.OMUX12.N[4]</a>
</td>
<td title="0.1.18">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX15.N">CLK_INT:MUX.1.OMUX15.N[0]</a>
</td>
<td title="0.2.18">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX15.N">CLK_INT:MUX.0.OMUX15.N[0]</a>
</td>
<td title="0.3.18">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX12.N">CLK_INT:MUX.0.OMUX12.N[4]</a>
</td>
</tr>
<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX12.N">CLK_INT:MUX.1.OMUX12.N[0]</a>
</td>
<td title="0.1.17">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX15.N">CLK_INT:MUX.1.OMUX15.N[1]</a>
</td>
<td title="0.2.17">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX15.N">CLK_INT:MUX.0.OMUX15.N[1]</a>
</td>
<td title="0.3.17">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX12.N">CLK_INT:MUX.0.OMUX12.N[0]</a>
</td>
</tr>
<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX12.N">CLK_INT:MUX.1.OMUX12.N[1]</a>
</td>
<td title="0.1.16">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX15.N">CLK_INT:MUX.1.OMUX15.N[2]</a>
</td>
<td title="0.2.16">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX15.N">CLK_INT:MUX.0.OMUX15.N[2]</a>
</td>
<td title="0.3.16">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX12.N">CLK_INT:MUX.0.OMUX12.N[1]</a>
</td>
</tr>
<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX12.N">CLK_INT:MUX.1.OMUX12.N[2]</a>
</td>
<td title="0.1.15">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX15.N">CLK_INT:MUX.1.OMUX15.N[3]</a>
</td>
<td title="0.2.15">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX15.N">CLK_INT:MUX.0.OMUX15.N[3]</a>
</td>
<td title="0.3.15">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX12.N">CLK_INT:MUX.0.OMUX12.N[2]</a>
</td>
</tr>
<tr><td>14</td>
<td title="0.0.14">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX12.N">CLK_INT:MUX.1.OMUX12.N[3]</a>
</td>
<td title="0.1.14">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX15.N">CLK_INT:MUX.1.OMUX15.N[4]</a>
</td>
<td title="0.2.14">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX15.N">CLK_INT:MUX.0.OMUX15.N[4]</a>
</td>
<td title="0.3.14">
<a href="#tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX12.N">CLK_INT:MUX.0.OMUX12.N[3]</a>
</td>
</tr>
<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>10</td>
<td title="0.0.10">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.10">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.0.9">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.9">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.0.8">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.8">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.7">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX0:DISABLE_ATTR">BUFGMUX0:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.6">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX4:DISABLE_ATTR">BUFGMUX4:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX1:DISABLE_ATTR">BUFGMUX1:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.5">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX5:DISABLE_ATTR">BUFGMUX5:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.0.4">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.4">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.3">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.0.2">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.2">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.0.1">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.1">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.0.0">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.0">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[0]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>virtex2 CLKB.V2PX bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>15</td>
<td title="1.0.15">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.15">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>14</td>
<td title="1.0.14">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.14">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>13</td>
<td title="1.0.13">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.13">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>12</td>
<td title="1.0.12">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX2:DISABLE_ATTR">BUFGMUX2:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.12">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX6:DISABLE_ATTR">BUFGMUX6:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>11</td>
<td title="1.0.11">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX3:DISABLE_ATTR">BUFGMUX3:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.11">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX7:DISABLE_ATTR">BUFGMUX7:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>10</td>
<td title="1.0.10">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.10">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>9</td>
<td title="1.0.9">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.9">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>8</td>
<td title="1.0.8">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.8">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>7</td>
<td title="1.0.7">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.7">
<a href="#tile-virtex2-CLKB.V2PX-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2PX-BUFGMUX0:DISABLE_ATTR">BUFGMUX0:DISABLE_ATTR</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-BUFGMUX1:DISABLE_ATTR">BUFGMUX1:DISABLE_ATTR</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-BUFGMUX2:DISABLE_ATTR">BUFGMUX2:DISABLE_ATTR</th>
<th>1.0.12</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-BUFGMUX3:DISABLE_ATTR">BUFGMUX3:DISABLE_ATTR</th>
<th>1.0.11</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-BUFGMUX4:DISABLE_ATTR">BUFGMUX4:DISABLE_ATTR</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-BUFGMUX5:DISABLE_ATTR">BUFGMUX5:DISABLE_ATTR</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-BUFGMUX6:DISABLE_ATTR">BUFGMUX6:DISABLE_ATTR</th>
<th>1.3.12</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-BUFGMUX7:DISABLE_ATTR">BUFGMUX7:DISABLE_ATTR</th>
<th>1.3.11</th>
</tr>
</thead>
<tbody>
<tr><td>LOW</td>
<td>0</td>
</tr>
<tr><td>HIGH</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2PX-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK</th>
<th>0.0.9</th>
<th>0.0.8</th>
<th>0.0.7</th>
<th>0.0.10</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK</th>
<th>0.0.2</th>
<th>0.0.3</th>
<th>0.0.4</th>
<th>0.0.1</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK</th>
<th>1.0.15</th>
<th>1.0.14</th>
<th>1.0.13</th>
<th>0.0.0</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK</th>
<th>1.0.8</th>
<th>1.0.9</th>
<th>1.0.10</th>
<th>1.0.7</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK</th>
<th>0.3.9</th>
<th>0.3.8</th>
<th>0.3.7</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK</th>
<th>0.3.2</th>
<th>0.3.3</th>
<th>0.3.4</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK</th>
<th>1.3.15</th>
<th>1.3.14</th>
<th>1.3.13</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK</th>
<th>1.3.8</th>
<th>1.3.9</th>
<th>1.3.10</th>
<th>1.3.7</th>
</tr>
</thead>
<tbody>
<tr><td>INT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>CKI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>DCM_OUT_L</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DCM_OUT_R</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL0">CLK_INT:INV.0.CLK.IMUX.SEL0</th>
<th>0.1.34</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL1">CLK_INT:INV.0.CLK.IMUX.SEL1</th>
<th>0.1.46</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL2">CLK_INT:INV.0.CLK.IMUX.SEL2</th>
<th>0.1.58</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL3">CLK_INT:INV.0.CLK.IMUX.SEL3</th>
<th>0.1.70</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL4">CLK_INT:INV.0.CLK.IMUX.SEL4</th>
<th>0.2.34</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL5">CLK_INT:INV.0.CLK.IMUX.SEL5</th>
<th>0.2.46</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL6">CLK_INT:INV.0.CLK.IMUX.SEL6</th>
<th>0.2.58</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL7">CLK_INT:INV.0.CLK.IMUX.SEL7</th>
<th>0.2.70</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0</th>
<th>0.0.40</th>
<th>0.0.35</th>
<th>0.0.36</th>
<th>0.0.37</th>
<th>0.0.38</th>
<th>0.0.39</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4</th>
<th>0.3.40</th>
<th>0.3.35</th>
<th>0.3.36</th>
<th>0.3.37</th>
<th>0.3.38</th>
<th>0.3.39</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0</th>
<th>0.1.35</th>
<th>0.1.36</th>
<th>0.1.37</th>
<th>0.1.38</th>
<th>0.1.39</th>
<th>0.1.40</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4</th>
<th>0.2.35</th>
<th>0.2.36</th>
<th>0.2.37</th>
<th>0.2.38</th>
<th>0.2.39</th>
<th>0.2.40</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W0.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W1.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W2.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W0.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W1.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E0.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E1.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E2.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E0.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E1.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1</th>
<th>0.0.52</th>
<th>0.0.47</th>
<th>0.0.48</th>
<th>0.0.49</th>
<th>0.0.50</th>
<th>0.0.51</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5</th>
<th>0.3.52</th>
<th>0.3.47</th>
<th>0.3.48</th>
<th>0.3.49</th>
<th>0.3.50</th>
<th>0.3.51</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1</th>
<th>0.1.47</th>
<th>0.1.48</th>
<th>0.1.49</th>
<th>0.1.50</th>
<th>0.1.51</th>
<th>0.1.52</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5</th>
<th>0.2.47</th>
<th>0.2.48</th>
<th>0.2.49</th>
<th>0.2.50</th>
<th>0.2.51</th>
<th>0.2.52</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W3.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W4.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W2.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W3.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W4.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E3.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E4.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E2.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E3.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E4.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2</th>
<th>0.0.64</th>
<th>0.0.59</th>
<th>0.0.60</th>
<th>0.0.61</th>
<th>0.0.62</th>
<th>0.0.63</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6</th>
<th>0.3.64</th>
<th>0.3.59</th>
<th>0.3.60</th>
<th>0.3.61</th>
<th>0.3.62</th>
<th>0.3.63</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2</th>
<th>0.1.59</th>
<th>0.1.60</th>
<th>0.1.61</th>
<th>0.1.62</th>
<th>0.1.63</th>
<th>0.1.64</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6</th>
<th>0.2.59</th>
<th>0.2.60</th>
<th>0.2.61</th>
<th>0.2.62</th>
<th>0.2.63</th>
<th>0.2.64</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W5.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W6.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W7.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W5.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W6.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E5.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E6.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E7.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E5.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E6.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3</th>
<th>0.0.76</th>
<th>0.0.71</th>
<th>0.0.72</th>
<th>0.0.73</th>
<th>0.0.74</th>
<th>0.0.75</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7</th>
<th>0.3.76</th>
<th>0.3.71</th>
<th>0.3.72</th>
<th>0.3.73</th>
<th>0.3.74</th>
<th>0.3.75</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3</th>
<th>0.1.71</th>
<th>0.1.72</th>
<th>0.1.73</th>
<th>0.1.74</th>
<th>0.1.75</th>
<th>0.1.76</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7</th>
<th>0.2.71</th>
<th>0.2.72</th>
<th>0.2.73</th>
<th>0.2.74</th>
<th>0.2.75</th>
<th>0.2.76</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W8.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W9.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W7.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W8.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W9.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E8.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E9.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E7.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E8.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E9.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX10.N">CLK_INT:MUX.0.OMUX10.N</th>
<th>0.3.28</th>
<th>0.3.24</th>
<th>0.3.25</th>
<th>0.3.26</th>
<th>0.3.27</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX11.N">CLK_INT:MUX.0.OMUX11.N</th>
<th>0.2.24</th>
<th>0.2.25</th>
<th>0.2.26</th>
<th>0.2.27</th>
<th>0.2.28</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX12.N">CLK_INT:MUX.0.OMUX12.N</th>
<th>0.3.18</th>
<th>0.3.14</th>
<th>0.3.15</th>
<th>0.3.16</th>
<th>0.3.17</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.0.OMUX15.N">CLK_INT:MUX.0.OMUX15.N</th>
<th>0.2.14</th>
<th>0.2.15</th>
<th>0.2.16</th>
<th>0.2.17</th>
<th>0.2.18</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.6</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.7</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX10.N">CLK_INT:MUX.1.OMUX10.N</th>
<th>0.0.28</th>
<th>0.0.24</th>
<th>0.0.25</th>
<th>0.0.26</th>
<th>0.0.27</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX11.N">CLK_INT:MUX.1.OMUX11.N</th>
<th>0.1.24</th>
<th>0.1.25</th>
<th>0.1.26</th>
<th>0.1.27</th>
<th>0.1.28</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX12.N">CLK_INT:MUX.1.OMUX12.N</th>
<th>0.0.18</th>
<th>0.0.14</th>
<th>0.0.15</th>
<th>0.0.16</th>
<th>0.0.17</th>
</tr>
<tr><th id="tile-virtex2-CLKB.V2PX-CLK_INT:MUX.1.OMUX15.N">CLK_INT:MUX.1.OMUX15.N</th>
<th>0.1.14</th>
<th>0.1.15</th>
<th>0.1.16</th>
<th>0.1.17</th>
<th>0.1.18</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.7</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clktv2"><a class="header" href="#tile-clktv2">Tile CLKT.V2</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-clk_int-3"><a class="header" href="#switchbox-clk_int-3">Switchbox CLK_INT</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2 switchbox CLK_INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="8">TCELL0_OMUX0.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_OMUX3.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_OMUX4.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_OMUX5.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL0</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL1</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL2</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL3</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL4</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL5</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL6</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL7</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK0</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK1</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK2</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK3</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK4</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK5</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK6</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK7</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX0.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX3.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX4.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX5.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux0-3"><a class="header" href="#bel-bufgmux0-3">Bel BUFGMUX0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2 bel BUFGMUX0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK0</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.0</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL0</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux1-3"><a class="header" href="#bel-bufgmux1-3">Bel BUFGMUX1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2 bel BUFGMUX1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK1</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.1</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL1</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux2-3"><a class="header" href="#bel-bufgmux2-3">Bel BUFGMUX2</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2 bel BUFGMUX2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK2</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.2</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux3-3"><a class="header" href="#bel-bufgmux3-3">Bel BUFGMUX3</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2 bel BUFGMUX3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK3</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.3</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL3</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux4-3"><a class="header" href="#bel-bufgmux4-3">Bel BUFGMUX4</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2 bel BUFGMUX4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK4</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.4</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL4</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux5-3"><a class="header" href="#bel-bufgmux5-3">Bel BUFGMUX5</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2 bel BUFGMUX5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK5</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.5</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL5</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux6-3"><a class="header" href="#bel-bufgmux6-3">Bel BUFGMUX6</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2 bel BUFGMUX6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK6</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.6</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL6</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux7-3"><a class="header" href="#bel-bufgmux7-3">Bel BUFGMUX7</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2 bel BUFGMUX7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK7</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.7</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL7</td></tr>
</tbody>
</table></div>
<h3 id="bel-globalsig_n0"><a class="header" href="#bel-globalsig_n0">Bel GLOBALSIG_N0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2 bel GLOBALSIG_N0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-globalsig_n1"><a class="header" href="#bel-globalsig_n1">Bel GLOBALSIG_N1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2 bel GLOBALSIG_N1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:CLK.IMUX.SEL0</td><td>BUFGMUX0.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL1</td><td>BUFGMUX1.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL2</td><td>BUFGMUX2.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL3</td><td>BUFGMUX3.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL4</td><td>BUFGMUX4.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL5</td><td>BUFGMUX5.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL6</td><td>BUFGMUX6.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL7</td><td>BUFGMUX7.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK0</td><td>BUFGMUX0.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK1</td><td>BUFGMUX1.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK2</td><td>BUFGMUX2.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK3</td><td>BUFGMUX3.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK4</td><td>BUFGMUX4.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK5</td><td>BUFGMUX5.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK6</td><td>BUFGMUX6.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK7</td><td>BUFGMUX7.CLK</td></tr>
<tr><td>TCELL0:CLK.OUT.0</td><td>BUFGMUX0.O</td></tr>
<tr><td>TCELL0:CLK.OUT.1</td><td>BUFGMUX1.O</td></tr>
<tr><td>TCELL0:CLK.OUT.2</td><td>BUFGMUX2.O</td></tr>
<tr><td>TCELL0:CLK.OUT.3</td><td>BUFGMUX3.O</td></tr>
<tr><td>TCELL0:CLK.OUT.4</td><td>BUFGMUX4.O</td></tr>
<tr><td>TCELL0:CLK.OUT.5</td><td>BUFGMUX5.O</td></tr>
<tr><td>TCELL0:CLK.OUT.6</td><td>BUFGMUX6.O</td></tr>
<tr><td>TCELL0:CLK.OUT.7</td><td>BUFGMUX7.O</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-4"><a class="header" href="#bitstream-4">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>79</td>
<td title="0.0.79">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.79">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>78</td>
<td title="0.0.78">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.78">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>77</td>
<td title="0.0.77">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.77">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>76</td>
<td title="0.0.76">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.76">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>75</td>
<td title="0.0.75">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.75">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>74</td>
<td title="0.0.74">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.74">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>73</td>
<td title="0.0.73">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX1:DISABLE_ATTR">BUFGMUX1:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.73">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX5:DISABLE_ATTR">BUFGMUX5:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>72</td>
<td title="0.0.72">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX0:DISABLE_ATTR">BUFGMUX0:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.72">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX4:DISABLE_ATTR">BUFGMUX4:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>71</td>
<td title="0.0.71">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.71">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>70</td>
<td title="0.0.70">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.70">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>69</td>
<td title="0.0.69">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.69">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>68</td>
<td title="0.0.68">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.68">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>64</td>
<td title="0.0.64">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX4.S">CLK_INT:MUX.1.OMUX4.S[3]</a>
</td>
<td title="0.1.64">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX5.S">CLK_INT:MUX.1.OMUX5.S[4]</a>
</td>
<td title="0.2.64">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX5.S">CLK_INT:MUX.0.OMUX5.S[4]</a>
</td>
<td title="0.3.64">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX4.S">CLK_INT:MUX.0.OMUX4.S[3]</a>
</td>
</tr>
<tr><td>63</td>
<td title="0.0.63">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX4.S">CLK_INT:MUX.1.OMUX4.S[2]</a>
</td>
<td title="0.1.63">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX5.S">CLK_INT:MUX.1.OMUX5.S[3]</a>
</td>
<td title="0.2.63">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX5.S">CLK_INT:MUX.0.OMUX5.S[3]</a>
</td>
<td title="0.3.63">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX4.S">CLK_INT:MUX.0.OMUX4.S[2]</a>
</td>
</tr>
<tr><td>62</td>
<td title="0.0.62">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX4.S">CLK_INT:MUX.1.OMUX4.S[1]</a>
</td>
<td title="0.1.62">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX5.S">CLK_INT:MUX.1.OMUX5.S[2]</a>
</td>
<td title="0.2.62">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX5.S">CLK_INT:MUX.0.OMUX5.S[2]</a>
</td>
<td title="0.3.62">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX4.S">CLK_INT:MUX.0.OMUX4.S[1]</a>
</td>
</tr>
<tr><td>61</td>
<td title="0.0.61">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX4.S">CLK_INT:MUX.1.OMUX4.S[0]</a>
</td>
<td title="0.1.61">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX5.S">CLK_INT:MUX.1.OMUX5.S[1]</a>
</td>
<td title="0.2.61">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX5.S">CLK_INT:MUX.0.OMUX5.S[1]</a>
</td>
<td title="0.3.61">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX4.S">CLK_INT:MUX.0.OMUX4.S[0]</a>
</td>
</tr>
<tr><td>60</td>
<td title="0.0.60">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX4.S">CLK_INT:MUX.1.OMUX4.S[4]</a>
</td>
<td title="0.1.60">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX5.S">CLK_INT:MUX.1.OMUX5.S[0]</a>
</td>
<td title="0.2.60">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX5.S">CLK_INT:MUX.0.OMUX5.S[0]</a>
</td>
<td title="0.3.60">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX4.S">CLK_INT:MUX.0.OMUX4.S[4]</a>
</td>
</tr>
<tr><td>59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>54</td>
<td title="0.0.54">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX0.S">CLK_INT:MUX.1.OMUX0.S[3]</a>
</td>
<td title="0.1.54">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX3.S">CLK_INT:MUX.1.OMUX3.S[4]</a>
</td>
<td title="0.2.54">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX3.S">CLK_INT:MUX.0.OMUX3.S[4]</a>
</td>
<td title="0.3.54">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX0.S">CLK_INT:MUX.0.OMUX0.S[3]</a>
</td>
</tr>
<tr><td>53</td>
<td title="0.0.53">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX0.S">CLK_INT:MUX.1.OMUX0.S[2]</a>
</td>
<td title="0.1.53">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX3.S">CLK_INT:MUX.1.OMUX3.S[3]</a>
</td>
<td title="0.2.53">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX3.S">CLK_INT:MUX.0.OMUX3.S[3]</a>
</td>
<td title="0.3.53">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX0.S">CLK_INT:MUX.0.OMUX0.S[2]</a>
</td>
</tr>
<tr><td>52</td>
<td title="0.0.52">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX0.S">CLK_INT:MUX.1.OMUX0.S[1]</a>
</td>
<td title="0.1.52">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX3.S">CLK_INT:MUX.1.OMUX3.S[2]</a>
</td>
<td title="0.2.52">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX3.S">CLK_INT:MUX.0.OMUX3.S[2]</a>
</td>
<td title="0.3.52">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX0.S">CLK_INT:MUX.0.OMUX0.S[1]</a>
</td>
</tr>
<tr><td>51</td>
<td title="0.0.51">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX0.S">CLK_INT:MUX.1.OMUX0.S[0]</a>
</td>
<td title="0.1.51">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX3.S">CLK_INT:MUX.1.OMUX3.S[1]</a>
</td>
<td title="0.2.51">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX3.S">CLK_INT:MUX.0.OMUX3.S[1]</a>
</td>
<td title="0.3.51">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX0.S">CLK_INT:MUX.0.OMUX0.S[0]</a>
</td>
</tr>
<tr><td>50</td>
<td title="0.0.50">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX0.S">CLK_INT:MUX.1.OMUX0.S[4]</a>
</td>
<td title="0.1.50">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX3.S">CLK_INT:MUX.1.OMUX3.S[0]</a>
</td>
<td title="0.2.50">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX3.S">CLK_INT:MUX.0.OMUX3.S[0]</a>
</td>
<td title="0.3.50">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX0.S">CLK_INT:MUX.0.OMUX0.S[4]</a>
</td>
</tr>
<tr><td>49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>44</td>
<td>-</td>
<td title="0.1.44">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:INV.0.CLK.IMUX.SEL3">~CLK_INT:INV.0.CLK.IMUX.SEL3</a>
</td>
<td title="0.2.44">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:INV.0.CLK.IMUX.SEL7">~CLK_INT:INV.0.CLK.IMUX.SEL7</a>
</td>
<td>-</td>
</tr>
<tr><td>43</td>
<td title="0.0.43">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[4]</a>
</td>
<td title="0.1.43">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[5]</a>
</td>
<td title="0.2.43">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[5]</a>
</td>
<td title="0.3.43">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[4]</a>
</td>
</tr>
<tr><td>42</td>
<td title="0.0.42">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[3]</a>
</td>
<td title="0.1.42">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[4]</a>
</td>
<td title="0.2.42">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[4]</a>
</td>
<td title="0.3.42">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[3]</a>
</td>
</tr>
<tr><td>41</td>
<td title="0.0.41">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[2]</a>
</td>
<td title="0.1.41">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[3]</a>
</td>
<td title="0.2.41">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[3]</a>
</td>
<td title="0.3.41">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[2]</a>
</td>
</tr>
<tr><td>40</td>
<td title="0.0.40">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[1]</a>
</td>
<td title="0.1.40">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[2]</a>
</td>
<td title="0.2.40">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[2]</a>
</td>
<td title="0.3.40">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[1]</a>
</td>
</tr>
<tr><td>39</td>
<td title="0.0.39">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[0]</a>
</td>
<td title="0.1.39">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[1]</a>
</td>
<td title="0.2.39">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[1]</a>
</td>
<td title="0.3.39">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[0]</a>
</td>
</tr>
<tr><td>38</td>
<td title="0.0.38">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[5]</a>
</td>
<td title="0.1.38">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[0]</a>
</td>
<td title="0.2.38">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[0]</a>
</td>
<td title="0.3.38">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[5]</a>
</td>
</tr>
<tr><td>37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>32</td>
<td>-</td>
<td title="0.1.32">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:INV.0.CLK.IMUX.SEL2">~CLK_INT:INV.0.CLK.IMUX.SEL2</a>
</td>
<td title="0.2.32">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:INV.0.CLK.IMUX.SEL6">~CLK_INT:INV.0.CLK.IMUX.SEL6</a>
</td>
<td>-</td>
</tr>
<tr><td>31</td>
<td title="0.0.31">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[4]</a>
</td>
<td title="0.1.31">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[5]</a>
</td>
<td title="0.2.31">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[5]</a>
</td>
<td title="0.3.31">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[4]</a>
</td>
</tr>
<tr><td>30</td>
<td title="0.0.30">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[3]</a>
</td>
<td title="0.1.30">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[4]</a>
</td>
<td title="0.2.30">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[4]</a>
</td>
<td title="0.3.30">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[3]</a>
</td>
</tr>
<tr><td>29</td>
<td title="0.0.29">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[2]</a>
</td>
<td title="0.1.29">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[3]</a>
</td>
<td title="0.2.29">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[3]</a>
</td>
<td title="0.3.29">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[2]</a>
</td>
</tr>
<tr><td>28</td>
<td title="0.0.28">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[1]</a>
</td>
<td title="0.1.28">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[2]</a>
</td>
<td title="0.2.28">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[2]</a>
</td>
<td title="0.3.28">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[1]</a>
</td>
</tr>
<tr><td>27</td>
<td title="0.0.27">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[0]</a>
</td>
<td title="0.1.27">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[1]</a>
</td>
<td title="0.2.27">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[1]</a>
</td>
<td title="0.3.27">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[0]</a>
</td>
</tr>
<tr><td>26</td>
<td title="0.0.26">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[5]</a>
</td>
<td title="0.1.26">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[0]</a>
</td>
<td title="0.2.26">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[0]</a>
</td>
<td title="0.3.26">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[5]</a>
</td>
</tr>
<tr><td>25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>20</td>
<td>-</td>
<td title="0.1.20">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:INV.0.CLK.IMUX.SEL1">~CLK_INT:INV.0.CLK.IMUX.SEL1</a>
</td>
<td title="0.2.20">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:INV.0.CLK.IMUX.SEL5">~CLK_INT:INV.0.CLK.IMUX.SEL5</a>
</td>
<td>-</td>
</tr>
<tr><td>19</td>
<td title="0.0.19">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[4]</a>
</td>
<td title="0.1.19">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[5]</a>
</td>
<td title="0.2.19">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[5]</a>
</td>
<td title="0.3.19">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[4]</a>
</td>
</tr>
<tr><td>18</td>
<td title="0.0.18">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[3]</a>
</td>
<td title="0.1.18">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[4]</a>
</td>
<td title="0.2.18">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[4]</a>
</td>
<td title="0.3.18">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[3]</a>
</td>
</tr>
<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[2]</a>
</td>
<td title="0.1.17">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[3]</a>
</td>
<td title="0.2.17">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[3]</a>
</td>
<td title="0.3.17">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[2]</a>
</td>
</tr>
<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[1]</a>
</td>
<td title="0.1.16">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[2]</a>
</td>
<td title="0.2.16">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[2]</a>
</td>
<td title="0.3.16">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[1]</a>
</td>
</tr>
<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[0]</a>
</td>
<td title="0.1.15">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[1]</a>
</td>
<td title="0.2.15">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[1]</a>
</td>
<td title="0.3.15">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[0]</a>
</td>
</tr>
<tr><td>14</td>
<td title="0.0.14">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[5]</a>
</td>
<td title="0.1.14">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[0]</a>
</td>
<td title="0.2.14">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[0]</a>
</td>
<td title="0.3.14">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[5]</a>
</td>
</tr>
<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td title="0.1.8">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:INV.0.CLK.IMUX.SEL0">~CLK_INT:INV.0.CLK.IMUX.SEL0</a>
</td>
<td title="0.2.8">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:INV.0.CLK.IMUX.SEL4">~CLK_INT:INV.0.CLK.IMUX.SEL4</a>
</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[4]</a>
</td>
<td title="0.1.7">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[5]</a>
</td>
<td title="0.2.7">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[5]</a>
</td>
<td title="0.3.7">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[4]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[3]</a>
</td>
<td title="0.1.6">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[4]</a>
</td>
<td title="0.2.6">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[4]</a>
</td>
<td title="0.3.6">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[3]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[2]</a>
</td>
<td title="0.1.5">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[3]</a>
</td>
<td title="0.2.5">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[3]</a>
</td>
<td title="0.3.5">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[2]</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.0.4">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[1]</a>
</td>
<td title="0.1.4">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[2]</a>
</td>
<td title="0.2.4">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[2]</a>
</td>
<td title="0.3.4">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[1]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[1]</a>
</td>
<td title="0.2.3">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[1]</a>
</td>
<td title="0.3.3">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[0]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.0.2">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[5]</a>
</td>
<td title="0.1.2">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[0]</a>
</td>
<td title="0.2.2">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[0]</a>
</td>
<td title="0.3.2">
<a href="#tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[5]</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2 bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>7</td>
<td title="1.0.7">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.7">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>6</td>
<td title="1.0.6">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.6">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>5</td>
<td title="1.0.5">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.5">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>4</td>
<td title="1.0.4">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.4">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>3</td>
<td title="1.0.3">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX3:DISABLE_ATTR">BUFGMUX3:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.3">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX7:DISABLE_ATTR">BUFGMUX7:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>2</td>
<td title="1.0.2">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX2:DISABLE_ATTR">BUFGMUX2:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.2">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX6:DISABLE_ATTR">BUFGMUX6:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>1</td>
<td title="1.0.1">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.1">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>0</td>
<td title="1.0.0">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.0">
<a href="#tile-virtex2-CLKT.V2-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[2]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2-BUFGMUX0:DISABLE_ATTR">BUFGMUX0:DISABLE_ATTR</th>
<th>0.0.72</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-BUFGMUX1:DISABLE_ATTR">BUFGMUX1:DISABLE_ATTR</th>
<th>0.0.73</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-BUFGMUX2:DISABLE_ATTR">BUFGMUX2:DISABLE_ATTR</th>
<th>1.0.2</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-BUFGMUX3:DISABLE_ATTR">BUFGMUX3:DISABLE_ATTR</th>
<th>1.0.3</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-BUFGMUX4:DISABLE_ATTR">BUFGMUX4:DISABLE_ATTR</th>
<th>0.3.72</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-BUFGMUX5:DISABLE_ATTR">BUFGMUX5:DISABLE_ATTR</th>
<th>0.3.73</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-BUFGMUX6:DISABLE_ATTR">BUFGMUX6:DISABLE_ATTR</th>
<th>1.3.2</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-BUFGMUX7:DISABLE_ATTR">BUFGMUX7:DISABLE_ATTR</th>
<th>1.3.3</th>
</tr>
</thead>
<tbody>
<tr><td>LOW</td>
<td>0</td>
</tr>
<tr><td>HIGH</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK</th>
<th>0.0.69</th>
<th>0.0.70</th>
<th>0.0.71</th>
<th>0.0.68</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK</th>
<th>0.0.76</th>
<th>0.0.75</th>
<th>0.0.74</th>
<th>0.0.77</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK</th>
<th>0.0.79</th>
<th>1.0.0</th>
<th>1.0.1</th>
<th>0.0.78</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK</th>
<th>1.0.6</th>
<th>1.0.5</th>
<th>1.0.4</th>
<th>1.0.7</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK</th>
<th>0.3.69</th>
<th>0.3.70</th>
<th>0.3.71</th>
<th>0.3.68</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK</th>
<th>0.3.76</th>
<th>0.3.75</th>
<th>0.3.74</th>
<th>0.3.77</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK</th>
<th>0.3.79</th>
<th>1.3.0</th>
<th>1.3.1</th>
<th>0.3.78</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK</th>
<th>1.3.6</th>
<th>1.3.5</th>
<th>1.3.4</th>
<th>1.3.7</th>
</tr>
</thead>
<tbody>
<tr><td>INT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>CKI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>DCM_OUT_L</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DCM_OUT_R</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:INV.0.CLK.IMUX.SEL0">CLK_INT:INV.0.CLK.IMUX.SEL0</th>
<th>0.1.8</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:INV.0.CLK.IMUX.SEL1">CLK_INT:INV.0.CLK.IMUX.SEL1</th>
<th>0.1.20</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:INV.0.CLK.IMUX.SEL2">CLK_INT:INV.0.CLK.IMUX.SEL2</th>
<th>0.1.32</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:INV.0.CLK.IMUX.SEL3">CLK_INT:INV.0.CLK.IMUX.SEL3</th>
<th>0.1.44</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:INV.0.CLK.IMUX.SEL4">CLK_INT:INV.0.CLK.IMUX.SEL4</th>
<th>0.2.8</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:INV.0.CLK.IMUX.SEL5">CLK_INT:INV.0.CLK.IMUX.SEL5</th>
<th>0.2.20</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:INV.0.CLK.IMUX.SEL6">CLK_INT:INV.0.CLK.IMUX.SEL6</th>
<th>0.2.32</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:INV.0.CLK.IMUX.SEL7">CLK_INT:INV.0.CLK.IMUX.SEL7</th>
<th>0.2.44</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0</th>
<th>0.0.2</th>
<th>0.0.7</th>
<th>0.0.6</th>
<th>0.0.5</th>
<th>0.0.4</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4</th>
<th>0.3.2</th>
<th>0.3.7</th>
<th>0.3.6</th>
<th>0.3.5</th>
<th>0.3.4</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0</th>
<th>0.1.7</th>
<th>0.1.6</th>
<th>0.1.5</th>
<th>0.1.4</th>
<th>0.1.3</th>
<th>0.1.2</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4</th>
<th>0.2.7</th>
<th>0.2.6</th>
<th>0.2.5</th>
<th>0.2.4</th>
<th>0.2.3</th>
<th>0.2.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W0.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W1.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W2.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W0.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W1.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E0.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E1.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E2.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E0.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E1.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1</th>
<th>0.0.14</th>
<th>0.0.19</th>
<th>0.0.18</th>
<th>0.0.17</th>
<th>0.0.16</th>
<th>0.0.15</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5</th>
<th>0.3.14</th>
<th>0.3.19</th>
<th>0.3.18</th>
<th>0.3.17</th>
<th>0.3.16</th>
<th>0.3.15</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1</th>
<th>0.1.19</th>
<th>0.1.18</th>
<th>0.1.17</th>
<th>0.1.16</th>
<th>0.1.15</th>
<th>0.1.14</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5</th>
<th>0.2.19</th>
<th>0.2.18</th>
<th>0.2.17</th>
<th>0.2.16</th>
<th>0.2.15</th>
<th>0.2.14</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W3.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W4.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W2.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W3.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W4.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E3.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E4.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E2.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E3.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E4.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2</th>
<th>0.0.26</th>
<th>0.0.31</th>
<th>0.0.30</th>
<th>0.0.29</th>
<th>0.0.28</th>
<th>0.0.27</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6</th>
<th>0.3.26</th>
<th>0.3.31</th>
<th>0.3.30</th>
<th>0.3.29</th>
<th>0.3.28</th>
<th>0.3.27</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2</th>
<th>0.1.31</th>
<th>0.1.30</th>
<th>0.1.29</th>
<th>0.1.28</th>
<th>0.1.27</th>
<th>0.1.26</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6</th>
<th>0.2.31</th>
<th>0.2.30</th>
<th>0.2.29</th>
<th>0.2.28</th>
<th>0.2.27</th>
<th>0.2.26</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W5.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W6.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W7.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W5.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W6.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E5.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E6.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E7.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E5.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E6.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3</th>
<th>0.0.38</th>
<th>0.0.43</th>
<th>0.0.42</th>
<th>0.0.41</th>
<th>0.0.40</th>
<th>0.0.39</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7</th>
<th>0.3.38</th>
<th>0.3.43</th>
<th>0.3.42</th>
<th>0.3.41</th>
<th>0.3.40</th>
<th>0.3.39</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3</th>
<th>0.1.43</th>
<th>0.1.42</th>
<th>0.1.41</th>
<th>0.1.40</th>
<th>0.1.39</th>
<th>0.1.38</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7</th>
<th>0.2.43</th>
<th>0.2.42</th>
<th>0.2.41</th>
<th>0.2.40</th>
<th>0.2.39</th>
<th>0.2.38</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W8.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W9.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W7.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W8.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W9.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E8.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E9.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E7.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E8.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E9.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX0.S">CLK_INT:MUX.0.OMUX0.S</th>
<th>0.3.50</th>
<th>0.3.54</th>
<th>0.3.53</th>
<th>0.3.52</th>
<th>0.3.51</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX3.S">CLK_INT:MUX.0.OMUX3.S</th>
<th>0.2.54</th>
<th>0.2.53</th>
<th>0.2.52</th>
<th>0.2.51</th>
<th>0.2.50</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX4.S">CLK_INT:MUX.0.OMUX4.S</th>
<th>0.3.60</th>
<th>0.3.64</th>
<th>0.3.63</th>
<th>0.3.62</th>
<th>0.3.61</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.0.OMUX5.S">CLK_INT:MUX.0.OMUX5.S</th>
<th>0.2.64</th>
<th>0.2.63</th>
<th>0.2.62</th>
<th>0.2.61</th>
<th>0.2.60</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.6</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.7</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX0.S">CLK_INT:MUX.1.OMUX0.S</th>
<th>0.0.50</th>
<th>0.0.54</th>
<th>0.0.53</th>
<th>0.0.52</th>
<th>0.0.51</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX3.S">CLK_INT:MUX.1.OMUX3.S</th>
<th>0.1.54</th>
<th>0.1.53</th>
<th>0.1.52</th>
<th>0.1.51</th>
<th>0.1.50</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX4.S">CLK_INT:MUX.1.OMUX4.S</th>
<th>0.0.60</th>
<th>0.0.64</th>
<th>0.0.63</th>
<th>0.0.62</th>
<th>0.0.61</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2-CLK_INT:MUX.1.OMUX5.S">CLK_INT:MUX.1.OMUX5.S</th>
<th>0.1.64</th>
<th>0.1.63</th>
<th>0.1.62</th>
<th>0.1.61</th>
<th>0.1.60</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.7</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clktv2p"><a class="header" href="#tile-clktv2p">Tile CLKT.V2P</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-clk_int-4"><a class="header" href="#switchbox-clk_int-4">Switchbox CLK_INT</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2P switchbox CLK_INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="8">TCELL0_OMUX0.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_OMUX3.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_OMUX4.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_OMUX5.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL0</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL1</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL2</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL3</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL4</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL5</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL6</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL7</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK0</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK1</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK2</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK3</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK4</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK5</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK6</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK7</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX0.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX3.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX4.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX5.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux0-4"><a class="header" href="#bel-bufgmux0-4">Bel BUFGMUX0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2P bel BUFGMUX0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK0</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.0</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL0</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux1-4"><a class="header" href="#bel-bufgmux1-4">Bel BUFGMUX1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2P bel BUFGMUX1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK1</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.1</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL1</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux2-4"><a class="header" href="#bel-bufgmux2-4">Bel BUFGMUX2</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2P bel BUFGMUX2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK2</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.2</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux3-4"><a class="header" href="#bel-bufgmux3-4">Bel BUFGMUX3</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2P bel BUFGMUX3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK3</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.3</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL3</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux4-4"><a class="header" href="#bel-bufgmux4-4">Bel BUFGMUX4</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2P bel BUFGMUX4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK4</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.4</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL4</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux5-4"><a class="header" href="#bel-bufgmux5-4">Bel BUFGMUX5</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2P bel BUFGMUX5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK5</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.5</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL5</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux6-4"><a class="header" href="#bel-bufgmux6-4">Bel BUFGMUX6</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2P bel BUFGMUX6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK6</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.6</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL6</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux7-4"><a class="header" href="#bel-bufgmux7-4">Bel BUFGMUX7</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2P bel BUFGMUX7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK7</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.7</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL7</td></tr>
</tbody>
</table></div>
<h3 id="bel-globalsig_n0-1"><a class="header" href="#bel-globalsig_n0-1">Bel GLOBALSIG_N0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2P bel GLOBALSIG_N0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-globalsig_n1-1"><a class="header" href="#bel-globalsig_n1-1">Bel GLOBALSIG_N1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2P bel GLOBALSIG_N1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-brefclk-1"><a class="header" href="#bel-brefclk-1">Bel BREFCLK</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2P bel BREFCLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-wires-4"><a class="header" href="#bel-wires-4">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2P bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:CLK.IMUX.SEL0</td><td>BUFGMUX0.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL1</td><td>BUFGMUX1.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL2</td><td>BUFGMUX2.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL3</td><td>BUFGMUX3.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL4</td><td>BUFGMUX4.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL5</td><td>BUFGMUX5.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL6</td><td>BUFGMUX6.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL7</td><td>BUFGMUX7.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK0</td><td>BUFGMUX0.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK1</td><td>BUFGMUX1.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK2</td><td>BUFGMUX2.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK3</td><td>BUFGMUX3.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK4</td><td>BUFGMUX4.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK5</td><td>BUFGMUX5.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK6</td><td>BUFGMUX6.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK7</td><td>BUFGMUX7.CLK</td></tr>
<tr><td>TCELL0:CLK.OUT.0</td><td>BUFGMUX0.O</td></tr>
<tr><td>TCELL0:CLK.OUT.1</td><td>BUFGMUX1.O</td></tr>
<tr><td>TCELL0:CLK.OUT.2</td><td>BUFGMUX2.O</td></tr>
<tr><td>TCELL0:CLK.OUT.3</td><td>BUFGMUX3.O</td></tr>
<tr><td>TCELL0:CLK.OUT.4</td><td>BUFGMUX4.O</td></tr>
<tr><td>TCELL0:CLK.OUT.5</td><td>BUFGMUX5.O</td></tr>
<tr><td>TCELL0:CLK.OUT.6</td><td>BUFGMUX6.O</td></tr>
<tr><td>TCELL0:CLK.OUT.7</td><td>BUFGMUX7.O</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-5"><a class="header" href="#bitstream-5">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2P bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>79</td>
<td title="0.0.79">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.79">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>78</td>
<td title="0.0.78">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.78">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>77</td>
<td title="0.0.77">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.77">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>76</td>
<td title="0.0.76">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.76">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>75</td>
<td title="0.0.75">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.75">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>74</td>
<td title="0.0.74">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.74">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>73</td>
<td title="0.0.73">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX1:DISABLE_ATTR">BUFGMUX1:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.73">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX5:DISABLE_ATTR">BUFGMUX5:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>72</td>
<td title="0.0.72">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX0:DISABLE_ATTR">BUFGMUX0:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.72">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX4:DISABLE_ATTR">BUFGMUX4:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>71</td>
<td title="0.0.71">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.71">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>70</td>
<td title="0.0.70">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.70">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>69</td>
<td title="0.0.69">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.69">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>68</td>
<td title="0.0.68">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.68">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>64</td>
<td title="0.0.64">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX4.S">CLK_INT:MUX.1.OMUX4.S[3]</a>
</td>
<td title="0.1.64">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX5.S">CLK_INT:MUX.1.OMUX5.S[4]</a>
</td>
<td title="0.2.64">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX5.S">CLK_INT:MUX.0.OMUX5.S[4]</a>
</td>
<td title="0.3.64">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX4.S">CLK_INT:MUX.0.OMUX4.S[3]</a>
</td>
</tr>
<tr><td>63</td>
<td title="0.0.63">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX4.S">CLK_INT:MUX.1.OMUX4.S[2]</a>
</td>
<td title="0.1.63">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX5.S">CLK_INT:MUX.1.OMUX5.S[3]</a>
</td>
<td title="0.2.63">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX5.S">CLK_INT:MUX.0.OMUX5.S[3]</a>
</td>
<td title="0.3.63">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX4.S">CLK_INT:MUX.0.OMUX4.S[2]</a>
</td>
</tr>
<tr><td>62</td>
<td title="0.0.62">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX4.S">CLK_INT:MUX.1.OMUX4.S[1]</a>
</td>
<td title="0.1.62">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX5.S">CLK_INT:MUX.1.OMUX5.S[2]</a>
</td>
<td title="0.2.62">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX5.S">CLK_INT:MUX.0.OMUX5.S[2]</a>
</td>
<td title="0.3.62">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX4.S">CLK_INT:MUX.0.OMUX4.S[1]</a>
</td>
</tr>
<tr><td>61</td>
<td title="0.0.61">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX4.S">CLK_INT:MUX.1.OMUX4.S[0]</a>
</td>
<td title="0.1.61">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX5.S">CLK_INT:MUX.1.OMUX5.S[1]</a>
</td>
<td title="0.2.61">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX5.S">CLK_INT:MUX.0.OMUX5.S[1]</a>
</td>
<td title="0.3.61">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX4.S">CLK_INT:MUX.0.OMUX4.S[0]</a>
</td>
</tr>
<tr><td>60</td>
<td title="0.0.60">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX4.S">CLK_INT:MUX.1.OMUX4.S[4]</a>
</td>
<td title="0.1.60">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX5.S">CLK_INT:MUX.1.OMUX5.S[0]</a>
</td>
<td title="0.2.60">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX5.S">CLK_INT:MUX.0.OMUX5.S[0]</a>
</td>
<td title="0.3.60">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX4.S">CLK_INT:MUX.0.OMUX4.S[4]</a>
</td>
</tr>
<tr><td>59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>54</td>
<td title="0.0.54">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX0.S">CLK_INT:MUX.1.OMUX0.S[3]</a>
</td>
<td title="0.1.54">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX3.S">CLK_INT:MUX.1.OMUX3.S[4]</a>
</td>
<td title="0.2.54">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX3.S">CLK_INT:MUX.0.OMUX3.S[4]</a>
</td>
<td title="0.3.54">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX0.S">CLK_INT:MUX.0.OMUX0.S[3]</a>
</td>
</tr>
<tr><td>53</td>
<td title="0.0.53">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX0.S">CLK_INT:MUX.1.OMUX0.S[2]</a>
</td>
<td title="0.1.53">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX3.S">CLK_INT:MUX.1.OMUX3.S[3]</a>
</td>
<td title="0.2.53">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX3.S">CLK_INT:MUX.0.OMUX3.S[3]</a>
</td>
<td title="0.3.53">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX0.S">CLK_INT:MUX.0.OMUX0.S[2]</a>
</td>
</tr>
<tr><td>52</td>
<td title="0.0.52">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX0.S">CLK_INT:MUX.1.OMUX0.S[1]</a>
</td>
<td title="0.1.52">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX3.S">CLK_INT:MUX.1.OMUX3.S[2]</a>
</td>
<td title="0.2.52">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX3.S">CLK_INT:MUX.0.OMUX3.S[2]</a>
</td>
<td title="0.3.52">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX0.S">CLK_INT:MUX.0.OMUX0.S[1]</a>
</td>
</tr>
<tr><td>51</td>
<td title="0.0.51">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX0.S">CLK_INT:MUX.1.OMUX0.S[0]</a>
</td>
<td title="0.1.51">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX3.S">CLK_INT:MUX.1.OMUX3.S[1]</a>
</td>
<td title="0.2.51">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX3.S">CLK_INT:MUX.0.OMUX3.S[1]</a>
</td>
<td title="0.3.51">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX0.S">CLK_INT:MUX.0.OMUX0.S[0]</a>
</td>
</tr>
<tr><td>50</td>
<td title="0.0.50">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX0.S">CLK_INT:MUX.1.OMUX0.S[4]</a>
</td>
<td title="0.1.50">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX3.S">CLK_INT:MUX.1.OMUX3.S[0]</a>
</td>
<td title="0.2.50">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX3.S">CLK_INT:MUX.0.OMUX3.S[0]</a>
</td>
<td title="0.3.50">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX0.S">CLK_INT:MUX.0.OMUX0.S[4]</a>
</td>
</tr>
<tr><td>49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>44</td>
<td>-</td>
<td title="0.1.44">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:INV.0.CLK.IMUX.SEL3">~CLK_INT:INV.0.CLK.IMUX.SEL3</a>
</td>
<td title="0.2.44">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:INV.0.CLK.IMUX.SEL7">~CLK_INT:INV.0.CLK.IMUX.SEL7</a>
</td>
<td>-</td>
</tr>
<tr><td>43</td>
<td title="0.0.43">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[4]</a>
</td>
<td title="0.1.43">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[5]</a>
</td>
<td title="0.2.43">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[5]</a>
</td>
<td title="0.3.43">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[4]</a>
</td>
</tr>
<tr><td>42</td>
<td title="0.0.42">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[3]</a>
</td>
<td title="0.1.42">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[4]</a>
</td>
<td title="0.2.42">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[4]</a>
</td>
<td title="0.3.42">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[3]</a>
</td>
</tr>
<tr><td>41</td>
<td title="0.0.41">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[2]</a>
</td>
<td title="0.1.41">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[3]</a>
</td>
<td title="0.2.41">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[3]</a>
</td>
<td title="0.3.41">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[2]</a>
</td>
</tr>
<tr><td>40</td>
<td title="0.0.40">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[1]</a>
</td>
<td title="0.1.40">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[2]</a>
</td>
<td title="0.2.40">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[2]</a>
</td>
<td title="0.3.40">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[1]</a>
</td>
</tr>
<tr><td>39</td>
<td title="0.0.39">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[0]</a>
</td>
<td title="0.1.39">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[1]</a>
</td>
<td title="0.2.39">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[1]</a>
</td>
<td title="0.3.39">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[0]</a>
</td>
</tr>
<tr><td>38</td>
<td title="0.0.38">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[5]</a>
</td>
<td title="0.1.38">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[0]</a>
</td>
<td title="0.2.38">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[0]</a>
</td>
<td title="0.3.38">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[5]</a>
</td>
</tr>
<tr><td>37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>32</td>
<td>-</td>
<td title="0.1.32">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:INV.0.CLK.IMUX.SEL2">~CLK_INT:INV.0.CLK.IMUX.SEL2</a>
</td>
<td title="0.2.32">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:INV.0.CLK.IMUX.SEL6">~CLK_INT:INV.0.CLK.IMUX.SEL6</a>
</td>
<td>-</td>
</tr>
<tr><td>31</td>
<td title="0.0.31">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[4]</a>
</td>
<td title="0.1.31">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[5]</a>
</td>
<td title="0.2.31">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[5]</a>
</td>
<td title="0.3.31">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[4]</a>
</td>
</tr>
<tr><td>30</td>
<td title="0.0.30">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[3]</a>
</td>
<td title="0.1.30">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[4]</a>
</td>
<td title="0.2.30">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[4]</a>
</td>
<td title="0.3.30">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[3]</a>
</td>
</tr>
<tr><td>29</td>
<td title="0.0.29">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[2]</a>
</td>
<td title="0.1.29">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[3]</a>
</td>
<td title="0.2.29">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[3]</a>
</td>
<td title="0.3.29">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[2]</a>
</td>
</tr>
<tr><td>28</td>
<td title="0.0.28">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[1]</a>
</td>
<td title="0.1.28">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[2]</a>
</td>
<td title="0.2.28">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[2]</a>
</td>
<td title="0.3.28">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[1]</a>
</td>
</tr>
<tr><td>27</td>
<td title="0.0.27">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[0]</a>
</td>
<td title="0.1.27">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[1]</a>
</td>
<td title="0.2.27">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[1]</a>
</td>
<td title="0.3.27">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[0]</a>
</td>
</tr>
<tr><td>26</td>
<td title="0.0.26">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[5]</a>
</td>
<td title="0.1.26">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[0]</a>
</td>
<td title="0.2.26">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[0]</a>
</td>
<td title="0.3.26">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[5]</a>
</td>
</tr>
<tr><td>25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>20</td>
<td>-</td>
<td title="0.1.20">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:INV.0.CLK.IMUX.SEL1">~CLK_INT:INV.0.CLK.IMUX.SEL1</a>
</td>
<td title="0.2.20">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:INV.0.CLK.IMUX.SEL5">~CLK_INT:INV.0.CLK.IMUX.SEL5</a>
</td>
<td>-</td>
</tr>
<tr><td>19</td>
<td title="0.0.19">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[4]</a>
</td>
<td title="0.1.19">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[5]</a>
</td>
<td title="0.2.19">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[5]</a>
</td>
<td title="0.3.19">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[4]</a>
</td>
</tr>
<tr><td>18</td>
<td title="0.0.18">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[3]</a>
</td>
<td title="0.1.18">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[4]</a>
</td>
<td title="0.2.18">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[4]</a>
</td>
<td title="0.3.18">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[3]</a>
</td>
</tr>
<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[2]</a>
</td>
<td title="0.1.17">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[3]</a>
</td>
<td title="0.2.17">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[3]</a>
</td>
<td title="0.3.17">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[2]</a>
</td>
</tr>
<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[1]</a>
</td>
<td title="0.1.16">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[2]</a>
</td>
<td title="0.2.16">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[2]</a>
</td>
<td title="0.3.16">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[1]</a>
</td>
</tr>
<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[0]</a>
</td>
<td title="0.1.15">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[1]</a>
</td>
<td title="0.2.15">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[1]</a>
</td>
<td title="0.3.15">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[0]</a>
</td>
</tr>
<tr><td>14</td>
<td title="0.0.14">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[5]</a>
</td>
<td title="0.1.14">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[0]</a>
</td>
<td title="0.2.14">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[0]</a>
</td>
<td title="0.3.14">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[5]</a>
</td>
</tr>
<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td title="0.1.8">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:INV.0.CLK.IMUX.SEL0">~CLK_INT:INV.0.CLK.IMUX.SEL0</a>
</td>
<td title="0.2.8">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:INV.0.CLK.IMUX.SEL4">~CLK_INT:INV.0.CLK.IMUX.SEL4</a>
</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[4]</a>
</td>
<td title="0.1.7">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[5]</a>
</td>
<td title="0.2.7">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[5]</a>
</td>
<td title="0.3.7">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[4]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[3]</a>
</td>
<td title="0.1.6">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[4]</a>
</td>
<td title="0.2.6">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[4]</a>
</td>
<td title="0.3.6">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[3]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[2]</a>
</td>
<td title="0.1.5">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[3]</a>
</td>
<td title="0.2.5">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[3]</a>
</td>
<td title="0.3.5">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[2]</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.0.4">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[1]</a>
</td>
<td title="0.1.4">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[2]</a>
</td>
<td title="0.2.4">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[2]</a>
</td>
<td title="0.3.4">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[1]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[1]</a>
</td>
<td title="0.2.3">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[1]</a>
</td>
<td title="0.3.3">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[0]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.0.2">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[5]</a>
</td>
<td title="0.1.2">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[0]</a>
</td>
<td title="0.2.2">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[0]</a>
</td>
<td title="0.3.2">
<a href="#tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[5]</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2P bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>7</td>
<td title="1.0.7">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.7">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>6</td>
<td title="1.0.6">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.6">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>5</td>
<td title="1.0.5">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.5">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>4</td>
<td title="1.0.4">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.4">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>3</td>
<td title="1.0.3">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX3:DISABLE_ATTR">BUFGMUX3:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.3">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX7:DISABLE_ATTR">BUFGMUX7:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>2</td>
<td title="1.0.2">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX2:DISABLE_ATTR">BUFGMUX2:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.2">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX6:DISABLE_ATTR">BUFGMUX6:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>1</td>
<td title="1.0.1">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.1">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>0</td>
<td title="1.0.0">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.0">
<a href="#tile-virtex2-CLKT.V2P-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[2]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2P-BUFGMUX0:DISABLE_ATTR">BUFGMUX0:DISABLE_ATTR</th>
<th>0.0.72</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-BUFGMUX1:DISABLE_ATTR">BUFGMUX1:DISABLE_ATTR</th>
<th>0.0.73</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-BUFGMUX2:DISABLE_ATTR">BUFGMUX2:DISABLE_ATTR</th>
<th>1.0.2</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-BUFGMUX3:DISABLE_ATTR">BUFGMUX3:DISABLE_ATTR</th>
<th>1.0.3</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-BUFGMUX4:DISABLE_ATTR">BUFGMUX4:DISABLE_ATTR</th>
<th>0.3.72</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-BUFGMUX5:DISABLE_ATTR">BUFGMUX5:DISABLE_ATTR</th>
<th>0.3.73</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-BUFGMUX6:DISABLE_ATTR">BUFGMUX6:DISABLE_ATTR</th>
<th>1.3.2</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-BUFGMUX7:DISABLE_ATTR">BUFGMUX7:DISABLE_ATTR</th>
<th>1.3.3</th>
</tr>
</thead>
<tbody>
<tr><td>LOW</td>
<td>0</td>
</tr>
<tr><td>HIGH</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2P-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK</th>
<th>0.0.69</th>
<th>0.0.70</th>
<th>0.0.71</th>
<th>0.0.68</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK</th>
<th>0.0.76</th>
<th>0.0.75</th>
<th>0.0.74</th>
<th>0.0.77</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK</th>
<th>0.0.79</th>
<th>1.0.0</th>
<th>1.0.1</th>
<th>0.0.78</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK</th>
<th>1.0.6</th>
<th>1.0.5</th>
<th>1.0.4</th>
<th>1.0.7</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK</th>
<th>0.3.69</th>
<th>0.3.70</th>
<th>0.3.71</th>
<th>0.3.68</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK</th>
<th>0.3.76</th>
<th>0.3.75</th>
<th>0.3.74</th>
<th>0.3.77</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK</th>
<th>0.3.79</th>
<th>1.3.0</th>
<th>1.3.1</th>
<th>0.3.78</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK</th>
<th>1.3.6</th>
<th>1.3.5</th>
<th>1.3.4</th>
<th>1.3.7</th>
</tr>
</thead>
<tbody>
<tr><td>INT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>CKI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>DCM_OUT_L</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DCM_OUT_R</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:INV.0.CLK.IMUX.SEL0">CLK_INT:INV.0.CLK.IMUX.SEL0</th>
<th>0.1.8</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:INV.0.CLK.IMUX.SEL1">CLK_INT:INV.0.CLK.IMUX.SEL1</th>
<th>0.1.20</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:INV.0.CLK.IMUX.SEL2">CLK_INT:INV.0.CLK.IMUX.SEL2</th>
<th>0.1.32</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:INV.0.CLK.IMUX.SEL3">CLK_INT:INV.0.CLK.IMUX.SEL3</th>
<th>0.1.44</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:INV.0.CLK.IMUX.SEL4">CLK_INT:INV.0.CLK.IMUX.SEL4</th>
<th>0.2.8</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:INV.0.CLK.IMUX.SEL5">CLK_INT:INV.0.CLK.IMUX.SEL5</th>
<th>0.2.20</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:INV.0.CLK.IMUX.SEL6">CLK_INT:INV.0.CLK.IMUX.SEL6</th>
<th>0.2.32</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:INV.0.CLK.IMUX.SEL7">CLK_INT:INV.0.CLK.IMUX.SEL7</th>
<th>0.2.44</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0</th>
<th>0.0.2</th>
<th>0.0.7</th>
<th>0.0.6</th>
<th>0.0.5</th>
<th>0.0.4</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4</th>
<th>0.3.2</th>
<th>0.3.7</th>
<th>0.3.6</th>
<th>0.3.5</th>
<th>0.3.4</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0</th>
<th>0.1.7</th>
<th>0.1.6</th>
<th>0.1.5</th>
<th>0.1.4</th>
<th>0.1.3</th>
<th>0.1.2</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4</th>
<th>0.2.7</th>
<th>0.2.6</th>
<th>0.2.5</th>
<th>0.2.4</th>
<th>0.2.3</th>
<th>0.2.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W0.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W1.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W2.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W0.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W1.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E0.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E1.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E2.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E0.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E1.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1</th>
<th>0.0.14</th>
<th>0.0.19</th>
<th>0.0.18</th>
<th>0.0.17</th>
<th>0.0.16</th>
<th>0.0.15</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5</th>
<th>0.3.14</th>
<th>0.3.19</th>
<th>0.3.18</th>
<th>0.3.17</th>
<th>0.3.16</th>
<th>0.3.15</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1</th>
<th>0.1.19</th>
<th>0.1.18</th>
<th>0.1.17</th>
<th>0.1.16</th>
<th>0.1.15</th>
<th>0.1.14</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5</th>
<th>0.2.19</th>
<th>0.2.18</th>
<th>0.2.17</th>
<th>0.2.16</th>
<th>0.2.15</th>
<th>0.2.14</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W3.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W4.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W2.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W3.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W4.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E3.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E4.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E2.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E3.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E4.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2</th>
<th>0.0.26</th>
<th>0.0.31</th>
<th>0.0.30</th>
<th>0.0.29</th>
<th>0.0.28</th>
<th>0.0.27</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6</th>
<th>0.3.26</th>
<th>0.3.31</th>
<th>0.3.30</th>
<th>0.3.29</th>
<th>0.3.28</th>
<th>0.3.27</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2</th>
<th>0.1.31</th>
<th>0.1.30</th>
<th>0.1.29</th>
<th>0.1.28</th>
<th>0.1.27</th>
<th>0.1.26</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6</th>
<th>0.2.31</th>
<th>0.2.30</th>
<th>0.2.29</th>
<th>0.2.28</th>
<th>0.2.27</th>
<th>0.2.26</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W5.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W6.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W7.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W5.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W6.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E5.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E6.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E7.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E5.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E6.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3</th>
<th>0.0.38</th>
<th>0.0.43</th>
<th>0.0.42</th>
<th>0.0.41</th>
<th>0.0.40</th>
<th>0.0.39</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7</th>
<th>0.3.38</th>
<th>0.3.43</th>
<th>0.3.42</th>
<th>0.3.41</th>
<th>0.3.40</th>
<th>0.3.39</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3</th>
<th>0.1.43</th>
<th>0.1.42</th>
<th>0.1.41</th>
<th>0.1.40</th>
<th>0.1.39</th>
<th>0.1.38</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7</th>
<th>0.2.43</th>
<th>0.2.42</th>
<th>0.2.41</th>
<th>0.2.40</th>
<th>0.2.39</th>
<th>0.2.38</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W8.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W9.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W7.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W8.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W9.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E8.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E9.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E7.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E8.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E9.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX0.S">CLK_INT:MUX.0.OMUX0.S</th>
<th>0.3.50</th>
<th>0.3.54</th>
<th>0.3.53</th>
<th>0.3.52</th>
<th>0.3.51</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX3.S">CLK_INT:MUX.0.OMUX3.S</th>
<th>0.2.54</th>
<th>0.2.53</th>
<th>0.2.52</th>
<th>0.2.51</th>
<th>0.2.50</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX4.S">CLK_INT:MUX.0.OMUX4.S</th>
<th>0.3.60</th>
<th>0.3.64</th>
<th>0.3.63</th>
<th>0.3.62</th>
<th>0.3.61</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.0.OMUX5.S">CLK_INT:MUX.0.OMUX5.S</th>
<th>0.2.64</th>
<th>0.2.63</th>
<th>0.2.62</th>
<th>0.2.61</th>
<th>0.2.60</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.6</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.7</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX0.S">CLK_INT:MUX.1.OMUX0.S</th>
<th>0.0.50</th>
<th>0.0.54</th>
<th>0.0.53</th>
<th>0.0.52</th>
<th>0.0.51</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX3.S">CLK_INT:MUX.1.OMUX3.S</th>
<th>0.1.54</th>
<th>0.1.53</th>
<th>0.1.52</th>
<th>0.1.51</th>
<th>0.1.50</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX4.S">CLK_INT:MUX.1.OMUX4.S</th>
<th>0.0.60</th>
<th>0.0.64</th>
<th>0.0.63</th>
<th>0.0.62</th>
<th>0.0.61</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2P-CLK_INT:MUX.1.OMUX5.S">CLK_INT:MUX.1.OMUX5.S</th>
<th>0.1.64</th>
<th>0.1.63</th>
<th>0.1.62</th>
<th>0.1.61</th>
<th>0.1.60</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.7</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clktv2px"><a class="header" href="#tile-clktv2px">Tile CLKT.V2PX</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-clk_int-5"><a class="header" href="#switchbox-clk_int-5">Switchbox CLK_INT</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2PX switchbox CLK_INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="8">TCELL0_OMUX0.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_OMUX3.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_OMUX4.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_OMUX5.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL0</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL1</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL2</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL3</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL4</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL5</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL6</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.SEL7</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK0</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK1</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK2</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK3</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK4</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W0.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W1.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W2.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W1.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK5</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W3.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W4.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E2.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E3.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E4.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W2.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W3.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W4.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK6</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W5.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W6.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W7.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E5.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E6.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W5.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W6.0</td><td>mux</td>
</tr>
<tr><td rowspan="11">TCELL0_CLK.IMUX.CLK7</td><td>TCELL0_PULLUP</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W8.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.W9.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E7.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E8.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DBL.E9.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W7.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W8.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DBL.W9.0</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX0.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX3.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX4.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL1_OMUX5.S</td><td>TCELL0_CLK.OUT.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.3</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.4</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.5</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.6</td><td>mux</td>
</tr>
<tr><td>TCELL0_CLK.OUT.7</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux0-5"><a class="header" href="#bel-bufgmux0-5">Bel BUFGMUX0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2PX bel BUFGMUX0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK0</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.0</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL0</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux1-5"><a class="header" href="#bel-bufgmux1-5">Bel BUFGMUX1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2PX bel BUFGMUX1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK1</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.1</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL1</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux2-5"><a class="header" href="#bel-bufgmux2-5">Bel BUFGMUX2</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2PX bel BUFGMUX2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK2</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.2</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux3-5"><a class="header" href="#bel-bufgmux3-5">Bel BUFGMUX3</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2PX bel BUFGMUX3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK3</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.3</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL3</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux4-5"><a class="header" href="#bel-bufgmux4-5">Bel BUFGMUX4</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2PX bel BUFGMUX4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK4</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.4</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL4</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux5-5"><a class="header" href="#bel-bufgmux5-5">Bel BUFGMUX5</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2PX bel BUFGMUX5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK5</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.5</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL5</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux6-5"><a class="header" href="#bel-bufgmux6-5">Bel BUFGMUX6</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2PX bel BUFGMUX6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK6</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.6</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL6</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgmux7-5"><a class="header" href="#bel-bufgmux7-5">Bel BUFGMUX7</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2PX bel BUFGMUX7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:CLK.IMUX.CLK7</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:CLK.OUT.7</td></tr>
<tr><td>S</td><td>input</td><td>TCELL0:CLK.IMUX.SEL7</td></tr>
</tbody>
</table></div>
<h3 id="bel-globalsig_n0-2"><a class="header" href="#bel-globalsig_n0-2">Bel GLOBALSIG_N0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2PX bel GLOBALSIG_N0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-globalsig_n1-2"><a class="header" href="#bel-globalsig_n1-2">Bel GLOBALSIG_N1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2PX bel GLOBALSIG_N1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-wires-5"><a class="header" href="#bel-wires-5">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2PX bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:CLK.IMUX.SEL0</td><td>BUFGMUX0.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL1</td><td>BUFGMUX1.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL2</td><td>BUFGMUX2.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL3</td><td>BUFGMUX3.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL4</td><td>BUFGMUX4.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL5</td><td>BUFGMUX5.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL6</td><td>BUFGMUX6.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.SEL7</td><td>BUFGMUX7.S</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK0</td><td>BUFGMUX0.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK1</td><td>BUFGMUX1.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK2</td><td>BUFGMUX2.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK3</td><td>BUFGMUX3.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK4</td><td>BUFGMUX4.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK5</td><td>BUFGMUX5.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK6</td><td>BUFGMUX6.CLK</td></tr>
<tr><td>TCELL0:CLK.IMUX.CLK7</td><td>BUFGMUX7.CLK</td></tr>
<tr><td>TCELL0:CLK.OUT.0</td><td>BUFGMUX0.O</td></tr>
<tr><td>TCELL0:CLK.OUT.1</td><td>BUFGMUX1.O</td></tr>
<tr><td>TCELL0:CLK.OUT.2</td><td>BUFGMUX2.O</td></tr>
<tr><td>TCELL0:CLK.OUT.3</td><td>BUFGMUX3.O</td></tr>
<tr><td>TCELL0:CLK.OUT.4</td><td>BUFGMUX4.O</td></tr>
<tr><td>TCELL0:CLK.OUT.5</td><td>BUFGMUX5.O</td></tr>
<tr><td>TCELL0:CLK.OUT.6</td><td>BUFGMUX6.O</td></tr>
<tr><td>TCELL0:CLK.OUT.7</td><td>BUFGMUX7.O</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-6"><a class="header" href="#bitstream-6">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2PX bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>79</td>
<td title="0.0.79">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.79">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>78</td>
<td title="0.0.78">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.78">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>77</td>
<td title="0.0.77">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.77">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>76</td>
<td title="0.0.76">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.76">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>75</td>
<td title="0.0.75">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.75">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>74</td>
<td title="0.0.74">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.74">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>73</td>
<td title="0.0.73">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX1:DISABLE_ATTR">BUFGMUX1:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.73">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX5:DISABLE_ATTR">BUFGMUX5:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>72</td>
<td title="0.0.72">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX0:DISABLE_ATTR">BUFGMUX0:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.72">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX4:DISABLE_ATTR">BUFGMUX4:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>71</td>
<td title="0.0.71">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.71">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>70</td>
<td title="0.0.70">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.70">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>69</td>
<td title="0.0.69">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.69">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>68</td>
<td title="0.0.68">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.68">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>64</td>
<td title="0.0.64">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX4.S">CLK_INT:MUX.1.OMUX4.S[3]</a>
</td>
<td title="0.1.64">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX5.S">CLK_INT:MUX.1.OMUX5.S[4]</a>
</td>
<td title="0.2.64">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX5.S">CLK_INT:MUX.0.OMUX5.S[4]</a>
</td>
<td title="0.3.64">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX4.S">CLK_INT:MUX.0.OMUX4.S[3]</a>
</td>
</tr>
<tr><td>63</td>
<td title="0.0.63">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX4.S">CLK_INT:MUX.1.OMUX4.S[2]</a>
</td>
<td title="0.1.63">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX5.S">CLK_INT:MUX.1.OMUX5.S[3]</a>
</td>
<td title="0.2.63">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX5.S">CLK_INT:MUX.0.OMUX5.S[3]</a>
</td>
<td title="0.3.63">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX4.S">CLK_INT:MUX.0.OMUX4.S[2]</a>
</td>
</tr>
<tr><td>62</td>
<td title="0.0.62">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX4.S">CLK_INT:MUX.1.OMUX4.S[1]</a>
</td>
<td title="0.1.62">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX5.S">CLK_INT:MUX.1.OMUX5.S[2]</a>
</td>
<td title="0.2.62">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX5.S">CLK_INT:MUX.0.OMUX5.S[2]</a>
</td>
<td title="0.3.62">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX4.S">CLK_INT:MUX.0.OMUX4.S[1]</a>
</td>
</tr>
<tr><td>61</td>
<td title="0.0.61">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX4.S">CLK_INT:MUX.1.OMUX4.S[0]</a>
</td>
<td title="0.1.61">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX5.S">CLK_INT:MUX.1.OMUX5.S[1]</a>
</td>
<td title="0.2.61">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX5.S">CLK_INT:MUX.0.OMUX5.S[1]</a>
</td>
<td title="0.3.61">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX4.S">CLK_INT:MUX.0.OMUX4.S[0]</a>
</td>
</tr>
<tr><td>60</td>
<td title="0.0.60">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX4.S">CLK_INT:MUX.1.OMUX4.S[4]</a>
</td>
<td title="0.1.60">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX5.S">CLK_INT:MUX.1.OMUX5.S[0]</a>
</td>
<td title="0.2.60">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX5.S">CLK_INT:MUX.0.OMUX5.S[0]</a>
</td>
<td title="0.3.60">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX4.S">CLK_INT:MUX.0.OMUX4.S[4]</a>
</td>
</tr>
<tr><td>59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>54</td>
<td title="0.0.54">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX0.S">CLK_INT:MUX.1.OMUX0.S[3]</a>
</td>
<td title="0.1.54">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX3.S">CLK_INT:MUX.1.OMUX3.S[4]</a>
</td>
<td title="0.2.54">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX3.S">CLK_INT:MUX.0.OMUX3.S[4]</a>
</td>
<td title="0.3.54">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX0.S">CLK_INT:MUX.0.OMUX0.S[3]</a>
</td>
</tr>
<tr><td>53</td>
<td title="0.0.53">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX0.S">CLK_INT:MUX.1.OMUX0.S[2]</a>
</td>
<td title="0.1.53">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX3.S">CLK_INT:MUX.1.OMUX3.S[3]</a>
</td>
<td title="0.2.53">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX3.S">CLK_INT:MUX.0.OMUX3.S[3]</a>
</td>
<td title="0.3.53">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX0.S">CLK_INT:MUX.0.OMUX0.S[2]</a>
</td>
</tr>
<tr><td>52</td>
<td title="0.0.52">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX0.S">CLK_INT:MUX.1.OMUX0.S[1]</a>
</td>
<td title="0.1.52">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX3.S">CLK_INT:MUX.1.OMUX3.S[2]</a>
</td>
<td title="0.2.52">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX3.S">CLK_INT:MUX.0.OMUX3.S[2]</a>
</td>
<td title="0.3.52">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX0.S">CLK_INT:MUX.0.OMUX0.S[1]</a>
</td>
</tr>
<tr><td>51</td>
<td title="0.0.51">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX0.S">CLK_INT:MUX.1.OMUX0.S[0]</a>
</td>
<td title="0.1.51">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX3.S">CLK_INT:MUX.1.OMUX3.S[1]</a>
</td>
<td title="0.2.51">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX3.S">CLK_INT:MUX.0.OMUX3.S[1]</a>
</td>
<td title="0.3.51">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX0.S">CLK_INT:MUX.0.OMUX0.S[0]</a>
</td>
</tr>
<tr><td>50</td>
<td title="0.0.50">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX0.S">CLK_INT:MUX.1.OMUX0.S[4]</a>
</td>
<td title="0.1.50">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX3.S">CLK_INT:MUX.1.OMUX3.S[0]</a>
</td>
<td title="0.2.50">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX3.S">CLK_INT:MUX.0.OMUX3.S[0]</a>
</td>
<td title="0.3.50">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX0.S">CLK_INT:MUX.0.OMUX0.S[4]</a>
</td>
</tr>
<tr><td>49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>44</td>
<td>-</td>
<td title="0.1.44">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL3">~CLK_INT:INV.0.CLK.IMUX.SEL3</a>
</td>
<td title="0.2.44">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL7">~CLK_INT:INV.0.CLK.IMUX.SEL7</a>
</td>
<td>-</td>
</tr>
<tr><td>43</td>
<td title="0.0.43">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[4]</a>
</td>
<td title="0.1.43">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[5]</a>
</td>
<td title="0.2.43">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[5]</a>
</td>
<td title="0.3.43">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[4]</a>
</td>
</tr>
<tr><td>42</td>
<td title="0.0.42">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[3]</a>
</td>
<td title="0.1.42">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[4]</a>
</td>
<td title="0.2.42">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[4]</a>
</td>
<td title="0.3.42">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[3]</a>
</td>
</tr>
<tr><td>41</td>
<td title="0.0.41">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[2]</a>
</td>
<td title="0.1.41">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[3]</a>
</td>
<td title="0.2.41">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[3]</a>
</td>
<td title="0.3.41">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[2]</a>
</td>
</tr>
<tr><td>40</td>
<td title="0.0.40">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[1]</a>
</td>
<td title="0.1.40">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[2]</a>
</td>
<td title="0.2.40">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[2]</a>
</td>
<td title="0.3.40">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[1]</a>
</td>
</tr>
<tr><td>39</td>
<td title="0.0.39">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[0]</a>
</td>
<td title="0.1.39">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[1]</a>
</td>
<td title="0.2.39">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[1]</a>
</td>
<td title="0.3.39">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[0]</a>
</td>
</tr>
<tr><td>38</td>
<td title="0.0.38">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3[5]</a>
</td>
<td title="0.1.38">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3[0]</a>
</td>
<td title="0.2.38">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7[0]</a>
</td>
<td title="0.3.38">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7[5]</a>
</td>
</tr>
<tr><td>37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>32</td>
<td>-</td>
<td title="0.1.32">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL2">~CLK_INT:INV.0.CLK.IMUX.SEL2</a>
</td>
<td title="0.2.32">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL6">~CLK_INT:INV.0.CLK.IMUX.SEL6</a>
</td>
<td>-</td>
</tr>
<tr><td>31</td>
<td title="0.0.31">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[4]</a>
</td>
<td title="0.1.31">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[5]</a>
</td>
<td title="0.2.31">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[5]</a>
</td>
<td title="0.3.31">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[4]</a>
</td>
</tr>
<tr><td>30</td>
<td title="0.0.30">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[3]</a>
</td>
<td title="0.1.30">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[4]</a>
</td>
<td title="0.2.30">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[4]</a>
</td>
<td title="0.3.30">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[3]</a>
</td>
</tr>
<tr><td>29</td>
<td title="0.0.29">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[2]</a>
</td>
<td title="0.1.29">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[3]</a>
</td>
<td title="0.2.29">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[3]</a>
</td>
<td title="0.3.29">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[2]</a>
</td>
</tr>
<tr><td>28</td>
<td title="0.0.28">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[1]</a>
</td>
<td title="0.1.28">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[2]</a>
</td>
<td title="0.2.28">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[2]</a>
</td>
<td title="0.3.28">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[1]</a>
</td>
</tr>
<tr><td>27</td>
<td title="0.0.27">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[0]</a>
</td>
<td title="0.1.27">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[1]</a>
</td>
<td title="0.2.27">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[1]</a>
</td>
<td title="0.3.27">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[0]</a>
</td>
</tr>
<tr><td>26</td>
<td title="0.0.26">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2[5]</a>
</td>
<td title="0.1.26">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2[0]</a>
</td>
<td title="0.2.26">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6[0]</a>
</td>
<td title="0.3.26">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6[5]</a>
</td>
</tr>
<tr><td>25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>20</td>
<td>-</td>
<td title="0.1.20">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL1">~CLK_INT:INV.0.CLK.IMUX.SEL1</a>
</td>
<td title="0.2.20">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL5">~CLK_INT:INV.0.CLK.IMUX.SEL5</a>
</td>
<td>-</td>
</tr>
<tr><td>19</td>
<td title="0.0.19">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[4]</a>
</td>
<td title="0.1.19">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[5]</a>
</td>
<td title="0.2.19">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[5]</a>
</td>
<td title="0.3.19">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[4]</a>
</td>
</tr>
<tr><td>18</td>
<td title="0.0.18">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[3]</a>
</td>
<td title="0.1.18">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[4]</a>
</td>
<td title="0.2.18">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[4]</a>
</td>
<td title="0.3.18">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[3]</a>
</td>
</tr>
<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[2]</a>
</td>
<td title="0.1.17">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[3]</a>
</td>
<td title="0.2.17">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[3]</a>
</td>
<td title="0.3.17">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[2]</a>
</td>
</tr>
<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[1]</a>
</td>
<td title="0.1.16">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[2]</a>
</td>
<td title="0.2.16">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[2]</a>
</td>
<td title="0.3.16">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[1]</a>
</td>
</tr>
<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[0]</a>
</td>
<td title="0.1.15">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[1]</a>
</td>
<td title="0.2.15">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[1]</a>
</td>
<td title="0.3.15">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[0]</a>
</td>
</tr>
<tr><td>14</td>
<td title="0.0.14">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1[5]</a>
</td>
<td title="0.1.14">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1[0]</a>
</td>
<td title="0.2.14">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5[0]</a>
</td>
<td title="0.3.14">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5[5]</a>
</td>
</tr>
<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td title="0.1.8">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL0">~CLK_INT:INV.0.CLK.IMUX.SEL0</a>
</td>
<td title="0.2.8">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL4">~CLK_INT:INV.0.CLK.IMUX.SEL4</a>
</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[4]</a>
</td>
<td title="0.1.7">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[5]</a>
</td>
<td title="0.2.7">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[5]</a>
</td>
<td title="0.3.7">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[4]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[3]</a>
</td>
<td title="0.1.6">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[4]</a>
</td>
<td title="0.2.6">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[4]</a>
</td>
<td title="0.3.6">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[3]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[2]</a>
</td>
<td title="0.1.5">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[3]</a>
</td>
<td title="0.2.5">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[3]</a>
</td>
<td title="0.3.5">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[2]</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.0.4">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[1]</a>
</td>
<td title="0.1.4">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[2]</a>
</td>
<td title="0.2.4">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[2]</a>
</td>
<td title="0.3.4">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[1]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[1]</a>
</td>
<td title="0.2.3">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[1]</a>
</td>
<td title="0.3.3">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[0]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.0.2">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0[5]</a>
</td>
<td title="0.1.2">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0[0]</a>
</td>
<td title="0.2.2">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4[0]</a>
</td>
<td title="0.3.2">
<a href="#tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4[5]</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>virtex2 CLKT.V2PX bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>7</td>
<td title="1.0.7">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.7">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[0]</a>
</td>
</tr>
<tr><td>6</td>
<td title="1.0.6">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.6">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[3]</a>
</td>
</tr>
<tr><td>5</td>
<td title="1.0.5">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.5">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[2]</a>
</td>
</tr>
<tr><td>4</td>
<td title="1.0.4">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.4">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>3</td>
<td title="1.0.3">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX3:DISABLE_ATTR">BUFGMUX3:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.3">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX7:DISABLE_ATTR">BUFGMUX7:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>2</td>
<td title="1.0.2">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX2:DISABLE_ATTR">BUFGMUX2:DISABLE_ATTR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.2">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX6:DISABLE_ATTR">BUFGMUX6:DISABLE_ATTR[0]</a>
</td>
</tr>
<tr><td>1</td>
<td title="1.0.1">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.1">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[1]</a>
</td>
</tr>
<tr><td>0</td>
<td title="1.0.0">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.3.0">
<a href="#tile-virtex2-CLKT.V2PX-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK[2]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2PX-BUFGMUX0:DISABLE_ATTR">BUFGMUX0:DISABLE_ATTR</th>
<th>0.0.72</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-BUFGMUX1:DISABLE_ATTR">BUFGMUX1:DISABLE_ATTR</th>
<th>0.0.73</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-BUFGMUX2:DISABLE_ATTR">BUFGMUX2:DISABLE_ATTR</th>
<th>1.0.2</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-BUFGMUX3:DISABLE_ATTR">BUFGMUX3:DISABLE_ATTR</th>
<th>1.0.3</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-BUFGMUX4:DISABLE_ATTR">BUFGMUX4:DISABLE_ATTR</th>
<th>0.3.72</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-BUFGMUX5:DISABLE_ATTR">BUFGMUX5:DISABLE_ATTR</th>
<th>0.3.73</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-BUFGMUX6:DISABLE_ATTR">BUFGMUX6:DISABLE_ATTR</th>
<th>1.3.2</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-BUFGMUX7:DISABLE_ATTR">BUFGMUX7:DISABLE_ATTR</th>
<th>1.3.3</th>
</tr>
</thead>
<tbody>
<tr><td>LOW</td>
<td>0</td>
</tr>
<tr><td>HIGH</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2PX-BUFGMUX0:MUX.CLK">BUFGMUX0:MUX.CLK</th>
<th>0.0.69</th>
<th>0.0.70</th>
<th>0.0.71</th>
<th>0.0.68</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-BUFGMUX1:MUX.CLK">BUFGMUX1:MUX.CLK</th>
<th>0.0.76</th>
<th>0.0.75</th>
<th>0.0.74</th>
<th>0.0.77</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-BUFGMUX2:MUX.CLK">BUFGMUX2:MUX.CLK</th>
<th>0.0.79</th>
<th>1.0.0</th>
<th>1.0.1</th>
<th>0.0.78</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-BUFGMUX3:MUX.CLK">BUFGMUX3:MUX.CLK</th>
<th>1.0.6</th>
<th>1.0.5</th>
<th>1.0.4</th>
<th>1.0.7</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-BUFGMUX4:MUX.CLK">BUFGMUX4:MUX.CLK</th>
<th>0.3.69</th>
<th>0.3.70</th>
<th>0.3.71</th>
<th>0.3.68</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-BUFGMUX5:MUX.CLK">BUFGMUX5:MUX.CLK</th>
<th>0.3.76</th>
<th>0.3.75</th>
<th>0.3.74</th>
<th>0.3.77</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-BUFGMUX6:MUX.CLK">BUFGMUX6:MUX.CLK</th>
<th>0.3.79</th>
<th>1.3.0</th>
<th>1.3.1</th>
<th>0.3.78</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-BUFGMUX7:MUX.CLK">BUFGMUX7:MUX.CLK</th>
<th>1.3.6</th>
<th>1.3.5</th>
<th>1.3.4</th>
<th>1.3.7</th>
</tr>
</thead>
<tbody>
<tr><td>INT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>CKI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>DCM_OUT_L</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DCM_OUT_R</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL0">CLK_INT:INV.0.CLK.IMUX.SEL0</th>
<th>0.1.8</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL1">CLK_INT:INV.0.CLK.IMUX.SEL1</th>
<th>0.1.20</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL2">CLK_INT:INV.0.CLK.IMUX.SEL2</th>
<th>0.1.32</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL3">CLK_INT:INV.0.CLK.IMUX.SEL3</th>
<th>0.1.44</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL4">CLK_INT:INV.0.CLK.IMUX.SEL4</th>
<th>0.2.8</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL5">CLK_INT:INV.0.CLK.IMUX.SEL5</th>
<th>0.2.20</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL6">CLK_INT:INV.0.CLK.IMUX.SEL6</th>
<th>0.2.32</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:INV.0.CLK.IMUX.SEL7">CLK_INT:INV.0.CLK.IMUX.SEL7</th>
<th>0.2.44</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK0">CLK_INT:MUX.0.CLK.IMUX.CLK0</th>
<th>0.0.2</th>
<th>0.0.7</th>
<th>0.0.6</th>
<th>0.0.5</th>
<th>0.0.4</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK4">CLK_INT:MUX.0.CLK.IMUX.CLK4</th>
<th>0.3.2</th>
<th>0.3.7</th>
<th>0.3.6</th>
<th>0.3.5</th>
<th>0.3.4</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL0">CLK_INT:MUX.0.CLK.IMUX.SEL0</th>
<th>0.1.7</th>
<th>0.1.6</th>
<th>0.1.5</th>
<th>0.1.4</th>
<th>0.1.3</th>
<th>0.1.2</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL4">CLK_INT:MUX.0.CLK.IMUX.SEL4</th>
<th>0.2.7</th>
<th>0.2.6</th>
<th>0.2.5</th>
<th>0.2.4</th>
<th>0.2.3</th>
<th>0.2.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W0.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W1.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W2.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W0.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W1.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E0.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E1.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E2.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E0.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E1.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK1">CLK_INT:MUX.0.CLK.IMUX.CLK1</th>
<th>0.0.14</th>
<th>0.0.19</th>
<th>0.0.18</th>
<th>0.0.17</th>
<th>0.0.16</th>
<th>0.0.15</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK5">CLK_INT:MUX.0.CLK.IMUX.CLK5</th>
<th>0.3.14</th>
<th>0.3.19</th>
<th>0.3.18</th>
<th>0.3.17</th>
<th>0.3.16</th>
<th>0.3.15</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL1">CLK_INT:MUX.0.CLK.IMUX.SEL1</th>
<th>0.1.19</th>
<th>0.1.18</th>
<th>0.1.17</th>
<th>0.1.16</th>
<th>0.1.15</th>
<th>0.1.14</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL5">CLK_INT:MUX.0.CLK.IMUX.SEL5</th>
<th>0.2.19</th>
<th>0.2.18</th>
<th>0.2.17</th>
<th>0.2.16</th>
<th>0.2.15</th>
<th>0.2.14</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W3.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W4.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W2.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W3.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W4.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E3.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E4.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E2.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E3.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E4.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK2">CLK_INT:MUX.0.CLK.IMUX.CLK2</th>
<th>0.0.26</th>
<th>0.0.31</th>
<th>0.0.30</th>
<th>0.0.29</th>
<th>0.0.28</th>
<th>0.0.27</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK6">CLK_INT:MUX.0.CLK.IMUX.CLK6</th>
<th>0.3.26</th>
<th>0.3.31</th>
<th>0.3.30</th>
<th>0.3.29</th>
<th>0.3.28</th>
<th>0.3.27</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL2">CLK_INT:MUX.0.CLK.IMUX.SEL2</th>
<th>0.1.31</th>
<th>0.1.30</th>
<th>0.1.29</th>
<th>0.1.28</th>
<th>0.1.27</th>
<th>0.1.26</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL6">CLK_INT:MUX.0.CLK.IMUX.SEL6</th>
<th>0.2.31</th>
<th>0.2.30</th>
<th>0.2.29</th>
<th>0.2.28</th>
<th>0.2.27</th>
<th>0.2.26</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W5.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W6.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W7.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W5.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W6.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E5.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E6.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E7.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E5.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E6.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK3">CLK_INT:MUX.0.CLK.IMUX.CLK3</th>
<th>0.0.38</th>
<th>0.0.43</th>
<th>0.0.42</th>
<th>0.0.41</th>
<th>0.0.40</th>
<th>0.0.39</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.CLK7">CLK_INT:MUX.0.CLK.IMUX.CLK7</th>
<th>0.3.38</th>
<th>0.3.43</th>
<th>0.3.42</th>
<th>0.3.41</th>
<th>0.3.40</th>
<th>0.3.39</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL3">CLK_INT:MUX.0.CLK.IMUX.SEL3</th>
<th>0.1.43</th>
<th>0.1.42</th>
<th>0.1.41</th>
<th>0.1.40</th>
<th>0.1.39</th>
<th>0.1.38</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.CLK.IMUX.SEL7">CLK_INT:MUX.0.CLK.IMUX.SEL7</th>
<th>0.2.43</th>
<th>0.2.42</th>
<th>0.2.41</th>
<th>0.2.40</th>
<th>0.2.39</th>
<th>0.2.38</th>
</tr>
</thead>
<tbody>
<tr><td>0.PULLUP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.W8.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.W9.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W7.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W8.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.DBL.W9.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E8.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DBL.E9.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E7.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E8.1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DBL.E9.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX0.S">CLK_INT:MUX.0.OMUX0.S</th>
<th>0.3.50</th>
<th>0.3.54</th>
<th>0.3.53</th>
<th>0.3.52</th>
<th>0.3.51</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX3.S">CLK_INT:MUX.0.OMUX3.S</th>
<th>0.2.54</th>
<th>0.2.53</th>
<th>0.2.52</th>
<th>0.2.51</th>
<th>0.2.50</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX4.S">CLK_INT:MUX.0.OMUX4.S</th>
<th>0.3.60</th>
<th>0.3.64</th>
<th>0.3.63</th>
<th>0.3.62</th>
<th>0.3.61</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.0.OMUX5.S">CLK_INT:MUX.0.OMUX5.S</th>
<th>0.2.64</th>
<th>0.2.63</th>
<th>0.2.62</th>
<th>0.2.61</th>
<th>0.2.60</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.6</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.7</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX0.S">CLK_INT:MUX.1.OMUX0.S</th>
<th>0.0.50</th>
<th>0.0.54</th>
<th>0.0.53</th>
<th>0.0.52</th>
<th>0.0.51</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX3.S">CLK_INT:MUX.1.OMUX3.S</th>
<th>0.1.54</th>
<th>0.1.53</th>
<th>0.1.52</th>
<th>0.1.51</th>
<th>0.1.50</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX4.S">CLK_INT:MUX.1.OMUX4.S</th>
<th>0.0.60</th>
<th>0.0.64</th>
<th>0.0.63</th>
<th>0.0.62</th>
<th>0.0.61</th>
</tr>
<tr><th id="tile-virtex2-CLKT.V2PX-CLK_INT:MUX.1.OMUX5.S">CLK_INT:MUX.1.OMUX5.S</th>
<th>0.1.64</th>
<th>0.1.63</th>
<th>0.1.62</th>
<th>0.1.61</th>
<th>0.1.60</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.7</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.CLK.OUT.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.CLK.OUT.3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clkc"><a class="header" href="#tile-clkc">Tile CLKC</a></h2>
<p>Cells: 0</p>
<h3 id="bel-clkc"><a class="header" href="#bel-clkc">Bel CLKC</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 CLKC bel CLKC</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../virtex2/clock/index.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../../virtex2/clock/hrow.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../virtex2/clock/index.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../../virtex2/clock/hrow.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard.min.js"></script>
        <script src="../../highlight.js"></script>
        <script src="../../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
