|uart_tx_merge_YD
Clk => fdiv_yd:FDIV_inst.Clk
Clk => LD_Auto.CLK
Clk => Counter[0].CLK
Clk => Counter[1].CLK
Clk => Counter[2].CLK
Clk => Counter[3].CLK
Clk => Counter[4].CLK
Clk => Counter[5].CLK
Clk => Counter[6].CLK
Clk => Counter[7].CLK
Clk => Counter[8].CLK
Clk => Counter[9].CLK
Clk => Counter[10].CLK
Clk => Counter[11].CLK
Clk => Counter[12].CLK
Clk => Counter[13].CLK
Clk => Counter[14].CLK
Clk => Counter[15].CLK
Clk => Counter[16].CLK
Clk => Counter[17].CLK
Clk => Counter[18].CLK
Clk => Counter[19].CLK
Clk => Counter[20].CLK
Clk => Counter[21].CLK
Clk => Counter[22].CLK
Clk => Counter[23].CLK
Clk => Counter[24].CLK
Clk => uart_tx_yd:UART_TX_inst.Clk
Reset => fdiv_yd:FDIV_inst.Reset
Reset => uart_tx_yd:UART_TX_inst.Reset
Din[0] => uart_tx_yd:UART_TX_inst.Din[0]
Din[1] => uart_tx_yd:UART_TX_inst.Din[1]
Din[2] => uart_tx_yd:UART_TX_inst.Din[2]
Din[3] => uart_tx_yd:UART_TX_inst.Din[3]
Din[4] => uart_tx_yd:UART_TX_inst.Din[4]
Din[5] => uart_tx_yd:UART_TX_inst.Din[5]
Din[6] => uart_tx_yd:UART_TX_inst.Din[6]
Din[7] => uart_tx_yd:UART_TX_inst.Din[7]
Tx <= uart_tx_yd:UART_TX_inst.Tx


|uart_tx_merge_YD|fdiv_YD:FDIV_inst
Clk => Tick_half~reg0.CLK
Clk => Tick~reg0.CLK
Clk => Counter[0].CLK
Clk => Counter[1].CLK
Clk => Counter[2].CLK
Clk => Counter[3].CLK
Clk => Counter[4].CLK
Clk => Counter[5].CLK
Clk => Counter[6].CLK
Clk => Counter[7].CLK
Clk => Counter[8].CLK
Clk => Counter[9].CLK
Clk => Counter[10].CLK
Clk => Counter[11].CLK
Clk => Counter[12].CLK
Clk => Counter[13].CLK
Reset => Tick_half~reg0.ACLR
Reset => Tick~reg0.ACLR
Reset => Counter[0].ACLR
Reset => Counter[1].ACLR
Reset => Counter[2].ACLR
Reset => Counter[3].ACLR
Reset => Counter[4].ACLR
Reset => Counter[5].ACLR
Reset => Counter[6].ACLR
Reset => Counter[7].ACLR
Reset => Counter[8].ACLR
Reset => Counter[9].ACLR
Reset => Counter[10].ACLR
Reset => Counter[11].ACLR
Reset => Counter[12].ACLR
Reset => Counter[13].ACLR
Tick <= Tick~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tick_half <= Tick_half~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_tx_merge_YD|UART_TX_YD:UART_TX_inst
Clk => Tx_Busy~reg0.CLK
Clk => Tx~reg0.CLK
Clk => i[0].CLK
Clk => i[1].CLK
Clk => i[2].CLK
Clk => i[3].CLK
Clk => reg[0].CLK
Clk => reg[1].CLK
Clk => reg[2].CLK
Clk => reg[3].CLK
Clk => reg[4].CLK
Clk => reg[5].CLK
Clk => reg[6].CLK
Clk => reg[7].CLK
Clk => reg[8].CLK
Clk => reg[9].CLK
Clk => State~6.DATAIN
Reset => Tx_Busy~reg0.ACLR
Reset => Tx~reg0.PRESET
Reset => i[0].ACLR
Reset => i[1].ACLR
Reset => i[2].ACLR
Reset => i[3].ACLR
Reset => reg[0].ACLR
Reset => reg[1].ACLR
Reset => reg[2].ACLR
Reset => reg[3].ACLR
Reset => reg[4].ACLR
Reset => reg[5].ACLR
Reset => reg[6].ACLR
Reset => reg[7].ACLR
Reset => reg[8].ACLR
Reset => reg[9].ACLR
Reset => State~8.DATAIN
LD => reg.OUTPUTSELECT
LD => reg.OUTPUTSELECT
LD => reg.OUTPUTSELECT
LD => reg.OUTPUTSELECT
LD => reg.OUTPUTSELECT
LD => reg.OUTPUTSELECT
LD => reg.OUTPUTSELECT
LD => reg.OUTPUTSELECT
LD => reg.OUTPUTSELECT
LD => reg.OUTPUTSELECT
LD => Tx_Busy.OUTPUTSELECT
LD => i.OUTPUTSELECT
LD => i.OUTPUTSELECT
LD => i.OUTPUTSELECT
LD => i.OUTPUTSELECT
LD => State.OUTPUTSELECT
LD => State.OUTPUTSELECT
LD => State.OUTPUTSELECT
LD => State.OUTPUTSELECT
LD => State.OUTPUTSELECT
Din[0] => reg.DATAB
Din[1] => reg.DATAB
Din[2] => reg.DATAB
Din[3] => reg.DATAB
Din[4] => reg.DATAB
Din[5] => reg.DATAB
Din[6] => reg.DATAB
Din[7] => reg.DATAB
Tick => State.OUTPUTSELECT
Tick => State.OUTPUTSELECT
Tick => State.OUTPUTSELECT
Tick => State.OUTPUTSELECT
Tick => State.OUTPUTSELECT
Tick => Tx.OUTPUTSELECT
Tick => State.OUTPUTSELECT
Tick => State.OUTPUTSELECT
Tick => Tx_Busy.OUTPUTSELECT
Tx_Busy <= Tx_Busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx <= Tx~reg0.DB_MAX_OUTPUT_PORT_TYPE


