
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chcon_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016a0 <.init>:
  4016a0:	stp	x29, x30, [sp, #-16]!
  4016a4:	mov	x29, sp
  4016a8:	bl	401b60 <__fxstatat@plt+0x60>
  4016ac:	ldp	x29, x30, [sp], #16
  4016b0:	ret

Disassembly of section .plt:

00000000004016c0 <mbrtowc@plt-0x20>:
  4016c0:	stp	x16, x30, [sp, #-16]!
  4016c4:	adrp	x16, 41a000 <__fxstatat@plt+0x18500>
  4016c8:	ldr	x17, [x16, #4088]
  4016cc:	add	x16, x16, #0xff8
  4016d0:	br	x17
  4016d4:	nop
  4016d8:	nop
  4016dc:	nop

00000000004016e0 <mbrtowc@plt>:
  4016e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4016e4:	ldr	x17, [x16]
  4016e8:	add	x16, x16, #0x0
  4016ec:	br	x17

00000000004016f0 <memcpy@plt>:
  4016f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4016f4:	ldr	x17, [x16, #8]
  4016f8:	add	x16, x16, #0x8
  4016fc:	br	x17

0000000000401700 <memmove@plt>:
  401700:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401704:	ldr	x17, [x16, #16]
  401708:	add	x16, x16, #0x10
  40170c:	br	x17

0000000000401710 <_exit@plt>:
  401710:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401714:	ldr	x17, [x16, #24]
  401718:	add	x16, x16, #0x18
  40171c:	br	x17

0000000000401720 <getcwd@plt>:
  401720:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401724:	ldr	x17, [x16, #32]
  401728:	add	x16, x16, #0x20
  40172c:	br	x17

0000000000401730 <strlen@plt>:
  401730:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401734:	ldr	x17, [x16, #40]
  401738:	add	x16, x16, #0x28
  40173c:	br	x17

0000000000401740 <fputs@plt>:
  401740:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401744:	ldr	x17, [x16, #48]
  401748:	add	x16, x16, #0x30
  40174c:	br	x17

0000000000401750 <__sprintf_chk@plt>:
  401750:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401754:	ldr	x17, [x16, #56]
  401758:	add	x16, x16, #0x38
  40175c:	br	x17

0000000000401760 <exit@plt>:
  401760:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401764:	ldr	x17, [x16, #64]
  401768:	add	x16, x16, #0x40
  40176c:	br	x17

0000000000401770 <error@plt>:
  401770:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401774:	ldr	x17, [x16, #72]
  401778:	add	x16, x16, #0x48
  40177c:	br	x17

0000000000401780 <fchdir@plt>:
  401780:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401784:	ldr	x17, [x16, #80]
  401788:	add	x16, x16, #0x50
  40178c:	br	x17

0000000000401790 <ferror_unlocked@plt>:
  401790:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401794:	ldr	x17, [x16, #88]
  401798:	add	x16, x16, #0x58
  40179c:	br	x17

00000000004017a0 <__cxa_atexit@plt>:
  4017a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4017a4:	ldr	x17, [x16, #96]
  4017a8:	add	x16, x16, #0x60
  4017ac:	br	x17

00000000004017b0 <qsort@plt>:
  4017b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4017b4:	ldr	x17, [x16, #104]
  4017b8:	add	x16, x16, #0x68
  4017bc:	br	x17

00000000004017c0 <lseek@plt>:
  4017c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4017c4:	ldr	x17, [x16, #112]
  4017c8:	add	x16, x16, #0x70
  4017cc:	br	x17

00000000004017d0 <__fpending@plt>:
  4017d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4017d4:	ldr	x17, [x16, #120]
  4017d8:	add	x16, x16, #0x78
  4017dc:	br	x17

00000000004017e0 <fileno@plt>:
  4017e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4017e4:	ldr	x17, [x16, #128]
  4017e8:	add	x16, x16, #0x80
  4017ec:	br	x17

00000000004017f0 <fclose@plt>:
  4017f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4017f4:	ldr	x17, [x16, #136]
  4017f8:	add	x16, x16, #0x88
  4017fc:	br	x17

0000000000401800 <nl_langinfo@plt>:
  401800:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401804:	ldr	x17, [x16, #144]
  401808:	add	x16, x16, #0x90
  40180c:	br	x17

0000000000401810 <malloc@plt>:
  401810:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401814:	ldr	x17, [x16, #152]
  401818:	add	x16, x16, #0x98
  40181c:	br	x17

0000000000401820 <open@plt>:
  401820:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401824:	ldr	x17, [x16, #160]
  401828:	add	x16, x16, #0xa0
  40182c:	br	x17

0000000000401830 <strncmp@plt>:
  401830:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401834:	ldr	x17, [x16, #168]
  401838:	add	x16, x16, #0xa8
  40183c:	br	x17

0000000000401840 <bindtextdomain@plt>:
  401840:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401844:	ldr	x17, [x16, #176]
  401848:	add	x16, x16, #0xb0
  40184c:	br	x17

0000000000401850 <__libc_start_main@plt>:
  401850:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401854:	ldr	x17, [x16, #184]
  401858:	add	x16, x16, #0xb8
  40185c:	br	x17

0000000000401860 <__printf_chk@plt>:
  401860:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401864:	ldr	x17, [x16, #192]
  401868:	add	x16, x16, #0xc0
  40186c:	br	x17

0000000000401870 <fstatfs@plt>:
  401870:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401874:	ldr	x17, [x16, #200]
  401878:	add	x16, x16, #0xc8
  40187c:	br	x17

0000000000401880 <memset@plt>:
  401880:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401884:	ldr	x17, [x16, #208]
  401888:	add	x16, x16, #0xd0
  40188c:	br	x17

0000000000401890 <calloc@plt>:
  401890:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401894:	ldr	x17, [x16, #216]
  401898:	add	x16, x16, #0xd8
  40189c:	br	x17

00000000004018a0 <bcmp@plt>:
  4018a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4018a4:	ldr	x17, [x16, #224]
  4018a8:	add	x16, x16, #0xe0
  4018ac:	br	x17

00000000004018b0 <readdir@plt>:
  4018b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4018b4:	ldr	x17, [x16, #232]
  4018b8:	add	x16, x16, #0xe8
  4018bc:	br	x17

00000000004018c0 <realloc@plt>:
  4018c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4018c4:	ldr	x17, [x16, #240]
  4018c8:	add	x16, x16, #0xf0
  4018cc:	br	x17

00000000004018d0 <closedir@plt>:
  4018d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4018d4:	ldr	x17, [x16, #248]
  4018d8:	add	x16, x16, #0xf8
  4018dc:	br	x17

00000000004018e0 <close@plt>:
  4018e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4018e4:	ldr	x17, [x16, #256]
  4018e8:	add	x16, x16, #0x100
  4018ec:	br	x17

00000000004018f0 <strrchr@plt>:
  4018f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4018f4:	ldr	x17, [x16, #264]
  4018f8:	add	x16, x16, #0x108
  4018fc:	br	x17

0000000000401900 <__gmon_start__@plt>:
  401900:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401904:	ldr	x17, [x16, #272]
  401908:	add	x16, x16, #0x110
  40190c:	br	x17

0000000000401910 <fdopendir@plt>:
  401910:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401914:	ldr	x17, [x16, #280]
  401918:	add	x16, x16, #0x118
  40191c:	br	x17

0000000000401920 <abort@plt>:
  401920:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401924:	ldr	x17, [x16, #288]
  401928:	add	x16, x16, #0x120
  40192c:	br	x17

0000000000401930 <mbsinit@plt>:
  401930:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401934:	ldr	x17, [x16, #296]
  401938:	add	x16, x16, #0x128
  40193c:	br	x17

0000000000401940 <access@plt>:
  401940:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401944:	ldr	x17, [x16, #304]
  401948:	add	x16, x16, #0x130
  40194c:	br	x17

0000000000401950 <textdomain@plt>:
  401950:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401954:	ldr	x17, [x16, #312]
  401958:	add	x16, x16, #0x138
  40195c:	br	x17

0000000000401960 <getopt_long@plt>:
  401960:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401964:	ldr	x17, [x16, #320]
  401968:	add	x16, x16, #0x140
  40196c:	br	x17

0000000000401970 <__fprintf_chk@plt>:
  401970:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401974:	ldr	x17, [x16, #328]
  401978:	add	x16, x16, #0x148
  40197c:	br	x17

0000000000401980 <strcmp@plt>:
  401980:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401984:	ldr	x17, [x16, #336]
  401988:	add	x16, x16, #0x150
  40198c:	br	x17

0000000000401990 <__ctype_b_loc@plt>:
  401990:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401994:	ldr	x17, [x16, #344]
  401998:	add	x16, x16, #0x158
  40199c:	br	x17

00000000004019a0 <fseeko@plt>:
  4019a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4019a4:	ldr	x17, [x16, #352]
  4019a8:	add	x16, x16, #0x160
  4019ac:	br	x17

00000000004019b0 <chdir@plt>:
  4019b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4019b4:	ldr	x17, [x16, #360]
  4019b8:	add	x16, x16, #0x168
  4019bc:	br	x17

00000000004019c0 <free@plt>:
  4019c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4019c4:	ldr	x17, [x16, #368]
  4019c8:	add	x16, x16, #0x170
  4019cc:	br	x17

00000000004019d0 <__ctype_get_mb_cur_max@plt>:
  4019d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4019d4:	ldr	x17, [x16, #376]
  4019d8:	add	x16, x16, #0x178
  4019dc:	br	x17

00000000004019e0 <strspn@plt>:
  4019e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4019e4:	ldr	x17, [x16, #384]
  4019e8:	add	x16, x16, #0x180
  4019ec:	br	x17

00000000004019f0 <memrchr@plt>:
  4019f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4019f4:	ldr	x17, [x16, #392]
  4019f8:	add	x16, x16, #0x188
  4019fc:	br	x17

0000000000401a00 <fcntl@plt>:
  401a00:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401a04:	ldr	x17, [x16, #400]
  401a08:	add	x16, x16, #0x190
  401a0c:	br	x17

0000000000401a10 <fflush@plt>:
  401a10:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401a14:	ldr	x17, [x16, #408]
  401a18:	add	x16, x16, #0x198
  401a1c:	br	x17

0000000000401a20 <strcpy@plt>:
  401a20:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401a24:	ldr	x17, [x16, #416]
  401a28:	add	x16, x16, #0x1a0
  401a2c:	br	x17

0000000000401a30 <dirfd@plt>:
  401a30:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401a34:	ldr	x17, [x16, #424]
  401a38:	add	x16, x16, #0x1a8
  401a3c:	br	x17

0000000000401a40 <__lxstat@plt>:
  401a40:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401a44:	ldr	x17, [x16, #432]
  401a48:	add	x16, x16, #0x1b0
  401a4c:	br	x17

0000000000401a50 <memchr@plt>:
  401a50:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401a54:	ldr	x17, [x16, #440]
  401a58:	add	x16, x16, #0x1b8
  401a5c:	br	x17

0000000000401a60 <__fxstat@plt>:
  401a60:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401a64:	ldr	x17, [x16, #448]
  401a68:	add	x16, x16, #0x1c0
  401a6c:	br	x17

0000000000401a70 <dcgettext@plt>:
  401a70:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401a74:	ldr	x17, [x16, #456]
  401a78:	add	x16, x16, #0x1c8
  401a7c:	br	x17

0000000000401a80 <fputs_unlocked@plt>:
  401a80:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401a84:	ldr	x17, [x16, #464]
  401a88:	add	x16, x16, #0x1d0
  401a8c:	br	x17

0000000000401a90 <__freading@plt>:
  401a90:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401a94:	ldr	x17, [x16, #472]
  401a98:	add	x16, x16, #0x1d8
  401a9c:	br	x17

0000000000401aa0 <iswprint@plt>:
  401aa0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401aa4:	ldr	x17, [x16, #480]
  401aa8:	add	x16, x16, #0x1e0
  401aac:	br	x17

0000000000401ab0 <openat@plt>:
  401ab0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401ab4:	ldr	x17, [x16, #488]
  401ab8:	add	x16, x16, #0x1e8
  401abc:	br	x17

0000000000401ac0 <__assert_fail@plt>:
  401ac0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401ac4:	ldr	x17, [x16, #496]
  401ac8:	add	x16, x16, #0x1f0
  401acc:	br	x17

0000000000401ad0 <__errno_location@plt>:
  401ad0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401ad4:	ldr	x17, [x16, #504]
  401ad8:	add	x16, x16, #0x1f8
  401adc:	br	x17

0000000000401ae0 <__xstat@plt>:
  401ae0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401ae4:	ldr	x17, [x16, #512]
  401ae8:	add	x16, x16, #0x200
  401aec:	br	x17

0000000000401af0 <setlocale@plt>:
  401af0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401af4:	ldr	x17, [x16, #520]
  401af8:	add	x16, x16, #0x208
  401afc:	br	x17

0000000000401b00 <__fxstatat@plt>:
  401b00:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401b04:	ldr	x17, [x16, #528]
  401b08:	add	x16, x16, #0x210
  401b0c:	br	x17

Disassembly of section .text:

0000000000401b10 <.text>:
  401b10:	mov	x29, #0x0                   	// #0
  401b14:	mov	x30, #0x0                   	// #0
  401b18:	mov	x5, x0
  401b1c:	ldr	x1, [sp]
  401b20:	add	x2, sp, #0x8
  401b24:	mov	x6, sp
  401b28:	movz	x0, #0x0, lsl #48
  401b2c:	movk	x0, #0x0, lsl #32
  401b30:	movk	x0, #0x40, lsl #16
  401b34:	movk	x0, #0x1f00
  401b38:	movz	x3, #0x0, lsl #48
  401b3c:	movk	x3, #0x0, lsl #32
  401b40:	movk	x3, #0x40, lsl #16
  401b44:	movk	x3, #0x8898
  401b48:	movz	x4, #0x0, lsl #48
  401b4c:	movk	x4, #0x0, lsl #32
  401b50:	movk	x4, #0x40, lsl #16
  401b54:	movk	x4, #0x8918
  401b58:	bl	401850 <__libc_start_main@plt>
  401b5c:	bl	401920 <abort@plt>
  401b60:	adrp	x0, 41a000 <__fxstatat@plt+0x18500>
  401b64:	ldr	x0, [x0, #4064]
  401b68:	cbz	x0, 401b70 <__fxstatat@plt+0x70>
  401b6c:	b	401900 <__gmon_start__@plt>
  401b70:	ret
  401b74:	nop
  401b78:	adrp	x0, 41b000 <__fxstatat@plt+0x19500>
  401b7c:	add	x0, x0, #0x290
  401b80:	adrp	x1, 41b000 <__fxstatat@plt+0x19500>
  401b84:	add	x1, x1, #0x290
  401b88:	cmp	x1, x0
  401b8c:	b.eq	401ba4 <__fxstatat@plt+0xa4>  // b.none
  401b90:	adrp	x1, 408000 <__fxstatat@plt+0x6500>
  401b94:	ldr	x1, [x1, #2456]
  401b98:	cbz	x1, 401ba4 <__fxstatat@plt+0xa4>
  401b9c:	mov	x16, x1
  401ba0:	br	x16
  401ba4:	ret
  401ba8:	adrp	x0, 41b000 <__fxstatat@plt+0x19500>
  401bac:	add	x0, x0, #0x290
  401bb0:	adrp	x1, 41b000 <__fxstatat@plt+0x19500>
  401bb4:	add	x1, x1, #0x290
  401bb8:	sub	x1, x1, x0
  401bbc:	lsr	x2, x1, #63
  401bc0:	add	x1, x2, x1, asr #3
  401bc4:	cmp	xzr, x1, asr #1
  401bc8:	asr	x1, x1, #1
  401bcc:	b.eq	401be4 <__fxstatat@plt+0xe4>  // b.none
  401bd0:	adrp	x2, 408000 <__fxstatat@plt+0x6500>
  401bd4:	ldr	x2, [x2, #2464]
  401bd8:	cbz	x2, 401be4 <__fxstatat@plt+0xe4>
  401bdc:	mov	x16, x2
  401be0:	br	x16
  401be4:	ret
  401be8:	stp	x29, x30, [sp, #-32]!
  401bec:	mov	x29, sp
  401bf0:	str	x19, [sp, #16]
  401bf4:	adrp	x19, 41b000 <__fxstatat@plt+0x19500>
  401bf8:	ldrb	w0, [x19, #704]
  401bfc:	cbnz	w0, 401c0c <__fxstatat@plt+0x10c>
  401c00:	bl	401b78 <__fxstatat@plt+0x78>
  401c04:	mov	w0, #0x1                   	// #1
  401c08:	strb	w0, [x19, #704]
  401c0c:	ldr	x19, [sp, #16]
  401c10:	ldp	x29, x30, [sp], #32
  401c14:	ret
  401c18:	b	401ba8 <__fxstatat@plt+0xa8>
  401c1c:	sub	sp, sp, #0xa0
  401c20:	stp	x20, x19, [sp, #144]
  401c24:	mov	w19, w0
  401c28:	stp	x29, x30, [sp, #112]
  401c2c:	stp	x22, x21, [sp, #128]
  401c30:	add	x29, sp, #0x70
  401c34:	cbnz	w0, 401ec4 <__fxstatat@plt+0x3c4>
  401c38:	adrp	x1, 408000 <__fxstatat@plt+0x6500>
  401c3c:	add	x1, x1, #0xc2f
  401c40:	mov	w2, #0x5                   	// #5
  401c44:	mov	x0, xzr
  401c48:	bl	401a70 <dcgettext@plt>
  401c4c:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  401c50:	ldr	x2, [x8, #808]
  401c54:	mov	x1, x0
  401c58:	mov	w0, #0x1                   	// #1
  401c5c:	mov	x3, x2
  401c60:	mov	x4, x2
  401c64:	bl	401860 <__printf_chk@plt>
  401c68:	adrp	x1, 408000 <__fxstatat@plt+0x6500>
  401c6c:	add	x1, x1, #0xccd
  401c70:	mov	w2, #0x5                   	// #5
  401c74:	mov	x0, xzr
  401c78:	bl	401a70 <dcgettext@plt>
  401c7c:	adrp	x22, 41b000 <__fxstatat@plt+0x19500>
  401c80:	ldr	x1, [x22, #688]
  401c84:	bl	401a80 <fputs_unlocked@plt>
  401c88:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401c8c:	add	x1, x1, #0x420
  401c90:	mov	w2, #0x5                   	// #5
  401c94:	mov	x0, xzr
  401c98:	bl	401a70 <dcgettext@plt>
  401c9c:	ldr	x1, [x22, #688]
  401ca0:	bl	401a80 <fputs_unlocked@plt>
  401ca4:	adrp	x1, 408000 <__fxstatat@plt+0x6500>
  401ca8:	add	x1, x1, #0xd58
  401cac:	mov	w2, #0x5                   	// #5
  401cb0:	mov	x0, xzr
  401cb4:	bl	401a70 <dcgettext@plt>
  401cb8:	ldr	x1, [x22, #688]
  401cbc:	bl	401a80 <fputs_unlocked@plt>
  401cc0:	adrp	x1, 408000 <__fxstatat@plt+0x6500>
  401cc4:	add	x1, x1, #0xe3f
  401cc8:	mov	w2, #0x5                   	// #5
  401ccc:	mov	x0, xzr
  401cd0:	bl	401a70 <dcgettext@plt>
  401cd4:	ldr	x1, [x22, #688]
  401cd8:	bl	401a80 <fputs_unlocked@plt>
  401cdc:	adrp	x1, 408000 <__fxstatat@plt+0x6500>
  401ce0:	add	x1, x1, #0xf5a
  401ce4:	mov	w2, #0x5                   	// #5
  401ce8:	mov	x0, xzr
  401cec:	bl	401a70 <dcgettext@plt>
  401cf0:	ldr	x1, [x22, #688]
  401cf4:	bl	401a80 <fputs_unlocked@plt>
  401cf8:	adrp	x1, 408000 <__fxstatat@plt+0x6500>
  401cfc:	add	x1, x1, #0xfda
  401d00:	mov	w2, #0x5                   	// #5
  401d04:	mov	x0, xzr
  401d08:	bl	401a70 <dcgettext@plt>
  401d0c:	ldr	x1, [x22, #688]
  401d10:	bl	401a80 <fputs_unlocked@plt>
  401d14:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401d18:	add	x1, x1, #0x51
  401d1c:	mov	w2, #0x5                   	// #5
  401d20:	mov	x0, xzr
  401d24:	bl	401a70 <dcgettext@plt>
  401d28:	ldr	x1, [x22, #688]
  401d2c:	bl	401a80 <fputs_unlocked@plt>
  401d30:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401d34:	add	x1, x1, #0x98
  401d38:	mov	w2, #0x5                   	// #5
  401d3c:	mov	x0, xzr
  401d40:	bl	401a70 <dcgettext@plt>
  401d44:	ldr	x1, [x22, #688]
  401d48:	bl	401a80 <fputs_unlocked@plt>
  401d4c:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401d50:	add	x1, x1, #0xdf
  401d54:	mov	w2, #0x5                   	// #5
  401d58:	mov	x0, xzr
  401d5c:	bl	401a70 <dcgettext@plt>
  401d60:	ldr	x1, [x22, #688]
  401d64:	bl	401a80 <fputs_unlocked@plt>
  401d68:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401d6c:	add	x1, x1, #0x2b0
  401d70:	mov	w2, #0x5                   	// #5
  401d74:	mov	x0, xzr
  401d78:	bl	401a70 <dcgettext@plt>
  401d7c:	ldr	x1, [x22, #688]
  401d80:	bl	401a80 <fputs_unlocked@plt>
  401d84:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401d88:	add	x1, x1, #0x2dd
  401d8c:	mov	w2, #0x5                   	// #5
  401d90:	mov	x0, xzr
  401d94:	bl	401a70 <dcgettext@plt>
  401d98:	ldr	x1, [x22, #688]
  401d9c:	bl	401a80 <fputs_unlocked@plt>
  401da0:	adrp	x1, 408000 <__fxstatat@plt+0x6500>
  401da4:	add	x1, x1, #0xb98
  401da8:	mov	x0, sp
  401dac:	mov	w2, #0x70                  	// #112
  401db0:	mov	x21, sp
  401db4:	bl	4016f0 <memcpy@plt>
  401db8:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401dbc:	adrp	x20, 409000 <__fxstatat@plt+0x7500>
  401dc0:	add	x1, x1, #0x46b
  401dc4:	add	x20, x20, #0x313
  401dc8:	mov	x0, x20
  401dcc:	bl	401980 <strcmp@plt>
  401dd0:	cbz	w0, 401ddc <__fxstatat@plt+0x2dc>
  401dd4:	ldr	x1, [x21, #16]!
  401dd8:	cbnz	x1, 401dc8 <__fxstatat@plt+0x2c8>
  401ddc:	ldr	x8, [x21, #8]
  401de0:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401de4:	add	x1, x1, #0x4ca
  401de8:	mov	w2, #0x5                   	// #5
  401dec:	cmp	x8, #0x0
  401df0:	mov	x0, xzr
  401df4:	csel	x21, x20, x8, eq  // eq = none
  401df8:	bl	401a70 <dcgettext@plt>
  401dfc:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  401e00:	adrp	x3, 409000 <__fxstatat@plt+0x7500>
  401e04:	mov	x1, x0
  401e08:	add	x2, x2, #0x33a
  401e0c:	add	x3, x3, #0x4e1
  401e10:	mov	w0, #0x1                   	// #1
  401e14:	bl	401860 <__printf_chk@plt>
  401e18:	mov	w0, #0x5                   	// #5
  401e1c:	mov	x1, xzr
  401e20:	bl	401af0 <setlocale@plt>
  401e24:	cbz	x0, 401e58 <__fxstatat@plt+0x358>
  401e28:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401e2c:	add	x1, x1, #0x509
  401e30:	mov	w2, #0x3                   	// #3
  401e34:	bl	401830 <strncmp@plt>
  401e38:	cbz	w0, 401e58 <__fxstatat@plt+0x358>
  401e3c:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401e40:	add	x1, x1, #0x50d
  401e44:	mov	w2, #0x5                   	// #5
  401e48:	mov	x0, xzr
  401e4c:	bl	401a70 <dcgettext@plt>
  401e50:	ldr	x1, [x22, #688]
  401e54:	bl	401a80 <fputs_unlocked@plt>
  401e58:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401e5c:	add	x1, x1, #0x554
  401e60:	mov	w2, #0x5                   	// #5
  401e64:	mov	x0, xzr
  401e68:	bl	401a70 <dcgettext@plt>
  401e6c:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  401e70:	mov	x1, x0
  401e74:	add	x2, x2, #0x4e1
  401e78:	mov	w0, #0x1                   	// #1
  401e7c:	mov	x3, x20
  401e80:	bl	401860 <__printf_chk@plt>
  401e84:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401e88:	add	x1, x1, #0x56f
  401e8c:	mov	w2, #0x5                   	// #5
  401e90:	mov	x0, xzr
  401e94:	bl	401a70 <dcgettext@plt>
  401e98:	adrp	x8, 409000 <__fxstatat@plt+0x7500>
  401e9c:	adrp	x9, 409000 <__fxstatat@plt+0x7500>
  401ea0:	add	x8, x8, #0x2af
  401ea4:	add	x9, x9, #0x487
  401ea8:	cmp	x21, x20
  401eac:	mov	x1, x0
  401eb0:	csel	x3, x9, x8, eq  // eq = none
  401eb4:	mov	w0, #0x1                   	// #1
  401eb8:	mov	x2, x21
  401ebc:	bl	401860 <__printf_chk@plt>
  401ec0:	b	401ef8 <__fxstatat@plt+0x3f8>
  401ec4:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  401ec8:	ldr	x20, [x8, #664]
  401ecc:	adrp	x1, 408000 <__fxstatat@plt+0x6500>
  401ed0:	add	x1, x1, #0xc08
  401ed4:	mov	w2, #0x5                   	// #5
  401ed8:	mov	x0, xzr
  401edc:	bl	401a70 <dcgettext@plt>
  401ee0:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  401ee4:	ldr	x3, [x8, #808]
  401ee8:	mov	x2, x0
  401eec:	mov	w1, #0x1                   	// #1
  401ef0:	mov	x0, x20
  401ef4:	bl	401970 <__fprintf_chk@plt>
  401ef8:	mov	w0, w19
  401efc:	bl	401760 <exit@plt>
  401f00:	sub	sp, sp, #0x70
  401f04:	stp	x29, x30, [sp, #16]
  401f08:	stp	x28, x27, [sp, #32]
  401f0c:	stp	x26, x25, [sp, #48]
  401f10:	stp	x24, x23, [sp, #64]
  401f14:	stp	x22, x21, [sp, #80]
  401f18:	stp	x20, x19, [sp, #96]
  401f1c:	ldr	x8, [x1]
  401f20:	mov	w20, w0
  401f24:	add	x29, sp, #0x10
  401f28:	mov	x19, x1
  401f2c:	mov	x0, x8
  401f30:	bl	402aa0 <__fxstatat@plt+0xfa0>
  401f34:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401f38:	add	x1, x1, #0x2af
  401f3c:	mov	w0, #0x6                   	// #6
  401f40:	bl	401af0 <setlocale@plt>
  401f44:	adrp	x21, 409000 <__fxstatat@plt+0x7500>
  401f48:	add	x21, x21, #0x33e
  401f4c:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401f50:	add	x1, x1, #0x319
  401f54:	mov	x0, x21
  401f58:	bl	401840 <bindtextdomain@plt>
  401f5c:	mov	x0, x21
  401f60:	bl	401950 <textdomain@plt>
  401f64:	adrp	x0, 402000 <__fxstatat@plt+0x500>
  401f68:	add	x0, x0, #0x9cc
  401f6c:	bl	408920 <__fxstatat@plt+0x6e20>
  401f70:	adrp	x22, 409000 <__fxstatat@plt+0x7500>
  401f74:	adrp	x23, 408000 <__fxstatat@plt+0x6500>
  401f78:	mov	w27, wzr
  401f7c:	mov	w24, wzr
  401f80:	mov	x21, xzr
  401f84:	mov	w26, #0x10                  	// #16
  401f88:	mov	w28, #0xffffffff            	// #-1
  401f8c:	add	x22, x22, #0x32b
  401f90:	add	x23, x23, #0x9d8
  401f94:	adrp	x25, 41b000 <__fxstatat@plt+0x19500>
  401f98:	mov	w0, w20
  401f9c:	mov	x1, x19
  401fa0:	mov	x2, x22
  401fa4:	mov	x3, x23
  401fa8:	mov	x4, xzr
  401fac:	bl	401960 <getopt_long@plt>
  401fb0:	cmp	w0, #0x51
  401fb4:	b.le	401fe4 <__fxstatat@plt+0x4e4>
  401fb8:	sub	w8, w0, #0x66
  401fbc:	cmp	w8, #0x10
  401fc0:	b.hi	402004 <__fxstatat@plt+0x504>  // b.pmore
  401fc4:	adrp	x11, 408000 <__fxstatat@plt+0x6500>
  401fc8:	add	x11, x11, #0x9a8
  401fcc:	adr	x9, 401f98 <__fxstatat@plt+0x498>
  401fd0:	ldrh	w10, [x11, x8, lsl #1]
  401fd4:	add	x9, x9, x10, lsl #2
  401fd8:	br	x9
  401fdc:	mov	w28, wzr
  401fe0:	b	401f98 <__fxstatat@plt+0x498>
  401fe4:	cmp	w0, #0x47
  401fe8:	b.le	4020e8 <__fxstatat@plt+0x5e8>
  401fec:	cmp	w0, #0x48
  401ff0:	b.eq	4020d0 <__fxstatat@plt+0x5d0>  // b.none
  401ff4:	cmp	w0, #0x4c
  401ff8:	b.ne	4020d8 <__fxstatat@plt+0x5d8>  // b.any
  401ffc:	mov	w26, #0x2                   	// #2
  402000:	b	401f98 <__fxstatat@plt+0x498>
  402004:	sub	w8, w0, #0x100
  402008:	cmp	w8, #0x3
  40200c:	b.hi	402048 <__fxstatat@plt+0x548>  // b.pmore
  402010:	adrp	x11, 408000 <__fxstatat@plt+0x6500>
  402014:	add	x11, x11, #0x9ca
  402018:	adr	x9, 402028 <__fxstatat@plt+0x528>
  40201c:	ldrb	w10, [x11, x8]
  402020:	add	x9, x9, x10, lsl #2
  402024:	br	x9
  402028:	mov	w28, #0x1                   	// #1
  40202c:	b	401f98 <__fxstatat@plt+0x498>
  402030:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  402034:	ldr	x8, [x8, #672]
  402038:	adrp	x9, 41b000 <__fxstatat@plt+0x19500>
  40203c:	mov	w24, #0x1                   	// #1
  402040:	str	x8, [x9, #736]
  402044:	b	401f98 <__fxstatat@plt+0x498>
  402048:	cmp	w0, #0x52
  40204c:	b.ne	402978 <__fxstatat@plt+0xe78>  // b.any
  402050:	mov	w8, #0x1                   	// #1
  402054:	strb	w8, [x25, #712]
  402058:	b	401f98 <__fxstatat@plt+0x498>
  40205c:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  402060:	ldr	x8, [x8, #672]
  402064:	adrp	x9, 41b000 <__fxstatat@plt+0x19500>
  402068:	mov	w24, #0x1                   	// #1
  40206c:	str	x8, [x9, #728]
  402070:	b	401f98 <__fxstatat@plt+0x498>
  402074:	mov	w27, #0x1                   	// #1
  402078:	b	401f98 <__fxstatat@plt+0x498>
  40207c:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  402080:	ldr	x8, [x8, #672]
  402084:	adrp	x9, 41b000 <__fxstatat@plt+0x19500>
  402088:	mov	w24, #0x1                   	// #1
  40208c:	str	x8, [x9, #744]
  402090:	b	401f98 <__fxstatat@plt+0x498>
  402094:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  402098:	mov	w9, #0x1                   	// #1
  40209c:	strb	w9, [x8, #713]
  4020a0:	b	401f98 <__fxstatat@plt+0x498>
  4020a4:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  4020a8:	ldr	x21, [x8, #672]
  4020ac:	b	401f98 <__fxstatat@plt+0x498>
  4020b0:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  4020b4:	ldr	x8, [x8, #672]
  4020b8:	adrp	x9, 41b000 <__fxstatat@plt+0x19500>
  4020bc:	mov	w24, #0x1                   	// #1
  4020c0:	str	x8, [x9, #720]
  4020c4:	b	401f98 <__fxstatat@plt+0x498>
  4020c8:	mov	w27, wzr
  4020cc:	b	401f98 <__fxstatat@plt+0x498>
  4020d0:	mov	w26, #0x11                  	// #17
  4020d4:	b	401f98 <__fxstatat@plt+0x498>
  4020d8:	cmp	w0, #0x50
  4020dc:	b.ne	402978 <__fxstatat@plt+0xe78>  // b.any
  4020e0:	mov	w26, #0x10                  	// #16
  4020e4:	b	401f98 <__fxstatat@plt+0x498>
  4020e8:	cmn	w0, #0x1
  4020ec:	b.ne	4027e0 <__fxstatat@plt+0xce0>  // b.any
  4020f0:	ldrb	w8, [x25, #712]
  4020f4:	cmp	w8, #0x1
  4020f8:	b.ne	402114 <__fxstatat@plt+0x614>  // b.any
  4020fc:	cmp	w26, #0x10
  402100:	b.ne	402124 <__fxstatat@plt+0x624>  // b.any
  402104:	cmp	w28, #0x1
  402108:	b.eq	402980 <__fxstatat@plt+0xe80>  // b.none
  40210c:	mov	w10, wzr
  402110:	b	40211c <__fxstatat@plt+0x61c>
  402114:	cmp	w28, #0x0
  402118:	cset	w10, ne  // ne = any
  40211c:	mov	w26, #0x10                  	// #16
  402120:	b	40212c <__fxstatat@plt+0x62c>
  402124:	cbz	w28, 40298c <__fxstatat@plt+0xe8c>
  402128:	mov	w10, #0x1                   	// #1
  40212c:	adrp	x22, 41b000 <__fxstatat@plt+0x19500>
  402130:	cmp	x21, #0x0
  402134:	ldr	w9, [x22, #680]
  402138:	cset	w12, ne  // ne = any
  40213c:	orr	w12, w24, w12
  402140:	mov	w11, #0x1                   	// #1
  402144:	tst	w12, #0x1
  402148:	sub	w12, w20, w9
  40214c:	cinc	w11, w11, eq  // eq = none
  402150:	adrp	x13, 41b000 <__fxstatat@plt+0x19500>
  402154:	cmp	w12, w11
  402158:	strb	w10, [x13, #752]
  40215c:	b.lt	402838 <__fxstatat@plt+0xd38>  // b.tstop
  402160:	cbnz	x21, 402880 <__fxstatat@plt+0xd80>
  402164:	tbz	w24, #0, 4028b4 <__fxstatat@plt+0xdb4>
  402168:	and	w8, w27, w8
  40216c:	adrp	x24, 41b000 <__fxstatat@plt+0x19500>
  402170:	cmp	w8, #0x1
  402174:	adrp	x20, 41b000 <__fxstatat@plt+0x19500>
  402178:	str	xzr, [x24, #760]
  40217c:	b.ne	40219c <__fxstatat@plt+0x69c>  // b.any
  402180:	adrp	x0, 41b000 <__fxstatat@plt+0x19500>
  402184:	add	x0, x0, #0x300
  402188:	bl	404160 <__fxstatat@plt+0x2660>
  40218c:	str	x0, [x20, #784]
  402190:	cbz	x0, 402910 <__fxstatat@plt+0xe10>
  402194:	ldr	w9, [x22, #680]
  402198:	b	4021a0 <__fxstatat@plt+0x6a0>
  40219c:	str	xzr, [x20, #784]
  4021a0:	add	x0, x19, w9, sxtw #3
  4021a4:	orr	w1, w26, #0x8
  4021a8:	mov	x2, xzr
  4021ac:	bl	4048b8 <__fxstatat@plt+0x2db8>
  4021b0:	mov	x19, x0
  4021b4:	bl	405254 <__fxstatat@plt+0x3754>
  4021b8:	cbz	x0, 402748 <__fxstatat@plt+0xc48>
  4021bc:	adrp	x23, 408000 <__fxstatat@plt+0x6500>
  4021c0:	mov	x26, x0
  4021c4:	mov	w28, #0x1                   	// #1
  4021c8:	add	x23, x23, #0x9ce
  4021cc:	ldrh	w8, [x26, #108]
  4021d0:	ldp	x21, x20, [x26, #48]
  4021d4:	mov	w22, #0x1                   	// #1
  4021d8:	sub	w9, w8, #0x1
  4021dc:	cmp	w9, #0x9
  4021e0:	b.hi	4023bc <__fxstatat@plt+0x8bc>  // b.pmore
  4021e4:	adr	x10, 4021f4 <__fxstatat@plt+0x6f4>
  4021e8:	ldrb	w11, [x23, x9]
  4021ec:	add	x10, x10, x11, lsl #2
  4021f0:	br	x10
  4021f4:	ldrb	w8, [x25, #712]
  4021f8:	cmp	w8, #0x1
  4021fc:	b.ne	402468 <__fxstatat@plt+0x968>  // b.any
  402200:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  402204:	ldr	x8, [x8, #784]
  402208:	cbz	x8, 4025bc <__fxstatat@plt+0xabc>
  40220c:	ldr	x9, [x26, #128]
  402210:	ldr	x10, [x8]
  402214:	cmp	x9, x10
  402218:	b.ne	4025bc <__fxstatat@plt+0xabc>  // b.any
  40221c:	ldr	x9, [x26, #120]
  402220:	ldr	x8, [x8, #8]
  402224:	cmp	x9, x8
  402228:	b.ne	4025bc <__fxstatat@plt+0xabc>  // b.any
  40222c:	adrp	x22, 409000 <__fxstatat@plt+0x7500>
  402230:	add	x22, x22, #0xff8
  402234:	mov	x0, x20
  402238:	mov	x1, x22
  40223c:	bl	401980 <strcmp@plt>
  402240:	mov	w2, #0x5                   	// #5
  402244:	cbz	w0, 4026d4 <__fxstatat@plt+0xbd4>
  402248:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  40224c:	mov	x0, xzr
  402250:	add	x1, x1, #0x644
  402254:	bl	401a70 <dcgettext@plt>
  402258:	mov	x21, x0
  40225c:	mov	w1, #0x4                   	// #4
  402260:	mov	w0, wzr
  402264:	mov	x2, x20
  402268:	bl	403c70 <__fxstatat@plt+0x2170>
  40226c:	mov	x20, x0
  402270:	mov	w0, #0x1                   	// #1
  402274:	mov	w1, #0x4                   	// #4
  402278:	mov	x2, x22
  40227c:	bl	403c70 <__fxstatat@plt+0x2170>
  402280:	mov	x4, x0
  402284:	mov	w0, wzr
  402288:	mov	w1, wzr
  40228c:	mov	x2, x21
  402290:	mov	x3, x20
  402294:	bl	401770 <error@plt>
  402298:	b	402708 <__fxstatat@plt+0xc08>
  40229c:	ldr	w22, [x26, #64]
  4022a0:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4022a4:	mov	w2, #0x5                   	// #5
  4022a8:	mov	x0, xzr
  4022ac:	add	x1, x1, #0x6c0
  4022b0:	bl	401a70 <dcgettext@plt>
  4022b4:	mov	x27, x0
  4022b8:	mov	w0, #0x4                   	// #4
  4022bc:	mov	x1, x20
  4022c0:	bl	403d08 <__fxstatat@plt+0x2208>
  4022c4:	mov	x3, x0
  4022c8:	mov	w0, wzr
  4022cc:	mov	w1, w22
  4022d0:	mov	x2, x27
  4022d4:	b	4023b0 <__fxstatat@plt+0x8b0>
  4022d8:	ldr	x8, [x26, #88]
  4022dc:	cbnz	x8, 4022e8 <__fxstatat@plt+0x7e8>
  4022e0:	ldr	x8, [x26, #32]
  4022e4:	cbz	x8, 402668 <__fxstatat@plt+0xb68>
  4022e8:	ldr	w27, [x26, #64]
  4022ec:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4022f0:	mov	w2, #0x5                   	// #5
  4022f4:	mov	x0, xzr
  4022f8:	add	x1, x1, #0x6af
  4022fc:	bl	401a70 <dcgettext@plt>
  402300:	mov	x22, x0
  402304:	mov	w0, #0x4                   	// #4
  402308:	mov	x1, x20
  40230c:	bl	403d08 <__fxstatat@plt+0x2208>
  402310:	mov	x3, x0
  402314:	mov	w0, wzr
  402318:	mov	w1, w27
  40231c:	mov	x2, x22
  402320:	b	4023b0 <__fxstatat@plt+0x8b0>
  402324:	mov	x0, x19
  402328:	mov	x1, x26
  40232c:	bl	404908 <__fxstatat@plt+0x2e08>
  402330:	tbz	w0, #0, 402468 <__fxstatat@plt+0x968>
  402334:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  402338:	mov	w2, #0x5                   	// #5
  40233c:	mov	x0, xzr
  402340:	add	x1, x1, #0x6d9
  402344:	bl	401a70 <dcgettext@plt>
  402348:	mov	x21, x0
  40234c:	mov	w1, #0x3                   	// #3
  402350:	mov	w0, wzr
  402354:	mov	x2, x20
  402358:	bl	403ecc <__fxstatat@plt+0x23cc>
  40235c:	mov	x3, x0
  402360:	mov	w0, wzr
  402364:	mov	w1, wzr
  402368:	mov	x2, x21
  40236c:	bl	401770 <error@plt>
  402370:	mov	w22, wzr
  402374:	b	402650 <__fxstatat@plt+0xb50>
  402378:	ldrb	w8, [x25, #712]
  40237c:	mov	w22, #0x1                   	// #1
  402380:	tbnz	w8, #0, 4023c4 <__fxstatat@plt+0x8c4>
  402384:	b	402650 <__fxstatat@plt+0xb50>
  402388:	ldr	w22, [x26, #64]
  40238c:	mov	w1, #0x3                   	// #3
  402390:	mov	w0, wzr
  402394:	mov	x2, x20
  402398:	bl	403ecc <__fxstatat@plt+0x23cc>
  40239c:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  4023a0:	mov	x3, x0
  4023a4:	mov	w0, wzr
  4023a8:	mov	w1, w22
  4023ac:	add	x2, x2, #0x845
  4023b0:	bl	401770 <error@plt>
  4023b4:	ldrh	w8, [x26, #108]
  4023b8:	mov	w22, wzr
  4023bc:	cmp	w8, #0x6
  4023c0:	b.ne	402464 <__fxstatat@plt+0x964>  // b.any
  4023c4:	cbz	w22, 402464 <__fxstatat@plt+0x964>
  4023c8:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  4023cc:	ldr	x8, [x8, #784]
  4023d0:	cbz	x8, 402464 <__fxstatat@plt+0x964>
  4023d4:	ldr	x9, [x26, #128]
  4023d8:	ldr	x10, [x8]
  4023dc:	cmp	x9, x10
  4023e0:	b.ne	402468 <__fxstatat@plt+0x968>  // b.any
  4023e4:	ldr	x9, [x26, #120]
  4023e8:	ldr	x8, [x8, #8]
  4023ec:	cmp	x9, x8
  4023f0:	b.ne	402468 <__fxstatat@plt+0x968>  // b.any
  4023f4:	adrp	x22, 409000 <__fxstatat@plt+0x7500>
  4023f8:	add	x22, x22, #0xff8
  4023fc:	mov	x0, x20
  402400:	mov	x1, x22
  402404:	bl	401980 <strcmp@plt>
  402408:	mov	w2, #0x5                   	// #5
  40240c:	cbz	w0, 402678 <__fxstatat@plt+0xb78>
  402410:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  402414:	mov	x0, xzr
  402418:	add	x1, x1, #0x644
  40241c:	bl	401a70 <dcgettext@plt>
  402420:	mov	x21, x0
  402424:	mov	w1, #0x4                   	// #4
  402428:	mov	w0, wzr
  40242c:	mov	x2, x20
  402430:	bl	403c70 <__fxstatat@plt+0x2170>
  402434:	mov	x20, x0
  402438:	mov	w0, #0x1                   	// #1
  40243c:	mov	w1, #0x4                   	// #4
  402440:	mov	x2, x22
  402444:	bl	403c70 <__fxstatat@plt+0x2170>
  402448:	mov	x4, x0
  40244c:	mov	w0, wzr
  402450:	mov	w1, wzr
  402454:	mov	x2, x21
  402458:	mov	x3, x20
  40245c:	bl	401770 <error@plt>
  402460:	b	4026ac <__fxstatat@plt+0xbac>
  402464:	cbz	w22, 402638 <__fxstatat@plt+0xb38>
  402468:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  40246c:	ldrb	w8, [x8, #713]
  402470:	cmp	w8, #0x1
  402474:	b.ne	4024ac <__fxstatat@plt+0x9ac>  // b.any
  402478:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  40247c:	mov	w2, #0x5                   	// #5
  402480:	mov	x0, xzr
  402484:	add	x1, x1, #0x793
  402488:	bl	401a70 <dcgettext@plt>
  40248c:	mov	x22, x0
  402490:	mov	w0, #0x4                   	// #4
  402494:	mov	x1, x20
  402498:	bl	403d08 <__fxstatat@plt+0x2208>
  40249c:	mov	x2, x0
  4024a0:	mov	w0, #0x1                   	// #1
  4024a4:	mov	x1, x22
  4024a8:	bl	401860 <__printf_chk@plt>
  4024ac:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  4024b0:	ldr	w0, [x19, #44]
  4024b4:	ldr	x20, [x24, #760]
  4024b8:	ldrb	w8, [x8, #752]
  4024bc:	str	xzr, [sp, #8]
  4024c0:	cbz	x20, 402534 <__fxstatat@plt+0xa34>
  4024c4:	mov	x1, x21
  4024c8:	mov	x2, x20
  4024cc:	cbz	w8, 40254c <__fxstatat@plt+0xa4c>
  4024d0:	bl	406a34 <__fxstatat@plt+0x4f34>
  4024d4:	cbz	w0, 402554 <__fxstatat@plt+0xa54>
  4024d8:	bl	401ad0 <__errno_location@plt>
  4024dc:	ldr	w22, [x0]
  4024e0:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4024e4:	mov	w2, #0x5                   	// #5
  4024e8:	mov	x0, xzr
  4024ec:	add	x1, x1, #0x7e5
  4024f0:	bl	401a70 <dcgettext@plt>
  4024f4:	mov	x27, x0
  4024f8:	mov	w1, #0x4                   	// #4
  4024fc:	mov	w0, wzr
  402500:	mov	x2, x21
  402504:	bl	403c70 <__fxstatat@plt+0x2170>
  402508:	mov	x21, x0
  40250c:	mov	w0, #0x1                   	// #1
  402510:	mov	x1, x20
  402514:	bl	404000 <__fxstatat@plt+0x2500>
  402518:	mov	x4, x0
  40251c:	mov	w0, wzr
  402520:	mov	w1, w22
  402524:	mov	x2, x27
  402528:	mov	x3, x21
  40252c:	bl	401770 <error@plt>
  402530:	b	402634 <__fxstatat@plt+0xb34>
  402534:	add	x2, sp, #0x8
  402538:	mov	x1, x21
  40253c:	cbz	w8, 40255c <__fxstatat@plt+0xa5c>
  402540:	bl	406814 <__fxstatat@plt+0x4d14>
  402544:	tbz	w0, #31, 402574 <__fxstatat@plt+0xa74>
  402548:	b	402564 <__fxstatat@plt+0xa64>
  40254c:	bl	406b44 <__fxstatat@plt+0x5044>
  402550:	cbnz	w0, 4024d8 <__fxstatat@plt+0x9d8>
  402554:	mov	w22, #0x1                   	// #1
  402558:	b	402638 <__fxstatat@plt+0xb38>
  40255c:	bl	406924 <__fxstatat@plt+0x4e24>
  402560:	tbz	w0, #31, 402574 <__fxstatat@plt+0xa74>
  402564:	bl	401ad0 <__errno_location@plt>
  402568:	ldr	w20, [x0]
  40256c:	cmp	w20, #0x3d
  402570:	b.ne	4025fc <__fxstatat@plt+0xafc>  // b.any
  402574:	ldr	x20, [sp, #8]
  402578:	cbz	x20, 4025c4 <__fxstatat@plt+0xac4>
  40257c:	bl	401ad0 <__errno_location@plt>
  402580:	mov	w8, #0x5f                  	// #95
  402584:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  402588:	str	w8, [x0]
  40258c:	mov	w2, #0x5                   	// #5
  402590:	mov	x0, xzr
  402594:	add	x1, x1, #0x80a
  402598:	bl	401a70 <dcgettext@plt>
  40259c:	mov	x21, x0
  4025a0:	mov	x0, x20
  4025a4:	bl	404010 <__fxstatat@plt+0x2510>
  4025a8:	mov	x3, x0
  4025ac:	mov	w1, #0x5f                  	// #95
  4025b0:	mov	w0, wzr
  4025b4:	mov	x2, x21
  4025b8:	b	402630 <__fxstatat@plt+0xb30>
  4025bc:	mov	w22, #0x1                   	// #1
  4025c0:	b	402650 <__fxstatat@plt+0xb50>
  4025c4:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4025c8:	mov	w2, #0x5                   	// #5
  4025cc:	mov	x0, xzr
  4025d0:	add	x1, x1, #0x7b4
  4025d4:	bl	401a70 <dcgettext@plt>
  4025d8:	mov	x20, x0
  4025dc:	mov	w0, #0x4                   	// #4
  4025e0:	mov	x1, x21
  4025e4:	bl	403d08 <__fxstatat@plt+0x2208>
  4025e8:	mov	x3, x0
  4025ec:	mov	w0, wzr
  4025f0:	mov	w1, wzr
  4025f4:	mov	x2, x20
  4025f8:	b	402630 <__fxstatat@plt+0xb30>
  4025fc:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  402600:	mov	w2, #0x5                   	// #5
  402604:	mov	x0, xzr
  402608:	add	x1, x1, #0x3c8
  40260c:	bl	401a70 <dcgettext@plt>
  402610:	mov	x22, x0
  402614:	mov	w0, #0x4                   	// #4
  402618:	mov	x1, x21
  40261c:	bl	403d08 <__fxstatat@plt+0x2208>
  402620:	mov	x3, x0
  402624:	mov	w0, wzr
  402628:	mov	w1, w20
  40262c:	mov	x2, x22
  402630:	bl	401770 <error@plt>
  402634:	mov	w22, wzr
  402638:	ldrb	w8, [x25, #712]
  40263c:	tbnz	w8, #0, 402650 <__fxstatat@plt+0xb50>
  402640:	mov	w2, #0x4                   	// #4
  402644:	mov	x0, x19
  402648:	mov	x1, x26
  40264c:	bl	406480 <__fxstatat@plt+0x4980>
  402650:	mov	x0, x19
  402654:	and	w28, w28, w22
  402658:	bl	405254 <__fxstatat@plt+0x3754>
  40265c:	mov	x26, x0
  402660:	cbnz	x0, 4021cc <__fxstatat@plt+0x6cc>
  402664:	b	40274c <__fxstatat@plt+0xc4c>
  402668:	mov	w22, #0x1                   	// #1
  40266c:	str	x22, [x26, #32]
  402670:	mov	w2, #0x1                   	// #1
  402674:	b	402644 <__fxstatat@plt+0xb44>
  402678:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  40267c:	mov	x0, xzr
  402680:	add	x1, x1, #0x617
  402684:	bl	401a70 <dcgettext@plt>
  402688:	mov	x21, x0
  40268c:	mov	w0, #0x4                   	// #4
  402690:	mov	x1, x20
  402694:	bl	403d08 <__fxstatat@plt+0x2208>
  402698:	mov	x3, x0
  40269c:	mov	w0, wzr
  4026a0:	mov	w1, wzr
  4026a4:	mov	x2, x21
  4026a8:	bl	401770 <error@plt>
  4026ac:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4026b0:	mov	w2, #0x5                   	// #5
  4026b4:	mov	x0, xzr
  4026b8:	add	x1, x1, #0x67e
  4026bc:	bl	401a70 <dcgettext@plt>
  4026c0:	mov	x2, x0
  4026c4:	mov	w0, wzr
  4026c8:	mov	w1, wzr
  4026cc:	bl	401770 <error@plt>
  4026d0:	b	402634 <__fxstatat@plt+0xb34>
  4026d4:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4026d8:	mov	x0, xzr
  4026dc:	add	x1, x1, #0x617
  4026e0:	bl	401a70 <dcgettext@plt>
  4026e4:	mov	x21, x0
  4026e8:	mov	w0, #0x4                   	// #4
  4026ec:	mov	x1, x20
  4026f0:	bl	403d08 <__fxstatat@plt+0x2208>
  4026f4:	mov	x3, x0
  4026f8:	mov	w0, wzr
  4026fc:	mov	w1, wzr
  402700:	mov	x2, x21
  402704:	bl	401770 <error@plt>
  402708:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  40270c:	mov	w2, #0x5                   	// #5
  402710:	mov	x0, xzr
  402714:	add	x1, x1, #0x67e
  402718:	bl	401a70 <dcgettext@plt>
  40271c:	mov	x2, x0
  402720:	mov	w0, wzr
  402724:	mov	w1, wzr
  402728:	bl	401770 <error@plt>
  40272c:	mov	w2, #0x4                   	// #4
  402730:	mov	x0, x19
  402734:	mov	x1, x26
  402738:	bl	406480 <__fxstatat@plt+0x4980>
  40273c:	mov	x0, x19
  402740:	bl	405254 <__fxstatat@plt+0x3754>
  402744:	b	402370 <__fxstatat@plt+0x870>
  402748:	mov	w28, #0x1                   	// #1
  40274c:	bl	401ad0 <__errno_location@plt>
  402750:	ldr	w21, [x0]
  402754:	mov	x20, x0
  402758:	cbz	w21, 402784 <__fxstatat@plt+0xc84>
  40275c:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  402760:	add	x1, x1, #0x5f6
  402764:	mov	w2, #0x5                   	// #5
  402768:	mov	x0, xzr
  40276c:	bl	401a70 <dcgettext@plt>
  402770:	mov	x2, x0
  402774:	mov	w0, wzr
  402778:	mov	w1, w21
  40277c:	bl	401770 <error@plt>
  402780:	mov	w28, wzr
  402784:	mov	x0, x19
  402788:	bl	4050e8 <__fxstatat@plt+0x35e8>
  40278c:	cbz	w0, 4027bc <__fxstatat@plt+0xcbc>
  402790:	ldr	w19, [x20]
  402794:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  402798:	add	x1, x1, #0x606
  40279c:	mov	w2, #0x5                   	// #5
  4027a0:	mov	x0, xzr
  4027a4:	bl	401a70 <dcgettext@plt>
  4027a8:	mov	x2, x0
  4027ac:	mov	w0, wzr
  4027b0:	mov	w1, w19
  4027b4:	bl	401770 <error@plt>
  4027b8:	mov	w28, wzr
  4027bc:	eor	w0, w28, #0x1
  4027c0:	ldp	x20, x19, [sp, #96]
  4027c4:	ldp	x22, x21, [sp, #80]
  4027c8:	ldp	x24, x23, [sp, #64]
  4027cc:	ldp	x26, x25, [sp, #48]
  4027d0:	ldp	x28, x27, [sp, #32]
  4027d4:	ldp	x29, x30, [sp, #16]
  4027d8:	add	sp, sp, #0x70
  4027dc:	ret
  4027e0:	cmn	w0, #0x3
  4027e4:	b.ne	402828 <__fxstatat@plt+0xd28>  // b.any
  4027e8:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  4027ec:	adrp	x9, 41b000 <__fxstatat@plt+0x19500>
  4027f0:	ldr	x0, [x8, #688]
  4027f4:	ldr	x3, [x9, #552]
  4027f8:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4027fc:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  402800:	adrp	x4, 409000 <__fxstatat@plt+0x7500>
  402804:	adrp	x5, 409000 <__fxstatat@plt+0x7500>
  402808:	add	x1, x1, #0x313
  40280c:	add	x2, x2, #0x33a
  402810:	add	x4, x4, #0x348
  402814:	add	x5, x5, #0x356
  402818:	mov	x6, xzr
  40281c:	bl	40452c <__fxstatat@plt+0x2a2c>
  402820:	mov	w0, wzr
  402824:	bl	401760 <exit@plt>
  402828:	cmn	w0, #0x2
  40282c:	b.ne	402978 <__fxstatat@plt+0xe78>  // b.any
  402830:	mov	w0, wzr
  402834:	bl	401c1c <__fxstatat@plt+0x11c>
  402838:	cmp	w9, w20
  40283c:	b.ge	402954 <__fxstatat@plt+0xe54>  // b.tcont
  402840:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  402844:	add	x1, x1, #0x3af
  402848:	mov	w2, #0x5                   	// #5
  40284c:	mov	x0, xzr
  402850:	bl	401a70 <dcgettext@plt>
  402854:	sub	w8, w20, #0x1
  402858:	ldr	x8, [x19, w8, sxtw #3]
  40285c:	mov	x19, x0
  402860:	mov	x0, x8
  402864:	bl	404010 <__fxstatat@plt+0x2510>
  402868:	mov	x3, x0
  40286c:	mov	w0, wzr
  402870:	mov	w1, wzr
  402874:	mov	x2, x19
  402878:	bl	401770 <error@plt>
  40287c:	b	402978 <__fxstatat@plt+0xe78>
  402880:	bl	401ad0 <__errno_location@plt>
  402884:	mov	w8, #0x5f                  	// #95
  402888:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  40288c:	str	w8, [x0]
  402890:	add	x1, x1, #0x3c8
  402894:	mov	w2, #0x5                   	// #5
  402898:	mov	x0, xzr
  40289c:	bl	401a70 <dcgettext@plt>
  4028a0:	mov	x19, x0
  4028a4:	mov	w0, #0x4                   	// #4
  4028a8:	mov	x1, x21
  4028ac:	bl	403d08 <__fxstatat@plt+0x2208>
  4028b0:	b	4028fc <__fxstatat@plt+0xdfc>
  4028b4:	sxtw	x8, w9
  4028b8:	add	w9, w9, #0x1
  4028bc:	str	w9, [x22, #680]
  4028c0:	ldr	x8, [x19, x8, lsl #3]
  4028c4:	adrp	x19, 41b000 <__fxstatat@plt+0x19500>
  4028c8:	str	x8, [x19, #760]
  4028cc:	bl	401ad0 <__errno_location@plt>
  4028d0:	mov	w8, #0x5f                  	// #95
  4028d4:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4028d8:	str	w8, [x0]
  4028dc:	add	x1, x1, #0x3ed
  4028e0:	mov	w2, #0x5                   	// #5
  4028e4:	mov	x0, xzr
  4028e8:	bl	401a70 <dcgettext@plt>
  4028ec:	ldr	x8, [x19, #760]
  4028f0:	mov	x19, x0
  4028f4:	mov	x0, x8
  4028f8:	bl	404010 <__fxstatat@plt+0x2510>
  4028fc:	mov	x3, x0
  402900:	mov	w0, #0x1                   	// #1
  402904:	mov	w1, #0x5f                  	// #95
  402908:	mov	x2, x19
  40290c:	bl	401770 <error@plt>
  402910:	bl	401ad0 <__errno_location@plt>
  402914:	ldr	w19, [x0]
  402918:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  40291c:	add	x1, x1, #0x401
  402920:	mov	w2, #0x5                   	// #5
  402924:	mov	x0, xzr
  402928:	bl	401a70 <dcgettext@plt>
  40292c:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  402930:	mov	x20, x0
  402934:	add	x1, x1, #0xff8
  402938:	mov	w0, #0x4                   	// #4
  40293c:	bl	403d08 <__fxstatat@plt+0x2208>
  402940:	mov	x3, x0
  402944:	mov	w0, #0x1                   	// #1
  402948:	mov	w1, w19
  40294c:	mov	x2, x20
  402950:	bl	401770 <error@plt>
  402954:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  402958:	add	x1, x1, #0x39f
  40295c:	mov	w2, #0x5                   	// #5
  402960:	mov	x0, xzr
  402964:	bl	401a70 <dcgettext@plt>
  402968:	mov	x2, x0
  40296c:	mov	w0, wzr
  402970:	mov	w1, wzr
  402974:	bl	401770 <error@plt>
  402978:	mov	w0, #0x1                   	// #1
  40297c:	bl	401c1c <__fxstatat@plt+0x11c>
  402980:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  402984:	add	x1, x1, #0x363
  402988:	b	402994 <__fxstatat@plt+0xe94>
  40298c:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  402990:	add	x1, x1, #0x38d
  402994:	mov	w2, #0x5                   	// #5
  402998:	mov	x0, xzr
  40299c:	bl	401a70 <dcgettext@plt>
  4029a0:	mov	x2, x0
  4029a4:	mov	w0, #0x1                   	// #1
  4029a8:	mov	w1, wzr
  4029ac:	bl	401770 <error@plt>
  4029b0:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  4029b4:	str	x0, [x8, #792]
  4029b8:	ret
  4029bc:	and	w8, w0, #0x1
  4029c0:	adrp	x9, 41b000 <__fxstatat@plt+0x19500>
  4029c4:	strb	w8, [x9, #800]
  4029c8:	ret
  4029cc:	stp	x29, x30, [sp, #-48]!
  4029d0:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  4029d4:	ldr	x0, [x8, #688]
  4029d8:	str	x21, [sp, #16]
  4029dc:	stp	x20, x19, [sp, #32]
  4029e0:	mov	x29, sp
  4029e4:	bl	406c54 <__fxstatat@plt+0x5154>
  4029e8:	cbz	w0, 402a08 <__fxstatat@plt+0xf08>
  4029ec:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  4029f0:	ldrb	w8, [x8, #800]
  4029f4:	cbz	w8, 402a28 <__fxstatat@plt+0xf28>
  4029f8:	bl	401ad0 <__errno_location@plt>
  4029fc:	ldr	w8, [x0]
  402a00:	cmp	w8, #0x20
  402a04:	b.ne	402a28 <__fxstatat@plt+0xf28>  // b.any
  402a08:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  402a0c:	ldr	x0, [x8, #664]
  402a10:	bl	406c54 <__fxstatat@plt+0x5154>
  402a14:	cbnz	w0, 402a94 <__fxstatat@plt+0xf94>
  402a18:	ldp	x20, x19, [sp, #32]
  402a1c:	ldr	x21, [sp, #16]
  402a20:	ldp	x29, x30, [sp], #48
  402a24:	ret
  402a28:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  402a2c:	add	x1, x1, #0x835
  402a30:	mov	w2, #0x5                   	// #5
  402a34:	mov	x0, xzr
  402a38:	bl	401a70 <dcgettext@plt>
  402a3c:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  402a40:	ldr	x21, [x8, #792]
  402a44:	mov	x19, x0
  402a48:	bl	401ad0 <__errno_location@plt>
  402a4c:	ldr	w20, [x0]
  402a50:	cbnz	x21, 402a70 <__fxstatat@plt+0xf70>
  402a54:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  402a58:	add	x2, x2, #0x845
  402a5c:	mov	w0, wzr
  402a60:	mov	w1, w20
  402a64:	mov	x3, x19
  402a68:	bl	401770 <error@plt>
  402a6c:	b	402a94 <__fxstatat@plt+0xf94>
  402a70:	mov	x0, x21
  402a74:	bl	403e1c <__fxstatat@plt+0x231c>
  402a78:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  402a7c:	mov	x3, x0
  402a80:	add	x2, x2, #0x841
  402a84:	mov	w0, wzr
  402a88:	mov	w1, w20
  402a8c:	mov	x4, x19
  402a90:	bl	401770 <error@plt>
  402a94:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  402a98:	ldr	w0, [x8, #560]
  402a9c:	bl	401710 <_exit@plt>
  402aa0:	stp	x29, x30, [sp, #-32]!
  402aa4:	stp	x20, x19, [sp, #16]
  402aa8:	mov	x29, sp
  402aac:	cbz	x0, 402b2c <__fxstatat@plt+0x102c>
  402ab0:	mov	w1, #0x2f                  	// #47
  402ab4:	mov	x19, x0
  402ab8:	bl	4018f0 <strrchr@plt>
  402abc:	cmp	x0, #0x0
  402ac0:	csinc	x20, x19, x0, eq  // eq = none
  402ac4:	sub	x8, x20, x19
  402ac8:	cmp	x8, #0x7
  402acc:	b.lt	402b10 <__fxstatat@plt+0x1010>  // b.tstop
  402ad0:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  402ad4:	sub	x0, x20, #0x7
  402ad8:	add	x1, x1, #0x880
  402adc:	mov	w2, #0x7                   	// #7
  402ae0:	bl	401830 <strncmp@plt>
  402ae4:	cbnz	w0, 402b10 <__fxstatat@plt+0x1010>
  402ae8:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  402aec:	add	x1, x1, #0x888
  402af0:	mov	w2, #0x3                   	// #3
  402af4:	mov	x0, x20
  402af8:	bl	401830 <strncmp@plt>
  402afc:	mov	x19, x20
  402b00:	cbnz	w0, 402b10 <__fxstatat@plt+0x1010>
  402b04:	add	x19, x20, #0x3
  402b08:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  402b0c:	str	x19, [x8, #696]
  402b10:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  402b14:	adrp	x9, 41b000 <__fxstatat@plt+0x19500>
  402b18:	str	x19, [x8, #808]
  402b1c:	str	x19, [x9, #656]
  402b20:	ldp	x20, x19, [sp, #16]
  402b24:	ldp	x29, x30, [sp], #32
  402b28:	ret
  402b2c:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  402b30:	ldr	x1, [x8, #664]
  402b34:	adrp	x0, 409000 <__fxstatat@plt+0x7500>
  402b38:	add	x0, x0, #0x848
  402b3c:	bl	401740 <fputs@plt>
  402b40:	bl	401920 <abort@plt>
  402b44:	stp	x29, x30, [sp, #-48]!
  402b48:	str	x21, [sp, #16]
  402b4c:	stp	x20, x19, [sp, #32]
  402b50:	mov	x29, sp
  402b54:	mov	x19, x0
  402b58:	bl	401ad0 <__errno_location@plt>
  402b5c:	ldr	w21, [x0]
  402b60:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  402b64:	add	x8, x8, #0x330
  402b68:	cmp	x19, #0x0
  402b6c:	mov	x20, x0
  402b70:	csel	x0, x8, x19, eq  // eq = none
  402b74:	mov	w1, #0x38                  	// #56
  402b78:	bl	4047e8 <__fxstatat@plt+0x2ce8>
  402b7c:	str	w21, [x20]
  402b80:	ldp	x20, x19, [sp, #32]
  402b84:	ldr	x21, [sp, #16]
  402b88:	ldp	x29, x30, [sp], #48
  402b8c:	ret
  402b90:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  402b94:	add	x8, x8, #0x330
  402b98:	cmp	x0, #0x0
  402b9c:	csel	x8, x8, x0, eq  // eq = none
  402ba0:	ldr	w0, [x8]
  402ba4:	ret
  402ba8:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  402bac:	add	x8, x8, #0x330
  402bb0:	cmp	x0, #0x0
  402bb4:	csel	x8, x8, x0, eq  // eq = none
  402bb8:	str	w1, [x8]
  402bbc:	ret
  402bc0:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  402bc4:	add	x8, x8, #0x330
  402bc8:	cmp	x0, #0x0
  402bcc:	ubfx	w9, w1, #5, #3
  402bd0:	csel	x8, x8, x0, eq  // eq = none
  402bd4:	add	x8, x8, w9, uxtw #2
  402bd8:	ldr	w9, [x8, #8]
  402bdc:	lsr	w10, w9, w1
  402be0:	and	w0, w10, #0x1
  402be4:	and	w10, w2, #0x1
  402be8:	eor	w10, w0, w10
  402bec:	lsl	w10, w10, w1
  402bf0:	eor	w9, w10, w9
  402bf4:	str	w9, [x8, #8]
  402bf8:	ret
  402bfc:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  402c00:	add	x8, x8, #0x330
  402c04:	cmp	x0, #0x0
  402c08:	csel	x8, x8, x0, eq  // eq = none
  402c0c:	ldr	w0, [x8, #4]
  402c10:	str	w1, [x8, #4]
  402c14:	ret
  402c18:	stp	x29, x30, [sp, #-16]!
  402c1c:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  402c20:	add	x8, x8, #0x330
  402c24:	cmp	x0, #0x0
  402c28:	csel	x8, x8, x0, eq  // eq = none
  402c2c:	mov	w9, #0xa                   	// #10
  402c30:	mov	x29, sp
  402c34:	str	w9, [x8]
  402c38:	cbz	x1, 402c4c <__fxstatat@plt+0x114c>
  402c3c:	cbz	x2, 402c4c <__fxstatat@plt+0x114c>
  402c40:	stp	x1, x2, [x8, #40]
  402c44:	ldp	x29, x30, [sp], #16
  402c48:	ret
  402c4c:	bl	401920 <abort@plt>
  402c50:	sub	sp, sp, #0x60
  402c54:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  402c58:	add	x8, x8, #0x330
  402c5c:	cmp	x4, #0x0
  402c60:	stp	x29, x30, [sp, #16]
  402c64:	str	x25, [sp, #32]
  402c68:	stp	x24, x23, [sp, #48]
  402c6c:	stp	x22, x21, [sp, #64]
  402c70:	stp	x20, x19, [sp, #80]
  402c74:	add	x29, sp, #0x10
  402c78:	mov	x19, x3
  402c7c:	mov	x20, x2
  402c80:	mov	x21, x1
  402c84:	mov	x22, x0
  402c88:	csel	x24, x8, x4, eq  // eq = none
  402c8c:	bl	401ad0 <__errno_location@plt>
  402c90:	ldp	w4, w5, [x24]
  402c94:	ldp	x7, x8, [x24, #40]
  402c98:	ldr	w25, [x0]
  402c9c:	mov	x23, x0
  402ca0:	add	x6, x24, #0x8
  402ca4:	mov	x0, x22
  402ca8:	mov	x1, x21
  402cac:	mov	x2, x20
  402cb0:	mov	x3, x19
  402cb4:	str	x8, [sp]
  402cb8:	bl	402cdc <__fxstatat@plt+0x11dc>
  402cbc:	str	w25, [x23]
  402cc0:	ldp	x20, x19, [sp, #80]
  402cc4:	ldp	x22, x21, [sp, #64]
  402cc8:	ldp	x24, x23, [sp, #48]
  402ccc:	ldr	x25, [sp, #32]
  402cd0:	ldp	x29, x30, [sp, #16]
  402cd4:	add	sp, sp, #0x60
  402cd8:	ret
  402cdc:	sub	sp, sp, #0x120
  402ce0:	stp	x29, x30, [sp, #192]
  402ce4:	add	x29, sp, #0xc0
  402ce8:	ldr	x8, [x29, #96]
  402cec:	stp	x28, x27, [sp, #208]
  402cf0:	stp	x26, x25, [sp, #224]
  402cf4:	stp	x24, x23, [sp, #240]
  402cf8:	stp	x22, x21, [sp, #256]
  402cfc:	stp	x20, x19, [sp, #272]
  402d00:	str	x7, [sp, #88]
  402d04:	stur	x6, [x29, #-40]
  402d08:	mov	w19, w5
  402d0c:	mov	w22, w4
  402d10:	mov	x28, x3
  402d14:	mov	x20, x2
  402d18:	mov	x24, x1
  402d1c:	stur	x8, [x29, #-88]
  402d20:	mov	x21, x0
  402d24:	bl	4019d0 <__ctype_get_mb_cur_max@plt>
  402d28:	mov	w4, w22
  402d2c:	mov	w8, wzr
  402d30:	mov	w14, wzr
  402d34:	str	w19, [sp, #80]
  402d38:	ubfx	w19, w19, #1, #1
  402d3c:	add	x9, x20, #0x1
  402d40:	mov	w25, #0x1                   	// #1
  402d44:	str	x0, [sp, #48]
  402d48:	str	xzr, [sp, #64]
  402d4c:	stur	xzr, [x29, #-64]
  402d50:	stur	xzr, [x29, #-32]
  402d54:	str	wzr, [sp, #72]
  402d58:	stur	x20, [x29, #-80]
  402d5c:	str	x9, [sp, #96]
  402d60:	cmp	w4, #0xa
  402d64:	b.hi	4038fc <__fxstatat@plt+0x1dfc>  // b.pmore
  402d68:	adrp	x12, 409000 <__fxstatat@plt+0x7500>
  402d6c:	mov	w9, w4
  402d70:	add	x12, x12, #0x890
  402d74:	mov	x22, x24
  402d78:	adr	x10, 402d98 <__fxstatat@plt+0x1298>
  402d7c:	ldrb	w11, [x12, x9]
  402d80:	add	x10, x10, x11, lsl #2
  402d84:	ldur	x24, [x29, #-80]
  402d88:	mov	x20, xzr
  402d8c:	mov	w16, wzr
  402d90:	mov	w9, #0x1                   	// #1
  402d94:	br	x10
  402d98:	adrp	x0, 409000 <__fxstatat@plt+0x7500>
  402d9c:	add	x0, x0, #0x9ee
  402da0:	mov	w1, w4
  402da4:	mov	w20, w4
  402da8:	mov	w23, w14
  402dac:	bl	404028 <__fxstatat@plt+0x2528>
  402db0:	str	x0, [sp, #88]
  402db4:	adrp	x0, 409000 <__fxstatat@plt+0x7500>
  402db8:	add	x0, x0, #0xf6d
  402dbc:	mov	w1, w20
  402dc0:	bl	404028 <__fxstatat@plt+0x2528>
  402dc4:	mov	w14, w23
  402dc8:	mov	w4, w20
  402dcc:	stur	x0, [x29, #-88]
  402dd0:	tbnz	w19, #0, 402e10 <__fxstatat@plt+0x1310>
  402dd4:	ldr	x8, [sp, #88]
  402dd8:	ldrb	w9, [x8]
  402ddc:	cbz	w9, 402e10 <__fxstatat@plt+0x1310>
  402de0:	mov	w27, w14
  402de4:	mov	w26, w4
  402de8:	mov	x10, xzr
  402dec:	add	x8, x8, #0x1
  402df0:	cmp	x10, x22
  402df4:	b.cs	402dfc <__fxstatat@plt+0x12fc>  // b.hs, b.nlast
  402df8:	strb	w9, [x21, x10]
  402dfc:	ldrb	w9, [x8, x10]
  402e00:	add	x20, x10, #0x1
  402e04:	mov	x10, x20
  402e08:	cbnz	w9, 402df0 <__fxstatat@plt+0x12f0>
  402e0c:	b	402e1c <__fxstatat@plt+0x131c>
  402e10:	mov	w27, w14
  402e14:	mov	w26, w4
  402e18:	mov	x20, xzr
  402e1c:	ldur	x23, [x29, #-88]
  402e20:	mov	x0, x23
  402e24:	bl	401730 <strlen@plt>
  402e28:	stur	x0, [x29, #-32]
  402e2c:	stur	x23, [x29, #-64]
  402e30:	mov	w9, #0x1                   	// #1
  402e34:	mov	w16, w19
  402e38:	mov	w4, w26
  402e3c:	mov	w14, w27
  402e40:	b	402ebc <__fxstatat@plt+0x13bc>
  402e44:	mov	w8, #0x1                   	// #1
  402e48:	b	402e98 <__fxstatat@plt+0x1398>
  402e4c:	mov	w4, wzr
  402e50:	mov	x20, xzr
  402e54:	mov	w16, wzr
  402e58:	mov	w9, w8
  402e5c:	b	402ebc <__fxstatat@plt+0x13bc>
  402e60:	tbnz	w19, #0, 402e98 <__fxstatat@plt+0x1398>
  402e64:	mov	w9, w8
  402e68:	b	4037b0 <__fxstatat@plt+0x1cb0>
  402e6c:	tbz	w19, #0, 403778 <__fxstatat@plt+0x1c78>
  402e70:	mov	w8, #0x1                   	// #1
  402e74:	stur	x8, [x29, #-32]
  402e78:	adrp	x8, 409000 <__fxstatat@plt+0x7500>
  402e7c:	add	x8, x8, #0x9ec
  402e80:	mov	x20, xzr
  402e84:	mov	w4, #0x5                   	// #5
  402e88:	stur	x8, [x29, #-64]
  402e8c:	mov	w9, #0x1                   	// #1
  402e90:	b	402eb8 <__fxstatat@plt+0x13b8>
  402e94:	tbz	w19, #0, 4037ac <__fxstatat@plt+0x1cac>
  402e98:	mov	w9, #0x1                   	// #1
  402e9c:	stur	x9, [x29, #-32]
  402ea0:	adrp	x9, 409000 <__fxstatat@plt+0x7500>
  402ea4:	add	x9, x9, #0xf6d
  402ea8:	mov	x20, xzr
  402eac:	mov	w4, #0x2                   	// #2
  402eb0:	stur	x9, [x29, #-64]
  402eb4:	mov	w9, w8
  402eb8:	mov	w16, #0x1                   	// #1
  402ebc:	mov	w15, w9
  402ec0:	ldp	x8, x9, [x29, #-40]
  402ec4:	eor	w17, w16, #0x1
  402ec8:	stur	w17, [x29, #-68]
  402ecc:	mov	x23, xzr
  402ed0:	cmp	x8, #0x0
  402ed4:	cset	w8, eq  // eq = none
  402ed8:	cmp	x9, #0x0
  402edc:	cset	w9, ne  // ne = any
  402ee0:	cmp	w4, #0x2
  402ee4:	cset	w10, ne  // ne = any
  402ee8:	and	w13, w10, w15
  402eec:	and	w12, w9, w16
  402ef0:	orr	w10, w10, w17
  402ef4:	and	w17, w9, w13
  402ef8:	orr	w9, w13, w16
  402efc:	eor	w9, w9, #0x1
  402f00:	cset	w11, eq  // eq = none
  402f04:	orr	w8, w8, w9
  402f08:	and	w12, w15, w12
  402f0c:	str	w10, [sp, #84]
  402f10:	and	w10, w11, w16
  402f14:	stur	w8, [x29, #-24]
  402f18:	eor	w8, w15, #0x1
  402f1c:	str	w12, [sp, #56]
  402f20:	str	w10, [sp, #76]
  402f24:	stur	w15, [x29, #-72]
  402f28:	str	w8, [sp, #60]
  402f2c:	stp	w16, w4, [x29, #-48]
  402f30:	stur	w17, [x29, #-52]
  402f34:	cmn	x28, #0x1
  402f38:	b.eq	402f48 <__fxstatat@plt+0x1448>  // b.none
  402f3c:	cmp	x23, x28
  402f40:	b.ne	402f50 <__fxstatat@plt+0x1450>  // b.any
  402f44:	b	403708 <__fxstatat@plt+0x1c08>
  402f48:	ldrb	w8, [x24, x23]
  402f4c:	cbz	w8, 403710 <__fxstatat@plt+0x1c10>
  402f50:	cbz	w17, 402f90 <__fxstatat@plt+0x1490>
  402f54:	ldur	x8, [x29, #-32]
  402f58:	cmp	x8, #0x2
  402f5c:	add	x19, x23, x8
  402f60:	b.cc	402f88 <__fxstatat@plt+0x1488>  // b.lo, b.ul, b.last
  402f64:	cmn	x28, #0x1
  402f68:	b.ne	402f88 <__fxstatat@plt+0x1488>  // b.any
  402f6c:	mov	x0, x24
  402f70:	mov	w26, w14
  402f74:	bl	401730 <strlen@plt>
  402f78:	ldp	w17, w16, [x29, #-52]
  402f7c:	ldur	w4, [x29, #-44]
  402f80:	mov	w14, w26
  402f84:	mov	x28, x0
  402f88:	cmp	x19, x28
  402f8c:	b.ls	402f98 <__fxstatat@plt+0x1498>  // b.plast
  402f90:	mov	w27, wzr
  402f94:	b	402fd0 <__fxstatat@plt+0x14d0>
  402f98:	ldur	x1, [x29, #-64]
  402f9c:	ldur	x2, [x29, #-32]
  402fa0:	add	x0, x24, x23
  402fa4:	mov	w19, w14
  402fa8:	bl	4018a0 <bcmp@plt>
  402fac:	ldur	w9, [x29, #-68]
  402fb0:	cmp	w0, #0x0
  402fb4:	cset	w8, ne  // ne = any
  402fb8:	cset	w27, eq  // eq = none
  402fbc:	orr	w8, w8, w9
  402fc0:	tbz	w8, #0, 403808 <__fxstatat@plt+0x1d08>
  402fc4:	ldp	w16, w4, [x29, #-48]
  402fc8:	ldur	w17, [x29, #-52]
  402fcc:	mov	w14, w19
  402fd0:	ldrb	w19, [x24, x23]
  402fd4:	cmp	w19, #0x7e
  402fd8:	b.hi	4031f0 <__fxstatat@plt+0x16f0>  // b.pmore
  402fdc:	adrp	x13, 409000 <__fxstatat@plt+0x7500>
  402fe0:	add	x13, x13, #0x89b
  402fe4:	adr	x12, 403008 <__fxstatat@plt+0x1508>
  402fe8:	ldrb	w9, [x13, x19]
  402fec:	add	x12, x12, x9, lsl #2
  402ff0:	mov	w10, wzr
  402ff4:	mov	w8, wzr
  402ff8:	mov	w26, #0x1                   	// #1
  402ffc:	mov	w11, #0x6e                  	// #110
  403000:	mov	w9, #0x61                  	// #97
  403004:	br	x12
  403008:	ldur	w9, [x29, #-24]
  40300c:	tbnz	w9, #0, 40302c <__fxstatat@plt+0x152c>
  403010:	ldur	x10, [x29, #-40]
  403014:	lsr	w9, w19, #5
  403018:	ldr	w9, [x10, w9, uxtw #2]
  40301c:	lsr	w9, w9, w19
  403020:	tbz	w9, #0, 40302c <__fxstatat@plt+0x152c>
  403024:	mov	w9, w19
  403028:	b	403034 <__fxstatat@plt+0x1534>
  40302c:	mov	w9, w19
  403030:	cbz	w27, 403254 <__fxstatat@plt+0x1754>
  403034:	tbnz	w16, #0, 4037e0 <__fxstatat@plt+0x1ce0>
  403038:	cmp	w4, #0x2
  40303c:	cset	w8, ne  // ne = any
  403040:	orr	w8, w8, w14
  403044:	tbnz	w8, #0, 403088 <__fxstatat@plt+0x1588>
  403048:	cmp	x20, x22
  40304c:	b.cs	403058 <__fxstatat@plt+0x1558>  // b.hs, b.nlast
  403050:	mov	w8, #0x27                  	// #39
  403054:	strb	w8, [x21, x20]
  403058:	add	x8, x20, #0x1
  40305c:	cmp	x8, x22
  403060:	b.cs	40306c <__fxstatat@plt+0x156c>  // b.hs, b.nlast
  403064:	mov	w10, #0x24                  	// #36
  403068:	strb	w10, [x21, x8]
  40306c:	add	x8, x20, #0x2
  403070:	cmp	x8, x22
  403074:	b.cs	403080 <__fxstatat@plt+0x1580>  // b.hs, b.nlast
  403078:	mov	w10, #0x27                  	// #39
  40307c:	strb	w10, [x21, x8]
  403080:	add	x20, x20, #0x3
  403084:	mov	w14, #0x1                   	// #1
  403088:	cmp	x20, x22
  40308c:	b.cs	403098 <__fxstatat@plt+0x1598>  // b.hs, b.nlast
  403090:	mov	w8, #0x5c                  	// #92
  403094:	strb	w8, [x21, x20]
  403098:	add	x20, x20, #0x1
  40309c:	b	40328c <__fxstatat@plt+0x178c>
  4030a0:	cmp	x28, #0x1
  4030a4:	b.eq	4030c8 <__fxstatat@plt+0x15c8>  // b.none
  4030a8:	cmn	x28, #0x1
  4030ac:	b.ne	4030cc <__fxstatat@plt+0x15cc>  // b.any
  4030b0:	ldrb	w8, [x24, #1]
  4030b4:	cbz	w8, 4030c8 <__fxstatat@plt+0x15c8>
  4030b8:	mov	w8, wzr
  4030bc:	mov	w26, wzr
  4030c0:	mov	x28, #0xffffffffffffffff    	// #-1
  4030c4:	b	403008 <__fxstatat@plt+0x1508>
  4030c8:	cbz	x23, 4030d8 <__fxstatat@plt+0x15d8>
  4030cc:	mov	w8, wzr
  4030d0:	mov	w26, wzr
  4030d4:	b	403008 <__fxstatat@plt+0x1508>
  4030d8:	mov	w10, #0x1                   	// #1
  4030dc:	cmp	w4, #0x2
  4030e0:	b.ne	4030e8 <__fxstatat@plt+0x15e8>  // b.any
  4030e4:	tbnz	w16, #0, 4037e0 <__fxstatat@plt+0x1ce0>
  4030e8:	mov	w8, wzr
  4030ec:	mov	w26, w10
  4030f0:	b	403008 <__fxstatat@plt+0x1508>
  4030f4:	cmp	w4, #0x2
  4030f8:	b.ne	40323c <__fxstatat@plt+0x173c>  // b.any
  4030fc:	tbz	w16, #0, 403248 <__fxstatat@plt+0x1748>
  403100:	b	4037e0 <__fxstatat@plt+0x1ce0>
  403104:	mov	w9, #0x66                  	// #102
  403108:	b	4032a8 <__fxstatat@plt+0x17a8>
  40310c:	mov	w11, #0x74                  	// #116
  403110:	b	403120 <__fxstatat@plt+0x1620>
  403114:	mov	w9, #0x62                  	// #98
  403118:	b	4032a8 <__fxstatat@plt+0x17a8>
  40311c:	mov	w11, #0x72                  	// #114
  403120:	ldr	w8, [sp, #84]
  403124:	mov	w9, w11
  403128:	tbnz	w8, #0, 4032a8 <__fxstatat@plt+0x17a8>
  40312c:	b	4037e0 <__fxstatat@plt+0x1ce0>
  403130:	ldur	w8, [x29, #-72]
  403134:	tbz	w8, #0, 4032bc <__fxstatat@plt+0x17bc>
  403138:	cmp	w4, #0x2
  40313c:	tbnz	w16, #0, 4038f0 <__fxstatat@plt+0x1df0>
  403140:	cset	w8, ne  // ne = any
  403144:	orr	w8, w8, w14
  403148:	tbz	w8, #0, 4035f0 <__fxstatat@plt+0x1af0>
  40314c:	mov	x8, x20
  403150:	b	403630 <__fxstatat@plt+0x1b30>
  403154:	cmp	w4, #0x5
  403158:	b.eq	4033e0 <__fxstatat@plt+0x18e0>  // b.none
  40315c:	cmp	w4, #0x2
  403160:	b.ne	403490 <__fxstatat@plt+0x1990>  // b.any
  403164:	tbz	w16, #0, 403490 <__fxstatat@plt+0x1990>
  403168:	b	4037e0 <__fxstatat@plt+0x1ce0>
  40316c:	mov	w9, #0x76                  	// #118
  403170:	b	4032a8 <__fxstatat@plt+0x17a8>
  403174:	cmp	w4, #0x2
  403178:	b.ne	4032cc <__fxstatat@plt+0x17cc>  // b.any
  40317c:	tbnz	w16, #0, 4037e0 <__fxstatat@plt+0x1ce0>
  403180:	ldr	x10, [sp, #64]
  403184:	cmp	x22, #0x0
  403188:	cset	w8, eq  // eq = none
  40318c:	cmp	x10, #0x0
  403190:	cset	w9, ne  // ne = any
  403194:	orr	w8, w9, w8
  403198:	cmp	w8, #0x0
  40319c:	csel	x10, x10, x22, ne  // ne = any
  4031a0:	csel	x22, x22, xzr, ne  // ne = any
  4031a4:	cmp	x20, x22
  4031a8:	str	x10, [sp, #64]
  4031ac:	b.cs	4031b8 <__fxstatat@plt+0x16b8>  // b.hs, b.nlast
  4031b0:	mov	w8, #0x27                  	// #39
  4031b4:	strb	w8, [x21, x20]
  4031b8:	add	x8, x20, #0x1
  4031bc:	cmp	x8, x22
  4031c0:	b.cs	4031cc <__fxstatat@plt+0x16cc>  // b.hs, b.nlast
  4031c4:	mov	w9, #0x5c                  	// #92
  4031c8:	strb	w9, [x21, x8]
  4031cc:	add	x8, x20, #0x2
  4031d0:	cmp	x8, x22
  4031d4:	b.cs	4031e0 <__fxstatat@plt+0x16e0>  // b.hs, b.nlast
  4031d8:	mov	w9, #0x27                  	// #39
  4031dc:	strb	w9, [x21, x8]
  4031e0:	mov	w14, wzr
  4031e4:	mov	w8, wzr
  4031e8:	add	x20, x20, #0x3
  4031ec:	b	4032d0 <__fxstatat@plt+0x17d0>
  4031f0:	ldr	x8, [sp, #48]
  4031f4:	str	w14, [sp, #28]
  4031f8:	cmp	x8, #0x1
  4031fc:	b.ne	4032e4 <__fxstatat@plt+0x17e4>  // b.any
  403200:	bl	401990 <__ctype_b_loc@plt>
  403204:	ldr	x8, [x0]
  403208:	mov	w11, #0x1                   	// #1
  40320c:	ldrh	w8, [x8, x19, lsl #1]
  403210:	ubfx	w26, w8, #14, #1
  403214:	ldr	w8, [sp, #60]
  403218:	ldp	w16, w4, [x29, #-48]
  40321c:	ldr	w14, [sp, #28]
  403220:	ldur	w17, [x29, #-52]
  403224:	cmp	x11, #0x1
  403228:	orr	w8, w26, w8
  40322c:	b.hi	4034a0 <__fxstatat@plt+0x19a0>  // b.pmore
  403230:	tbz	w8, #0, 4034a0 <__fxstatat@plt+0x19a0>
  403234:	mov	w8, wzr
  403238:	b	403008 <__fxstatat@plt+0x1508>
  40323c:	ldr	w8, [sp, #56]
  403240:	mov	w9, #0x5c                  	// #92
  403244:	tbz	w8, #0, 4032a8 <__fxstatat@plt+0x17a8>
  403248:	mov	w8, wzr
  40324c:	mov	w26, wzr
  403250:	mov	w19, #0x5c                  	// #92
  403254:	tbnz	w8, #0, 403288 <__fxstatat@plt+0x1788>
  403258:	tbz	w14, #0, 403288 <__fxstatat@plt+0x1788>
  40325c:	cmp	x20, x22
  403260:	b.cs	40326c <__fxstatat@plt+0x176c>  // b.hs, b.nlast
  403264:	mov	w8, #0x27                  	// #39
  403268:	strb	w8, [x21, x20]
  40326c:	add	x8, x20, #0x1
  403270:	cmp	x8, x22
  403274:	b.cs	403280 <__fxstatat@plt+0x1780>  // b.hs, b.nlast
  403278:	mov	w9, #0x27                  	// #39
  40327c:	strb	w9, [x21, x8]
  403280:	mov	w14, wzr
  403284:	add	x20, x20, #0x2
  403288:	mov	w9, w19
  40328c:	cmp	x20, x22
  403290:	b.cs	403298 <__fxstatat@plt+0x1798>  // b.hs, b.nlast
  403294:	strb	w9, [x21, x20]
  403298:	add	x20, x20, #0x1
  40329c:	and	w25, w25, w26
  4032a0:	add	x23, x23, #0x1
  4032a4:	b	402f34 <__fxstatat@plt+0x1434>
  4032a8:	ldur	w10, [x29, #-72]
  4032ac:	mov	w8, wzr
  4032b0:	mov	w26, wzr
  4032b4:	tbz	w10, #0, 403008 <__fxstatat@plt+0x1508>
  4032b8:	b	403034 <__fxstatat@plt+0x1534>
  4032bc:	ldr	w8, [sp, #80]
  4032c0:	tbnz	w8, #0, 4032a0 <__fxstatat@plt+0x17a0>
  4032c4:	mov	w19, wzr
  4032c8:	b	4030cc <__fxstatat@plt+0x15cc>
  4032cc:	mov	w8, wzr
  4032d0:	mov	w9, #0x1                   	// #1
  4032d4:	mov	w19, #0x27                  	// #39
  4032d8:	str	w9, [sp, #72]
  4032dc:	mov	w26, #0x1                   	// #1
  4032e0:	b	403008 <__fxstatat@plt+0x1508>
  4032e4:	cmn	x28, #0x1
  4032e8:	stur	xzr, [x29, #-16]
  4032ec:	b.ne	4032fc <__fxstatat@plt+0x17fc>  // b.any
  4032f0:	mov	x0, x24
  4032f4:	bl	401730 <strlen@plt>
  4032f8:	mov	x28, x0
  4032fc:	ldr	x8, [sp, #96]
  403300:	mov	x11, xzr
  403304:	mov	w26, #0x1                   	// #1
  403308:	str	x21, [sp, #32]
  40330c:	add	x8, x8, x23
  403310:	str	x8, [sp, #16]
  403314:	add	x21, x11, x23
  403318:	add	x1, x24, x21
  40331c:	sub	x2, x28, x21
  403320:	sub	x0, x29, #0x14
  403324:	sub	x3, x29, #0x10
  403328:	str	x11, [sp, #40]
  40332c:	bl	4067a4 <__fxstatat@plt+0x4ca4>
  403330:	cbz	x0, 4036e8 <__fxstatat@plt+0x1be8>
  403334:	mov	x24, x0
  403338:	cmn	x0, #0x1
  40333c:	b.eq	4036e4 <__fxstatat@plt+0x1be4>  // b.none
  403340:	cmn	x24, #0x2
  403344:	b.eq	4036a8 <__fxstatat@plt+0x1ba8>  // b.none
  403348:	ldr	w9, [sp, #76]
  40334c:	ldr	x21, [sp, #32]
  403350:	cmp	x24, #0x2
  403354:	cset	w8, cc  // cc = lo, ul, last
  403358:	eor	w9, w9, #0x1
  40335c:	mov	x12, #0x2b                  	// #43
  403360:	orr	w8, w9, w8
  403364:	mov	w11, #0x1                   	// #1
  403368:	movk	x12, #0x2, lsl #32
  40336c:	tbnz	w8, #0, 4033a8 <__fxstatat@plt+0x18a8>
  403370:	ldr	x9, [sp, #40]
  403374:	ldr	x10, [sp, #16]
  403378:	sub	x8, x24, #0x1
  40337c:	add	x9, x10, x9
  403380:	ldrb	w10, [x9]
  403384:	sub	w10, w10, #0x5b
  403388:	cmp	w10, #0x21
  40338c:	b.hi	40339c <__fxstatat@plt+0x189c>  // b.pmore
  403390:	lsl	x10, x11, x10
  403394:	tst	x10, x12
  403398:	b.ne	403814 <__fxstatat@plt+0x1d14>  // b.any
  40339c:	subs	x8, x8, #0x1
  4033a0:	add	x9, x9, #0x1
  4033a4:	b.ne	403380 <__fxstatat@plt+0x1880>  // b.any
  4033a8:	ldur	w0, [x29, #-20]
  4033ac:	bl	401aa0 <iswprint@plt>
  4033b0:	ldr	x21, [sp, #40]
  4033b4:	cmp	w0, #0x0
  4033b8:	cset	w8, ne  // ne = any
  4033bc:	sub	x0, x29, #0x10
  4033c0:	and	w26, w26, w8
  4033c4:	add	x21, x24, x21
  4033c8:	bl	401930 <mbsinit@plt>
  4033cc:	mov	x11, x21
  4033d0:	ldr	x21, [sp, #32]
  4033d4:	ldur	x24, [x29, #-80]
  4033d8:	cbz	w0, 403314 <__fxstatat@plt+0x1814>
  4033dc:	b	403214 <__fxstatat@plt+0x1714>
  4033e0:	ldr	w8, [sp, #80]
  4033e4:	tbz	w8, #2, 403490 <__fxstatat@plt+0x1990>
  4033e8:	add	x9, x23, #0x2
  4033ec:	cmp	x9, x28
  4033f0:	b.cs	403490 <__fxstatat@plt+0x1990>  // b.hs, b.nlast
  4033f4:	add	x8, x23, x24
  4033f8:	ldrb	w8, [x8, #1]
  4033fc:	cmp	w8, #0x3f
  403400:	b.ne	403490 <__fxstatat@plt+0x1990>  // b.any
  403404:	ldrb	w19, [x24, x9]
  403408:	mov	w8, wzr
  40340c:	cmp	w19, #0x3e
  403410:	b.hi	4036fc <__fxstatat@plt+0x1bfc>  // b.pmore
  403414:	mov	w10, #0x1                   	// #1
  403418:	mov	x11, #0xa38200000000        	// #179778741075968
  40341c:	lsl	x10, x10, x19
  403420:	movk	x11, #0x7000, lsl #48
  403424:	tst	x10, x11
  403428:	b.eq	4036fc <__fxstatat@plt+0x1bfc>  // b.none
  40342c:	tbnz	w16, #0, 4037e0 <__fxstatat@plt+0x1ce0>
  403430:	cmp	x20, x22
  403434:	b.cs	403440 <__fxstatat@plt+0x1940>  // b.hs, b.nlast
  403438:	mov	w8, #0x3f                  	// #63
  40343c:	strb	w8, [x21, x20]
  403440:	add	x8, x20, #0x1
  403444:	cmp	x8, x22
  403448:	b.cs	403454 <__fxstatat@plt+0x1954>  // b.hs, b.nlast
  40344c:	mov	w10, #0x22                  	// #34
  403450:	strb	w10, [x21, x8]
  403454:	add	x8, x20, #0x2
  403458:	cmp	x8, x22
  40345c:	b.cs	403468 <__fxstatat@plt+0x1968>  // b.hs, b.nlast
  403460:	mov	w10, #0x22                  	// #34
  403464:	strb	w10, [x21, x8]
  403468:	add	x8, x20, #0x3
  40346c:	cmp	x8, x22
  403470:	b.cs	40347c <__fxstatat@plt+0x197c>  // b.hs, b.nlast
  403474:	mov	w10, #0x3f                  	// #63
  403478:	strb	w10, [x21, x8]
  40347c:	mov	w8, wzr
  403480:	mov	w26, wzr
  403484:	add	x20, x20, #0x4
  403488:	mov	x23, x9
  40348c:	b	403008 <__fxstatat@plt+0x1508>
  403490:	mov	w8, wzr
  403494:	mov	w26, wzr
  403498:	mov	w19, #0x3f                  	// #63
  40349c:	b	403008 <__fxstatat@plt+0x1508>
  4034a0:	mov	w10, wzr
  4034a4:	add	x9, x11, x23
  4034a8:	tbz	w8, #0, 403508 <__fxstatat@plt+0x1a08>
  4034ac:	b	4035b4 <__fxstatat@plt+0x1ab4>
  4034b0:	and	w12, w10, #0x1
  4034b4:	orn	w12, w12, w14
  4034b8:	tbnz	w12, #0, 4034e8 <__fxstatat@plt+0x19e8>
  4034bc:	cmp	x20, x22
  4034c0:	b.cs	4034cc <__fxstatat@plt+0x19cc>  // b.hs, b.nlast
  4034c4:	mov	w12, #0x27                  	// #39
  4034c8:	strb	w12, [x21, x20]
  4034cc:	add	x12, x20, #0x1
  4034d0:	cmp	x12, x22
  4034d4:	b.cs	4034e0 <__fxstatat@plt+0x19e0>  // b.hs, b.nlast
  4034d8:	mov	w13, #0x27                  	// #39
  4034dc:	strb	w13, [x21, x12]
  4034e0:	mov	w14, wzr
  4034e4:	add	x20, x20, #0x2
  4034e8:	cmp	x20, x22
  4034ec:	b.cs	4034f4 <__fxstatat@plt+0x19f4>  // b.hs, b.nlast
  4034f0:	strb	w19, [x21, x20]
  4034f4:	ldr	x12, [sp, #96]
  4034f8:	add	x20, x20, #0x1
  4034fc:	ldrb	w19, [x12, x23]
  403500:	mov	x23, x11
  403504:	tbnz	w8, #0, 4035b4 <__fxstatat@plt+0x1ab4>
  403508:	tbnz	w16, #0, 4037e0 <__fxstatat@plt+0x1ce0>
  40350c:	cmp	w4, #0x2
  403510:	cset	w10, ne  // ne = any
  403514:	orr	w10, w10, w14
  403518:	tbnz	w10, #0, 40355c <__fxstatat@plt+0x1a5c>
  40351c:	cmp	x20, x22
  403520:	b.cs	40352c <__fxstatat@plt+0x1a2c>  // b.hs, b.nlast
  403524:	mov	w10, #0x27                  	// #39
  403528:	strb	w10, [x21, x20]
  40352c:	add	x10, x20, #0x1
  403530:	cmp	x10, x22
  403534:	b.cs	403540 <__fxstatat@plt+0x1a40>  // b.hs, b.nlast
  403538:	mov	w11, #0x24                  	// #36
  40353c:	strb	w11, [x21, x10]
  403540:	add	x10, x20, #0x2
  403544:	cmp	x10, x22
  403548:	b.cs	403554 <__fxstatat@plt+0x1a54>  // b.hs, b.nlast
  40354c:	mov	w11, #0x27                  	// #39
  403550:	strb	w11, [x21, x10]
  403554:	add	x20, x20, #0x3
  403558:	mov	w14, #0x1                   	// #1
  40355c:	cmp	x20, x22
  403560:	b.cs	40356c <__fxstatat@plt+0x1a6c>  // b.hs, b.nlast
  403564:	mov	w10, #0x5c                  	// #92
  403568:	strb	w10, [x21, x20]
  40356c:	add	x10, x20, #0x1
  403570:	cmp	x10, x22
  403574:	b.cs	403584 <__fxstatat@plt+0x1a84>  // b.hs, b.nlast
  403578:	mov	w11, #0x30                  	// #48
  40357c:	bfxil	w11, w19, #6, #2
  403580:	strb	w11, [x21, x10]
  403584:	add	x10, x20, #0x2
  403588:	cmp	x10, x22
  40358c:	b.cs	40359c <__fxstatat@plt+0x1a9c>  // b.hs, b.nlast
  403590:	mov	w11, #0x30                  	// #48
  403594:	bfxil	w11, w19, #3, #3
  403598:	strb	w11, [x21, x10]
  40359c:	mov	w11, #0x30                  	// #48
  4035a0:	bfxil	w11, w19, #0, #3
  4035a4:	add	x20, x20, #0x3
  4035a8:	mov	w10, #0x1                   	// #1
  4035ac:	mov	w19, w11
  4035b0:	b	4035d8 <__fxstatat@plt+0x1ad8>
  4035b4:	tbz	w27, #0, 4035d4 <__fxstatat@plt+0x1ad4>
  4035b8:	cmp	x20, x22
  4035bc:	b.cs	4035c8 <__fxstatat@plt+0x1ac8>  // b.hs, b.nlast
  4035c0:	mov	w11, #0x5c                  	// #92
  4035c4:	strb	w11, [x21, x20]
  4035c8:	mov	w27, wzr
  4035cc:	add	x20, x20, #0x1
  4035d0:	b	4035d8 <__fxstatat@plt+0x1ad8>
  4035d4:	mov	w27, wzr
  4035d8:	add	x11, x23, #0x1
  4035dc:	cmp	x9, x11
  4035e0:	b.hi	4034b0 <__fxstatat@plt+0x19b0>  // b.pmore
  4035e4:	and	w8, w10, #0x1
  4035e8:	tbz	w8, #0, 403258 <__fxstatat@plt+0x1758>
  4035ec:	b	403288 <__fxstatat@plt+0x1788>
  4035f0:	cmp	x20, x22
  4035f4:	b.cs	403600 <__fxstatat@plt+0x1b00>  // b.hs, b.nlast
  4035f8:	mov	w8, #0x27                  	// #39
  4035fc:	strb	w8, [x21, x20]
  403600:	add	x8, x20, #0x1
  403604:	cmp	x8, x22
  403608:	b.cs	403614 <__fxstatat@plt+0x1b14>  // b.hs, b.nlast
  40360c:	mov	w9, #0x24                  	// #36
  403610:	strb	w9, [x21, x8]
  403614:	add	x8, x20, #0x2
  403618:	cmp	x8, x22
  40361c:	b.cs	403628 <__fxstatat@plt+0x1b28>  // b.hs, b.nlast
  403620:	mov	w9, #0x27                  	// #39
  403624:	strb	w9, [x21, x8]
  403628:	add	x8, x20, #0x3
  40362c:	mov	w14, #0x1                   	// #1
  403630:	cmp	x8, x22
  403634:	b.cs	403640 <__fxstatat@plt+0x1b40>  // b.hs, b.nlast
  403638:	mov	w9, #0x5c                  	// #92
  40363c:	strb	w9, [x21, x8]
  403640:	cmp	w4, #0x2
  403644:	add	x20, x8, #0x1
  403648:	b.eq	403698 <__fxstatat@plt+0x1b98>  // b.none
  40364c:	add	x9, x23, #0x1
  403650:	cmp	x9, x28
  403654:	b.cs	403698 <__fxstatat@plt+0x1b98>  // b.hs, b.nlast
  403658:	ldrb	w9, [x24, x9]
  40365c:	sub	w9, w9, #0x30
  403660:	cmp	w9, #0x9
  403664:	b.hi	403698 <__fxstatat@plt+0x1b98>  // b.pmore
  403668:	cmp	x20, x22
  40366c:	b.cs	403678 <__fxstatat@plt+0x1b78>  // b.hs, b.nlast
  403670:	mov	w9, #0x30                  	// #48
  403674:	strb	w9, [x21, x20]
  403678:	add	x9, x8, #0x2
  40367c:	cmp	x9, x22
  403680:	b.cs	40368c <__fxstatat@plt+0x1b8c>  // b.hs, b.nlast
  403684:	mov	w10, #0x30                  	// #48
  403688:	strb	w10, [x21, x9]
  40368c:	mov	w26, wzr
  403690:	add	x20, x8, #0x3
  403694:	b	40369c <__fxstatat@plt+0x1b9c>
  403698:	mov	w26, wzr
  40369c:	mov	w8, #0x1                   	// #1
  4036a0:	mov	w19, #0x30                  	// #48
  4036a4:	b	403008 <__fxstatat@plt+0x1508>
  4036a8:	cmp	x28, x21
  4036ac:	b.ls	4036e4 <__fxstatat@plt+0x1be4>  // b.plast
  4036b0:	ldur	x24, [x29, #-80]
  4036b4:	ldp	x21, x11, [sp, #32]
  4036b8:	sub	x8, x28, x23
  4036bc:	add	x9, x24, x23
  4036c0:	ldrb	w10, [x9, x11]
  4036c4:	cbz	w10, 4036f4 <__fxstatat@plt+0x1bf4>
  4036c8:	add	x11, x11, #0x1
  4036cc:	add	x10, x23, x11
  4036d0:	cmp	x10, x28
  4036d4:	b.cc	4036c0 <__fxstatat@plt+0x1bc0>  // b.lo, b.ul, b.last
  4036d8:	mov	w26, wzr
  4036dc:	mov	x11, x8
  4036e0:	b	403214 <__fxstatat@plt+0x1714>
  4036e4:	mov	w26, wzr
  4036e8:	ldp	x21, x11, [sp, #32]
  4036ec:	ldur	x24, [x29, #-80]
  4036f0:	b	403214 <__fxstatat@plt+0x1714>
  4036f4:	mov	w26, wzr
  4036f8:	b	403214 <__fxstatat@plt+0x1714>
  4036fc:	mov	w19, #0x3f                  	// #63
  403700:	mov	w26, w8
  403704:	b	403008 <__fxstatat@plt+0x1508>
  403708:	mov	x28, x23
  40370c:	b	403714 <__fxstatat@plt+0x1c14>
  403710:	mov	x28, #0xffffffffffffffff    	// #-1
  403714:	cmp	w4, #0x2
  403718:	ldur	w10, [x29, #-72]
  40371c:	cset	w8, eq  // eq = none
  403720:	cmp	x20, #0x0
  403724:	cset	w9, eq  // eq = none
  403728:	and	w8, w8, w9
  40372c:	and	w8, w16, w8
  403730:	tbnz	w8, #0, 4037e4 <__fxstatat@plt+0x1ce4>
  403734:	cmp	w4, #0x2
  403738:	cset	w8, ne  // ne = any
  40373c:	orr	w8, w16, w8
  403740:	tbnz	w8, #0, 4038b0 <__fxstatat@plt+0x1db0>
  403744:	ldr	w8, [sp, #72]
  403748:	eor	w8, w8, #0x1
  40374c:	tbnz	w8, #0, 4038b0 <__fxstatat@plt+0x1db0>
  403750:	tbnz	w25, #0, 403880 <__fxstatat@plt+0x1d80>
  403754:	ldr	x24, [sp, #64]
  403758:	mov	w19, wzr
  40375c:	cbz	x24, 4038ac <__fxstatat@plt+0x1dac>
  403760:	mov	w4, #0x2                   	// #2
  403764:	mov	w8, w10
  403768:	mov	w25, w19
  40376c:	mov	w16, w19
  403770:	cbz	x22, 402d60 <__fxstatat@plt+0x1260>
  403774:	b	4038b0 <__fxstatat@plt+0x1db0>
  403778:	mov	w16, wzr
  40377c:	cbz	x22, 403788 <__fxstatat@plt+0x1c88>
  403780:	mov	w8, #0x22                  	// #34
  403784:	strb	w8, [x21]
  403788:	adrp	x8, 409000 <__fxstatat@plt+0x7500>
  40378c:	add	x8, x8, #0x9ec
  403790:	stur	x8, [x29, #-64]
  403794:	mov	w8, #0x1                   	// #1
  403798:	mov	w20, #0x1                   	// #1
  40379c:	mov	w4, #0x5                   	// #5
  4037a0:	stur	x8, [x29, #-32]
  4037a4:	mov	w9, #0x1                   	// #1
  4037a8:	b	402ebc <__fxstatat@plt+0x13bc>
  4037ac:	mov	w9, #0x1                   	// #1
  4037b0:	mov	w16, wzr
  4037b4:	cbz	x22, 4037c0 <__fxstatat@plt+0x1cc0>
  4037b8:	mov	w8, #0x27                  	// #39
  4037bc:	strb	w8, [x21]
  4037c0:	adrp	x8, 409000 <__fxstatat@plt+0x7500>
  4037c4:	add	x8, x8, #0xf6d
  4037c8:	stur	x8, [x29, #-64]
  4037cc:	mov	w8, #0x1                   	// #1
  4037d0:	mov	w4, #0x2                   	// #2
  4037d4:	mov	w20, #0x1                   	// #1
  4037d8:	stur	x8, [x29, #-32]
  4037dc:	b	402ebc <__fxstatat@plt+0x13bc>
  4037e0:	ldur	w10, [x29, #-72]
  4037e4:	tst	w10, #0x1
  4037e8:	mov	w8, #0x2                   	// #2
  4037ec:	mov	w9, #0x4                   	// #4
  4037f0:	csel	w8, w9, w8, ne  // ne = any
  4037f4:	cmp	w4, #0x2
  4037f8:	b.ne	403800 <__fxstatat@plt+0x1d00>  // b.any
  4037fc:	mov	w4, w8
  403800:	ldr	x7, [sp, #88]
  403804:	b	403830 <__fxstatat@plt+0x1d30>
  403808:	ldr	x7, [sp, #88]
  40380c:	ldur	w4, [x29, #-44]
  403810:	b	403830 <__fxstatat@plt+0x1d30>
  403814:	ldur	w8, [x29, #-72]
  403818:	ldr	x7, [sp, #88]
  40381c:	ldur	x24, [x29, #-80]
  403820:	mov	w9, #0x4                   	// #4
  403824:	tst	w8, #0x1
  403828:	mov	w8, #0x2                   	// #2
  40382c:	csel	w4, w9, w8, ne  // ne = any
  403830:	ldr	w8, [sp, #80]
  403834:	mov	x0, x21
  403838:	mov	x1, x22
  40383c:	mov	x2, x24
  403840:	and	w5, w8, #0xfffffffd
  403844:	ldur	x8, [x29, #-88]
  403848:	mov	x3, x28
  40384c:	mov	x6, xzr
  403850:	str	x8, [sp]
  403854:	bl	402cdc <__fxstatat@plt+0x11dc>
  403858:	mov	x20, x0
  40385c:	mov	x0, x20
  403860:	ldp	x20, x19, [sp, #272]
  403864:	ldp	x22, x21, [sp, #256]
  403868:	ldp	x24, x23, [sp, #240]
  40386c:	ldp	x26, x25, [sp, #224]
  403870:	ldp	x28, x27, [sp, #208]
  403874:	ldp	x29, x30, [sp, #192]
  403878:	add	sp, sp, #0x120
  40387c:	ret
  403880:	ldur	x8, [x29, #-88]
  403884:	ldr	x1, [sp, #64]
  403888:	ldur	x2, [x29, #-80]
  40388c:	ldr	w5, [sp, #80]
  403890:	ldur	x6, [x29, #-40]
  403894:	ldr	x7, [sp, #88]
  403898:	mov	w4, #0x5                   	// #5
  40389c:	str	x8, [sp]
  4038a0:	mov	x0, x21
  4038a4:	mov	x3, x28
  4038a8:	b	403854 <__fxstatat@plt+0x1d54>
  4038ac:	mov	w16, w19
  4038b0:	ldur	x8, [x29, #-64]
  4038b4:	cbz	x8, 4038e0 <__fxstatat@plt+0x1de0>
  4038b8:	tbnz	w16, #0, 4038e0 <__fxstatat@plt+0x1de0>
  4038bc:	ldrb	w9, [x8]
  4038c0:	cbz	w9, 4038e0 <__fxstatat@plt+0x1de0>
  4038c4:	add	x8, x8, #0x1
  4038c8:	cmp	x20, x22
  4038cc:	b.cs	4038d4 <__fxstatat@plt+0x1dd4>  // b.hs, b.nlast
  4038d0:	strb	w9, [x21, x20]
  4038d4:	ldrb	w9, [x8], #1
  4038d8:	add	x20, x20, #0x1
  4038dc:	cbnz	w9, 4038c8 <__fxstatat@plt+0x1dc8>
  4038e0:	cmp	x20, x22
  4038e4:	b.cs	40385c <__fxstatat@plt+0x1d5c>  // b.hs, b.nlast
  4038e8:	strb	wzr, [x21, x20]
  4038ec:	b	40385c <__fxstatat@plt+0x1d5c>
  4038f0:	b.ne	403800 <__fxstatat@plt+0x1d00>  // b.any
  4038f4:	mov	w4, #0x4                   	// #4
  4038f8:	b	403800 <__fxstatat@plt+0x1d00>
  4038fc:	bl	401920 <abort@plt>
  403900:	mov	x3, x2
  403904:	mov	x2, xzr
  403908:	b	40390c <__fxstatat@plt+0x1e0c>
  40390c:	sub	sp, sp, #0x70
  403910:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  403914:	add	x8, x8, #0x330
  403918:	cmp	x3, #0x0
  40391c:	stp	x29, x30, [sp, #16]
  403920:	stp	x28, x27, [sp, #32]
  403924:	stp	x26, x25, [sp, #48]
  403928:	stp	x24, x23, [sp, #64]
  40392c:	stp	x22, x21, [sp, #80]
  403930:	stp	x20, x19, [sp, #96]
  403934:	add	x29, sp, #0x10
  403938:	mov	x19, x2
  40393c:	mov	x22, x1
  403940:	mov	x23, x0
  403944:	csel	x21, x8, x3, eq  // eq = none
  403948:	bl	401ad0 <__errno_location@plt>
  40394c:	ldp	w4, w8, [x21]
  403950:	cmp	x19, #0x0
  403954:	ldp	x7, x9, [x21, #40]
  403958:	ldr	w28, [x0]
  40395c:	cset	w10, eq  // eq = none
  403960:	orr	w25, w8, w10
  403964:	add	x26, x21, #0x8
  403968:	mov	x24, x0
  40396c:	mov	x0, xzr
  403970:	mov	x1, xzr
  403974:	mov	x2, x23
  403978:	mov	x3, x22
  40397c:	mov	w5, w25
  403980:	mov	x6, x26
  403984:	str	x9, [sp]
  403988:	bl	402cdc <__fxstatat@plt+0x11dc>
  40398c:	add	x27, x0, #0x1
  403990:	mov	x20, x0
  403994:	mov	x0, x27
  403998:	bl	404638 <__fxstatat@plt+0x2b38>
  40399c:	ldr	w4, [x21]
  4039a0:	ldp	x7, x8, [x21, #40]
  4039a4:	mov	x1, x27
  4039a8:	mov	x2, x23
  4039ac:	mov	x3, x22
  4039b0:	mov	w5, w25
  4039b4:	mov	x6, x26
  4039b8:	mov	x21, x0
  4039bc:	str	x8, [sp]
  4039c0:	bl	402cdc <__fxstatat@plt+0x11dc>
  4039c4:	str	w28, [x24]
  4039c8:	cbz	x19, 4039d0 <__fxstatat@plt+0x1ed0>
  4039cc:	str	x20, [x19]
  4039d0:	mov	x0, x21
  4039d4:	ldp	x20, x19, [sp, #96]
  4039d8:	ldp	x22, x21, [sp, #80]
  4039dc:	ldp	x24, x23, [sp, #64]
  4039e0:	ldp	x26, x25, [sp, #48]
  4039e4:	ldp	x28, x27, [sp, #32]
  4039e8:	ldp	x29, x30, [sp, #16]
  4039ec:	add	sp, sp, #0x70
  4039f0:	ret
  4039f4:	stp	x29, x30, [sp, #-64]!
  4039f8:	stp	x20, x19, [sp, #48]
  4039fc:	adrp	x20, 41b000 <__fxstatat@plt+0x19500>
  403a00:	stp	x22, x21, [sp, #32]
  403a04:	ldr	w8, [x20, #576]
  403a08:	adrp	x21, 41b000 <__fxstatat@plt+0x19500>
  403a0c:	ldr	x19, [x21, #568]
  403a10:	str	x23, [sp, #16]
  403a14:	cmp	w8, #0x2
  403a18:	mov	x29, sp
  403a1c:	b.lt	403a40 <__fxstatat@plt+0x1f40>  // b.tstop
  403a20:	add	x22, x19, #0x18
  403a24:	mov	w23, #0x1                   	// #1
  403a28:	ldr	x0, [x22], #16
  403a2c:	bl	4019c0 <free@plt>
  403a30:	ldrsw	x8, [x20, #576]
  403a34:	add	x23, x23, #0x1
  403a38:	cmp	x23, x8
  403a3c:	b.lt	403a28 <__fxstatat@plt+0x1f28>  // b.tstop
  403a40:	ldr	x0, [x19, #8]
  403a44:	adrp	x23, 41b000 <__fxstatat@plt+0x19500>
  403a48:	add	x23, x23, #0x368
  403a4c:	adrp	x22, 41b000 <__fxstatat@plt+0x19500>
  403a50:	cmp	x0, x23
  403a54:	add	x22, x22, #0x248
  403a58:	b.eq	403a68 <__fxstatat@plt+0x1f68>  // b.none
  403a5c:	bl	4019c0 <free@plt>
  403a60:	mov	w8, #0x100                 	// #256
  403a64:	stp	x8, x23, [x22]
  403a68:	cmp	x19, x22
  403a6c:	b.eq	403a7c <__fxstatat@plt+0x1f7c>  // b.none
  403a70:	mov	x0, x19
  403a74:	bl	4019c0 <free@plt>
  403a78:	str	x22, [x21, #568]
  403a7c:	mov	w8, #0x1                   	// #1
  403a80:	str	w8, [x20, #576]
  403a84:	ldp	x20, x19, [sp, #48]
  403a88:	ldp	x22, x21, [sp, #32]
  403a8c:	ldr	x23, [sp, #16]
  403a90:	ldp	x29, x30, [sp], #64
  403a94:	ret
  403a98:	adrp	x3, 41b000 <__fxstatat@plt+0x19500>
  403a9c:	add	x3, x3, #0x330
  403aa0:	mov	x2, #0xffffffffffffffff    	// #-1
  403aa4:	b	403aa8 <__fxstatat@plt+0x1fa8>
  403aa8:	sub	sp, sp, #0x80
  403aac:	stp	x29, x30, [sp, #32]
  403ab0:	add	x29, sp, #0x20
  403ab4:	stp	x28, x27, [sp, #48]
  403ab8:	stp	x26, x25, [sp, #64]
  403abc:	stp	x24, x23, [sp, #80]
  403ac0:	stp	x22, x21, [sp, #96]
  403ac4:	stp	x20, x19, [sp, #112]
  403ac8:	mov	x22, x3
  403acc:	stur	x2, [x29, #-8]
  403ad0:	mov	x21, x1
  403ad4:	mov	w23, w0
  403ad8:	bl	401ad0 <__errno_location@plt>
  403adc:	tbnz	w23, #31, 403c2c <__fxstatat@plt+0x212c>
  403ae0:	adrp	x25, 41b000 <__fxstatat@plt+0x19500>
  403ae4:	ldr	w8, [x25, #576]
  403ae8:	adrp	x28, 41b000 <__fxstatat@plt+0x19500>
  403aec:	ldr	w20, [x0]
  403af0:	ldr	x27, [x28, #568]
  403af4:	mov	x19, x0
  403af8:	cmp	w8, w23
  403afc:	b.gt	403b68 <__fxstatat@plt+0x2068>
  403b00:	mov	w8, #0x7fffffff            	// #2147483647
  403b04:	cmp	w23, w8
  403b08:	stur	w20, [x29, #-12]
  403b0c:	b.eq	403c30 <__fxstatat@plt+0x2130>  // b.none
  403b10:	adrp	x20, 41b000 <__fxstatat@plt+0x19500>
  403b14:	add	x20, x20, #0x248
  403b18:	add	w26, w23, #0x1
  403b1c:	cmp	x27, x20
  403b20:	csel	x0, xzr, x27, eq  // eq = none
  403b24:	sbfiz	x1, x26, #4, #32
  403b28:	bl	404688 <__fxstatat@plt+0x2b88>
  403b2c:	mov	x24, x0
  403b30:	cmp	x27, x20
  403b34:	str	x0, [x28, #568]
  403b38:	b.ne	403b44 <__fxstatat@plt+0x2044>  // b.any
  403b3c:	ldr	q0, [x20]
  403b40:	str	q0, [x24]
  403b44:	ldrsw	x8, [x25, #576]
  403b48:	mov	w1, wzr
  403b4c:	add	x0, x24, x8, lsl #4
  403b50:	sub	w8, w26, w8
  403b54:	sbfiz	x2, x8, #4, #32
  403b58:	bl	401880 <memset@plt>
  403b5c:	ldur	w20, [x29, #-12]
  403b60:	mov	x27, x24
  403b64:	str	w26, [x25, #576]
  403b68:	add	x28, x27, w23, uxtw #4
  403b6c:	mov	x27, x28
  403b70:	ldr	x26, [x28]
  403b74:	ldr	x23, [x27, #8]!
  403b78:	ldp	w4, w8, [x22]
  403b7c:	ldp	x7, x9, [x22, #40]
  403b80:	ldur	x3, [x29, #-8]
  403b84:	add	x24, x22, #0x8
  403b88:	orr	w25, w8, #0x1
  403b8c:	mov	x0, x23
  403b90:	mov	x1, x26
  403b94:	mov	x2, x21
  403b98:	mov	w5, w25
  403b9c:	mov	x6, x24
  403ba0:	str	x9, [sp]
  403ba4:	bl	402cdc <__fxstatat@plt+0x11dc>
  403ba8:	cmp	x26, x0
  403bac:	b.hi	403c04 <__fxstatat@plt+0x2104>  // b.pmore
  403bb0:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  403bb4:	add	x8, x8, #0x368
  403bb8:	add	x26, x0, #0x1
  403bbc:	cmp	x23, x8
  403bc0:	str	x26, [x28]
  403bc4:	b.eq	403bd0 <__fxstatat@plt+0x20d0>  // b.none
  403bc8:	mov	x0, x23
  403bcc:	bl	4019c0 <free@plt>
  403bd0:	mov	x0, x26
  403bd4:	bl	404638 <__fxstatat@plt+0x2b38>
  403bd8:	str	x0, [x27]
  403bdc:	ldr	w4, [x22]
  403be0:	ldp	x7, x8, [x22, #40]
  403be4:	ldur	x3, [x29, #-8]
  403be8:	mov	x1, x26
  403bec:	mov	x2, x21
  403bf0:	mov	w5, w25
  403bf4:	mov	x6, x24
  403bf8:	mov	x23, x0
  403bfc:	str	x8, [sp]
  403c00:	bl	402cdc <__fxstatat@plt+0x11dc>
  403c04:	str	w20, [x19]
  403c08:	mov	x0, x23
  403c0c:	ldp	x20, x19, [sp, #112]
  403c10:	ldp	x22, x21, [sp, #96]
  403c14:	ldp	x24, x23, [sp, #80]
  403c18:	ldp	x26, x25, [sp, #64]
  403c1c:	ldp	x28, x27, [sp, #48]
  403c20:	ldp	x29, x30, [sp, #32]
  403c24:	add	sp, sp, #0x80
  403c28:	ret
  403c2c:	bl	401920 <abort@plt>
  403c30:	bl	404874 <__fxstatat@plt+0x2d74>
  403c34:	adrp	x3, 41b000 <__fxstatat@plt+0x19500>
  403c38:	add	x3, x3, #0x330
  403c3c:	b	403aa8 <__fxstatat@plt+0x1fa8>
  403c40:	adrp	x3, 41b000 <__fxstatat@plt+0x19500>
  403c44:	add	x3, x3, #0x330
  403c48:	mov	x2, #0xffffffffffffffff    	// #-1
  403c4c:	mov	x1, x0
  403c50:	mov	w0, wzr
  403c54:	b	403aa8 <__fxstatat@plt+0x1fa8>
  403c58:	adrp	x3, 41b000 <__fxstatat@plt+0x19500>
  403c5c:	mov	x2, x1
  403c60:	add	x3, x3, #0x330
  403c64:	mov	x1, x0
  403c68:	mov	w0, wzr
  403c6c:	b	403aa8 <__fxstatat@plt+0x1fa8>
  403c70:	sub	sp, sp, #0x50
  403c74:	movi	v0.2d, #0x0
  403c78:	cmp	w1, #0xa
  403c7c:	stp	x29, x30, [sp, #64]
  403c80:	add	x29, sp, #0x40
  403c84:	str	xzr, [sp, #48]
  403c88:	stp	q0, q0, [sp, #16]
  403c8c:	str	q0, [sp]
  403c90:	b.eq	403cb8 <__fxstatat@plt+0x21b8>  // b.none
  403c94:	mov	x8, x2
  403c98:	str	w1, [sp]
  403c9c:	mov	x3, sp
  403ca0:	mov	x2, #0xffffffffffffffff    	// #-1
  403ca4:	mov	x1, x8
  403ca8:	bl	403aa8 <__fxstatat@plt+0x1fa8>
  403cac:	ldp	x29, x30, [sp, #64]
  403cb0:	add	sp, sp, #0x50
  403cb4:	ret
  403cb8:	bl	401920 <abort@plt>
  403cbc:	sub	sp, sp, #0x50
  403cc0:	movi	v0.2d, #0x0
  403cc4:	cmp	w1, #0xa
  403cc8:	stp	x29, x30, [sp, #64]
  403ccc:	add	x29, sp, #0x40
  403cd0:	str	xzr, [sp, #48]
  403cd4:	stp	q0, q0, [sp, #16]
  403cd8:	str	q0, [sp]
  403cdc:	b.eq	403d04 <__fxstatat@plt+0x2204>  // b.none
  403ce0:	mov	x8, x3
  403ce4:	str	w1, [sp]
  403ce8:	mov	x3, sp
  403cec:	mov	x1, x2
  403cf0:	mov	x2, x8
  403cf4:	bl	403aa8 <__fxstatat@plt+0x1fa8>
  403cf8:	ldp	x29, x30, [sp, #64]
  403cfc:	add	sp, sp, #0x50
  403d00:	ret
  403d04:	bl	401920 <abort@plt>
  403d08:	mov	x2, x1
  403d0c:	mov	w1, w0
  403d10:	mov	w0, wzr
  403d14:	b	403c70 <__fxstatat@plt+0x2170>
  403d18:	mov	x3, x2
  403d1c:	mov	x2, x1
  403d20:	mov	w1, w0
  403d24:	mov	w0, wzr
  403d28:	b	403cbc <__fxstatat@plt+0x21bc>
  403d2c:	sub	sp, sp, #0x50
  403d30:	adrp	x9, 41b000 <__fxstatat@plt+0x19500>
  403d34:	add	x9, x9, #0x330
  403d38:	ldp	q0, q1, [x9]
  403d3c:	ubfx	w10, w2, #5, #3
  403d40:	mov	x11, sp
  403d44:	mov	x8, x1
  403d48:	stp	q0, q1, [sp]
  403d4c:	ldr	q0, [x9, #32]
  403d50:	ldr	x9, [x9, #48]
  403d54:	mov	x1, x0
  403d58:	mov	x3, sp
  403d5c:	str	q0, [sp, #32]
  403d60:	str	x9, [sp, #48]
  403d64:	add	x9, x11, w10, uxtw #2
  403d68:	ldr	w10, [x9, #8]
  403d6c:	mov	w0, wzr
  403d70:	stp	x29, x30, [sp, #64]
  403d74:	add	x29, sp, #0x40
  403d78:	lsr	w11, w10, w2
  403d7c:	mvn	w11, w11
  403d80:	and	w11, w11, #0x1
  403d84:	lsl	w11, w11, w2
  403d88:	eor	w10, w11, w10
  403d8c:	mov	x2, x8
  403d90:	str	w10, [x9, #8]
  403d94:	bl	403aa8 <__fxstatat@plt+0x1fa8>
  403d98:	ldp	x29, x30, [sp, #64]
  403d9c:	add	sp, sp, #0x50
  403da0:	ret
  403da4:	sub	sp, sp, #0x50
  403da8:	adrp	x9, 41b000 <__fxstatat@plt+0x19500>
  403dac:	add	x9, x9, #0x330
  403db0:	ldp	q0, q1, [x9]
  403db4:	ubfx	w10, w1, #5, #3
  403db8:	mov	x11, sp
  403dbc:	mov	x8, x0
  403dc0:	stp	q0, q1, [sp]
  403dc4:	ldr	q0, [x9, #32]
  403dc8:	ldr	x9, [x9, #48]
  403dcc:	mov	x3, sp
  403dd0:	mov	x2, #0xffffffffffffffff    	// #-1
  403dd4:	str	q0, [sp, #32]
  403dd8:	str	x9, [sp, #48]
  403ddc:	add	x9, x11, w10, uxtw #2
  403de0:	ldr	w10, [x9, #8]
  403de4:	mov	w0, wzr
  403de8:	stp	x29, x30, [sp, #64]
  403dec:	add	x29, sp, #0x40
  403df0:	lsr	w11, w10, w1
  403df4:	mvn	w11, w11
  403df8:	and	w11, w11, #0x1
  403dfc:	lsl	w11, w11, w1
  403e00:	eor	w10, w11, w10
  403e04:	mov	x1, x8
  403e08:	str	w10, [x9, #8]
  403e0c:	bl	403aa8 <__fxstatat@plt+0x1fa8>
  403e10:	ldp	x29, x30, [sp, #64]
  403e14:	add	sp, sp, #0x50
  403e18:	ret
  403e1c:	sub	sp, sp, #0x50
  403e20:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  403e24:	add	x8, x8, #0x330
  403e28:	ldp	q0, q1, [x8]
  403e2c:	ldr	q2, [x8, #32]
  403e30:	ldr	x8, [x8, #48]
  403e34:	mov	x1, x0
  403e38:	stp	q0, q1, [sp]
  403e3c:	ldr	w9, [sp, #12]
  403e40:	str	x8, [sp, #48]
  403e44:	mov	x3, sp
  403e48:	mov	x2, #0xffffffffffffffff    	// #-1
  403e4c:	orr	w8, w9, #0x4000000
  403e50:	mov	w0, wzr
  403e54:	stp	x29, x30, [sp, #64]
  403e58:	add	x29, sp, #0x40
  403e5c:	str	q2, [sp, #32]
  403e60:	str	w8, [sp, #12]
  403e64:	bl	403aa8 <__fxstatat@plt+0x1fa8>
  403e68:	ldp	x29, x30, [sp, #64]
  403e6c:	add	sp, sp, #0x50
  403e70:	ret
  403e74:	sub	sp, sp, #0x50
  403e78:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  403e7c:	add	x8, x8, #0x330
  403e80:	ldp	q0, q1, [x8]
  403e84:	ldr	q2, [x8, #32]
  403e88:	ldr	x8, [x8, #48]
  403e8c:	mov	x2, x1
  403e90:	stp	q0, q1, [sp]
  403e94:	ldr	w9, [sp, #12]
  403e98:	mov	x1, x0
  403e9c:	str	x8, [sp, #48]
  403ea0:	mov	x3, sp
  403ea4:	orr	w8, w9, #0x4000000
  403ea8:	mov	w0, wzr
  403eac:	stp	x29, x30, [sp, #64]
  403eb0:	add	x29, sp, #0x40
  403eb4:	str	q2, [sp, #32]
  403eb8:	str	w8, [sp, #12]
  403ebc:	bl	403aa8 <__fxstatat@plt+0x1fa8>
  403ec0:	ldp	x29, x30, [sp, #64]
  403ec4:	add	sp, sp, #0x50
  403ec8:	ret
  403ecc:	sub	sp, sp, #0x80
  403ed0:	movi	v0.2d, #0x0
  403ed4:	cmp	w1, #0xa
  403ed8:	stp	x29, x30, [sp, #112]
  403edc:	add	x29, sp, #0x70
  403ee0:	str	wzr, [sp, #48]
  403ee4:	stp	q0, q0, [sp, #16]
  403ee8:	str	q0, [sp]
  403eec:	b.eq	403f3c <__fxstatat@plt+0x243c>  // b.none
  403ef0:	ldp	q0, q1, [sp]
  403ef4:	ldr	w9, [sp, #48]
  403ef8:	ldr	q2, [sp, #32]
  403efc:	mov	x8, x2
  403f00:	stur	q0, [sp, #60]
  403f04:	ldr	w10, [sp, #68]
  403f08:	str	w1, [sp, #56]
  403f0c:	str	w9, [sp, #108]
  403f10:	add	x3, sp, #0x38
  403f14:	orr	w9, w10, #0x4000000
  403f18:	mov	x2, #0xffffffffffffffff    	// #-1
  403f1c:	mov	x1, x8
  403f20:	stur	q1, [sp, #76]
  403f24:	stur	q2, [sp, #92]
  403f28:	str	w9, [sp, #68]
  403f2c:	bl	403aa8 <__fxstatat@plt+0x1fa8>
  403f30:	ldp	x29, x30, [sp, #112]
  403f34:	add	sp, sp, #0x80
  403f38:	ret
  403f3c:	bl	401920 <abort@plt>
  403f40:	mov	x4, #0xffffffffffffffff    	// #-1
  403f44:	b	403f48 <__fxstatat@plt+0x2448>
  403f48:	sub	sp, sp, #0x50
  403f4c:	adrp	x9, 41b000 <__fxstatat@plt+0x19500>
  403f50:	add	x9, x9, #0x330
  403f54:	ldp	q0, q1, [x9]
  403f58:	ldr	x10, [x9, #48]
  403f5c:	stp	x29, x30, [sp, #64]
  403f60:	add	x29, sp, #0x40
  403f64:	stp	q0, q1, [sp]
  403f68:	ldr	q0, [x9, #32]
  403f6c:	mov	w9, #0xa                   	// #10
  403f70:	str	x10, [sp, #48]
  403f74:	str	w9, [sp]
  403f78:	str	q0, [sp, #32]
  403f7c:	cbz	x1, 403fa8 <__fxstatat@plt+0x24a8>
  403f80:	cbz	x2, 403fa8 <__fxstatat@plt+0x24a8>
  403f84:	mov	x8, x3
  403f88:	stp	x1, x2, [sp, #40]
  403f8c:	mov	x3, sp
  403f90:	mov	x1, x8
  403f94:	mov	x2, x4
  403f98:	bl	403aa8 <__fxstatat@plt+0x1fa8>
  403f9c:	ldp	x29, x30, [sp, #64]
  403fa0:	add	sp, sp, #0x50
  403fa4:	ret
  403fa8:	bl	401920 <abort@plt>
  403fac:	mov	x3, x2
  403fb0:	mov	x2, x1
  403fb4:	mov	x4, #0xffffffffffffffff    	// #-1
  403fb8:	mov	x1, x0
  403fbc:	mov	w0, wzr
  403fc0:	b	403f48 <__fxstatat@plt+0x2448>
  403fc4:	mov	x4, x3
  403fc8:	mov	x3, x2
  403fcc:	mov	x2, x1
  403fd0:	mov	x1, x0
  403fd4:	mov	w0, wzr
  403fd8:	b	403f48 <__fxstatat@plt+0x2448>
  403fdc:	adrp	x3, 41b000 <__fxstatat@plt+0x19500>
  403fe0:	add	x3, x3, #0x258
  403fe4:	b	403aa8 <__fxstatat@plt+0x1fa8>
  403fe8:	adrp	x3, 41b000 <__fxstatat@plt+0x19500>
  403fec:	mov	x2, x1
  403ff0:	add	x3, x3, #0x258
  403ff4:	mov	x1, x0
  403ff8:	mov	w0, wzr
  403ffc:	b	403aa8 <__fxstatat@plt+0x1fa8>
  404000:	adrp	x3, 41b000 <__fxstatat@plt+0x19500>
  404004:	add	x3, x3, #0x258
  404008:	mov	x2, #0xffffffffffffffff    	// #-1
  40400c:	b	403aa8 <__fxstatat@plt+0x1fa8>
  404010:	adrp	x3, 41b000 <__fxstatat@plt+0x19500>
  404014:	add	x3, x3, #0x258
  404018:	mov	x2, #0xffffffffffffffff    	// #-1
  40401c:	mov	x1, x0
  404020:	mov	w0, wzr
  404024:	b	403aa8 <__fxstatat@plt+0x1fa8>
  404028:	stp	x29, x30, [sp, #-32]!
  40402c:	stp	x20, x19, [sp, #16]
  404030:	mov	x20, x0
  404034:	mov	w19, w1
  404038:	mov	w2, #0x5                   	// #5
  40403c:	mov	x0, xzr
  404040:	mov	x1, x20
  404044:	mov	x29, sp
  404048:	bl	401a70 <dcgettext@plt>
  40404c:	cmp	x0, x20
  404050:	b.ne	404134 <__fxstatat@plt+0x2634>  // b.any
  404054:	bl	407d74 <__fxstatat@plt+0x6274>
  404058:	ldrb	w8, [x0]
  40405c:	and	w8, w8, #0xffffffdf
  404060:	cmp	w8, #0x47
  404064:	b.eq	4040c8 <__fxstatat@plt+0x25c8>  // b.none
  404068:	cmp	w8, #0x55
  40406c:	b.ne	40411c <__fxstatat@plt+0x261c>  // b.any
  404070:	ldrb	w8, [x0, #1]
  404074:	and	w8, w8, #0xffffffdf
  404078:	cmp	w8, #0x54
  40407c:	b.ne	40411c <__fxstatat@plt+0x261c>  // b.any
  404080:	ldrb	w8, [x0, #2]
  404084:	and	w8, w8, #0xffffffdf
  404088:	cmp	w8, #0x46
  40408c:	b.ne	40411c <__fxstatat@plt+0x261c>  // b.any
  404090:	ldrb	w8, [x0, #3]
  404094:	cmp	w8, #0x2d
  404098:	b.ne	40411c <__fxstatat@plt+0x261c>  // b.any
  40409c:	ldrb	w8, [x0, #4]
  4040a0:	cmp	w8, #0x38
  4040a4:	b.ne	40411c <__fxstatat@plt+0x261c>  // b.any
  4040a8:	ldrb	w8, [x0, #5]
  4040ac:	cbnz	w8, 40411c <__fxstatat@plt+0x261c>
  4040b0:	ldrb	w8, [x20]
  4040b4:	adrp	x9, 409000 <__fxstatat@plt+0x7500>
  4040b8:	adrp	x10, 409000 <__fxstatat@plt+0x7500>
  4040bc:	add	x9, x9, #0x9f4
  4040c0:	add	x10, x10, #0x9f0
  4040c4:	b	404154 <__fxstatat@plt+0x2654>
  4040c8:	ldrb	w8, [x0, #1]
  4040cc:	and	w8, w8, #0xffffffdf
  4040d0:	cmp	w8, #0x42
  4040d4:	b.ne	40411c <__fxstatat@plt+0x261c>  // b.any
  4040d8:	ldrb	w8, [x0, #2]
  4040dc:	cmp	w8, #0x31
  4040e0:	b.ne	40411c <__fxstatat@plt+0x261c>  // b.any
  4040e4:	ldrb	w8, [x0, #3]
  4040e8:	cmp	w8, #0x38
  4040ec:	b.ne	40411c <__fxstatat@plt+0x261c>  // b.any
  4040f0:	ldrb	w8, [x0, #4]
  4040f4:	cmp	w8, #0x30
  4040f8:	b.ne	40411c <__fxstatat@plt+0x261c>  // b.any
  4040fc:	ldrb	w8, [x0, #5]
  404100:	cmp	w8, #0x33
  404104:	b.ne	40411c <__fxstatat@plt+0x261c>  // b.any
  404108:	ldrb	w8, [x0, #6]
  40410c:	cmp	w8, #0x30
  404110:	b.ne	40411c <__fxstatat@plt+0x261c>  // b.any
  404114:	ldrb	w8, [x0, #7]
  404118:	cbz	w8, 404140 <__fxstatat@plt+0x2640>
  40411c:	adrp	x8, 409000 <__fxstatat@plt+0x7500>
  404120:	adrp	x9, 409000 <__fxstatat@plt+0x7500>
  404124:	add	x8, x8, #0xf6d
  404128:	add	x9, x9, #0x9ec
  40412c:	cmp	w19, #0x9
  404130:	csel	x0, x9, x8, eq  // eq = none
  404134:	ldp	x20, x19, [sp, #16]
  404138:	ldp	x29, x30, [sp], #32
  40413c:	ret
  404140:	ldrb	w8, [x20]
  404144:	adrp	x9, 409000 <__fxstatat@plt+0x7500>
  404148:	adrp	x10, 409000 <__fxstatat@plt+0x7500>
  40414c:	add	x9, x9, #0x9fc
  404150:	add	x10, x10, #0x9f8
  404154:	cmp	w8, #0x60
  404158:	csel	x0, x10, x9, eq  // eq = none
  40415c:	b	404134 <__fxstatat@plt+0x2634>
  404160:	sub	sp, sp, #0xa0
  404164:	str	x19, [sp, #144]
  404168:	mov	x19, x0
  40416c:	adrp	x0, 409000 <__fxstatat@plt+0x7500>
  404170:	add	x0, x0, #0xff8
  404174:	mov	x1, sp
  404178:	stp	x29, x30, [sp, #128]
  40417c:	add	x29, sp, #0x80
  404180:	bl	408950 <__fxstatat@plt+0x6e50>
  404184:	cbz	w0, 404190 <__fxstatat@plt+0x2690>
  404188:	mov	x19, xzr
  40418c:	b	40419c <__fxstatat@plt+0x269c>
  404190:	ldr	q0, [sp]
  404194:	ext	v0.16b, v0.16b, v0.16b, #8
  404198:	str	q0, [x19]
  40419c:	mov	x0, x19
  4041a0:	ldr	x19, [sp, #144]
  4041a4:	ldp	x29, x30, [sp, #128]
  4041a8:	add	sp, sp, #0xa0
  4041ac:	ret
  4041b0:	sub	sp, sp, #0x50
  4041b4:	str	x21, [sp, #48]
  4041b8:	stp	x20, x19, [sp, #64]
  4041bc:	mov	x21, x5
  4041c0:	mov	x20, x4
  4041c4:	mov	x5, x3
  4041c8:	mov	x4, x2
  4041cc:	mov	x19, x0
  4041d0:	stp	x29, x30, [sp, #32]
  4041d4:	add	x29, sp, #0x20
  4041d8:	cbz	x1, 4041f8 <__fxstatat@plt+0x26f8>
  4041dc:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  4041e0:	mov	x3, x1
  4041e4:	add	x2, x2, #0xa09
  4041e8:	mov	w1, #0x1                   	// #1
  4041ec:	mov	x0, x19
  4041f0:	bl	401970 <__fprintf_chk@plt>
  4041f4:	b	404214 <__fxstatat@plt+0x2714>
  4041f8:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  4041fc:	add	x2, x2, #0xa15
  404200:	mov	w1, #0x1                   	// #1
  404204:	mov	x0, x19
  404208:	mov	x3, x4
  40420c:	mov	x4, x5
  404210:	bl	401970 <__fprintf_chk@plt>
  404214:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  404218:	add	x1, x1, #0xa1c
  40421c:	mov	w2, #0x5                   	// #5
  404220:	mov	x0, xzr
  404224:	bl	401a70 <dcgettext@plt>
  404228:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  40422c:	mov	x3, x0
  404230:	add	x2, x2, #0xce7
  404234:	mov	w1, #0x1                   	// #1
  404238:	mov	w4, #0x7e3                 	// #2019
  40423c:	mov	x0, x19
  404240:	bl	401970 <__fprintf_chk@plt>
  404244:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  404248:	add	x1, x1, #0xa20
  40424c:	mov	w2, #0x5                   	// #5
  404250:	mov	x0, xzr
  404254:	bl	401a70 <dcgettext@plt>
  404258:	mov	x1, x19
  40425c:	bl	401a80 <fputs_unlocked@plt>
  404260:	cmp	x21, #0x9
  404264:	b.hi	4042b8 <__fxstatat@plt+0x27b8>  // b.pmore
  404268:	adrp	x8, 409000 <__fxstatat@plt+0x7500>
  40426c:	add	x8, x8, #0x9ff
  404270:	adr	x9, 404280 <__fxstatat@plt+0x2780>
  404274:	ldrb	w10, [x8, x21]
  404278:	add	x9, x9, x10, lsl #2
  40427c:	br	x9
  404280:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  404284:	add	x1, x1, #0xaec
  404288:	mov	w2, #0x5                   	// #5
  40428c:	mov	x0, xzr
  404290:	bl	401a70 <dcgettext@plt>
  404294:	ldr	x3, [x20]
  404298:	mov	x2, x0
  40429c:	mov	x0, x19
  4042a0:	ldp	x20, x19, [sp, #64]
  4042a4:	ldr	x21, [sp, #48]
  4042a8:	ldp	x29, x30, [sp, #32]
  4042ac:	mov	w1, #0x1                   	// #1
  4042b0:	add	sp, sp, #0x50
  4042b4:	b	401970 <__fprintf_chk@plt>
  4042b8:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4042bc:	add	x1, x1, #0xc2b
  4042c0:	b	40441c <__fxstatat@plt+0x291c>
  4042c4:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4042c8:	add	x1, x1, #0xafc
  4042cc:	mov	w2, #0x5                   	// #5
  4042d0:	mov	x0, xzr
  4042d4:	bl	401a70 <dcgettext@plt>
  4042d8:	ldp	x3, x4, [x20]
  4042dc:	mov	x2, x0
  4042e0:	mov	x0, x19
  4042e4:	ldp	x20, x19, [sp, #64]
  4042e8:	ldr	x21, [sp, #48]
  4042ec:	ldp	x29, x30, [sp, #32]
  4042f0:	mov	w1, #0x1                   	// #1
  4042f4:	add	sp, sp, #0x50
  4042f8:	b	401970 <__fprintf_chk@plt>
  4042fc:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  404300:	add	x1, x1, #0xb13
  404304:	mov	w2, #0x5                   	// #5
  404308:	mov	x0, xzr
  40430c:	bl	401a70 <dcgettext@plt>
  404310:	ldp	x3, x4, [x20]
  404314:	ldr	x5, [x20, #16]
  404318:	mov	x2, x0
  40431c:	mov	x0, x19
  404320:	ldp	x20, x19, [sp, #64]
  404324:	ldr	x21, [sp, #48]
  404328:	ldp	x29, x30, [sp, #32]
  40432c:	mov	w1, #0x1                   	// #1
  404330:	add	sp, sp, #0x50
  404334:	b	401970 <__fprintf_chk@plt>
  404338:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  40433c:	add	x1, x1, #0xb2f
  404340:	mov	w2, #0x5                   	// #5
  404344:	mov	x0, xzr
  404348:	bl	401a70 <dcgettext@plt>
  40434c:	ldp	x3, x4, [x20]
  404350:	ldp	x5, x6, [x20, #16]
  404354:	mov	x2, x0
  404358:	mov	x0, x19
  40435c:	ldp	x20, x19, [sp, #64]
  404360:	ldr	x21, [sp, #48]
  404364:	ldp	x29, x30, [sp, #32]
  404368:	mov	w1, #0x1                   	// #1
  40436c:	add	sp, sp, #0x50
  404370:	b	401970 <__fprintf_chk@plt>
  404374:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  404378:	add	x1, x1, #0xb4f
  40437c:	mov	w2, #0x5                   	// #5
  404380:	mov	x0, xzr
  404384:	bl	401a70 <dcgettext@plt>
  404388:	ldp	x3, x4, [x20]
  40438c:	ldp	x5, x6, [x20, #16]
  404390:	ldr	x7, [x20, #32]
  404394:	mov	x2, x0
  404398:	mov	x0, x19
  40439c:	ldp	x20, x19, [sp, #64]
  4043a0:	ldr	x21, [sp, #48]
  4043a4:	ldp	x29, x30, [sp, #32]
  4043a8:	mov	w1, #0x1                   	// #1
  4043ac:	add	sp, sp, #0x50
  4043b0:	b	401970 <__fprintf_chk@plt>
  4043b4:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4043b8:	add	x1, x1, #0xb73
  4043bc:	mov	w2, #0x5                   	// #5
  4043c0:	mov	x0, xzr
  4043c4:	bl	401a70 <dcgettext@plt>
  4043c8:	ldp	x3, x4, [x20]
  4043cc:	ldp	x5, x6, [x20, #16]
  4043d0:	ldp	x7, x8, [x20, #32]
  4043d4:	mov	x2, x0
  4043d8:	b	404408 <__fxstatat@plt+0x2908>
  4043dc:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4043e0:	add	x1, x1, #0xb9b
  4043e4:	mov	w2, #0x5                   	// #5
  4043e8:	mov	x0, xzr
  4043ec:	bl	401a70 <dcgettext@plt>
  4043f0:	ldr	x9, [x20, #48]
  4043f4:	ldp	x3, x4, [x20]
  4043f8:	ldp	x5, x6, [x20, #16]
  4043fc:	ldp	x7, x8, [x20, #32]
  404400:	mov	x2, x0
  404404:	str	x9, [sp, #8]
  404408:	mov	w1, #0x1                   	// #1
  40440c:	str	x8, [sp]
  404410:	b	404480 <__fxstatat@plt+0x2980>
  404414:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  404418:	add	x1, x1, #0xbf7
  40441c:	mov	w2, #0x5                   	// #5
  404420:	mov	x0, xzr
  404424:	bl	401a70 <dcgettext@plt>
  404428:	ldp	x8, x9, [x20, #56]
  40442c:	ldp	x3, x4, [x20]
  404430:	ldp	x5, x6, [x20, #16]
  404434:	ldr	x7, [x20, #32]
  404438:	ldur	q0, [x20, #40]
  40443c:	mov	x2, x0
  404440:	str	x9, [sp, #24]
  404444:	b	404474 <__fxstatat@plt+0x2974>
  404448:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  40444c:	add	x1, x1, #0xbc7
  404450:	mov	w2, #0x5                   	// #5
  404454:	mov	x0, xzr
  404458:	bl	401a70 <dcgettext@plt>
  40445c:	ldp	x3, x4, [x20]
  404460:	ldp	x5, x6, [x20, #16]
  404464:	ldr	x7, [x20, #32]
  404468:	ldur	q0, [x20, #40]
  40446c:	ldr	x8, [x20, #56]
  404470:	mov	x2, x0
  404474:	str	x8, [sp, #16]
  404478:	mov	w1, #0x1                   	// #1
  40447c:	str	q0, [sp]
  404480:	mov	x0, x19
  404484:	bl	401970 <__fprintf_chk@plt>
  404488:	ldp	x20, x19, [sp, #64]
  40448c:	ldr	x21, [sp, #48]
  404490:	ldp	x29, x30, [sp, #32]
  404494:	add	sp, sp, #0x50
  404498:	ret
  40449c:	mov	x8, xzr
  4044a0:	ldr	x9, [x4, x8, lsl #3]
  4044a4:	add	x8, x8, #0x1
  4044a8:	cbnz	x9, 4044a0 <__fxstatat@plt+0x29a0>
  4044ac:	sub	x5, x8, #0x1
  4044b0:	b	4041b0 <__fxstatat@plt+0x26b0>
  4044b4:	sub	sp, sp, #0x60
  4044b8:	stp	x29, x30, [sp, #80]
  4044bc:	ldr	w8, [x4, #24]
  4044c0:	mov	x5, xzr
  4044c4:	mov	x9, sp
  4044c8:	add	x29, sp, #0x50
  4044cc:	tbz	w8, #31, 4044f4 <__fxstatat@plt+0x29f4>
  4044d0:	add	w11, w8, #0x8
  4044d4:	cmn	w8, #0x8
  4044d8:	str	w11, [x4, #24]
  4044dc:	b.gt	4044f0 <__fxstatat@plt+0x29f0>
  4044e0:	ldr	x10, [x4, #8]
  4044e4:	add	x10, x10, w8, sxtw
  4044e8:	mov	w8, w11
  4044ec:	b	404500 <__fxstatat@plt+0x2a00>
  4044f0:	mov	w8, w11
  4044f4:	ldr	x10, [x4]
  4044f8:	add	x11, x10, #0x8
  4044fc:	str	x11, [x4]
  404500:	ldr	x10, [x10]
  404504:	str	x10, [x9, x5, lsl #3]
  404508:	cbz	x10, 404518 <__fxstatat@plt+0x2a18>
  40450c:	add	x5, x5, #0x1
  404510:	cmp	x5, #0xa
  404514:	b.ne	4044cc <__fxstatat@plt+0x29cc>  // b.any
  404518:	mov	x4, sp
  40451c:	bl	4041b0 <__fxstatat@plt+0x26b0>
  404520:	ldp	x29, x30, [sp, #80]
  404524:	add	sp, sp, #0x60
  404528:	ret
  40452c:	sub	sp, sp, #0xf0
  404530:	stp	x29, x30, [sp, #224]
  404534:	add	x29, sp, #0xe0
  404538:	mov	x8, #0xffffffffffffffe0    	// #-32
  40453c:	mov	x9, sp
  404540:	sub	x10, x29, #0x60
  404544:	movk	x8, #0xff80, lsl #32
  404548:	add	x11, x29, #0x10
  40454c:	add	x9, x9, #0x80
  404550:	add	x10, x10, #0x20
  404554:	stp	x9, x8, [x29, #-16]
  404558:	stp	x11, x10, [x29, #-32]
  40455c:	stp	x4, x5, [x29, #-96]
  404560:	stp	x6, x7, [x29, #-80]
  404564:	stp	q0, q1, [sp]
  404568:	ldp	q0, q1, [x29, #-32]
  40456c:	sub	x4, x29, #0x40
  404570:	stp	q2, q3, [sp, #32]
  404574:	stp	q4, q5, [sp, #64]
  404578:	stp	q6, q7, [sp, #96]
  40457c:	stp	q0, q1, [x29, #-64]
  404580:	bl	4044b4 <__fxstatat@plt+0x29b4>
  404584:	ldp	x29, x30, [sp, #224]
  404588:	add	sp, sp, #0xf0
  40458c:	ret
  404590:	stp	x29, x30, [sp, #-16]!
  404594:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  404598:	add	x1, x1, #0xc67
  40459c:	mov	w2, #0x5                   	// #5
  4045a0:	mov	x0, xzr
  4045a4:	mov	x29, sp
  4045a8:	bl	401a70 <dcgettext@plt>
  4045ac:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  4045b0:	mov	x1, x0
  4045b4:	add	x2, x2, #0xc7c
  4045b8:	mov	w0, #0x1                   	// #1
  4045bc:	bl	401860 <__printf_chk@plt>
  4045c0:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4045c4:	add	x1, x1, #0xc92
  4045c8:	mov	w2, #0x5                   	// #5
  4045cc:	mov	x0, xzr
  4045d0:	bl	401a70 <dcgettext@plt>
  4045d4:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  4045d8:	adrp	x3, 409000 <__fxstatat@plt+0x7500>
  4045dc:	mov	x1, x0
  4045e0:	add	x2, x2, #0x33a
  4045e4:	add	x3, x3, #0x4e1
  4045e8:	mov	w0, #0x1                   	// #1
  4045ec:	bl	401860 <__printf_chk@plt>
  4045f0:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4045f4:	add	x1, x1, #0xca6
  4045f8:	mov	w2, #0x5                   	// #5
  4045fc:	mov	x0, xzr
  404600:	bl	401a70 <dcgettext@plt>
  404604:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  404608:	ldr	x1, [x8, #688]
  40460c:	ldp	x29, x30, [sp], #16
  404610:	b	401a80 <fputs_unlocked@plt>
  404614:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404618:	udiv	x8, x8, x1
  40461c:	cmp	x8, x0
  404620:	b.cc	40462c <__fxstatat@plt+0x2b2c>  // b.lo, b.ul, b.last
  404624:	mul	x0, x1, x0
  404628:	b	404638 <__fxstatat@plt+0x2b38>
  40462c:	stp	x29, x30, [sp, #-16]!
  404630:	mov	x29, sp
  404634:	bl	404874 <__fxstatat@plt+0x2d74>
  404638:	stp	x29, x30, [sp, #-32]!
  40463c:	str	x19, [sp, #16]
  404640:	mov	x29, sp
  404644:	mov	x19, x0
  404648:	bl	401810 <malloc@plt>
  40464c:	cbz	x19, 404654 <__fxstatat@plt+0x2b54>
  404650:	cbz	x0, 404660 <__fxstatat@plt+0x2b60>
  404654:	ldr	x19, [sp, #16]
  404658:	ldp	x29, x30, [sp], #32
  40465c:	ret
  404660:	bl	404874 <__fxstatat@plt+0x2d74>
  404664:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404668:	udiv	x8, x8, x2
  40466c:	cmp	x8, x1
  404670:	b.cc	40467c <__fxstatat@plt+0x2b7c>  // b.lo, b.ul, b.last
  404674:	mul	x1, x2, x1
  404678:	b	404688 <__fxstatat@plt+0x2b88>
  40467c:	stp	x29, x30, [sp, #-16]!
  404680:	mov	x29, sp
  404684:	bl	404874 <__fxstatat@plt+0x2d74>
  404688:	stp	x29, x30, [sp, #-32]!
  40468c:	str	x19, [sp, #16]
  404690:	mov	x19, x1
  404694:	mov	x29, sp
  404698:	cbz	x0, 4046ac <__fxstatat@plt+0x2bac>
  40469c:	cbnz	x19, 4046ac <__fxstatat@plt+0x2bac>
  4046a0:	bl	4019c0 <free@plt>
  4046a4:	mov	x0, xzr
  4046a8:	b	4046bc <__fxstatat@plt+0x2bbc>
  4046ac:	mov	x1, x19
  4046b0:	bl	4018c0 <realloc@plt>
  4046b4:	cbz	x19, 4046bc <__fxstatat@plt+0x2bbc>
  4046b8:	cbz	x0, 4046c8 <__fxstatat@plt+0x2bc8>
  4046bc:	ldr	x19, [sp, #16]
  4046c0:	ldp	x29, x30, [sp], #32
  4046c4:	ret
  4046c8:	bl	404874 <__fxstatat@plt+0x2d74>
  4046cc:	stp	x29, x30, [sp, #-16]!
  4046d0:	ldr	x9, [x1]
  4046d4:	mov	x29, sp
  4046d8:	cbz	x0, 4046fc <__fxstatat@plt+0x2bfc>
  4046dc:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  4046e0:	movk	x8, #0x5554
  4046e4:	udiv	x8, x8, x2
  4046e8:	cmp	x8, x9
  4046ec:	b.ls	404734 <__fxstatat@plt+0x2c34>  // b.plast
  4046f0:	add	x8, x9, x9, lsr #1
  4046f4:	add	x9, x8, #0x1
  4046f8:	b	404720 <__fxstatat@plt+0x2c20>
  4046fc:	cbnz	x9, 404710 <__fxstatat@plt+0x2c10>
  404700:	mov	w8, #0x80                  	// #128
  404704:	udiv	x8, x8, x2
  404708:	cmp	x2, #0x80
  40470c:	cinc	x9, x8, hi  // hi = pmore
  404710:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404714:	udiv	x8, x8, x2
  404718:	cmp	x8, x9
  40471c:	b.cc	404734 <__fxstatat@plt+0x2c34>  // b.lo, b.ul, b.last
  404720:	mul	x8, x9, x2
  404724:	str	x9, [x1]
  404728:	mov	x1, x8
  40472c:	ldp	x29, x30, [sp], #16
  404730:	b	404688 <__fxstatat@plt+0x2b88>
  404734:	bl	404874 <__fxstatat@plt+0x2d74>
  404738:	b	404638 <__fxstatat@plt+0x2b38>
  40473c:	stp	x29, x30, [sp, #-16]!
  404740:	ldr	x8, [x1]
  404744:	mov	x29, sp
  404748:	cbz	x0, 404768 <__fxstatat@plt+0x2c68>
  40474c:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  404750:	movk	x9, #0x5554
  404754:	cmp	x8, x9
  404758:	b.cs	404770 <__fxstatat@plt+0x2c70>  // b.hs, b.nlast
  40475c:	add	x8, x8, x8, lsr #1
  404760:	add	x8, x8, #0x1
  404764:	b	404778 <__fxstatat@plt+0x2c78>
  404768:	cbz	x8, 404774 <__fxstatat@plt+0x2c74>
  40476c:	tbz	x8, #63, 404778 <__fxstatat@plt+0x2c78>
  404770:	bl	404874 <__fxstatat@plt+0x2d74>
  404774:	mov	w8, #0x80                  	// #128
  404778:	str	x8, [x1]
  40477c:	mov	x1, x8
  404780:	ldp	x29, x30, [sp], #16
  404784:	b	404688 <__fxstatat@plt+0x2b88>
  404788:	stp	x29, x30, [sp, #-32]!
  40478c:	stp	x20, x19, [sp, #16]
  404790:	mov	x29, sp
  404794:	mov	x19, x0
  404798:	bl	404638 <__fxstatat@plt+0x2b38>
  40479c:	mov	w1, wzr
  4047a0:	mov	x2, x19
  4047a4:	mov	x20, x0
  4047a8:	bl	401880 <memset@plt>
  4047ac:	mov	x0, x20
  4047b0:	ldp	x20, x19, [sp, #16]
  4047b4:	ldp	x29, x30, [sp], #32
  4047b8:	ret
  4047bc:	stp	x29, x30, [sp, #-16]!
  4047c0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4047c4:	udiv	x8, x8, x1
  4047c8:	cmp	x8, x0
  4047cc:	mov	x29, sp
  4047d0:	b.cc	4047e4 <__fxstatat@plt+0x2ce4>  // b.lo, b.ul, b.last
  4047d4:	bl	404944 <__fxstatat@plt+0x2e44>
  4047d8:	cbz	x0, 4047e4 <__fxstatat@plt+0x2ce4>
  4047dc:	ldp	x29, x30, [sp], #16
  4047e0:	ret
  4047e4:	bl	404874 <__fxstatat@plt+0x2d74>
  4047e8:	stp	x29, x30, [sp, #-48]!
  4047ec:	stp	x20, x19, [sp, #32]
  4047f0:	mov	x20, x0
  4047f4:	mov	x0, x1
  4047f8:	str	x21, [sp, #16]
  4047fc:	mov	x29, sp
  404800:	mov	x19, x1
  404804:	bl	404638 <__fxstatat@plt+0x2b38>
  404808:	mov	x1, x20
  40480c:	mov	x2, x19
  404810:	mov	x21, x0
  404814:	bl	4016f0 <memcpy@plt>
  404818:	mov	x0, x21
  40481c:	ldp	x20, x19, [sp, #32]
  404820:	ldr	x21, [sp, #16]
  404824:	ldp	x29, x30, [sp], #48
  404828:	ret
  40482c:	stp	x29, x30, [sp, #-48]!
  404830:	str	x21, [sp, #16]
  404834:	stp	x20, x19, [sp, #32]
  404838:	mov	x29, sp
  40483c:	mov	x19, x0
  404840:	bl	401730 <strlen@plt>
  404844:	add	x20, x0, #0x1
  404848:	mov	x0, x20
  40484c:	bl	404638 <__fxstatat@plt+0x2b38>
  404850:	mov	x1, x19
  404854:	mov	x2, x20
  404858:	mov	x21, x0
  40485c:	bl	4016f0 <memcpy@plt>
  404860:	mov	x0, x21
  404864:	ldp	x20, x19, [sp, #32]
  404868:	ldr	x21, [sp, #16]
  40486c:	ldp	x29, x30, [sp], #48
  404870:	ret
  404874:	stp	x29, x30, [sp, #-32]!
  404878:	str	x19, [sp, #16]
  40487c:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  404880:	ldr	w19, [x8, #560]
  404884:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  404888:	add	x1, x1, #0xd16
  40488c:	mov	w2, #0x5                   	// #5
  404890:	mov	x0, xzr
  404894:	mov	x29, sp
  404898:	bl	401a70 <dcgettext@plt>
  40489c:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  4048a0:	mov	x3, x0
  4048a4:	add	x2, x2, #0x845
  4048a8:	mov	w0, w19
  4048ac:	mov	w1, wzr
  4048b0:	bl	401770 <error@plt>
  4048b4:	bl	401920 <abort@plt>
  4048b8:	stp	x29, x30, [sp, #-16]!
  4048bc:	orr	w1, w1, #0x200
  4048c0:	mov	x29, sp
  4048c4:	bl	404990 <__fxstatat@plt+0x2e90>
  4048c8:	cbz	x0, 4048d4 <__fxstatat@plt+0x2dd4>
  4048cc:	ldp	x29, x30, [sp], #16
  4048d0:	ret
  4048d4:	bl	401ad0 <__errno_location@plt>
  4048d8:	ldr	w8, [x0]
  4048dc:	cmp	w8, #0x16
  4048e0:	b.ne	404904 <__fxstatat@plt+0x2e04>  // b.any
  4048e4:	adrp	x0, 409000 <__fxstatat@plt+0x7500>
  4048e8:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4048ec:	adrp	x3, 409000 <__fxstatat@plt+0x7500>
  4048f0:	add	x0, x0, #0xd27
  4048f4:	add	x1, x1, #0xd37
  4048f8:	add	x3, x3, #0xd42
  4048fc:	mov	w2, #0x29                  	// #41
  404900:	bl	401ac0 <__assert_fail@plt>
  404904:	bl	404874 <__fxstatat@plt+0x2d74>
  404908:	ldr	w8, [x0, #72]
  40490c:	mov	w9, #0x11                  	// #17
  404910:	and	w8, w8, w9
  404914:	cmp	w8, #0x10
  404918:	b.eq	404934 <__fxstatat@plt+0x2e34>  // b.none
  40491c:	cmp	w8, #0x11
  404920:	b.ne	40493c <__fxstatat@plt+0x2e3c>  // b.any
  404924:	ldr	x8, [x1, #88]
  404928:	cmp	x8, #0x0
  40492c:	cset	w0, ne  // ne = any
  404930:	ret
  404934:	mov	w0, #0x1                   	// #1
  404938:	ret
  40493c:	mov	w0, wzr
  404940:	ret
  404944:	mov	x8, x1
  404948:	mov	w1, #0x1                   	// #1
  40494c:	mov	w9, #0x1                   	// #1
  404950:	cbz	x0, 404988 <__fxstatat@plt+0x2e88>
  404954:	cbz	x8, 404988 <__fxstatat@plt+0x2e88>
  404958:	umulh	x10, x8, x0
  40495c:	mov	x1, x8
  404960:	mov	x9, x0
  404964:	cbz	x10, 404988 <__fxstatat@plt+0x2e88>
  404968:	stp	x29, x30, [sp, #-16]!
  40496c:	mov	x29, sp
  404970:	bl	401ad0 <__errno_location@plt>
  404974:	mov	w8, #0xc                   	// #12
  404978:	str	w8, [x0]
  40497c:	mov	x0, xzr
  404980:	ldp	x29, x30, [sp], #16
  404984:	ret
  404988:	mov	x0, x9
  40498c:	b	401890 <calloc@plt>
  404990:	stp	x29, x30, [sp, #-96]!
  404994:	cmp	w1, #0x1, lsl #12
  404998:	stp	x28, x27, [sp, #16]
  40499c:	stp	x26, x25, [sp, #32]
  4049a0:	stp	x24, x23, [sp, #48]
  4049a4:	stp	x22, x21, [sp, #64]
  4049a8:	stp	x20, x19, [sp, #80]
  4049ac:	mov	x29, sp
  4049b0:	b.cs	404a58 <__fxstatat@plt+0x2f58>  // b.hs, b.nlast
  4049b4:	mov	w8, #0x204                 	// #516
  4049b8:	mov	w21, w1
  4049bc:	bics	wzr, w8, w1
  4049c0:	b.eq	404a58 <__fxstatat@plt+0x2f58>  // b.none
  4049c4:	mov	w8, #0x12                  	// #18
  4049c8:	tst	w21, w8
  4049cc:	b.eq	404a58 <__fxstatat@plt+0x2f58>  // b.none
  4049d0:	mov	x22, x0
  4049d4:	mov	w0, #0x80                  	// #128
  4049d8:	mov	x20, x2
  4049dc:	bl	401810 <malloc@plt>
  4049e0:	mov	x19, x0
  4049e4:	cbz	x0, 404a68 <__fxstatat@plt+0x2f68>
  4049e8:	and	w8, w21, #0xfffffdff
  4049ec:	tst	w21, #0x2
  4049f0:	orr	w8, w8, #0x4
  4049f4:	movi	v0.2d, #0x0
  4049f8:	csel	w8, w21, w8, eq  // eq = none
  4049fc:	stp	q0, q0, [x19, #64]
  404a00:	str	w8, [x19, #72]
  404a04:	mov	w8, #0xffffff9c            	// #-100
  404a08:	stp	q0, q0, [x19, #96]
  404a0c:	stp	q0, q0, [x19, #32]
  404a10:	stp	q0, q0, [x19]
  404a14:	str	x20, [x19, #64]
  404a18:	str	w8, [x19, #44]
  404a1c:	ldr	x8, [x22]
  404a20:	cbz	x8, 404a88 <__fxstatat@plt+0x2f88>
  404a24:	mov	x23, xzr
  404a28:	add	x24, x22, #0x8
  404a2c:	mov	x0, x8
  404a30:	bl	401730 <strlen@plt>
  404a34:	ldr	x8, [x24], #8
  404a38:	cmp	x0, x23
  404a3c:	csel	x23, x0, x23, hi  // hi = pmore
  404a40:	cbnz	x8, 404a2c <__fxstatat@plt+0x2f2c>
  404a44:	add	x8, x23, #0x1
  404a48:	cmp	x8, #0x1, lsl #12
  404a4c:	mov	w8, #0x1000                	// #4096
  404a50:	csinc	x1, x8, x23, ls  // ls = plast
  404a54:	b	404a8c <__fxstatat@plt+0x2f8c>
  404a58:	bl	401ad0 <__errno_location@plt>
  404a5c:	mov	w8, #0x16                  	// #22
  404a60:	mov	x19, xzr
  404a64:	str	w8, [x0]
  404a68:	mov	x0, x19
  404a6c:	ldp	x20, x19, [sp, #80]
  404a70:	ldp	x22, x21, [sp, #64]
  404a74:	ldp	x24, x23, [sp, #48]
  404a78:	ldp	x26, x25, [sp, #32]
  404a7c:	ldp	x28, x27, [sp, #16]
  404a80:	ldp	x29, x30, [sp], #96
  404a84:	ret
  404a88:	mov	w1, #0x1000                	// #4096
  404a8c:	mov	x0, x19
  404a90:	bl	404cac <__fxstatat@plt+0x31ac>
  404a94:	tbz	w0, #0, 404c9c <__fxstatat@plt+0x319c>
  404a98:	ldr	x8, [x22]
  404a9c:	cbz	x8, 404ad0 <__fxstatat@plt+0x2fd0>
  404aa0:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  404aa4:	add	x1, x1, #0x2af
  404aa8:	mov	x0, x19
  404aac:	mov	x2, xzr
  404ab0:	bl	404d28 <__fxstatat@plt+0x3228>
  404ab4:	cbz	x0, 404c94 <__fxstatat@plt+0x3194>
  404ab8:	mov	x23, x0
  404abc:	mov	x8, #0xffffffffffffffff    	// #-1
  404ac0:	mov	w9, #0xffffffff            	// #-1
  404ac4:	str	x8, [x0, #88]
  404ac8:	str	w9, [x0, #104]
  404acc:	b	404ad4 <__fxstatat@plt+0x2fd4>
  404ad0:	mov	x23, xzr
  404ad4:	cbz	x20, 404ae4 <__fxstatat@plt+0x2fe4>
  404ad8:	ldrb	w8, [x19, #73]
  404adc:	ubfx	w8, w8, #2, #1
  404ae0:	b	404ae8 <__fxstatat@plt+0x2fe8>
  404ae4:	mov	w8, #0x1                   	// #1
  404ae8:	ldr	x26, [x22]
  404aec:	cbz	x26, 404bd8 <__fxstatat@plt+0x30d8>
  404af0:	mov	x24, xzr
  404af4:	mov	x27, xzr
  404af8:	mov	x25, xzr
  404afc:	eor	w28, w8, #0x1
  404b00:	mov	x0, x26
  404b04:	bl	401730 <strlen@plt>
  404b08:	mov	x2, x0
  404b0c:	tbnz	w21, #11, 404b48 <__fxstatat@plt+0x3048>
  404b10:	cmp	x2, #0x3
  404b14:	b.cc	404b48 <__fxstatat@plt+0x3048>  // b.lo, b.ul, b.last
  404b18:	add	x8, x2, x26
  404b1c:	ldurb	w8, [x8, #-1]
  404b20:	cmp	w8, #0x2f
  404b24:	b.ne	404b48 <__fxstatat@plt+0x3048>  // b.any
  404b28:	sub	x8, x26, #0x2
  404b2c:	ldrb	w9, [x8, x2]
  404b30:	cmp	w9, #0x2f
  404b34:	b.ne	404b48 <__fxstatat@plt+0x3048>  // b.any
  404b38:	sub	x2, x2, #0x1
  404b3c:	cmp	x2, #0x1
  404b40:	b.hi	404b2c <__fxstatat@plt+0x302c>  // b.pmore
  404b44:	mov	w2, #0x1                   	// #1
  404b48:	mov	x0, x19
  404b4c:	mov	x1, x26
  404b50:	bl	404d28 <__fxstatat@plt+0x3228>
  404b54:	cbz	x0, 404c84 <__fxstatat@plt+0x3184>
  404b58:	cmp	x24, #0x0
  404b5c:	cset	w9, eq  // eq = none
  404b60:	mov	x26, x0
  404b64:	add	x8, x0, #0xf8
  404b68:	orr	w9, w28, w9
  404b6c:	str	xzr, [x0, #88]
  404b70:	str	x23, [x0, #8]
  404b74:	str	x8, [x0, #48]
  404b78:	tbnz	w9, #0, 404b8c <__fxstatat@plt+0x308c>
  404b7c:	mov	w8, #0x2                   	// #2
  404b80:	str	x8, [x26, #168]
  404b84:	mov	w0, #0xb                   	// #11
  404b88:	b	404b9c <__fxstatat@plt+0x309c>
  404b8c:	mov	x0, x19
  404b90:	mov	x1, x26
  404b94:	mov	w2, wzr
  404b98:	bl	404db0 <__fxstatat@plt+0x32b0>
  404b9c:	strh	w0, [x26, #108]
  404ba0:	cbz	x20, 404bb0 <__fxstatat@plt+0x30b0>
  404ba4:	str	x24, [x26, #16]
  404ba8:	mov	x24, x26
  404bac:	b	404bc0 <__fxstatat@plt+0x30c0>
  404bb0:	str	xzr, [x26, #16]
  404bb4:	cbz	x24, 404bd0 <__fxstatat@plt+0x30d0>
  404bb8:	str	x26, [x27, #16]
  404bbc:	mov	x27, x26
  404bc0:	ldr	x26, [x22, #8]!
  404bc4:	add	x25, x25, #0x1
  404bc8:	cbnz	x26, 404b00 <__fxstatat@plt+0x3000>
  404bcc:	b	404be0 <__fxstatat@plt+0x30e0>
  404bd0:	mov	x27, x26
  404bd4:	b	404ba8 <__fxstatat@plt+0x30a8>
  404bd8:	mov	x24, xzr
  404bdc:	b	404c00 <__fxstatat@plt+0x3100>
  404be0:	cbz	x20, 404c00 <__fxstatat@plt+0x3100>
  404be4:	cmp	x25, #0x2
  404be8:	b.cc	404c00 <__fxstatat@plt+0x3100>  // b.lo, b.ul, b.last
  404bec:	mov	x0, x19
  404bf0:	mov	x1, x24
  404bf4:	mov	x2, x25
  404bf8:	bl	404f28 <__fxstatat@plt+0x3428>
  404bfc:	mov	x24, x0
  404c00:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  404c04:	add	x1, x1, #0x2af
  404c08:	mov	x0, x19
  404c0c:	mov	x2, xzr
  404c10:	bl	404d28 <__fxstatat@plt+0x3228>
  404c14:	str	x0, [x19]
  404c18:	cbz	x0, 404c84 <__fxstatat@plt+0x3184>
  404c1c:	str	x24, [x0, #16]
  404c20:	ldr	x8, [x19]
  404c24:	mov	w9, #0x9                   	// #9
  404c28:	mov	w10, #0x1                   	// #1
  404c2c:	mov	x0, x19
  404c30:	strh	w9, [x8, #108]
  404c34:	str	x10, [x8, #88]
  404c38:	bl	40500c <__fxstatat@plt+0x350c>
  404c3c:	tbz	w0, #0, 404c84 <__fxstatat@plt+0x3184>
  404c40:	ldrh	w8, [x19, #72]
  404c44:	mov	w9, #0x204                 	// #516
  404c48:	tst	w8, w9
  404c4c:	b.ne	404c74 <__fxstatat@plt+0x3174>  // b.any
  404c50:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  404c54:	add	x1, x1, #0xd91
  404c58:	mov	x0, x19
  404c5c:	bl	405080 <__fxstatat@plt+0x3580>
  404c60:	str	w0, [x19, #40]
  404c64:	tbz	w0, #31, 404c74 <__fxstatat@plt+0x3174>
  404c68:	ldr	w8, [x19, #72]
  404c6c:	orr	w8, w8, #0x4
  404c70:	str	w8, [x19, #72]
  404c74:	add	x0, x19, #0x60
  404c78:	mov	w1, #0xffffffff            	// #-1
  404c7c:	bl	407cbc <__fxstatat@plt+0x61bc>
  404c80:	b	404a68 <__fxstatat@plt+0x2f68>
  404c84:	mov	x0, x24
  404c88:	bl	4050ac <__fxstatat@plt+0x35ac>
  404c8c:	mov	x0, x23
  404c90:	bl	4019c0 <free@plt>
  404c94:	ldr	x0, [x19, #32]
  404c98:	bl	4019c0 <free@plt>
  404c9c:	mov	x0, x19
  404ca0:	bl	4019c0 <free@plt>
  404ca4:	mov	x19, xzr
  404ca8:	b	404a68 <__fxstatat@plt+0x2f68>
  404cac:	stp	x29, x30, [sp, #-32]!
  404cb0:	ldr	x8, [x0, #48]
  404cb4:	add	x9, x1, #0x100
  404cb8:	str	x19, [sp, #16]
  404cbc:	mov	x19, x0
  404cc0:	adds	x1, x9, x8
  404cc4:	mov	x29, sp
  404cc8:	b.cc	404cf0 <__fxstatat@plt+0x31f0>  // b.lo, b.ul, b.last
  404ccc:	ldr	x0, [x19, #32]
  404cd0:	bl	4019c0 <free@plt>
  404cd4:	str	xzr, [x19, #32]
  404cd8:	bl	401ad0 <__errno_location@plt>
  404cdc:	mov	x8, x0
  404ce0:	mov	w9, #0x24                  	// #36
  404ce4:	mov	w0, wzr
  404ce8:	str	w9, [x8]
  404cec:	b	404d1c <__fxstatat@plt+0x321c>
  404cf0:	ldr	x0, [x19, #32]
  404cf4:	str	x1, [x19, #48]
  404cf8:	bl	4018c0 <realloc@plt>
  404cfc:	cbz	x0, 404d0c <__fxstatat@plt+0x320c>
  404d00:	str	x0, [x19, #32]
  404d04:	mov	w0, #0x1                   	// #1
  404d08:	b	404d1c <__fxstatat@plt+0x321c>
  404d0c:	ldr	x0, [x19, #32]
  404d10:	bl	4019c0 <free@plt>
  404d14:	mov	w0, wzr
  404d18:	str	xzr, [x19, #32]
  404d1c:	ldr	x19, [sp, #16]
  404d20:	ldp	x29, x30, [sp], #32
  404d24:	ret
  404d28:	stp	x29, x30, [sp, #-64]!
  404d2c:	add	x8, x2, #0x100
  404d30:	stp	x20, x19, [sp, #48]
  404d34:	mov	x20, x0
  404d38:	and	x0, x8, #0xfffffffffffffff8
  404d3c:	str	x23, [sp, #16]
  404d40:	stp	x22, x21, [sp, #32]
  404d44:	mov	x29, sp
  404d48:	mov	x21, x2
  404d4c:	mov	x22, x1
  404d50:	bl	401810 <malloc@plt>
  404d54:	mov	x19, x0
  404d58:	cbz	x0, 404d98 <__fxstatat@plt+0x3298>
  404d5c:	add	x23, x19, #0xf8
  404d60:	mov	x0, x23
  404d64:	mov	x1, x22
  404d68:	mov	x2, x21
  404d6c:	bl	4016f0 <memcpy@plt>
  404d70:	strb	wzr, [x23, x21]
  404d74:	str	x21, [x19, #96]
  404d78:	str	x20, [x19, #80]
  404d7c:	ldr	x9, [x20, #32]
  404d80:	mov	w8, #0x30000               	// #196608
  404d84:	str	wzr, [x19, #64]
  404d88:	stur	w8, [x19, #110]
  404d8c:	stp	xzr, xzr, [x19, #24]
  404d90:	str	x9, [x19, #56]
  404d94:	str	xzr, [x19, #40]
  404d98:	mov	x0, x19
  404d9c:	ldp	x20, x19, [sp, #48]
  404da0:	ldp	x22, x21, [sp, #32]
  404da4:	ldr	x23, [sp, #16]
  404da8:	ldp	x29, x30, [sp], #64
  404dac:	ret
  404db0:	stp	x29, x30, [sp, #-48]!
  404db4:	stp	x20, x19, [sp, #32]
  404db8:	ldr	x9, [x1, #88]
  404dbc:	ldr	w8, [x0, #72]
  404dc0:	str	x21, [sp, #16]
  404dc4:	mov	x19, x1
  404dc8:	mov	x21, x0
  404dcc:	mov	x29, sp
  404dd0:	cbnz	x9, 404ddc <__fxstatat@plt+0x32dc>
  404dd4:	and	w9, w8, #0x1
  404dd8:	orr	w2, w9, w2
  404ddc:	add	x20, x19, #0x78
  404de0:	tbnz	w2, #0, 404e0c <__fxstatat@plt+0x330c>
  404de4:	tbnz	w8, #1, 404e0c <__fxstatat@plt+0x330c>
  404de8:	ldr	w0, [x21, #44]
  404dec:	ldr	x1, [x19, #48]
  404df0:	mov	w3, #0x100                 	// #256
  404df4:	mov	x2, x20
  404df8:	bl	408960 <__fxstatat@plt+0x6e60>
  404dfc:	cbz	w0, 404e70 <__fxstatat@plt+0x3370>
  404e00:	bl	401ad0 <__errno_location@plt>
  404e04:	mov	x21, x0
  404e08:	b	404e40 <__fxstatat@plt+0x3340>
  404e0c:	ldr	x0, [x19, #48]
  404e10:	mov	x1, x20
  404e14:	bl	408930 <__fxstatat@plt+0x6e30>
  404e18:	cbz	w0, 404e70 <__fxstatat@plt+0x3370>
  404e1c:	bl	401ad0 <__errno_location@plt>
  404e20:	ldr	w8, [x0]
  404e24:	cmp	w8, #0x2
  404e28:	b.ne	404e44 <__fxstatat@plt+0x3344>  // b.any
  404e2c:	mov	x21, x0
  404e30:	ldr	x0, [x19, #48]
  404e34:	mov	x1, x20
  404e38:	bl	408950 <__fxstatat@plt+0x6e50>
  404e3c:	cbz	w0, 404f08 <__fxstatat@plt+0x3408>
  404e40:	ldr	w8, [x21]
  404e44:	movi	v0.2d, #0x0
  404e48:	str	w8, [x19, #64]
  404e4c:	stp	q0, q0, [x20, #96]
  404e50:	stp	q0, q0, [x20, #64]
  404e54:	stp	q0, q0, [x20, #32]
  404e58:	stp	q0, q0, [x20]
  404e5c:	mov	w0, #0xa                   	// #10
  404e60:	ldp	x20, x19, [sp, #32]
  404e64:	ldr	x21, [sp, #16]
  404e68:	ldp	x29, x30, [sp], #48
  404e6c:	ret
  404e70:	ldr	w8, [x19, #136]
  404e74:	and	w8, w8, #0xf000
  404e78:	cmp	w8, #0xa, lsl #12
  404e7c:	b.eq	404ec4 <__fxstatat@plt+0x33c4>  // b.none
  404e80:	cmp	w8, #0x8, lsl #12
  404e84:	b.eq	404ebc <__fxstatat@plt+0x33bc>  // b.none
  404e88:	cmp	w8, #0x4, lsl #12
  404e8c:	b.ne	404ecc <__fxstatat@plt+0x33cc>  // b.any
  404e90:	ldr	w8, [x19, #140]
  404e94:	cmp	w8, #0x2
  404e98:	b.cc	404ed4 <__fxstatat@plt+0x33d4>  // b.lo, b.ul, b.last
  404e9c:	ldr	x9, [x19, #88]
  404ea0:	cmp	x9, #0x1
  404ea4:	b.lt	404ed4 <__fxstatat@plt+0x33d4>  // b.tstop
  404ea8:	ldr	w9, [x21, #72]
  404eac:	mov	w10, #0x2                   	// #2
  404eb0:	bic	w9, w10, w9, lsr #4
  404eb4:	sub	w8, w8, w9
  404eb8:	b	404ed8 <__fxstatat@plt+0x33d8>
  404ebc:	mov	w0, #0x8                   	// #8
  404ec0:	b	404e60 <__fxstatat@plt+0x3360>
  404ec4:	mov	w0, #0xc                   	// #12
  404ec8:	b	404e60 <__fxstatat@plt+0x3360>
  404ecc:	mov	w0, #0x3                   	// #3
  404ed0:	b	404e60 <__fxstatat@plt+0x3360>
  404ed4:	mov	w8, #0xffffffff            	// #-1
  404ed8:	ldrb	w9, [x19, #248]
  404edc:	str	w8, [x19, #104]
  404ee0:	cmp	w9, #0x2e
  404ee4:	b.ne	404f00 <__fxstatat@plt+0x3400>  // b.any
  404ee8:	ldrb	w8, [x19, #249]
  404eec:	cbz	w8, 404f14 <__fxstatat@plt+0x3414>
  404ef0:	cmp	w8, #0x2e
  404ef4:	b.ne	404f00 <__fxstatat@plt+0x3400>  // b.any
  404ef8:	ldrb	w8, [x19, #250]
  404efc:	cbz	w8, 404f14 <__fxstatat@plt+0x3414>
  404f00:	mov	w0, #0x1                   	// #1
  404f04:	b	404e60 <__fxstatat@plt+0x3360>
  404f08:	str	wzr, [x21]
  404f0c:	mov	w0, #0xd                   	// #13
  404f10:	b	404e60 <__fxstatat@plt+0x3360>
  404f14:	ldr	x8, [x19, #88]
  404f18:	cmp	x8, #0x0
  404f1c:	mov	w8, #0x5                   	// #5
  404f20:	csinc	w0, w8, wzr, ne  // ne = any
  404f24:	b	404e60 <__fxstatat@plt+0x3360>
  404f28:	stp	x29, x30, [sp, #-48]!
  404f2c:	stp	x22, x21, [sp, #16]
  404f30:	stp	x20, x19, [sp, #32]
  404f34:	ldp	x8, x22, [x0, #56]
  404f38:	mov	x21, x0
  404f3c:	mov	x20, x2
  404f40:	mov	x19, x1
  404f44:	cmp	x8, x2
  404f48:	mov	x29, sp
  404f4c:	b.cs	404f7c <__fxstatat@plt+0x347c>  // b.hs, b.nlast
  404f50:	add	x8, x20, #0x28
  404f54:	lsr	x9, x8, #61
  404f58:	str	x8, [x21, #56]
  404f5c:	cbnz	x9, 404fe8 <__fxstatat@plt+0x34e8>
  404f60:	ldr	x0, [x21, #16]
  404f64:	lsl	x1, x8, #3
  404f68:	bl	4018c0 <realloc@plt>
  404f6c:	cbz	x0, 404fe8 <__fxstatat@plt+0x34e8>
  404f70:	str	x0, [x21, #16]
  404f74:	cbnz	x19, 404f84 <__fxstatat@plt+0x3484>
  404f78:	b	404f94 <__fxstatat@plt+0x3494>
  404f7c:	ldr	x0, [x21, #16]
  404f80:	cbz	x19, 404f94 <__fxstatat@plt+0x3494>
  404f84:	str	x19, [x0], #8
  404f88:	ldr	x19, [x19, #16]
  404f8c:	cbnz	x19, 404f84 <__fxstatat@plt+0x3484>
  404f90:	ldr	x0, [x21, #16]
  404f94:	mov	w2, #0x8                   	// #8
  404f98:	mov	x1, x20
  404f9c:	mov	x3, x22
  404fa0:	bl	4017b0 <qsort@plt>
  404fa4:	ldr	x8, [x21, #16]
  404fa8:	cmp	x20, #0x1
  404fac:	ldr	x19, [x8]
  404fb0:	mov	x9, x19
  404fb4:	b.eq	404fe0 <__fxstatat@plt+0x34e0>  // b.none
  404fb8:	ldr	x10, [x8, #8]!
  404fbc:	subs	x9, x20, #0x2
  404fc0:	str	x10, [x19, #16]
  404fc4:	b.eq	404fdc <__fxstatat@plt+0x34dc>  // b.none
  404fc8:	ldr	x10, [x8]
  404fcc:	ldr	x11, [x8, #8]!
  404fd0:	subs	x9, x9, #0x1
  404fd4:	str	x11, [x10, #16]
  404fd8:	b.ne	404fc8 <__fxstatat@plt+0x34c8>  // b.any
  404fdc:	ldr	x9, [x8]
  404fe0:	str	xzr, [x9, #16]
  404fe4:	b	404ff8 <__fxstatat@plt+0x34f8>
  404fe8:	ldr	x0, [x21, #16]
  404fec:	bl	4019c0 <free@plt>
  404ff0:	str	xzr, [x21, #16]
  404ff4:	str	xzr, [x21, #56]
  404ff8:	mov	x0, x19
  404ffc:	ldp	x20, x19, [sp, #32]
  405000:	ldp	x22, x21, [sp, #16]
  405004:	ldp	x29, x30, [sp], #48
  405008:	ret
  40500c:	stp	x29, x30, [sp, #-32]!
  405010:	ldrh	w8, [x0, #72]
  405014:	mov	w9, #0x102                 	// #258
  405018:	str	x19, [sp, #16]
  40501c:	mov	x19, x0
  405020:	tst	w8, w9
  405024:	mov	x29, sp
  405028:	b.eq	40505c <__fxstatat@plt+0x355c>  // b.none
  40502c:	adrp	x2, 406000 <__fxstatat@plt+0x4500>
  405030:	adrp	x3, 406000 <__fxstatat@plt+0x4500>
  405034:	adrp	x4, 401000 <mbrtowc@plt-0x6e0>
  405038:	add	x2, x2, #0x618
  40503c:	add	x3, x3, #0x628
  405040:	add	x4, x4, #0x9c0
  405044:	mov	w0, #0x1f                  	// #31
  405048:	mov	x1, xzr
  40504c:	bl	407304 <__fxstatat@plt+0x5804>
  405050:	str	x0, [x19, #88]
  405054:	cbnz	x0, 405070 <__fxstatat@plt+0x3570>
  405058:	b	405074 <__fxstatat@plt+0x3574>
  40505c:	mov	w0, #0x20                  	// #32
  405060:	bl	401810 <malloc@plt>
  405064:	str	x0, [x19, #88]
  405068:	cbz	x0, 405074 <__fxstatat@plt+0x3574>
  40506c:	bl	406cd0 <__fxstatat@plt+0x51d0>
  405070:	mov	w0, #0x1                   	// #1
  405074:	ldr	x19, [sp, #16]
  405078:	ldp	x29, x30, [sp], #32
  40507c:	ret
  405080:	ldr	w8, [x0, #72]
  405084:	mov	w2, #0x4900                	// #18688
  405088:	movk	w2, #0x8, lsl #16
  40508c:	lsr	w9, w8, #4
  405090:	bfi	w2, w9, #15, #1
  405094:	tbnz	w8, #9, 4050a4 <__fxstatat@plt+0x35a4>
  405098:	mov	x0, x1
  40509c:	mov	w1, w2
  4050a0:	b	406d88 <__fxstatat@plt+0x5288>
  4050a4:	ldr	w0, [x0, #44]
  4050a8:	b	407e30 <__fxstatat@plt+0x6330>
  4050ac:	stp	x29, x30, [sp, #-32]!
  4050b0:	stp	x20, x19, [sp, #16]
  4050b4:	mov	x29, sp
  4050b8:	cbz	x0, 4050dc <__fxstatat@plt+0x35dc>
  4050bc:	mov	x19, x0
  4050c0:	ldp	x20, x0, [x19, #16]
  4050c4:	cbz	x0, 4050cc <__fxstatat@plt+0x35cc>
  4050c8:	bl	4018d0 <closedir@plt>
  4050cc:	mov	x0, x19
  4050d0:	bl	4019c0 <free@plt>
  4050d4:	mov	x19, x20
  4050d8:	cbnz	x20, 4050c0 <__fxstatat@plt+0x35c0>
  4050dc:	ldp	x20, x19, [sp, #16]
  4050e0:	ldp	x29, x30, [sp], #32
  4050e4:	ret
  4050e8:	stp	x29, x30, [sp, #-32]!
  4050ec:	stp	x20, x19, [sp, #16]
  4050f0:	mov	x19, x0
  4050f4:	ldr	x0, [x0]
  4050f8:	mov	x29, sp
  4050fc:	cbz	x0, 405134 <__fxstatat@plt+0x3634>
  405100:	ldr	x8, [x0, #88]
  405104:	tbnz	x8, #63, 405128 <__fxstatat@plt+0x3628>
  405108:	ldr	x20, [x0, #16]
  40510c:	cbnz	x20, 405114 <__fxstatat@plt+0x3614>
  405110:	ldr	x20, [x0, #8]
  405114:	bl	4019c0 <free@plt>
  405118:	ldr	x8, [x20, #88]
  40511c:	mov	x0, x20
  405120:	tbz	x8, #63, 405108 <__fxstatat@plt+0x3608>
  405124:	b	40512c <__fxstatat@plt+0x362c>
  405128:	mov	x20, x0
  40512c:	mov	x0, x20
  405130:	bl	4019c0 <free@plt>
  405134:	ldr	x0, [x19, #8]
  405138:	cbz	x0, 405140 <__fxstatat@plt+0x3640>
  40513c:	bl	4050ac <__fxstatat@plt+0x35ac>
  405140:	ldr	x0, [x19, #16]
  405144:	bl	4019c0 <free@plt>
  405148:	ldr	x0, [x19, #32]
  40514c:	bl	4019c0 <free@plt>
  405150:	ldr	w8, [x19, #72]
  405154:	tbnz	w8, #9, 405174 <__fxstatat@plt+0x3674>
  405158:	tbnz	w8, #2, 405184 <__fxstatat@plt+0x3684>
  40515c:	ldr	w0, [x19, #40]
  405160:	bl	401780 <fchdir@plt>
  405164:	cbz	w0, 40518c <__fxstatat@plt+0x368c>
  405168:	bl	401ad0 <__errno_location@plt>
  40516c:	ldr	w20, [x0]
  405170:	b	405190 <__fxstatat@plt+0x3690>
  405174:	ldr	w0, [x19, #44]
  405178:	tbnz	w0, #31, 405184 <__fxstatat@plt+0x3684>
  40517c:	bl	4018e0 <close@plt>
  405180:	cbnz	w0, 4051a0 <__fxstatat@plt+0x36a0>
  405184:	mov	w20, wzr
  405188:	b	4051a8 <__fxstatat@plt+0x36a8>
  40518c:	mov	w20, wzr
  405190:	ldr	w0, [x19, #40]
  405194:	bl	4018e0 <close@plt>
  405198:	cbnz	w20, 4051a8 <__fxstatat@plt+0x36a8>
  40519c:	cbz	w0, 4051a8 <__fxstatat@plt+0x36a8>
  4051a0:	bl	401ad0 <__errno_location@plt>
  4051a4:	ldr	w20, [x0]
  4051a8:	add	x0, x19, #0x60
  4051ac:	bl	4051f0 <__fxstatat@plt+0x36f0>
  4051b0:	ldr	x0, [x19, #80]
  4051b4:	cbz	x0, 4051bc <__fxstatat@plt+0x36bc>
  4051b8:	bl	4075cc <__fxstatat@plt+0x5acc>
  4051bc:	mov	x0, x19
  4051c0:	bl	40522c <__fxstatat@plt+0x372c>
  4051c4:	mov	x0, x19
  4051c8:	bl	4019c0 <free@plt>
  4051cc:	cbz	w20, 4051e0 <__fxstatat@plt+0x36e0>
  4051d0:	bl	401ad0 <__errno_location@plt>
  4051d4:	str	w20, [x0]
  4051d8:	mov	w0, #0xffffffff            	// #-1
  4051dc:	b	4051e4 <__fxstatat@plt+0x36e4>
  4051e0:	mov	w0, wzr
  4051e4:	ldp	x20, x19, [sp, #16]
  4051e8:	ldp	x29, x30, [sp], #32
  4051ec:	ret
  4051f0:	stp	x29, x30, [sp, #-32]!
  4051f4:	str	x19, [sp, #16]
  4051f8:	mov	x19, x0
  4051fc:	mov	x29, sp
  405200:	bl	407cd8 <__fxstatat@plt+0x61d8>
  405204:	tbnz	w0, #0, 405220 <__fxstatat@plt+0x3720>
  405208:	mov	x0, x19
  40520c:	bl	407d24 <__fxstatat@plt+0x6224>
  405210:	tbnz	w0, #31, 405218 <__fxstatat@plt+0x3718>
  405214:	bl	4018e0 <close@plt>
  405218:	mov	x0, x19
  40521c:	b	405200 <__fxstatat@plt+0x3700>
  405220:	ldr	x19, [sp, #16]
  405224:	ldp	x29, x30, [sp], #32
  405228:	ret
  40522c:	ldrh	w8, [x0, #72]
  405230:	mov	w9, #0x102                 	// #258
  405234:	tst	w8, w9
  405238:	b.eq	405248 <__fxstatat@plt+0x3748>  // b.none
  40523c:	ldr	x0, [x0, #88]
  405240:	cbz	x0, 405250 <__fxstatat@plt+0x3750>
  405244:	b	4075cc <__fxstatat@plt+0x5acc>
  405248:	ldr	x0, [x0, #88]
  40524c:	b	4019c0 <free@plt>
  405250:	ret
  405254:	stp	x29, x30, [sp, #-64]!
  405258:	stp	x22, x21, [sp, #32]
  40525c:	stp	x20, x19, [sp, #48]
  405260:	ldr	x20, [x0]
  405264:	str	x23, [sp, #16]
  405268:	mov	x29, sp
  40526c:	cbz	x20, 4055f4 <__fxstatat@plt+0x3af4>
  405270:	ldr	w8, [x0, #72]
  405274:	mov	x19, x0
  405278:	tbnz	w8, #13, 4055f0 <__fxstatat@plt+0x3af0>
  40527c:	ldrh	w9, [x20, #112]
  405280:	mov	w10, #0x3                   	// #3
  405284:	strh	w10, [x20, #112]
  405288:	cmp	w9, #0x1
  40528c:	b.eq	4052f8 <__fxstatat@plt+0x37f8>  // b.none
  405290:	cmp	w9, #0x2
  405294:	b.ne	405310 <__fxstatat@plt+0x3810>  // b.any
  405298:	ldrh	w10, [x20, #108]
  40529c:	and	w11, w10, #0xfffe
  4052a0:	cmp	w11, #0xc
  4052a4:	b.ne	405314 <__fxstatat@plt+0x3814>  // b.any
  4052a8:	mov	w2, #0x1                   	// #1
  4052ac:	mov	x0, x19
  4052b0:	mov	x1, x20
  4052b4:	bl	404db0 <__fxstatat@plt+0x32b0>
  4052b8:	and	w8, w0, #0xffff
  4052bc:	cmp	w8, #0x1
  4052c0:	strh	w0, [x20, #108]
  4052c4:	b.ne	4056f8 <__fxstatat@plt+0x3bf8>  // b.any
  4052c8:	ldrb	w8, [x19, #72]
  4052cc:	tbnz	w8, #2, 4056f8 <__fxstatat@plt+0x3bf8>
  4052d0:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4052d4:	add	x1, x1, #0xd91
  4052d8:	mov	x0, x19
  4052dc:	bl	405080 <__fxstatat@plt+0x3580>
  4052e0:	str	w0, [x20, #68]
  4052e4:	tbnz	w0, #31, 405628 <__fxstatat@plt+0x3b28>
  4052e8:	ldrh	w8, [x20, #110]
  4052ec:	orr	w8, w8, #0x2
  4052f0:	strh	w8, [x20, #110]
  4052f4:	b	4056f8 <__fxstatat@plt+0x3bf8>
  4052f8:	mov	x0, x19
  4052fc:	mov	x1, x20
  405300:	mov	w2, wzr
  405304:	bl	404db0 <__fxstatat@plt+0x32b0>
  405308:	strh	w0, [x20, #108]
  40530c:	b	4055f4 <__fxstatat@plt+0x3af4>
  405310:	ldrh	w10, [x20, #108]
  405314:	cmp	w10, #0x1
  405318:	b.ne	40535c <__fxstatat@plt+0x385c>  // b.any
  40531c:	cmp	w9, #0x4
  405320:	b.ne	4053e4 <__fxstatat@plt+0x38e4>  // b.any
  405324:	ldrb	w8, [x20, #110]
  405328:	tbz	w8, #1, 405334 <__fxstatat@plt+0x3834>
  40532c:	ldr	w0, [x20, #68]
  405330:	bl	4018e0 <close@plt>
  405334:	ldr	x0, [x19, #8]
  405338:	cbz	x0, 405344 <__fxstatat@plt+0x3844>
  40533c:	bl	4050ac <__fxstatat@plt+0x35ac>
  405340:	str	xzr, [x19, #8]
  405344:	mov	w8, #0x6                   	// #6
  405348:	strh	w8, [x20, #108]
  40534c:	mov	x0, x19
  405350:	mov	x1, x20
  405354:	bl	405830 <__fxstatat@plt+0x3d30>
  405358:	b	4055f4 <__fxstatat@plt+0x3af4>
  40535c:	mov	x21, x20
  405360:	ldr	x20, [x21, #16]
  405364:	cbz	x20, 405454 <__fxstatat@plt+0x3954>
  405368:	mov	x0, x21
  40536c:	str	x20, [x19]
  405370:	bl	4019c0 <free@plt>
  405374:	ldr	x8, [x20, #88]
  405378:	cbz	x8, 405490 <__fxstatat@plt+0x3990>
  40537c:	ldrh	w8, [x20, #112]
  405380:	mov	x21, x20
  405384:	cmp	w8, #0x4
  405388:	b.eq	405360 <__fxstatat@plt+0x3860>  // b.none
  40538c:	cmp	w8, #0x2
  405390:	b.ne	4056bc <__fxstatat@plt+0x3bbc>  // b.any
  405394:	mov	w2, #0x1                   	// #1
  405398:	mov	x0, x19
  40539c:	mov	x1, x20
  4053a0:	bl	404db0 <__fxstatat@plt+0x32b0>
  4053a4:	and	w8, w0, #0xffff
  4053a8:	cmp	w8, #0x1
  4053ac:	strh	w0, [x20, #108]
  4053b0:	b.ne	4056b4 <__fxstatat@plt+0x3bb4>  // b.any
  4053b4:	ldrb	w8, [x19, #72]
  4053b8:	tbnz	w8, #2, 4056b4 <__fxstatat@plt+0x3bb4>
  4053bc:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4053c0:	add	x1, x1, #0xd91
  4053c4:	mov	x0, x19
  4053c8:	bl	405080 <__fxstatat@plt+0x3580>
  4053cc:	str	w0, [x20, #68]
  4053d0:	tbnz	w0, #31, 4056a0 <__fxstatat@plt+0x3ba0>
  4053d4:	ldrh	w8, [x20, #110]
  4053d8:	orr	w8, w8, #0x2
  4053dc:	strh	w8, [x20, #110]
  4053e0:	b	4056b4 <__fxstatat@plt+0x3bb4>
  4053e4:	tbz	w8, #6, 4053f8 <__fxstatat@plt+0x38f8>
  4053e8:	ldr	x9, [x20, #120]
  4053ec:	ldr	x10, [x19, #24]
  4053f0:	cmp	x9, x10
  4053f4:	b.ne	405324 <__fxstatat@plt+0x3824>  // b.any
  4053f8:	ldr	x0, [x19, #8]
  4053fc:	cbz	x0, 40553c <__fxstatat@plt+0x3a3c>
  405400:	tbnz	w8, #12, 40552c <__fxstatat@plt+0x3a2c>
  405404:	ldr	x3, [x20, #48]
  405408:	mov	w2, #0xffffffff            	// #-1
  40540c:	mov	x0, x19
  405410:	mov	x1, x20
  405414:	bl	4058cc <__fxstatat@plt+0x3dcc>
  405418:	cbz	w0, 405550 <__fxstatat@plt+0x3a50>
  40541c:	bl	401ad0 <__errno_location@plt>
  405420:	ldr	w8, [x0]
  405424:	ldrh	w9, [x20, #110]
  405428:	str	w8, [x20, #64]
  40542c:	orr	w8, w9, #0x1
  405430:	strh	w8, [x20, #110]
  405434:	ldr	x8, [x19, #8]
  405438:	cbz	x8, 405550 <__fxstatat@plt+0x3a50>
  40543c:	ldr	x9, [x8, #8]
  405440:	ldr	x9, [x9, #48]
  405444:	str	x9, [x8, #48]
  405448:	ldr	x8, [x8, #16]
  40544c:	cbnz	x8, 40543c <__fxstatat@plt+0x393c>
  405450:	b	405550 <__fxstatat@plt+0x3a50>
  405454:	ldr	x20, [x21, #8]
  405458:	ldr	x8, [x20, #24]
  40545c:	cbz	x8, 40558c <__fxstatat@plt+0x3a8c>
  405460:	str	x20, [x19]
  405464:	ldr	x8, [x19, #32]
  405468:	ldr	x9, [x20, #72]
  40546c:	mov	w1, #0x3                   	// #3
  405470:	mov	x0, x19
  405474:	strb	wzr, [x8, x9]
  405478:	bl	405a7c <__fxstatat@plt+0x3f7c>
  40547c:	cbz	x0, 405580 <__fxstatat@plt+0x3a80>
  405480:	mov	x20, x0
  405484:	mov	x0, x21
  405488:	bl	4019c0 <free@plt>
  40548c:	b	4056bc <__fxstatat@plt+0x3bbc>
  405490:	mov	x0, x19
  405494:	bl	40626c <__fxstatat@plt+0x476c>
  405498:	cbz	w0, 4054b0 <__fxstatat@plt+0x39b0>
  40549c:	ldr	w8, [x19, #72]
  4054a0:	mov	x20, xzr
  4054a4:	orr	w8, w8, #0x2000
  4054a8:	str	w8, [x19, #72]
  4054ac:	b	4055f4 <__fxstatat@plt+0x3af4>
  4054b0:	mov	x0, x19
  4054b4:	bl	40522c <__fxstatat@plt+0x372c>
  4054b8:	ldr	x8, [x20, #96]
  4054bc:	add	x21, x20, #0xf8
  4054c0:	mov	x1, x21
  4054c4:	str	x8, [x20, #72]
  4054c8:	ldr	x0, [x19, #32]
  4054cc:	add	x2, x8, #0x1
  4054d0:	bl	401700 <memmove@plt>
  4054d4:	mov	w1, #0x2f                  	// #47
  4054d8:	mov	x0, x21
  4054dc:	bl	4018f0 <strrchr@plt>
  4054e0:	cbz	x0, 405518 <__fxstatat@plt+0x3a18>
  4054e4:	cmp	x0, x21
  4054e8:	b.ne	4054f4 <__fxstatat@plt+0x39f4>  // b.any
  4054ec:	ldrb	w8, [x20, #249]
  4054f0:	cbz	w8, 405518 <__fxstatat@plt+0x3a18>
  4054f4:	add	x22, x0, #0x1
  4054f8:	mov	x0, x22
  4054fc:	bl	401730 <strlen@plt>
  405500:	mov	x23, x0
  405504:	add	x2, x0, #0x1
  405508:	mov	x0, x21
  40550c:	mov	x1, x22
  405510:	bl	401700 <memmove@plt>
  405514:	str	x23, [x20, #96]
  405518:	ldr	x8, [x19, #32]
  40551c:	mov	x0, x19
  405520:	stp	x8, x8, [x20, #48]
  405524:	bl	40500c <__fxstatat@plt+0x350c>
  405528:	b	4056f8 <__fxstatat@plt+0x3bf8>
  40552c:	and	w8, w8, #0xffffefff
  405530:	str	w8, [x19, #72]
  405534:	bl	4050ac <__fxstatat@plt+0x35ac>
  405538:	str	xzr, [x19, #8]
  40553c:	mov	w1, #0x3                   	// #3
  405540:	mov	x0, x19
  405544:	bl	405a7c <__fxstatat@plt+0x3f7c>
  405548:	str	x0, [x19, #8]
  40554c:	cbz	x0, 40555c <__fxstatat@plt+0x3a5c>
  405550:	ldr	x20, [x19, #8]
  405554:	str	xzr, [x19, #8]
  405558:	b	4056bc <__fxstatat@plt+0x3bbc>
  40555c:	ldrb	w8, [x19, #73]
  405560:	tbnz	w8, #5, 4055f0 <__fxstatat@plt+0x3af0>
  405564:	ldr	w8, [x20, #64]
  405568:	cbz	w8, 40534c <__fxstatat@plt+0x384c>
  40556c:	ldrh	w8, [x20, #108]
  405570:	cmp	w8, #0x4
  405574:	b.eq	40534c <__fxstatat@plt+0x384c>  // b.none
  405578:	mov	w8, #0x7                   	// #7
  40557c:	b	405348 <__fxstatat@plt+0x3848>
  405580:	ldrb	w8, [x19, #73]
  405584:	tbnz	w8, #5, 4055f0 <__fxstatat@plt+0x3af0>
  405588:	ldr	x20, [x21, #8]
  40558c:	mov	x0, x21
  405590:	str	x20, [x19]
  405594:	bl	4019c0 <free@plt>
  405598:	ldr	x8, [x20, #88]
  40559c:	cmn	x8, #0x1
  4055a0:	b.eq	40560c <__fxstatat@plt+0x3b0c>  // b.none
  4055a4:	ldrh	w8, [x20, #108]
  4055a8:	cmp	w8, #0xb
  4055ac:	b.eq	40582c <__fxstatat@plt+0x3d2c>  // b.none
  4055b0:	ldr	x8, [x19, #32]
  4055b4:	ldr	x9, [x20, #72]
  4055b8:	strb	wzr, [x8, x9]
  4055bc:	ldr	x8, [x20, #88]
  4055c0:	cbz	x8, 405640 <__fxstatat@plt+0x3b40>
  4055c4:	ldrh	w8, [x20, #110]
  4055c8:	tbnz	w8, #1, 405668 <__fxstatat@plt+0x3b68>
  4055cc:	tbnz	w8, #0, 4057ec <__fxstatat@plt+0x3cec>
  4055d0:	ldr	x1, [x20, #8]
  4055d4:	adrp	x3, 409000 <__fxstatat@plt+0x7500>
  4055d8:	add	x3, x3, #0xd90
  4055dc:	mov	w2, #0xffffffff            	// #-1
  4055e0:	mov	x0, x19
  4055e4:	bl	4058cc <__fxstatat@plt+0x3dcc>
  4055e8:	cbnz	w0, 40564c <__fxstatat@plt+0x3b4c>
  4055ec:	b	4057ec <__fxstatat@plt+0x3cec>
  4055f0:	mov	x20, xzr
  4055f4:	mov	x0, x20
  4055f8:	ldp	x20, x19, [sp, #48]
  4055fc:	ldp	x22, x21, [sp, #32]
  405600:	ldr	x23, [sp, #16]
  405604:	ldp	x29, x30, [sp], #64
  405608:	ret
  40560c:	mov	x0, x20
  405610:	bl	4019c0 <free@plt>
  405614:	bl	401ad0 <__errno_location@plt>
  405618:	mov	x20, xzr
  40561c:	str	wzr, [x0]
  405620:	str	xzr, [x19]
  405624:	b	4055f4 <__fxstatat@plt+0x3af4>
  405628:	bl	401ad0 <__errno_location@plt>
  40562c:	ldr	w8, [x0]
  405630:	mov	w9, #0x7                   	// #7
  405634:	strh	w9, [x20, #108]
  405638:	str	w8, [x20, #64]
  40563c:	b	4056f8 <__fxstatat@plt+0x3bf8>
  405640:	mov	x0, x19
  405644:	bl	40626c <__fxstatat@plt+0x476c>
  405648:	cbz	w0, 4057ec <__fxstatat@plt+0x3cec>
  40564c:	bl	401ad0 <__errno_location@plt>
  405650:	ldr	w8, [x0]
  405654:	str	w8, [x20, #64]
  405658:	ldr	w8, [x19, #72]
  40565c:	orr	w8, w8, #0x2000
  405660:	str	w8, [x19, #72]
  405664:	b	4057ec <__fxstatat@plt+0x3cec>
  405668:	ldr	w8, [x19, #72]
  40566c:	tbnz	w8, #2, 4057e4 <__fxstatat@plt+0x3ce4>
  405670:	ldr	w1, [x20, #68]
  405674:	tbnz	w8, #9, 4057d8 <__fxstatat@plt+0x3cd8>
  405678:	mov	w0, w1
  40567c:	bl	401780 <fchdir@plt>
  405680:	cbz	w0, 4057e4 <__fxstatat@plt+0x3ce4>
  405684:	bl	401ad0 <__errno_location@plt>
  405688:	ldr	w8, [x0]
  40568c:	str	w8, [x20, #64]
  405690:	ldr	w8, [x19, #72]
  405694:	orr	w8, w8, #0x2000
  405698:	str	w8, [x19, #72]
  40569c:	b	4057e4 <__fxstatat@plt+0x3ce4>
  4056a0:	bl	401ad0 <__errno_location@plt>
  4056a4:	ldr	w8, [x0]
  4056a8:	mov	w9, #0x7                   	// #7
  4056ac:	strh	w9, [x20, #108]
  4056b0:	str	w8, [x20, #64]
  4056b4:	mov	w8, #0x3                   	// #3
  4056b8:	strh	w8, [x20, #112]
  4056bc:	ldr	x8, [x20, #8]
  4056c0:	ldr	x11, [x19, #32]
  4056c4:	add	x1, x20, #0xf8
  4056c8:	ldr	x9, [x8, #72]
  4056cc:	ldr	x8, [x8, #56]
  4056d0:	sub	x10, x9, #0x1
  4056d4:	ldrb	w8, [x8, x10]
  4056d8:	cmp	w8, #0x2f
  4056dc:	csel	x8, x10, x9, eq  // eq = none
  4056e0:	add	x0, x11, x8
  4056e4:	mov	w8, #0x2f                  	// #47
  4056e8:	strb	w8, [x0], #1
  4056ec:	ldr	x8, [x20, #96]
  4056f0:	add	x2, x8, #0x1
  4056f4:	bl	401700 <memmove@plt>
  4056f8:	str	x20, [x19]
  4056fc:	ldrh	w0, [x20, #108]
  405700:	cmp	w0, #0xb
  405704:	b.ne	405798 <__fxstatat@plt+0x3c98>  // b.any
  405708:	ldr	x8, [x20, #168]
  40570c:	cmp	x8, #0x1
  405710:	b.eq	4055f4 <__fxstatat@plt+0x3af4>  // b.none
  405714:	cmp	x8, #0x2
  405718:	b.ne	40582c <__fxstatat@plt+0x3d2c>  // b.any
  40571c:	ldr	x21, [x20, #8]
  405720:	ldr	w8, [x21, #104]
  405724:	cbnz	w8, 405754 <__fxstatat@plt+0x3c54>
  405728:	ldr	w8, [x19, #72]
  40572c:	mvn	w8, w8
  405730:	tst	w8, #0x18
  405734:	b.ne	405754 <__fxstatat@plt+0x3c54>  // b.any
  405738:	ldr	w1, [x19, #44]
  40573c:	mov	x0, x21
  405740:	bl	4062c8 <__fxstatat@plt+0x47c8>
  405744:	cmp	w0, #0x2
  405748:	b.ne	405754 <__fxstatat@plt+0x3c54>  // b.any
  40574c:	ldrh	w0, [x20, #108]
  405750:	b	405798 <__fxstatat@plt+0x3c98>
  405754:	mov	x0, x19
  405758:	mov	x1, x20
  40575c:	mov	w2, wzr
  405760:	bl	404db0 <__fxstatat@plt+0x32b0>
  405764:	ldr	w8, [x20, #136]
  405768:	strh	w0, [x20, #108]
  40576c:	and	w8, w8, #0xf000
  405770:	cmp	w8, #0x4, lsl #12
  405774:	b.ne	405798 <__fxstatat@plt+0x3c98>  // b.any
  405778:	ldr	x8, [x20, #88]
  40577c:	cbz	x8, 405798 <__fxstatat@plt+0x3c98>
  405780:	ldr	w8, [x21, #104]
  405784:	add	w9, w8, #0x1
  405788:	cmp	w9, #0x2
  40578c:	b.cc	405798 <__fxstatat@plt+0x3c98>  // b.lo, b.ul, b.last
  405790:	sub	w8, w8, #0x1
  405794:	str	w8, [x21, #104]
  405798:	and	w8, w0, #0xffff
  40579c:	cmp	w8, #0x1
  4057a0:	b.ne	4055f4 <__fxstatat@plt+0x3af4>  // b.any
  4057a4:	ldr	x8, [x20, #88]
  4057a8:	cbnz	x8, 4057b4 <__fxstatat@plt+0x3cb4>
  4057ac:	ldr	x8, [x20, #120]
  4057b0:	str	x8, [x19, #24]
  4057b4:	mov	x0, x19
  4057b8:	mov	x1, x20
  4057bc:	bl	406364 <__fxstatat@plt+0x4864>
  4057c0:	tbnz	w0, #0, 4055f4 <__fxstatat@plt+0x3af4>
  4057c4:	bl	401ad0 <__errno_location@plt>
  4057c8:	mov	w8, #0xc                   	// #12
  4057cc:	mov	x20, xzr
  4057d0:	str	w8, [x0]
  4057d4:	b	4055f4 <__fxstatat@plt+0x3af4>
  4057d8:	mov	w2, #0x1                   	// #1
  4057dc:	mov	x0, x19
  4057e0:	bl	406418 <__fxstatat@plt+0x4918>
  4057e4:	ldr	w0, [x20, #68]
  4057e8:	bl	4018e0 <close@plt>
  4057ec:	ldrh	w8, [x20, #108]
  4057f0:	cmp	w8, #0x2
  4057f4:	b.eq	40581c <__fxstatat@plt+0x3d1c>  // b.none
  4057f8:	ldr	w8, [x20, #64]
  4057fc:	mov	w9, #0x6                   	// #6
  405800:	cmp	w8, #0x0
  405804:	cinc	w9, w9, ne  // ne = any
  405808:	strh	w9, [x20, #108]
  40580c:	cbnz	w8, 40581c <__fxstatat@plt+0x3d1c>
  405810:	mov	x0, x19
  405814:	mov	x1, x20
  405818:	bl	405830 <__fxstatat@plt+0x3d30>
  40581c:	ldrb	w8, [x19, #73]
  405820:	tst	w8, #0x20
  405824:	csel	x20, x20, xzr, eq  // eq = none
  405828:	b	4055f4 <__fxstatat@plt+0x3af4>
  40582c:	bl	401920 <abort@plt>
  405830:	sub	sp, sp, #0x30
  405834:	stp	x29, x30, [sp, #32]
  405838:	ldrh	w8, [x0, #72]
  40583c:	mov	w9, #0x102                 	// #258
  405840:	add	x29, sp, #0x20
  405844:	tst	w8, w9
  405848:	b.eq	405874 <__fxstatat@plt+0x3d74>  // b.none
  40584c:	ldur	q0, [x1, #120]
  405850:	mov	x1, sp
  405854:	str	q0, [sp]
  405858:	ldr	x0, [x0, #88]
  40585c:	bl	407bd4 <__fxstatat@plt+0x60d4>
  405860:	cbz	x0, 4058c8 <__fxstatat@plt+0x3dc8>
  405864:	bl	4019c0 <free@plt>
  405868:	ldp	x29, x30, [sp, #32]
  40586c:	add	sp, sp, #0x30
  405870:	ret
  405874:	ldr	x8, [x1, #8]
  405878:	cbz	x8, 405868 <__fxstatat@plt+0x3d68>
  40587c:	ldr	x9, [x8, #88]
  405880:	tbnz	x9, #63, 405868 <__fxstatat@plt+0x3d68>
  405884:	ldr	x9, [x0, #88]
  405888:	ldr	x10, [x9, #16]
  40588c:	cbz	x10, 4058c8 <__fxstatat@plt+0x3dc8>
  405890:	ldr	x10, [x9]
  405894:	ldr	x11, [x1, #128]
  405898:	cmp	x10, x11
  40589c:	b.ne	405868 <__fxstatat@plt+0x3d68>  // b.any
  4058a0:	ldr	x10, [x9, #8]
  4058a4:	ldr	x11, [x1, #120]
  4058a8:	cmp	x10, x11
  4058ac:	b.ne	405868 <__fxstatat@plt+0x3d68>  // b.any
  4058b0:	ldr	x10, [x8, #120]
  4058b4:	str	x10, [x9, #8]
  4058b8:	ldr	x8, [x8, #128]
  4058bc:	ldr	x9, [x0, #88]
  4058c0:	str	x8, [x9]
  4058c4:	b	405868 <__fxstatat@plt+0x3d68>
  4058c8:	bl	401920 <abort@plt>
  4058cc:	sub	sp, sp, #0xd0
  4058d0:	stp	x22, x21, [sp, #176]
  4058d4:	stp	x20, x19, [sp, #192]
  4058d8:	mov	x22, x3
  4058dc:	mov	w19, w2
  4058e0:	mov	x21, x1
  4058e4:	mov	x20, x0
  4058e8:	stp	x29, x30, [sp, #128]
  4058ec:	str	x25, [sp, #144]
  4058f0:	stp	x24, x23, [sp, #160]
  4058f4:	add	x29, sp, #0x80
  4058f8:	cbz	x3, 405918 <__fxstatat@plt+0x3e18>
  4058fc:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  405900:	add	x1, x1, #0xd90
  405904:	mov	x0, x22
  405908:	bl	401980 <strcmp@plt>
  40590c:	cmp	w0, #0x0
  405910:	cset	w23, eq  // eq = none
  405914:	b	40591c <__fxstatat@plt+0x3e1c>
  405918:	mov	w23, wzr
  40591c:	ldr	w8, [x20, #72]
  405920:	tbnz	w8, #2, 405964 <__fxstatat@plt+0x3e64>
  405924:	tbz	w19, #31, 40597c <__fxstatat@plt+0x3e7c>
  405928:	eor	w9, w23, #0x1
  40592c:	tbnz	w9, #0, 40597c <__fxstatat@plt+0x3e7c>
  405930:	tbz	w8, #9, 40597c <__fxstatat@plt+0x3e7c>
  405934:	add	x19, x20, #0x60
  405938:	mov	x0, x19
  40593c:	bl	407cd8 <__fxstatat@plt+0x61d8>
  405940:	tbnz	w0, #0, 405988 <__fxstatat@plt+0x3e88>
  405944:	mov	x0, x19
  405948:	bl	407d24 <__fxstatat@plt+0x6224>
  40594c:	mov	w23, #0x1                   	// #1
  405950:	tbnz	w0, #31, 405988 <__fxstatat@plt+0x3e88>
  405954:	mov	w19, w0
  405958:	mov	w24, wzr
  40595c:	mov	x22, xzr
  405960:	b	4059a0 <__fxstatat@plt+0x3ea0>
  405964:	mov	w20, wzr
  405968:	tbnz	w19, #31, 405a5c <__fxstatat@plt+0x3f5c>
  40596c:	tbz	w8, #9, 405a5c <__fxstatat@plt+0x3f5c>
  405970:	mov	w0, w19
  405974:	bl	4018e0 <close@plt>
  405978:	b	405a20 <__fxstatat@plt+0x3f20>
  40597c:	tbnz	w19, #31, 405988 <__fxstatat@plt+0x3e88>
  405980:	mov	w24, wzr
  405984:	b	4059a0 <__fxstatat@plt+0x3ea0>
  405988:	mov	x0, x20
  40598c:	mov	x1, x22
  405990:	bl	405080 <__fxstatat@plt+0x3580>
  405994:	tbnz	w0, #31, 405a28 <__fxstatat@plt+0x3f28>
  405998:	mov	w19, w0
  40599c:	mov	w24, #0x1                   	// #1
  4059a0:	ldr	w25, [x20, #72]
  4059a4:	tbnz	w25, #1, 4059d8 <__fxstatat@plt+0x3ed8>
  4059a8:	cbz	x22, 4059c0 <__fxstatat@plt+0x3ec0>
  4059ac:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4059b0:	add	x1, x1, #0xd90
  4059b4:	mov	x0, x22
  4059b8:	bl	401980 <strcmp@plt>
  4059bc:	cbz	w0, 4059d8 <__fxstatat@plt+0x3ed8>
  4059c0:	tbnz	w25, #9, 405a10 <__fxstatat@plt+0x3f10>
  4059c4:	mov	w0, w19
  4059c8:	bl	401780 <fchdir@plt>
  4059cc:	mov	w20, w0
  4059d0:	cbnz	w24, 405a44 <__fxstatat@plt+0x3f44>
  4059d4:	b	405a5c <__fxstatat@plt+0x3f5c>
  4059d8:	mov	x1, sp
  4059dc:	mov	w0, w19
  4059e0:	bl	408940 <__fxstatat@plt+0x6e40>
  4059e4:	cbnz	w0, 405a3c <__fxstatat@plt+0x3f3c>
  4059e8:	ldr	x8, [x21, #120]
  4059ec:	ldr	x9, [sp]
  4059f0:	cmp	x8, x9
  4059f4:	b.ne	405a30 <__fxstatat@plt+0x3f30>  // b.any
  4059f8:	ldr	x8, [x21, #128]
  4059fc:	ldr	x9, [sp, #8]
  405a00:	cmp	x8, x9
  405a04:	b.ne	405a30 <__fxstatat@plt+0x3f30>  // b.any
  405a08:	ldr	w25, [x20, #72]
  405a0c:	tbz	w25, #9, 4059c4 <__fxstatat@plt+0x3ec4>
  405a10:	eor	w2, w23, #0x1
  405a14:	mov	x0, x20
  405a18:	mov	w1, w19
  405a1c:	bl	406418 <__fxstatat@plt+0x4918>
  405a20:	mov	w20, wzr
  405a24:	b	405a5c <__fxstatat@plt+0x3f5c>
  405a28:	mov	w20, #0xffffffff            	// #-1
  405a2c:	b	405a5c <__fxstatat@plt+0x3f5c>
  405a30:	bl	401ad0 <__errno_location@plt>
  405a34:	mov	w8, #0x2                   	// #2
  405a38:	str	w8, [x0]
  405a3c:	mov	w20, #0xffffffff            	// #-1
  405a40:	cbz	w24, 405a5c <__fxstatat@plt+0x3f5c>
  405a44:	bl	401ad0 <__errno_location@plt>
  405a48:	ldr	w22, [x0]
  405a4c:	mov	x21, x0
  405a50:	mov	w0, w19
  405a54:	bl	4018e0 <close@plt>
  405a58:	str	w22, [x21]
  405a5c:	mov	w0, w20
  405a60:	ldp	x20, x19, [sp, #192]
  405a64:	ldp	x22, x21, [sp, #176]
  405a68:	ldp	x24, x23, [sp, #160]
  405a6c:	ldr	x25, [sp, #144]
  405a70:	ldp	x29, x30, [sp, #128]
  405a74:	add	sp, sp, #0xd0
  405a78:	ret
  405a7c:	sub	sp, sp, #0xb0
  405a80:	stp	x29, x30, [sp, #80]
  405a84:	stp	x28, x27, [sp, #96]
  405a88:	stp	x26, x25, [sp, #112]
  405a8c:	stp	x24, x23, [sp, #128]
  405a90:	stp	x22, x21, [sp, #144]
  405a94:	stp	x20, x19, [sp, #160]
  405a98:	ldr	x19, [x0]
  405a9c:	mov	x20, x0
  405aa0:	mov	w25, w1
  405aa4:	add	x29, sp, #0x50
  405aa8:	ldr	x22, [x19, #24]
  405aac:	cbz	x22, 405ae8 <__fxstatat@plt+0x3fe8>
  405ab0:	mov	x0, x22
  405ab4:	bl	401a30 <dirfd@plt>
  405ab8:	stur	w0, [x29, #-4]
  405abc:	tbnz	w0, #31, 405b04 <__fxstatat@plt+0x4004>
  405ac0:	mov	x9, x20
  405ac4:	ldr	x8, [x9, #64]!
  405ac8:	mov	w12, wzr
  405acc:	cmp	x8, #0x0
  405ad0:	mov	w8, #0x86a0                	// #34464
  405ad4:	movk	w8, #0x1, lsl #16
  405ad8:	csinv	x8, x8, xzr, eq  // eq = none
  405adc:	str	x9, [sp, #32]
  405ae0:	stur	x8, [x29, #-32]
  405ae4:	b	405cdc <__fxstatat@plt+0x41dc>
  405ae8:	ldr	w8, [x20, #72]
  405aec:	mov	w9, #0x204                 	// #516
  405af0:	and	w9, w8, w9
  405af4:	cmp	w9, #0x200
  405af8:	b.ne	405b20 <__fxstatat@plt+0x4020>  // b.any
  405afc:	ldr	w0, [x20, #44]
  405b00:	b	405b24 <__fxstatat@plt+0x4024>
  405b04:	ldr	x0, [x19, #24]
  405b08:	bl	4018d0 <closedir@plt>
  405b0c:	mov	x23, xzr
  405b10:	cmp	w25, #0x3
  405b14:	str	xzr, [x19, #24]
  405b18:	b.eq	405b80 <__fxstatat@plt+0x4080>  // b.none
  405b1c:	b	40622c <__fxstatat@plt+0x472c>
  405b20:	mov	w0, #0xffffff9c            	// #-100
  405b24:	ldr	x1, [x19, #48]
  405b28:	tbnz	w8, #4, 405b34 <__fxstatat@plt+0x4034>
  405b2c:	mov	w2, wzr
  405b30:	b	405b44 <__fxstatat@plt+0x4044>
  405b34:	tbz	w8, #0, 405b40 <__fxstatat@plt+0x4040>
  405b38:	ldr	x8, [x19, #88]
  405b3c:	cbz	x8, 405b2c <__fxstatat@plt+0x402c>
  405b40:	mov	w2, #0x8000                	// #32768
  405b44:	sub	x3, x29, #0x4
  405b48:	bl	407ed4 <__fxstatat@plt+0x63d4>
  405b4c:	str	x0, [x19, #24]
  405b50:	cbz	x0, 405b78 <__fxstatat@plt+0x4078>
  405b54:	ldrh	w8, [x19, #108]
  405b58:	cmp	w8, #0xb
  405b5c:	b.ne	405b9c <__fxstatat@plt+0x409c>  // b.any
  405b60:	mov	x0, x20
  405b64:	mov	x1, x19
  405b68:	mov	w2, wzr
  405b6c:	bl	404db0 <__fxstatat@plt+0x32b0>
  405b70:	strh	w0, [x19, #108]
  405b74:	b	405bd0 <__fxstatat@plt+0x40d0>
  405b78:	cmp	w25, #0x3
  405b7c:	b.ne	406228 <__fxstatat@plt+0x4728>  // b.any
  405b80:	mov	w8, #0x4                   	// #4
  405b84:	strh	w8, [x19, #108]
  405b88:	bl	401ad0 <__errno_location@plt>
  405b8c:	ldr	w8, [x0]
  405b90:	mov	x23, xzr
  405b94:	str	w8, [x19, #64]
  405b98:	b	40622c <__fxstatat@plt+0x472c>
  405b9c:	ldrb	w8, [x20, #73]
  405ba0:	tbz	w8, #0, 405bd0 <__fxstatat@plt+0x40d0>
  405ba4:	mov	x0, x20
  405ba8:	mov	x1, x19
  405bac:	bl	405830 <__fxstatat@plt+0x3d30>
  405bb0:	mov	x0, x20
  405bb4:	mov	x1, x19
  405bb8:	mov	w2, wzr
  405bbc:	bl	404db0 <__fxstatat@plt+0x32b0>
  405bc0:	mov	x0, x20
  405bc4:	mov	x1, x19
  405bc8:	bl	406364 <__fxstatat@plt+0x4864>
  405bcc:	tbz	w0, #0, 406250 <__fxstatat@plt+0x4750>
  405bd0:	mov	x9, x20
  405bd4:	ldr	x8, [x9, #64]!
  405bd8:	str	x9, [sp, #32]
  405bdc:	mov	w9, #0x86a0                	// #34464
  405be0:	movk	w9, #0x1, lsl #16
  405be4:	cmp	x8, #0x0
  405be8:	csinv	x8, x9, xzr, eq  // eq = none
  405bec:	cmp	w25, #0x2
  405bf0:	stur	x8, [x29, #-32]
  405bf4:	b.ne	405c00 <__fxstatat@plt+0x4100>  // b.any
  405bf8:	mov	w21, wzr
  405bfc:	b	405c3c <__fxstatat@plt+0x413c>
  405c00:	ldr	w8, [x20, #72]
  405c04:	and	w8, w8, #0x38
  405c08:	cmp	w8, #0x18
  405c0c:	b.ne	405c34 <__fxstatat@plt+0x4134>  // b.any
  405c10:	ldr	w8, [x19, #140]
  405c14:	cmp	w8, #0x2
  405c18:	b.ne	405c34 <__fxstatat@plt+0x4134>  // b.any
  405c1c:	ldur	w1, [x29, #-4]
  405c20:	mov	x0, x19
  405c24:	bl	4062c8 <__fxstatat@plt+0x47c8>
  405c28:	cmp	w0, #0x0
  405c2c:	cset	w8, ne  // ne = any
  405c30:	b	405c38 <__fxstatat@plt+0x4138>
  405c34:	mov	w8, wzr
  405c38:	eor	w21, w8, #0x1
  405c3c:	cmp	w25, #0x3
  405c40:	b.eq	405c48 <__fxstatat@plt+0x4148>  // b.none
  405c44:	cbz	w21, 405cd8 <__fxstatat@plt+0x41d8>
  405c48:	ldrb	w9, [x20, #73]
  405c4c:	ldur	w8, [x29, #-4]
  405c50:	tbz	w9, #1, 405c6c <__fxstatat@plt+0x416c>
  405c54:	mov	w1, #0x406                 	// #1030
  405c58:	mov	w2, #0x3                   	// #3
  405c5c:	mov	w0, w8
  405c60:	bl	4083dc <__fxstatat@plt+0x68dc>
  405c64:	mov	w8, w0
  405c68:	stur	w0, [x29, #-4]
  405c6c:	tbnz	w8, #31, 405c88 <__fxstatat@plt+0x4188>
  405c70:	mov	x0, x20
  405c74:	mov	x1, x19
  405c78:	mov	w2, w8
  405c7c:	mov	x3, xzr
  405c80:	bl	4058cc <__fxstatat@plt+0x3dcc>
  405c84:	cbz	w0, 406264 <__fxstatat@plt+0x4764>
  405c88:	cmp	w25, #0x3
  405c8c:	cset	w8, ne  // ne = any
  405c90:	eor	w9, w21, #0x1
  405c94:	orr	w8, w8, w9
  405c98:	tbnz	w8, #0, 405ca8 <__fxstatat@plt+0x41a8>
  405c9c:	bl	401ad0 <__errno_location@plt>
  405ca0:	ldr	w8, [x0]
  405ca4:	str	w8, [x19, #64]
  405ca8:	ldrh	w8, [x19, #110]
  405cac:	ldr	x0, [x19, #24]
  405cb0:	orr	w8, w8, #0x1
  405cb4:	strh	w8, [x19, #110]
  405cb8:	bl	4018d0 <closedir@plt>
  405cbc:	str	xzr, [x19, #24]
  405cc0:	ldrb	w8, [x20, #73]
  405cc4:	tbz	w8, #1, 405cd4 <__fxstatat@plt+0x41d4>
  405cc8:	ldur	w0, [x29, #-4]
  405ccc:	tbnz	w0, #31, 405cd4 <__fxstatat@plt+0x41d4>
  405cd0:	bl	4018e0 <close@plt>
  405cd4:	str	xzr, [x19, #24]
  405cd8:	mov	w12, #0x1                   	// #1
  405cdc:	ldr	x8, [x19, #72]
  405ce0:	ldr	x9, [x19, #56]
  405ce4:	ldrb	w11, [x20, #72]
  405ce8:	str	x22, [sp, #16]
  405cec:	sub	x10, x8, #0x1
  405cf0:	ldrb	w9, [x9, x10]
  405cf4:	str	w12, [sp, #12]
  405cf8:	cmp	w9, #0x2f
  405cfc:	csel	x8, x10, x8, eq  // eq = none
  405d00:	tbnz	w11, #2, 405d0c <__fxstatat@plt+0x420c>
  405d04:	stur	xzr, [x29, #-24]
  405d08:	b	405d20 <__fxstatat@plt+0x4220>
  405d0c:	ldr	x9, [x20, #32]
  405d10:	add	x10, x9, x8
  405d14:	mov	w9, #0x2f                  	// #47
  405d18:	strb	w9, [x10], #1
  405d1c:	stur	x10, [x29, #-24]
  405d20:	ldr	x27, [x19, #24]
  405d24:	add	x22, x8, #0x1
  405d28:	cbz	x27, 405f98 <__fxstatat@plt+0x4498>
  405d2c:	ldr	x8, [x19, #88]
  405d30:	ldr	x9, [x20, #48]
  405d34:	str	w25, [sp, #8]
  405d38:	add	x8, x8, #0x1
  405d3c:	str	x8, [sp, #40]
  405d40:	sub	x25, x9, x22
  405d44:	bl	401ad0 <__errno_location@plt>
  405d48:	mov	x23, xzr
  405d4c:	mov	x24, xzr
  405d50:	mov	x26, xzr
  405d54:	stur	x0, [x29, #-16]
  405d58:	str	xzr, [sp, #24]
  405d5c:	ldur	x8, [x29, #-16]
  405d60:	mov	x0, x27
  405d64:	str	wzr, [x8]
  405d68:	bl	4018b0 <readdir@plt>
  405d6c:	cbz	x0, 405ff0 <__fxstatat@plt+0x44f0>
  405d70:	ldrb	w8, [x20, #72]
  405d74:	mov	x28, x0
  405d78:	tbnz	w8, #5, 405da0 <__fxstatat@plt+0x42a0>
  405d7c:	ldrb	w8, [x28, #19]
  405d80:	cmp	w8, #0x2e
  405d84:	b.ne	405da0 <__fxstatat@plt+0x42a0>  // b.any
  405d88:	ldrb	w8, [x28, #20]
  405d8c:	cbz	w8, 405f44 <__fxstatat@plt+0x4444>
  405d90:	cmp	w8, #0x2e
  405d94:	b.ne	405da0 <__fxstatat@plt+0x42a0>  // b.any
  405d98:	ldrb	w8, [x28, #21]
  405d9c:	cbz	w8, 405f44 <__fxstatat@plt+0x4444>
  405da0:	add	x27, x28, #0x13
  405da4:	mov	x0, x27
  405da8:	bl	401730 <strlen@plt>
  405dac:	mov	x21, x0
  405db0:	mov	x0, x20
  405db4:	mov	x1, x27
  405db8:	mov	x2, x21
  405dbc:	bl	404d28 <__fxstatat@plt+0x3228>
  405dc0:	mov	x27, x0
  405dc4:	cbz	x0, 405fac <__fxstatat@plt+0x44ac>
  405dc8:	cmp	x21, x25
  405dcc:	b.cs	405dd8 <__fxstatat@plt+0x42d8>  // b.hs, b.nlast
  405dd0:	add	x21, x21, x22
  405dd4:	b	405e24 <__fxstatat@plt+0x4324>
  405dd8:	ldr	x25, [x20, #32]
  405ddc:	add	x21, x21, x22
  405de0:	add	x1, x21, #0x1
  405de4:	mov	x0, x20
  405de8:	bl	404cac <__fxstatat@plt+0x31ac>
  405dec:	tbz	w0, #0, 405fac <__fxstatat@plt+0x44ac>
  405df0:	ldr	x8, [x20, #32]
  405df4:	cmp	x25, x8
  405df8:	b.eq	405e1c <__fxstatat@plt+0x431c>  // b.none
  405dfc:	ldrb	w9, [x20, #72]
  405e00:	add	x8, x8, x22
  405e04:	tst	w9, #0x4
  405e08:	ldur	x9, [x29, #-24]
  405e0c:	csel	x9, x9, x8, eq  // eq = none
  405e10:	mov	w8, #0x1                   	// #1
  405e14:	stur	x9, [x29, #-24]
  405e18:	str	w8, [sp, #28]
  405e1c:	ldr	x8, [x20, #48]
  405e20:	sub	x25, x8, x22
  405e24:	cmp	x21, x22
  405e28:	b.cc	406038 <__fxstatat@plt+0x4538>  // b.lo, b.ul, b.last
  405e2c:	ldr	x8, [sp, #40]
  405e30:	str	x8, [x27, #88]
  405e34:	ldr	x8, [x20]
  405e38:	str	x21, [x27, #72]
  405e3c:	str	x8, [x27, #8]
  405e40:	ldr	x8, [x28]
  405e44:	str	x8, [x27, #128]
  405e48:	ldrb	w8, [x20, #72]
  405e4c:	tbnz	w8, #2, 405e5c <__fxstatat@plt+0x435c>
  405e50:	add	x8, x27, #0xf8
  405e54:	str	x8, [x27, #48]
  405e58:	b	405e78 <__fxstatat@plt+0x4378>
  405e5c:	ldr	x9, [x27, #96]
  405e60:	ldr	x8, [x27, #56]
  405e64:	ldur	x0, [x29, #-24]
  405e68:	add	x1, x27, #0xf8
  405e6c:	add	x2, x9, #0x1
  405e70:	str	x8, [x27, #48]
  405e74:	bl	401700 <memmove@plt>
  405e78:	ldr	x9, [x20, #64]
  405e7c:	ldr	w8, [x20, #72]
  405e80:	cbz	x9, 405ea0 <__fxstatat@plt+0x43a0>
  405e84:	tbnz	w8, #10, 405ea0 <__fxstatat@plt+0x43a0>
  405e88:	mov	x0, x20
  405e8c:	mov	x1, x27
  405e90:	mov	w2, wzr
  405e94:	bl	404db0 <__fxstatat@plt+0x32b0>
  405e98:	strh	w0, [x27, #108]
  405e9c:	b	405f00 <__fxstatat@plt+0x4400>
  405ea0:	ldrb	w9, [x28, #18]
  405ea4:	mov	w10, #0x18                  	// #24
  405ea8:	bics	wzr, w10, w8
  405eac:	mov	w10, #0xfb                  	// #251
  405eb0:	cset	w8, eq  // eq = none
  405eb4:	tst	w9, w10
  405eb8:	sub	w9, w9, #0x1
  405ebc:	cset	w10, ne  // ne = any
  405ec0:	cmp	w9, #0xb
  405ec4:	and	w8, w8, w10
  405ec8:	mov	w10, #0xb                   	// #11
  405ecc:	strh	w10, [x27, #108]
  405ed0:	b.hi	405ee8 <__fxstatat@plt+0x43e8>  // b.pmore
  405ed4:	adrp	x10, 409000 <__fxstatat@plt+0x7500>
  405ed8:	sxtb	x9, w9
  405edc:	add	x10, x10, #0xd94
  405ee0:	ldr	w9, [x10, x9, lsl #2]
  405ee4:	b	405eec <__fxstatat@plt+0x43ec>
  405ee8:	mov	w9, wzr
  405eec:	cmp	w8, #0x0
  405ef0:	mov	w8, #0x1                   	// #1
  405ef4:	cinc	x8, x8, eq  // eq = none
  405ef8:	str	w9, [x27, #136]
  405efc:	str	x8, [x27, #168]
  405f00:	mov	x21, x27
  405f04:	str	xzr, [x27, #16]
  405f08:	cbz	x23, 405f14 <__fxstatat@plt+0x4414>
  405f0c:	mov	x21, x23
  405f10:	str	x27, [x26, #16]
  405f14:	mov	w8, #0x2710                	// #10000
  405f18:	cmp	x24, x8
  405f1c:	b.ne	405f2c <__fxstatat@plt+0x442c>  // b.any
  405f20:	ldr	x8, [sp, #32]
  405f24:	ldr	x8, [x8]
  405f28:	cbz	x8, 405f50 <__fxstatat@plt+0x4450>
  405f2c:	ldur	x8, [x29, #-32]
  405f30:	add	x24, x24, #0x1
  405f34:	cmp	x8, x24
  405f38:	b.ls	40607c <__fxstatat@plt+0x457c>  // b.plast
  405f3c:	mov	x26, x27
  405f40:	mov	x23, x21
  405f44:	ldr	x27, [x19, #24]
  405f48:	cbnz	x27, 405d5c <__fxstatat@plt+0x425c>
  405f4c:	b	406080 <__fxstatat@plt+0x4580>
  405f50:	ldur	w1, [x29, #-4]
  405f54:	mov	x0, x19
  405f58:	bl	406654 <__fxstatat@plt+0x4b54>
  405f5c:	mov	w8, #0x6969                	// #26985
  405f60:	cmp	x0, x8
  405f64:	str	wzr, [sp, #24]
  405f68:	b.eq	405f2c <__fxstatat@plt+0x442c>  // b.none
  405f6c:	mov	w8, #0x1994                	// #6548
  405f70:	movk	w8, #0x102, lsl #16
  405f74:	cmp	x0, x8
  405f78:	b.eq	405f2c <__fxstatat@plt+0x442c>  // b.none
  405f7c:	mov	w8, #0x4d42                	// #19778
  405f80:	movk	w8, #0xff53, lsl #16
  405f84:	cmp	x0, x8
  405f88:	b.eq	405f2c <__fxstatat@plt+0x442c>  // b.none
  405f8c:	mov	w8, #0x1                   	// #1
  405f90:	str	w8, [sp, #24]
  405f94:	b	405f2c <__fxstatat@plt+0x442c>
  405f98:	ldr	x21, [sp, #16]
  405f9c:	ldr	w26, [sp, #12]
  405fa0:	mov	x23, xzr
  405fa4:	mov	x24, xzr
  405fa8:	b	406114 <__fxstatat@plt+0x4614>
  405fac:	ldur	x22, [x29, #-16]
  405fb0:	mov	x0, x27
  405fb4:	ldr	w21, [x22]
  405fb8:	bl	4019c0 <free@plt>
  405fbc:	mov	x0, x23
  405fc0:	bl	4050ac <__fxstatat@plt+0x35ac>
  405fc4:	ldr	x0, [x19, #24]
  405fc8:	bl	4018d0 <closedir@plt>
  405fcc:	mov	w8, #0x7                   	// #7
  405fd0:	str	xzr, [x19, #24]
  405fd4:	strh	w8, [x19, #108]
  405fd8:	ldr	w8, [x20, #72]
  405fdc:	mov	x23, xzr
  405fe0:	orr	w8, w8, #0x2000
  405fe4:	str	w8, [x20, #72]
  405fe8:	str	w21, [x22]
  405fec:	b	40622c <__fxstatat@plt+0x472c>
  405ff0:	ldur	x8, [x29, #-16]
  405ff4:	ldr	x21, [sp, #16]
  405ff8:	ldr	w8, [x8]
  405ffc:	cbz	w8, 40601c <__fxstatat@plt+0x451c>
  406000:	orr	x9, x21, x24
  406004:	str	w8, [x19, #64]
  406008:	mov	w8, #0x4                   	// #4
  40600c:	cmp	x9, #0x0
  406010:	mov	w9, #0x7                   	// #7
  406014:	csel	w8, w9, w8, ne  // ne = any
  406018:	strh	w8, [x19, #108]
  40601c:	ldr	x0, [x19, #24]
  406020:	ldp	w25, w26, [sp, #8]
  406024:	ldr	w27, [sp, #24]
  406028:	cbz	x0, 40608c <__fxstatat@plt+0x458c>
  40602c:	bl	4018d0 <closedir@plt>
  406030:	str	xzr, [x19, #24]
  406034:	b	40608c <__fxstatat@plt+0x458c>
  406038:	mov	x0, x27
  40603c:	bl	4019c0 <free@plt>
  406040:	mov	x0, x23
  406044:	bl	4050ac <__fxstatat@plt+0x35ac>
  406048:	ldr	x0, [x19, #24]
  40604c:	bl	4018d0 <closedir@plt>
  406050:	mov	w8, #0x7                   	// #7
  406054:	str	xzr, [x19, #24]
  406058:	strh	w8, [x19, #108]
  40605c:	ldr	w8, [x20, #72]
  406060:	mov	w9, #0x24                  	// #36
  406064:	mov	x23, xzr
  406068:	orr	w8, w8, #0x2000
  40606c:	str	w8, [x20, #72]
  406070:	ldur	x8, [x29, #-16]
  406074:	str	w9, [x8]
  406078:	b	40622c <__fxstatat@plt+0x472c>
  40607c:	mov	x23, x21
  406080:	ldp	w25, w26, [sp, #8]
  406084:	ldr	x21, [sp, #16]
  406088:	ldr	w27, [sp, #24]
  40608c:	ldr	w8, [sp, #28]
  406090:	tbz	w8, #0, 406114 <__fxstatat@plt+0x4614>
  406094:	ldr	x9, [x20, #8]
  406098:	ldr	x8, [x20, #32]
  40609c:	cbz	x9, 4060cc <__fxstatat@plt+0x45cc>
  4060a0:	ldr	x10, [x9, #48]
  4060a4:	add	x11, x9, #0xf8
  4060a8:	cmp	x10, x11
  4060ac:	b.eq	4060c0 <__fxstatat@plt+0x45c0>  // b.none
  4060b0:	ldr	x11, [x9, #56]
  4060b4:	sub	x10, x10, x11
  4060b8:	add	x10, x8, x10
  4060bc:	str	x10, [x9, #48]
  4060c0:	str	x8, [x9, #56]
  4060c4:	ldr	x9, [x9, #16]
  4060c8:	cbnz	x9, 4060a0 <__fxstatat@plt+0x45a0>
  4060cc:	ldr	x9, [x23, #88]
  4060d0:	tbnz	x9, #63, 406114 <__fxstatat@plt+0x4614>
  4060d4:	mov	x9, x23
  4060d8:	ldr	x10, [x9, #48]
  4060dc:	add	x11, x9, #0xf8
  4060e0:	cmp	x10, x11
  4060e4:	b.eq	4060f8 <__fxstatat@plt+0x45f8>  // b.none
  4060e8:	ldr	x11, [x9, #56]
  4060ec:	sub	x10, x10, x11
  4060f0:	add	x10, x8, x10
  4060f4:	str	x10, [x9, #48]
  4060f8:	ldr	x10, [x9, #16]
  4060fc:	str	x8, [x9, #56]
  406100:	cbnz	x10, 406108 <__fxstatat@plt+0x4608>
  406104:	ldr	x10, [x9, #8]
  406108:	ldr	x11, [x10, #88]
  40610c:	mov	x9, x10
  406110:	tbz	x11, #63, 4060d8 <__fxstatat@plt+0x45d8>
  406114:	ldrb	w8, [x20, #72]
  406118:	tbz	w8, #2, 406138 <__fxstatat@plt+0x4638>
  40611c:	ldr	x8, [x20, #48]
  406120:	ldur	x10, [x29, #-24]
  406124:	cmp	x22, x8
  406128:	sub	x9, x10, #0x1
  40612c:	ccmp	x24, #0x0, #0x4, ne  // ne = any
  406130:	csel	x8, x9, x10, eq  // eq = none
  406134:	strb	wzr, [x8]
  406138:	cmp	x21, #0x0
  40613c:	cset	w8, ne  // ne = any
  406140:	orr	w8, w8, w26
  406144:	tbz	w8, #0, 406174 <__fxstatat@plt+0x4674>
  406148:	cbnz	x24, 406180 <__fxstatat@plt+0x4680>
  40614c:	cmp	w25, #0x3
  406150:	b.ne	406220 <__fxstatat@plt+0x4720>  // b.any
  406154:	ldrh	w8, [x19, #108]
  406158:	cmp	w8, #0x4
  40615c:	b.eq	406220 <__fxstatat@plt+0x4720>  // b.none
  406160:	cmp	w8, #0x7
  406164:	b.eq	406220 <__fxstatat@plt+0x4720>  // b.none
  406168:	mov	w8, #0x6                   	// #6
  40616c:	strh	w8, [x19, #108]
  406170:	b	406220 <__fxstatat@plt+0x4720>
  406174:	cmp	w25, #0x1
  406178:	b.eq	4061d8 <__fxstatat@plt+0x46d8>  // b.none
  40617c:	cbz	x24, 4061d8 <__fxstatat@plt+0x46d8>
  406180:	tbz	w27, #0, 4061ac <__fxstatat@plt+0x46ac>
  406184:	adrp	x8, 406000 <__fxstatat@plt+0x4500>
  406188:	add	x8, x8, #0x780
  40618c:	mov	x0, x20
  406190:	mov	x1, x23
  406194:	mov	x2, x24
  406198:	str	x8, [x20, #64]
  40619c:	bl	404f28 <__fxstatat@plt+0x3428>
  4061a0:	mov	x23, x0
  4061a4:	str	xzr, [x20, #64]
  4061a8:	b	40622c <__fxstatat@plt+0x472c>
  4061ac:	cmp	x24, #0x2
  4061b0:	b.cc	40622c <__fxstatat@plt+0x472c>  // b.lo, b.ul, b.last
  4061b4:	ldr	x8, [sp, #32]
  4061b8:	ldr	x8, [x8]
  4061bc:	cbz	x8, 40622c <__fxstatat@plt+0x472c>
  4061c0:	mov	x0, x20
  4061c4:	mov	x1, x23
  4061c8:	mov	x2, x24
  4061cc:	bl	404f28 <__fxstatat@plt+0x3428>
  4061d0:	mov	x23, x0
  4061d4:	b	40622c <__fxstatat@plt+0x472c>
  4061d8:	ldr	x8, [x19, #88]
  4061dc:	cbz	x8, 406200 <__fxstatat@plt+0x4700>
  4061e0:	ldr	x1, [x19, #8]
  4061e4:	adrp	x3, 409000 <__fxstatat@plt+0x7500>
  4061e8:	add	x3, x3, #0xd90
  4061ec:	mov	w2, #0xffffffff            	// #-1
  4061f0:	mov	x0, x20
  4061f4:	bl	4058cc <__fxstatat@plt+0x3dcc>
  4061f8:	cbnz	w0, 40620c <__fxstatat@plt+0x470c>
  4061fc:	b	406148 <__fxstatat@plt+0x4648>
  406200:	mov	x0, x20
  406204:	bl	40626c <__fxstatat@plt+0x476c>
  406208:	cbz	w0, 406148 <__fxstatat@plt+0x4648>
  40620c:	mov	w8, #0x7                   	// #7
  406210:	strh	w8, [x19, #108]
  406214:	ldr	w8, [x20, #72]
  406218:	orr	w8, w8, #0x2000
  40621c:	str	w8, [x20, #72]
  406220:	mov	x0, x23
  406224:	bl	4050ac <__fxstatat@plt+0x35ac>
  406228:	mov	x23, xzr
  40622c:	mov	x0, x23
  406230:	ldp	x20, x19, [sp, #160]
  406234:	ldp	x22, x21, [sp, #144]
  406238:	ldp	x24, x23, [sp, #128]
  40623c:	ldp	x26, x25, [sp, #112]
  406240:	ldp	x28, x27, [sp, #96]
  406244:	ldp	x29, x30, [sp, #80]
  406248:	add	sp, sp, #0xb0
  40624c:	ret
  406250:	bl	401ad0 <__errno_location@plt>
  406254:	mov	w8, #0xc                   	// #12
  406258:	mov	x23, xzr
  40625c:	str	w8, [x0]
  406260:	b	40622c <__fxstatat@plt+0x472c>
  406264:	mov	w12, wzr
  406268:	b	405cdc <__fxstatat@plt+0x41dc>
  40626c:	stp	x29, x30, [sp, #-32]!
  406270:	stp	x20, x19, [sp, #16]
  406274:	ldr	w8, [x0, #72]
  406278:	mov	x19, x0
  40627c:	mov	x29, sp
  406280:	tbnz	w8, #2, 4062ac <__fxstatat@plt+0x47ac>
  406284:	tbnz	w8, #9, 40629c <__fxstatat@plt+0x479c>
  406288:	ldr	w0, [x19, #40]
  40628c:	bl	401780 <fchdir@plt>
  406290:	cmp	w0, #0x0
  406294:	cset	w20, ne  // ne = any
  406298:	b	4062b0 <__fxstatat@plt+0x47b0>
  40629c:	mov	w1, #0xffffff9c            	// #-100
  4062a0:	mov	w2, #0x1                   	// #1
  4062a4:	mov	x0, x19
  4062a8:	bl	406418 <__fxstatat@plt+0x4918>
  4062ac:	mov	w20, wzr
  4062b0:	add	x0, x19, #0x60
  4062b4:	bl	4051f0 <__fxstatat@plt+0x36f0>
  4062b8:	mov	w0, w20
  4062bc:	ldp	x20, x19, [sp, #16]
  4062c0:	ldp	x29, x30, [sp], #32
  4062c4:	ret
  4062c8:	stp	x29, x30, [sp, #-16]!
  4062cc:	mov	x29, sp
  4062d0:	bl	406654 <__fxstatat@plt+0x4b54>
  4062d4:	mov	w8, #0x4972                	// #18802
  4062d8:	movk	w8, #0x5265, lsl #16
  4062dc:	cmp	x0, x8
  4062e0:	b.le	406314 <__fxstatat@plt+0x4814>
  4062e4:	mov	w8, #0x5341                	// #21313
  4062e8:	movk	w8, #0x5846, lsl #16
  4062ec:	cmp	x0, x8
  4062f0:	mov	w8, #0x2                   	// #2
  4062f4:	b.gt	40632c <__fxstatat@plt+0x482c>
  4062f8:	mov	w9, #0x4973                	// #18803
  4062fc:	movk	w9, #0x5265, lsl #16
  406300:	cmp	x0, x9
  406304:	b.eq	406350 <__fxstatat@plt+0x4850>  // b.none
  406308:	mov	w8, #0x414f                	// #16719
  40630c:	movk	w8, #0x5346, lsl #16
  406310:	b	406344 <__fxstatat@plt+0x4844>
  406314:	cbz	x0, 40634c <__fxstatat@plt+0x484c>
  406318:	mov	w8, #0x6969                	// #26985
  40631c:	cmp	x0, x8
  406320:	b.eq	40634c <__fxstatat@plt+0x484c>  // b.none
  406324:	mov	w8, #0x9fa0                	// #40864
  406328:	b	406344 <__fxstatat@plt+0x4844>
  40632c:	mov	w9, #0x5342                	// #21314
  406330:	movk	w9, #0x5846, lsl #16
  406334:	cmp	x0, x9
  406338:	b.eq	406350 <__fxstatat@plt+0x4850>  // b.none
  40633c:	mov	w8, #0x4d42                	// #19778
  406340:	movk	w8, #0xff53, lsl #16
  406344:	cmp	x0, x8
  406348:	b.ne	40635c <__fxstatat@plt+0x485c>  // b.any
  40634c:	mov	w8, wzr
  406350:	mov	w0, w8
  406354:	ldp	x29, x30, [sp], #16
  406358:	ret
  40635c:	mov	w8, #0x1                   	// #1
  406360:	b	406350 <__fxstatat@plt+0x4850>
  406364:	stp	x29, x30, [sp, #-48]!
  406368:	stp	x20, x19, [sp, #32]
  40636c:	ldrh	w8, [x0, #72]
  406370:	mov	w9, #0x102                 	// #258
  406374:	mov	x20, x0
  406378:	mov	x19, x1
  40637c:	tst	w8, w9
  406380:	str	x21, [sp, #16]
  406384:	mov	x29, sp
  406388:	b.eq	4063e0 <__fxstatat@plt+0x48e0>  // b.none
  40638c:	mov	w0, #0x18                  	// #24
  406390:	bl	401810 <malloc@plt>
  406394:	cbz	x0, 406400 <__fxstatat@plt+0x4900>
  406398:	ldur	q0, [x19, #120]
  40639c:	str	x19, [x0, #16]
  4063a0:	mov	x21, x0
  4063a4:	mov	x1, x21
  4063a8:	str	q0, [x0]
  4063ac:	ldr	x0, [x20, #88]
  4063b0:	bl	407b9c <__fxstatat@plt+0x609c>
  4063b4:	cmp	x0, x21
  4063b8:	b.eq	4063fc <__fxstatat@plt+0x48fc>  // b.none
  4063bc:	mov	x20, x0
  4063c0:	mov	x0, x21
  4063c4:	bl	4019c0 <free@plt>
  4063c8:	cbz	x20, 406410 <__fxstatat@plt+0x4910>
  4063cc:	ldr	x8, [x20, #16]
  4063d0:	mov	w9, #0x2                   	// #2
  4063d4:	strh	w9, [x19, #108]
  4063d8:	str	x8, [x19]
  4063dc:	b	4063fc <__fxstatat@plt+0x48fc>
  4063e0:	ldr	x0, [x20, #88]
  4063e4:	add	x1, x19, #0x78
  4063e8:	bl	406ce4 <__fxstatat@plt+0x51e4>
  4063ec:	tbz	w0, #0, 4063fc <__fxstatat@plt+0x48fc>
  4063f0:	mov	w8, #0x2                   	// #2
  4063f4:	str	x19, [x19]
  4063f8:	strh	w8, [x19, #108]
  4063fc:	mov	w0, #0x1                   	// #1
  406400:	ldp	x20, x19, [sp, #32]
  406404:	ldr	x21, [sp, #16]
  406408:	ldp	x29, x30, [sp], #48
  40640c:	ret
  406410:	mov	w0, wzr
  406414:	b	406400 <__fxstatat@plt+0x4900>
  406418:	stp	x29, x30, [sp, #-32]!
  40641c:	stp	x20, x19, [sp, #16]
  406420:	ldr	w8, [x0, #44]
  406424:	mov	x19, x0
  406428:	mov	w20, w1
  40642c:	mov	x29, sp
  406430:	cmp	w8, w1
  406434:	b.ne	406440 <__fxstatat@plt+0x4940>  // b.any
  406438:	cmn	w8, #0x64
  40643c:	b.ne	40647c <__fxstatat@plt+0x497c>  // b.any
  406440:	tbz	w2, #0, 406458 <__fxstatat@plt+0x4958>
  406444:	add	x0, x19, #0x60
  406448:	mov	w1, w8
  40644c:	bl	407ce0 <__fxstatat@plt+0x61e0>
  406450:	tbz	w0, #31, 406468 <__fxstatat@plt+0x4968>
  406454:	b	40646c <__fxstatat@plt+0x496c>
  406458:	tbnz	w8, #31, 40646c <__fxstatat@plt+0x496c>
  40645c:	ldr	w9, [x19, #72]
  406460:	tbnz	w9, #2, 40646c <__fxstatat@plt+0x496c>
  406464:	mov	w0, w8
  406468:	bl	4018e0 <close@plt>
  40646c:	str	w20, [x19, #44]
  406470:	ldp	x20, x19, [sp, #16]
  406474:	ldp	x29, x30, [sp], #32
  406478:	ret
  40647c:	bl	401920 <abort@plt>
  406480:	stp	x29, x30, [sp, #-16]!
  406484:	cmp	w2, #0x5
  406488:	mov	x29, sp
  40648c:	b.cc	4064a4 <__fxstatat@plt+0x49a4>  // b.lo, b.ul, b.last
  406490:	bl	401ad0 <__errno_location@plt>
  406494:	mov	w8, #0x16                  	// #22
  406498:	str	w8, [x0]
  40649c:	mov	w0, #0x1                   	// #1
  4064a0:	b	4064ac <__fxstatat@plt+0x49ac>
  4064a4:	mov	w0, wzr
  4064a8:	strh	w2, [x1, #112]
  4064ac:	ldp	x29, x30, [sp], #16
  4064b0:	ret
  4064b4:	stp	x29, x30, [sp, #-48]!
  4064b8:	tst	w1, #0xffffefff
  4064bc:	stp	x22, x21, [sp, #16]
  4064c0:	stp	x20, x19, [sp, #32]
  4064c4:	mov	x29, sp
  4064c8:	b.eq	4064e4 <__fxstatat@plt+0x49e4>  // b.none
  4064cc:	bl	401ad0 <__errno_location@plt>
  4064d0:	mov	x8, x0
  4064d4:	mov	w9, #0x16                  	// #22
  4064d8:	mov	x0, xzr
  4064dc:	str	w9, [x8]
  4064e0:	b	406520 <__fxstatat@plt+0x4a20>
  4064e4:	ldr	x22, [x0]
  4064e8:	mov	w21, w1
  4064ec:	mov	x19, x0
  4064f0:	bl	401ad0 <__errno_location@plt>
  4064f4:	str	wzr, [x0]
  4064f8:	ldrb	w8, [x19, #73]
  4064fc:	tbnz	w8, #5, 40651c <__fxstatat@plt+0x4a1c>
  406500:	ldrh	w8, [x22, #108]
  406504:	cmp	w8, #0x1
  406508:	b.eq	406530 <__fxstatat@plt+0x4a30>  // b.none
  40650c:	cmp	w8, #0x9
  406510:	b.ne	40651c <__fxstatat@plt+0x4a1c>  // b.any
  406514:	ldr	x0, [x22, #16]
  406518:	b	406520 <__fxstatat@plt+0x4a20>
  40651c:	mov	x0, xzr
  406520:	ldp	x20, x19, [sp, #32]
  406524:	ldp	x22, x21, [sp, #16]
  406528:	ldp	x29, x30, [sp], #48
  40652c:	ret
  406530:	mov	x20, x0
  406534:	ldr	x0, [x19, #8]
  406538:	cbz	x0, 406540 <__fxstatat@plt+0x4a40>
  40653c:	bl	4050ac <__fxstatat@plt+0x35ac>
  406540:	cmp	w21, #0x1, lsl #12
  406544:	b.ne	40655c <__fxstatat@plt+0x4a5c>  // b.any
  406548:	ldr	w8, [x19, #72]
  40654c:	mov	w21, #0x2                   	// #2
  406550:	orr	w8, w8, #0x1000
  406554:	str	w8, [x19, #72]
  406558:	b	406560 <__fxstatat@plt+0x4a60>
  40655c:	mov	w21, #0x1                   	// #1
  406560:	ldr	x8, [x22, #88]
  406564:	cbnz	x8, 4065d4 <__fxstatat@plt+0x4ad4>
  406568:	ldr	x8, [x22, #48]
  40656c:	ldrb	w8, [x8]
  406570:	cmp	w8, #0x2f
  406574:	b.eq	4065d4 <__fxstatat@plt+0x4ad4>  // b.none
  406578:	ldrb	w8, [x19, #72]
  40657c:	tbnz	w8, #2, 4065d4 <__fxstatat@plt+0x4ad4>
  406580:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  406584:	add	x1, x1, #0xd91
  406588:	mov	x0, x19
  40658c:	bl	405080 <__fxstatat@plt+0x3580>
  406590:	tbnz	w0, #31, 4065e8 <__fxstatat@plt+0x4ae8>
  406594:	mov	w22, w0
  406598:	mov	x0, x19
  40659c:	mov	w1, w21
  4065a0:	bl	405a7c <__fxstatat@plt+0x3f7c>
  4065a4:	ldrb	w8, [x19, #73]
  4065a8:	str	x0, [x19, #8]
  4065ac:	tbnz	w8, #1, 4065f4 <__fxstatat@plt+0x4af4>
  4065b0:	mov	w0, w22
  4065b4:	bl	401780 <fchdir@plt>
  4065b8:	cbz	w0, 406608 <__fxstatat@plt+0x4b08>
  4065bc:	ldr	w19, [x20]
  4065c0:	mov	w0, w22
  4065c4:	bl	4018e0 <close@plt>
  4065c8:	mov	x0, xzr
  4065cc:	str	w19, [x20]
  4065d0:	b	406520 <__fxstatat@plt+0x4a20>
  4065d4:	mov	x0, x19
  4065d8:	mov	w1, w21
  4065dc:	bl	405a7c <__fxstatat@plt+0x3f7c>
  4065e0:	str	x0, [x19, #8]
  4065e4:	b	406520 <__fxstatat@plt+0x4a20>
  4065e8:	mov	x0, xzr
  4065ec:	str	xzr, [x19, #8]
  4065f0:	b	406520 <__fxstatat@plt+0x4a20>
  4065f4:	mov	w2, #0x1                   	// #1
  4065f8:	mov	x0, x19
  4065fc:	mov	w1, w22
  406600:	bl	406418 <__fxstatat@plt+0x4918>
  406604:	b	406610 <__fxstatat@plt+0x4b10>
  406608:	mov	w0, w22
  40660c:	bl	4018e0 <close@plt>
  406610:	ldr	x0, [x19, #8]
  406614:	b	406520 <__fxstatat@plt+0x4a20>
  406618:	ldr	x8, [x0, #8]
  40661c:	udiv	x9, x8, x1
  406620:	msub	x0, x9, x1, x8
  406624:	ret
  406628:	ldr	x8, [x0, #8]
  40662c:	ldr	x9, [x1, #8]
  406630:	cmp	x8, x9
  406634:	b.ne	40664c <__fxstatat@plt+0x4b4c>  // b.any
  406638:	ldr	x8, [x0]
  40663c:	ldr	x9, [x1]
  406640:	cmp	x8, x9
  406644:	cset	w0, eq  // eq = none
  406648:	ret
  40664c:	mov	w0, wzr
  406650:	ret
  406654:	sub	sp, sp, #0xb0
  406658:	stp	x29, x30, [sp, #128]
  40665c:	stp	x22, x21, [sp, #144]
  406660:	stp	x20, x19, [sp, #160]
  406664:	ldr	x22, [x0, #80]
  406668:	add	x29, sp, #0x80
  40666c:	ldrb	w8, [x22, #73]
  406670:	tbnz	w8, #1, 40667c <__fxstatat@plt+0x4b7c>
  406674:	mov	x0, xzr
  406678:	b	4066d8 <__fxstatat@plt+0x4bd8>
  40667c:	ldr	x20, [x22, #80]
  406680:	mov	x19, x0
  406684:	mov	w21, w1
  406688:	cbnz	x20, 4066bc <__fxstatat@plt+0x4bbc>
  40668c:	adrp	x2, 406000 <__fxstatat@plt+0x4500>
  406690:	adrp	x3, 406000 <__fxstatat@plt+0x4500>
  406694:	adrp	x4, 401000 <mbrtowc@plt-0x6e0>
  406698:	add	x2, x2, #0x75c
  40669c:	add	x3, x3, #0x76c
  4066a0:	add	x4, x4, #0x9c0
  4066a4:	mov	w0, #0xd                   	// #13
  4066a8:	mov	x1, xzr
  4066ac:	bl	407304 <__fxstatat@plt+0x5804>
  4066b0:	mov	x20, x0
  4066b4:	str	x0, [x22, #80]
  4066b8:	cbz	x0, 4066f8 <__fxstatat@plt+0x4bf8>
  4066bc:	ldr	x8, [x19, #120]
  4066c0:	add	x1, sp, #0x8
  4066c4:	mov	x0, x20
  4066c8:	str	x8, [sp, #8]
  4066cc:	bl	407034 <__fxstatat@plt+0x5534>
  4066d0:	cbz	x0, 4066ec <__fxstatat@plt+0x4bec>
  4066d4:	ldr	x0, [x0, #8]
  4066d8:	ldp	x20, x19, [sp, #160]
  4066dc:	ldp	x22, x21, [sp, #144]
  4066e0:	ldp	x29, x30, [sp, #128]
  4066e4:	add	sp, sp, #0xb0
  4066e8:	ret
  4066ec:	mov	w22, #0x1                   	// #1
  4066f0:	tbz	w21, #31, 406700 <__fxstatat@plt+0x4c00>
  4066f4:	b	406674 <__fxstatat@plt+0x4b74>
  4066f8:	mov	w22, wzr
  4066fc:	tbnz	w21, #31, 406674 <__fxstatat@plt+0x4b74>
  406700:	add	x1, sp, #0x8
  406704:	mov	w0, w21
  406708:	bl	401870 <fstatfs@plt>
  40670c:	cbnz	w0, 406674 <__fxstatat@plt+0x4b74>
  406710:	cbz	w22, 406754 <__fxstatat@plt+0x4c54>
  406714:	mov	w0, #0x10                  	// #16
  406718:	bl	401810 <malloc@plt>
  40671c:	cbz	x0, 406754 <__fxstatat@plt+0x4c54>
  406720:	ldr	x8, [x19, #120]
  406724:	ldr	x9, [sp, #8]
  406728:	mov	x21, x0
  40672c:	mov	x1, x21
  406730:	stp	x8, x9, [x0]
  406734:	mov	x0, x20
  406738:	bl	407b9c <__fxstatat@plt+0x609c>
  40673c:	cbz	x0, 40674c <__fxstatat@plt+0x4c4c>
  406740:	cmp	x0, x21
  406744:	b.eq	406754 <__fxstatat@plt+0x4c54>  // b.none
  406748:	bl	401920 <abort@plt>
  40674c:	mov	x0, x21
  406750:	bl	4019c0 <free@plt>
  406754:	ldr	x0, [sp, #8]
  406758:	b	4066d8 <__fxstatat@plt+0x4bd8>
  40675c:	ldr	x8, [x0]
  406760:	udiv	x9, x8, x1
  406764:	msub	x0, x9, x1, x8
  406768:	ret
  40676c:	ldr	x8, [x0]
  406770:	ldr	x9, [x1]
  406774:	cmp	x8, x9
  406778:	cset	w0, eq  // eq = none
  40677c:	ret
  406780:	ldr	x8, [x0]
  406784:	ldr	x9, [x1]
  406788:	ldr	x8, [x8, #128]
  40678c:	ldr	x9, [x9, #128]
  406790:	cmp	x9, x8
  406794:	cset	w10, cc  // cc = lo, ul, last
  406798:	cmp	x8, x9
  40679c:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  4067a0:	ret
  4067a4:	sub	sp, sp, #0x40
  4067a8:	stp	x29, x30, [sp, #16]
  4067ac:	add	x29, sp, #0x10
  4067b0:	cmp	x0, #0x0
  4067b4:	sub	x8, x29, #0x4
  4067b8:	stp	x20, x19, [sp, #48]
  4067bc:	csel	x20, x8, x0, eq  // eq = none
  4067c0:	mov	x0, x20
  4067c4:	stp	x22, x21, [sp, #32]
  4067c8:	mov	x22, x2
  4067cc:	mov	x19, x1
  4067d0:	bl	4016e0 <mbrtowc@plt>
  4067d4:	mov	x21, x0
  4067d8:	cbz	x22, 4067fc <__fxstatat@plt+0x4cfc>
  4067dc:	cmn	x21, #0x2
  4067e0:	b.cc	4067fc <__fxstatat@plt+0x4cfc>  // b.lo, b.ul, b.last
  4067e4:	mov	w0, wzr
  4067e8:	bl	406e2c <__fxstatat@plt+0x532c>
  4067ec:	tbnz	w0, #0, 4067fc <__fxstatat@plt+0x4cfc>
  4067f0:	ldrb	w8, [x19]
  4067f4:	mov	w21, #0x1                   	// #1
  4067f8:	str	w8, [x20]
  4067fc:	mov	x0, x21
  406800:	ldp	x20, x19, [sp, #48]
  406804:	ldp	x22, x21, [sp, #32]
  406808:	ldp	x29, x30, [sp, #16]
  40680c:	add	sp, sp, #0x40
  406810:	ret
  406814:	stp	x29, x30, [sp, #-48]!
  406818:	stp	x28, x21, [sp, #16]
  40681c:	stp	x20, x19, [sp, #32]
  406820:	mov	x29, sp
  406824:	sub	sp, sp, #0xfc0
  406828:	cmn	w0, #0x64
  40682c:	b.eq	406840 <__fxstatat@plt+0x4d40>  // b.none
  406830:	ldrb	w8, [x1]
  406834:	mov	x2, x1
  406838:	cmp	w8, #0x2f
  40683c:	b.ne	406864 <__fxstatat@plt+0x4d64>  // b.any
  406840:	bl	401ad0 <__errno_location@plt>
  406844:	mov	w8, #0x5f                  	// #95
  406848:	str	w8, [x0]
  40684c:	mov	w0, #0xffffffff            	// #-1
  406850:	add	sp, sp, #0xfc0
  406854:	ldp	x20, x19, [sp, #32]
  406858:	ldp	x28, x21, [sp, #16]
  40685c:	ldp	x29, x30, [sp], #48
  406860:	ret
  406864:	mov	w19, w0
  406868:	mov	x0, sp
  40686c:	mov	w1, w19
  406870:	mov	x21, sp
  406874:	bl	40876c <__fxstatat@plt+0x6c6c>
  406878:	cbz	x0, 40689c <__fxstatat@plt+0x4d9c>
  40687c:	mov	x20, x0
  406880:	bl	401ad0 <__errno_location@plt>
  406884:	mov	w8, #0x5f                  	// #95
  406888:	cmp	x20, x21
  40688c:	str	w8, [x0]
  406890:	b.eq	40689c <__fxstatat@plt+0x4d9c>  // b.none
  406894:	mov	x0, x20
  406898:	bl	4019c0 <free@plt>
  40689c:	mov	x0, sp
  4068a0:	bl	407f44 <__fxstatat@plt+0x6444>
  4068a4:	cbnz	w0, 406910 <__fxstatat@plt+0x4e10>
  4068a8:	tbnz	w19, #31, 4068cc <__fxstatat@plt+0x4dcc>
  4068ac:	ldr	w8, [sp]
  4068b0:	cmp	w8, w19
  4068b4:	b.ne	4068cc <__fxstatat@plt+0x4dcc>  // b.any
  4068b8:	mov	x0, sp
  4068bc:	bl	407fb4 <__fxstatat@plt+0x64b4>
  4068c0:	bl	401ad0 <__errno_location@plt>
  4068c4:	mov	w8, #0x9                   	// #9
  4068c8:	b	406848 <__fxstatat@plt+0x4d48>
  4068cc:	mov	w0, w19
  4068d0:	bl	401780 <fchdir@plt>
  4068d4:	mov	w20, w0
  4068d8:	bl	401ad0 <__errno_location@plt>
  4068dc:	mov	x19, x0
  4068e0:	cbz	w20, 4068ec <__fxstatat@plt+0x4dec>
  4068e4:	ldr	w20, [x19]
  4068e8:	b	406900 <__fxstatat@plt+0x4e00>
  4068ec:	mov	w20, #0x5f                  	// #95
  4068f0:	mov	x0, sp
  4068f4:	str	w20, [x19]
  4068f8:	bl	407f9c <__fxstatat@plt+0x649c>
  4068fc:	cbnz	w0, 40691c <__fxstatat@plt+0x4e1c>
  406900:	mov	x0, sp
  406904:	bl	407fb4 <__fxstatat@plt+0x64b4>
  406908:	str	w20, [x19]
  40690c:	b	40684c <__fxstatat@plt+0x4d4c>
  406910:	bl	401ad0 <__errno_location@plt>
  406914:	ldr	w0, [x0]
  406918:	bl	407db0 <__fxstatat@plt+0x62b0>
  40691c:	ldr	w0, [x19]
  406920:	bl	407df0 <__fxstatat@plt+0x62f0>
  406924:	stp	x29, x30, [sp, #-48]!
  406928:	stp	x28, x21, [sp, #16]
  40692c:	stp	x20, x19, [sp, #32]
  406930:	mov	x29, sp
  406934:	sub	sp, sp, #0xfc0
  406938:	cmn	w0, #0x64
  40693c:	b.eq	406950 <__fxstatat@plt+0x4e50>  // b.none
  406940:	ldrb	w8, [x1]
  406944:	mov	x2, x1
  406948:	cmp	w8, #0x2f
  40694c:	b.ne	406974 <__fxstatat@plt+0x4e74>  // b.any
  406950:	bl	401ad0 <__errno_location@plt>
  406954:	mov	w8, #0x5f                  	// #95
  406958:	str	w8, [x0]
  40695c:	mov	w0, #0xffffffff            	// #-1
  406960:	add	sp, sp, #0xfc0
  406964:	ldp	x20, x19, [sp, #32]
  406968:	ldp	x28, x21, [sp, #16]
  40696c:	ldp	x29, x30, [sp], #48
  406970:	ret
  406974:	mov	w19, w0
  406978:	mov	x0, sp
  40697c:	mov	w1, w19
  406980:	mov	x21, sp
  406984:	bl	40876c <__fxstatat@plt+0x6c6c>
  406988:	cbz	x0, 4069ac <__fxstatat@plt+0x4eac>
  40698c:	mov	x20, x0
  406990:	bl	401ad0 <__errno_location@plt>
  406994:	mov	w8, #0x5f                  	// #95
  406998:	cmp	x20, x21
  40699c:	str	w8, [x0]
  4069a0:	b.eq	4069ac <__fxstatat@plt+0x4eac>  // b.none
  4069a4:	mov	x0, x20
  4069a8:	bl	4019c0 <free@plt>
  4069ac:	mov	x0, sp
  4069b0:	bl	407f44 <__fxstatat@plt+0x6444>
  4069b4:	cbnz	w0, 406a20 <__fxstatat@plt+0x4f20>
  4069b8:	tbnz	w19, #31, 4069dc <__fxstatat@plt+0x4edc>
  4069bc:	ldr	w8, [sp]
  4069c0:	cmp	w8, w19
  4069c4:	b.ne	4069dc <__fxstatat@plt+0x4edc>  // b.any
  4069c8:	mov	x0, sp
  4069cc:	bl	407fb4 <__fxstatat@plt+0x64b4>
  4069d0:	bl	401ad0 <__errno_location@plt>
  4069d4:	mov	w8, #0x9                   	// #9
  4069d8:	b	406958 <__fxstatat@plt+0x4e58>
  4069dc:	mov	w0, w19
  4069e0:	bl	401780 <fchdir@plt>
  4069e4:	mov	w20, w0
  4069e8:	bl	401ad0 <__errno_location@plt>
  4069ec:	mov	x19, x0
  4069f0:	cbz	w20, 4069fc <__fxstatat@plt+0x4efc>
  4069f4:	ldr	w20, [x19]
  4069f8:	b	406a10 <__fxstatat@plt+0x4f10>
  4069fc:	mov	w20, #0x5f                  	// #95
  406a00:	mov	x0, sp
  406a04:	str	w20, [x19]
  406a08:	bl	407f9c <__fxstatat@plt+0x649c>
  406a0c:	cbnz	w0, 406a2c <__fxstatat@plt+0x4f2c>
  406a10:	mov	x0, sp
  406a14:	bl	407fb4 <__fxstatat@plt+0x64b4>
  406a18:	str	w20, [x19]
  406a1c:	b	40695c <__fxstatat@plt+0x4e5c>
  406a20:	bl	401ad0 <__errno_location@plt>
  406a24:	ldr	w0, [x0]
  406a28:	bl	407db0 <__fxstatat@plt+0x62b0>
  406a2c:	ldr	w0, [x19]
  406a30:	bl	407df0 <__fxstatat@plt+0x62f0>
  406a34:	stp	x29, x30, [sp, #-48]!
  406a38:	stp	x28, x21, [sp, #16]
  406a3c:	stp	x20, x19, [sp, #32]
  406a40:	mov	x29, sp
  406a44:	sub	sp, sp, #0xfc0
  406a48:	cmn	w0, #0x64
  406a4c:	b.eq	406a60 <__fxstatat@plt+0x4f60>  // b.none
  406a50:	ldrb	w8, [x1]
  406a54:	mov	x2, x1
  406a58:	cmp	w8, #0x2f
  406a5c:	b.ne	406a84 <__fxstatat@plt+0x4f84>  // b.any
  406a60:	bl	401ad0 <__errno_location@plt>
  406a64:	mov	w8, #0x5f                  	// #95
  406a68:	str	w8, [x0]
  406a6c:	mov	w0, #0xffffffff            	// #-1
  406a70:	add	sp, sp, #0xfc0
  406a74:	ldp	x20, x19, [sp, #32]
  406a78:	ldp	x28, x21, [sp, #16]
  406a7c:	ldp	x29, x30, [sp], #48
  406a80:	ret
  406a84:	mov	w19, w0
  406a88:	mov	x0, sp
  406a8c:	mov	w1, w19
  406a90:	mov	x21, sp
  406a94:	bl	40876c <__fxstatat@plt+0x6c6c>
  406a98:	cbz	x0, 406abc <__fxstatat@plt+0x4fbc>
  406a9c:	mov	x20, x0
  406aa0:	bl	401ad0 <__errno_location@plt>
  406aa4:	mov	w8, #0x5f                  	// #95
  406aa8:	cmp	x20, x21
  406aac:	str	w8, [x0]
  406ab0:	b.eq	406abc <__fxstatat@plt+0x4fbc>  // b.none
  406ab4:	mov	x0, x20
  406ab8:	bl	4019c0 <free@plt>
  406abc:	mov	x0, sp
  406ac0:	bl	407f44 <__fxstatat@plt+0x6444>
  406ac4:	cbnz	w0, 406b30 <__fxstatat@plt+0x5030>
  406ac8:	tbnz	w19, #31, 406aec <__fxstatat@plt+0x4fec>
  406acc:	ldr	w8, [sp]
  406ad0:	cmp	w8, w19
  406ad4:	b.ne	406aec <__fxstatat@plt+0x4fec>  // b.any
  406ad8:	mov	x0, sp
  406adc:	bl	407fb4 <__fxstatat@plt+0x64b4>
  406ae0:	bl	401ad0 <__errno_location@plt>
  406ae4:	mov	w8, #0x9                   	// #9
  406ae8:	b	406a68 <__fxstatat@plt+0x4f68>
  406aec:	mov	w0, w19
  406af0:	bl	401780 <fchdir@plt>
  406af4:	mov	w20, w0
  406af8:	bl	401ad0 <__errno_location@plt>
  406afc:	mov	x19, x0
  406b00:	cbz	w20, 406b0c <__fxstatat@plt+0x500c>
  406b04:	ldr	w20, [x19]
  406b08:	b	406b20 <__fxstatat@plt+0x5020>
  406b0c:	mov	w20, #0x5f                  	// #95
  406b10:	mov	x0, sp
  406b14:	str	w20, [x19]
  406b18:	bl	407f9c <__fxstatat@plt+0x649c>
  406b1c:	cbnz	w0, 406b3c <__fxstatat@plt+0x503c>
  406b20:	mov	x0, sp
  406b24:	bl	407fb4 <__fxstatat@plt+0x64b4>
  406b28:	str	w20, [x19]
  406b2c:	b	406a6c <__fxstatat@plt+0x4f6c>
  406b30:	bl	401ad0 <__errno_location@plt>
  406b34:	ldr	w0, [x0]
  406b38:	bl	407db0 <__fxstatat@plt+0x62b0>
  406b3c:	ldr	w0, [x19]
  406b40:	bl	407df0 <__fxstatat@plt+0x62f0>
  406b44:	stp	x29, x30, [sp, #-48]!
  406b48:	stp	x28, x21, [sp, #16]
  406b4c:	stp	x20, x19, [sp, #32]
  406b50:	mov	x29, sp
  406b54:	sub	sp, sp, #0xfc0
  406b58:	cmn	w0, #0x64
  406b5c:	b.eq	406b70 <__fxstatat@plt+0x5070>  // b.none
  406b60:	ldrb	w8, [x1]
  406b64:	mov	x2, x1
  406b68:	cmp	w8, #0x2f
  406b6c:	b.ne	406b94 <__fxstatat@plt+0x5094>  // b.any
  406b70:	bl	401ad0 <__errno_location@plt>
  406b74:	mov	w8, #0x5f                  	// #95
  406b78:	str	w8, [x0]
  406b7c:	mov	w0, #0xffffffff            	// #-1
  406b80:	add	sp, sp, #0xfc0
  406b84:	ldp	x20, x19, [sp, #32]
  406b88:	ldp	x28, x21, [sp, #16]
  406b8c:	ldp	x29, x30, [sp], #48
  406b90:	ret
  406b94:	mov	w19, w0
  406b98:	mov	x0, sp
  406b9c:	mov	w1, w19
  406ba0:	mov	x21, sp
  406ba4:	bl	40876c <__fxstatat@plt+0x6c6c>
  406ba8:	cbz	x0, 406bcc <__fxstatat@plt+0x50cc>
  406bac:	mov	x20, x0
  406bb0:	bl	401ad0 <__errno_location@plt>
  406bb4:	mov	w8, #0x5f                  	// #95
  406bb8:	cmp	x20, x21
  406bbc:	str	w8, [x0]
  406bc0:	b.eq	406bcc <__fxstatat@plt+0x50cc>  // b.none
  406bc4:	mov	x0, x20
  406bc8:	bl	4019c0 <free@plt>
  406bcc:	mov	x0, sp
  406bd0:	bl	407f44 <__fxstatat@plt+0x6444>
  406bd4:	cbnz	w0, 406c40 <__fxstatat@plt+0x5140>
  406bd8:	tbnz	w19, #31, 406bfc <__fxstatat@plt+0x50fc>
  406bdc:	ldr	w8, [sp]
  406be0:	cmp	w8, w19
  406be4:	b.ne	406bfc <__fxstatat@plt+0x50fc>  // b.any
  406be8:	mov	x0, sp
  406bec:	bl	407fb4 <__fxstatat@plt+0x64b4>
  406bf0:	bl	401ad0 <__errno_location@plt>
  406bf4:	mov	w8, #0x9                   	// #9
  406bf8:	b	406b78 <__fxstatat@plt+0x5078>
  406bfc:	mov	w0, w19
  406c00:	bl	401780 <fchdir@plt>
  406c04:	mov	w20, w0
  406c08:	bl	401ad0 <__errno_location@plt>
  406c0c:	mov	x19, x0
  406c10:	cbz	w20, 406c1c <__fxstatat@plt+0x511c>
  406c14:	ldr	w20, [x19]
  406c18:	b	406c30 <__fxstatat@plt+0x5130>
  406c1c:	mov	w20, #0x5f                  	// #95
  406c20:	mov	x0, sp
  406c24:	str	w20, [x19]
  406c28:	bl	407f9c <__fxstatat@plt+0x649c>
  406c2c:	cbnz	w0, 406c4c <__fxstatat@plt+0x514c>
  406c30:	mov	x0, sp
  406c34:	bl	407fb4 <__fxstatat@plt+0x64b4>
  406c38:	str	w20, [x19]
  406c3c:	b	406b7c <__fxstatat@plt+0x507c>
  406c40:	bl	401ad0 <__errno_location@plt>
  406c44:	ldr	w0, [x0]
  406c48:	bl	407db0 <__fxstatat@plt+0x62b0>
  406c4c:	ldr	w0, [x19]
  406c50:	bl	407df0 <__fxstatat@plt+0x62f0>
  406c54:	stp	x29, x30, [sp, #-48]!
  406c58:	str	x21, [sp, #16]
  406c5c:	stp	x20, x19, [sp, #32]
  406c60:	mov	x29, sp
  406c64:	mov	x20, x0
  406c68:	bl	4017d0 <__fpending@plt>
  406c6c:	mov	x19, x0
  406c70:	mov	x0, x20
  406c74:	bl	401790 <ferror_unlocked@plt>
  406c78:	mov	w21, w0
  406c7c:	mov	x0, x20
  406c80:	bl	408348 <__fxstatat@plt+0x6848>
  406c84:	mov	w8, w0
  406c88:	cbz	w21, 406ca0 <__fxstatat@plt+0x51a0>
  406c8c:	cbnz	w8, 406c98 <__fxstatat@plt+0x5198>
  406c90:	bl	401ad0 <__errno_location@plt>
  406c94:	str	wzr, [x0]
  406c98:	mov	w0, #0xffffffff            	// #-1
  406c9c:	b	406cc0 <__fxstatat@plt+0x51c0>
  406ca0:	cmp	w8, #0x0
  406ca4:	csetm	w0, ne  // ne = any
  406ca8:	cbnz	x19, 406cc0 <__fxstatat@plt+0x51c0>
  406cac:	cbz	w8, 406cc0 <__fxstatat@plt+0x51c0>
  406cb0:	bl	401ad0 <__errno_location@plt>
  406cb4:	ldr	w8, [x0]
  406cb8:	cmp	w8, #0x9
  406cbc:	csetm	w0, ne  // ne = any
  406cc0:	ldp	x20, x19, [sp, #32]
  406cc4:	ldr	x21, [sp, #16]
  406cc8:	ldp	x29, x30, [sp], #48
  406ccc:	ret
  406cd0:	mov	w8, #0xf616                	// #62998
  406cd4:	movk	w8, #0x95, lsl #16
  406cd8:	str	xzr, [x0, #16]
  406cdc:	str	w8, [x0, #24]
  406ce0:	ret
  406ce4:	stp	x29, x30, [sp, #-16]!
  406ce8:	ldr	w8, [x0, #24]
  406cec:	mov	w9, #0xf616                	// #62998
  406cf0:	movk	w9, #0x95, lsl #16
  406cf4:	mov	x29, sp
  406cf8:	cmp	w8, w9
  406cfc:	b.ne	406d68 <__fxstatat@plt+0x5268>  // b.any
  406d00:	ldr	x8, [x0, #16]
  406d04:	cbz	x8, 406d28 <__fxstatat@plt+0x5228>
  406d08:	ldr	x9, [x1, #8]
  406d0c:	ldr	x10, [x0]
  406d10:	cmp	x9, x10
  406d14:	b.ne	406d28 <__fxstatat@plt+0x5228>  // b.any
  406d18:	ldr	x9, [x1]
  406d1c:	ldr	x10, [x0, #8]
  406d20:	cmp	x9, x10
  406d24:	b.eq	406d58 <__fxstatat@plt+0x5258>  // b.none
  406d28:	add	x9, x8, #0x1
  406d2c:	tst	x9, x8
  406d30:	str	x9, [x0, #16]
  406d34:	b.ne	406d50 <__fxstatat@plt+0x5250>  // b.any
  406d38:	cbz	x9, 406d58 <__fxstatat@plt+0x5258>
  406d3c:	ldr	q0, [x1]
  406d40:	mov	w8, wzr
  406d44:	ext	v0.16b, v0.16b, v0.16b, #8
  406d48:	str	q0, [x0]
  406d4c:	b	406d5c <__fxstatat@plt+0x525c>
  406d50:	mov	w8, wzr
  406d54:	b	406d5c <__fxstatat@plt+0x525c>
  406d58:	mov	w8, #0x1                   	// #1
  406d5c:	mov	w0, w8
  406d60:	ldp	x29, x30, [sp], #16
  406d64:	ret
  406d68:	adrp	x0, 409000 <__fxstatat@plt+0x7500>
  406d6c:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  406d70:	adrp	x3, 409000 <__fxstatat@plt+0x7500>
  406d74:	add	x0, x0, #0xdc4
  406d78:	add	x1, x1, #0xddc
  406d7c:	add	x3, x3, #0xdee
  406d80:	mov	w2, #0x3c                  	// #60
  406d84:	bl	401ac0 <__assert_fail@plt>
  406d88:	sub	sp, sp, #0xe0
  406d8c:	stp	x29, x30, [sp, #208]
  406d90:	add	x29, sp, #0xd0
  406d94:	stp	x2, x3, [x29, #-80]
  406d98:	stp	x4, x5, [x29, #-64]
  406d9c:	stp	x6, x7, [x29, #-48]
  406da0:	stp	q1, q2, [sp, #16]
  406da4:	stp	q3, q4, [sp, #48]
  406da8:	str	q0, [sp]
  406dac:	stp	q5, q6, [sp, #80]
  406db0:	str	q7, [sp, #112]
  406db4:	tbnz	w1, #6, 406dc0 <__fxstatat@plt+0x52c0>
  406db8:	mov	w2, wzr
  406dbc:	b	406e18 <__fxstatat@plt+0x5318>
  406dc0:	mov	x9, #0xffffffffffffffd0    	// #-48
  406dc4:	mov	x11, sp
  406dc8:	sub	x12, x29, #0x50
  406dcc:	movk	x9, #0xff80, lsl #32
  406dd0:	add	x10, x29, #0x10
  406dd4:	mov	x8, #0xffffffffffffffd0    	// #-48
  406dd8:	add	x11, x11, #0x80
  406ddc:	add	x12, x12, #0x30
  406de0:	stp	x11, x9, [x29, #-16]
  406de4:	stp	x10, x12, [x29, #-32]
  406de8:	tbz	w8, #31, 406e08 <__fxstatat@plt+0x5308>
  406dec:	add	w9, w8, #0x8
  406df0:	cmn	w8, #0x8
  406df4:	stur	w9, [x29, #-8]
  406df8:	b.gt	406e08 <__fxstatat@plt+0x5308>
  406dfc:	ldur	x9, [x29, #-24]
  406e00:	add	x8, x9, x8
  406e04:	b	406e14 <__fxstatat@plt+0x5314>
  406e08:	ldur	x8, [x29, #-32]
  406e0c:	add	x9, x8, #0x8
  406e10:	stur	x9, [x29, #-32]
  406e14:	ldr	w2, [x8]
  406e18:	bl	401820 <open@plt>
  406e1c:	bl	407fe0 <__fxstatat@plt+0x64e0>
  406e20:	ldp	x29, x30, [sp, #208]
  406e24:	add	sp, sp, #0xe0
  406e28:	ret
  406e2c:	stp	x29, x30, [sp, #-32]!
  406e30:	mov	x1, xzr
  406e34:	str	x19, [sp, #16]
  406e38:	mov	x29, sp
  406e3c:	bl	401af0 <setlocale@plt>
  406e40:	cbz	x0, 406e6c <__fxstatat@plt+0x536c>
  406e44:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  406e48:	add	x1, x1, #0xe31
  406e4c:	mov	x19, x0
  406e50:	bl	401980 <strcmp@plt>
  406e54:	cbz	w0, 406e74 <__fxstatat@plt+0x5374>
  406e58:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  406e5c:	add	x1, x1, #0xe33
  406e60:	mov	x0, x19
  406e64:	bl	401980 <strcmp@plt>
  406e68:	cbz	w0, 406e74 <__fxstatat@plt+0x5374>
  406e6c:	mov	w0, #0x1                   	// #1
  406e70:	b	406e78 <__fxstatat@plt+0x5378>
  406e74:	mov	w0, wzr
  406e78:	ldr	x19, [sp, #16]
  406e7c:	ldp	x29, x30, [sp], #32
  406e80:	ret
  406e84:	ldr	x0, [x0, #16]
  406e88:	ret
  406e8c:	ldr	x0, [x0, #24]
  406e90:	ret
  406e94:	ldr	x0, [x0, #32]
  406e98:	ret
  406e9c:	ldp	x8, x9, [x0]
  406ea0:	cmp	x8, x9
  406ea4:	b.cs	406ee0 <__fxstatat@plt+0x53e0>  // b.hs, b.nlast
  406ea8:	mov	x0, xzr
  406eac:	ldr	x10, [x8]
  406eb0:	cbz	x10, 406ed0 <__fxstatat@plt+0x53d0>
  406eb4:	mov	x10, xzr
  406eb8:	mov	x11, x8
  406ebc:	ldr	x11, [x11, #8]
  406ec0:	add	x10, x10, #0x1
  406ec4:	cbnz	x11, 406ebc <__fxstatat@plt+0x53bc>
  406ec8:	cmp	x10, x0
  406ecc:	csel	x0, x10, x0, hi  // hi = pmore
  406ed0:	add	x8, x8, #0x10
  406ed4:	cmp	x8, x9
  406ed8:	b.cc	406eac <__fxstatat@plt+0x53ac>  // b.lo, b.ul, b.last
  406edc:	ret
  406ee0:	mov	x0, xzr
  406ee4:	ret
  406ee8:	ldp	x9, x10, [x0]
  406eec:	cmp	x9, x10
  406ef0:	b.cs	406f28 <__fxstatat@plt+0x5428>  // b.hs, b.nlast
  406ef4:	mov	x8, xzr
  406ef8:	mov	x11, xzr
  406efc:	ldr	x12, [x9]
  406f00:	cbz	x12, 406f18 <__fxstatat@plt+0x5418>
  406f04:	mov	x12, x9
  406f08:	ldr	x12, [x12, #8]
  406f0c:	add	x8, x8, #0x1
  406f10:	cbnz	x12, 406f08 <__fxstatat@plt+0x5408>
  406f14:	add	x11, x11, #0x1
  406f18:	add	x9, x9, #0x10
  406f1c:	cmp	x9, x10
  406f20:	b.cc	406efc <__fxstatat@plt+0x53fc>  // b.lo, b.ul, b.last
  406f24:	b	406f30 <__fxstatat@plt+0x5430>
  406f28:	mov	x11, xzr
  406f2c:	mov	x8, xzr
  406f30:	ldr	x9, [x0, #24]
  406f34:	cmp	x11, x9
  406f38:	b.ne	406f50 <__fxstatat@plt+0x5450>  // b.any
  406f3c:	ldr	x9, [x0, #32]
  406f40:	cmp	x8, x9
  406f44:	b.ne	406f50 <__fxstatat@plt+0x5450>  // b.any
  406f48:	mov	w0, #0x1                   	// #1
  406f4c:	ret
  406f50:	mov	w0, wzr
  406f54:	ret
  406f58:	stp	x29, x30, [sp, #-48]!
  406f5c:	stp	x22, x21, [sp, #16]
  406f60:	stp	x20, x19, [sp, #32]
  406f64:	ldp	x8, x9, [x0]
  406f68:	ldp	x20, x3, [x0, #24]
  406f6c:	ldr	x22, [x0, #16]
  406f70:	mov	x19, x1
  406f74:	cmp	x8, x9
  406f78:	mov	x21, xzr
  406f7c:	mov	x29, sp
  406f80:	b.cs	406fb4 <__fxstatat@plt+0x54b4>  // b.hs, b.nlast
  406f84:	ldr	x10, [x8]
  406f88:	cbz	x10, 406fa8 <__fxstatat@plt+0x54a8>
  406f8c:	mov	x10, xzr
  406f90:	mov	x11, x8
  406f94:	ldr	x11, [x11, #8]
  406f98:	add	x10, x10, #0x1
  406f9c:	cbnz	x11, 406f94 <__fxstatat@plt+0x5494>
  406fa0:	cmp	x10, x21
  406fa4:	csel	x21, x10, x21, hi  // hi = pmore
  406fa8:	add	x8, x8, #0x10
  406fac:	cmp	x8, x9
  406fb0:	b.cc	406f84 <__fxstatat@plt+0x5484>  // b.lo, b.ul, b.last
  406fb4:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  406fb8:	add	x2, x2, #0xe48
  406fbc:	mov	w1, #0x1                   	// #1
  406fc0:	mov	x0, x19
  406fc4:	bl	401970 <__fprintf_chk@plt>
  406fc8:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  406fcc:	add	x2, x2, #0xe60
  406fd0:	mov	w1, #0x1                   	// #1
  406fd4:	mov	x0, x19
  406fd8:	mov	x3, x22
  406fdc:	bl	401970 <__fprintf_chk@plt>
  406fe0:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  406fe4:	ucvtf	d0, x20
  406fe8:	fmov	d1, x8
  406fec:	fmul	d0, d0, d1
  406ff0:	ucvtf	d1, x22
  406ff4:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  406ff8:	fdiv	d0, d0, d1
  406ffc:	add	x2, x2, #0xe78
  407000:	mov	w1, #0x1                   	// #1
  407004:	mov	x0, x19
  407008:	mov	x3, x20
  40700c:	bl	401970 <__fprintf_chk@plt>
  407010:	mov	x0, x19
  407014:	mov	x3, x21
  407018:	ldp	x20, x19, [sp, #32]
  40701c:	ldp	x22, x21, [sp, #16]
  407020:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  407024:	add	x2, x2, #0xe99
  407028:	mov	w1, #0x1                   	// #1
  40702c:	ldp	x29, x30, [sp], #48
  407030:	b	401970 <__fprintf_chk@plt>
  407034:	stp	x29, x30, [sp, #-48]!
  407038:	stp	x20, x19, [sp, #32]
  40703c:	ldr	x8, [x0, #16]
  407040:	ldr	x9, [x0, #48]
  407044:	mov	x19, x0
  407048:	mov	x20, x1
  40704c:	mov	x0, x1
  407050:	mov	x1, x8
  407054:	str	x21, [sp, #16]
  407058:	mov	x29, sp
  40705c:	blr	x9
  407060:	ldr	x8, [x19, #16]
  407064:	cmp	x0, x8
  407068:	b.cs	4070d0 <__fxstatat@plt+0x55d0>  // b.hs, b.nlast
  40706c:	ldr	x8, [x19]
  407070:	add	x21, x8, x0, lsl #4
  407074:	ldr	x1, [x21]
  407078:	mov	x0, xzr
  40707c:	cbz	x1, 4070c0 <__fxstatat@plt+0x55c0>
  407080:	cbz	x8, 4070c0 <__fxstatat@plt+0x55c0>
  407084:	cmp	x1, x20
  407088:	b.eq	4070ac <__fxstatat@plt+0x55ac>  // b.none
  40708c:	ldr	x8, [x19, #56]
  407090:	mov	x0, x20
  407094:	blr	x8
  407098:	tbnz	w0, #0, 4070b4 <__fxstatat@plt+0x55b4>
  40709c:	ldr	x21, [x21, #8]
  4070a0:	cbz	x21, 4070bc <__fxstatat@plt+0x55bc>
  4070a4:	ldr	x1, [x21]
  4070a8:	b	407084 <__fxstatat@plt+0x5584>
  4070ac:	mov	x0, x20
  4070b0:	b	4070c0 <__fxstatat@plt+0x55c0>
  4070b4:	ldr	x0, [x21]
  4070b8:	b	4070c0 <__fxstatat@plt+0x55c0>
  4070bc:	mov	x0, xzr
  4070c0:	ldp	x20, x19, [sp, #32]
  4070c4:	ldr	x21, [sp, #16]
  4070c8:	ldp	x29, x30, [sp], #48
  4070cc:	ret
  4070d0:	bl	401920 <abort@plt>
  4070d4:	stp	x29, x30, [sp, #-16]!
  4070d8:	ldr	x8, [x0, #32]
  4070dc:	mov	x29, sp
  4070e0:	cbz	x8, 4070fc <__fxstatat@plt+0x55fc>
  4070e4:	ldp	x8, x9, [x0]
  4070e8:	cmp	x8, x9
  4070ec:	b.cs	407108 <__fxstatat@plt+0x5608>  // b.hs, b.nlast
  4070f0:	ldr	x0, [x8], #16
  4070f4:	cbz	x0, 4070e8 <__fxstatat@plt+0x55e8>
  4070f8:	b	407100 <__fxstatat@plt+0x5600>
  4070fc:	mov	x0, xzr
  407100:	ldp	x29, x30, [sp], #16
  407104:	ret
  407108:	bl	401920 <abort@plt>
  40710c:	stp	x29, x30, [sp, #-32]!
  407110:	stp	x20, x19, [sp, #16]
  407114:	ldr	x8, [x0, #16]
  407118:	ldr	x9, [x0, #48]
  40711c:	mov	x19, x0
  407120:	mov	x20, x1
  407124:	mov	x0, x1
  407128:	mov	x1, x8
  40712c:	mov	x29, sp
  407130:	blr	x9
  407134:	ldr	x8, [x19, #16]
  407138:	cmp	x0, x8
  40713c:	b.cs	407198 <__fxstatat@plt+0x5698>  // b.hs, b.nlast
  407140:	ldr	x8, [x19]
  407144:	add	x9, x8, x0, lsl #4
  407148:	ldp	x10, x9, [x9]
  40714c:	cmp	x10, x20
  407150:	b.eq	40715c <__fxstatat@plt+0x565c>  // b.none
  407154:	cbnz	x9, 407148 <__fxstatat@plt+0x5648>
  407158:	b	407168 <__fxstatat@plt+0x5668>
  40715c:	cbz	x9, 407168 <__fxstatat@plt+0x5668>
  407160:	ldr	x0, [x9]
  407164:	b	40718c <__fxstatat@plt+0x568c>
  407168:	ldr	x9, [x19, #8]
  40716c:	add	x8, x8, x0, lsl #4
  407170:	add	x8, x8, #0x10
  407174:	cmp	x8, x9
  407178:	b.cs	407188 <__fxstatat@plt+0x5688>  // b.hs, b.nlast
  40717c:	ldr	x0, [x8], #16
  407180:	cbz	x0, 407174 <__fxstatat@plt+0x5674>
  407184:	b	40718c <__fxstatat@plt+0x568c>
  407188:	mov	x0, xzr
  40718c:	ldp	x20, x19, [sp, #16]
  407190:	ldp	x29, x30, [sp], #32
  407194:	ret
  407198:	bl	401920 <abort@plt>
  40719c:	ldp	x9, x10, [x0]
  4071a0:	cmp	x9, x10
  4071a4:	b.cs	4071fc <__fxstatat@plt+0x56fc>  // b.hs, b.nlast
  4071a8:	mov	x11, xzr
  4071ac:	ldr	x8, [x9]
  4071b0:	cbz	x8, 4071e4 <__fxstatat@plt+0x56e4>
  4071b4:	cbz	x9, 4071e4 <__fxstatat@plt+0x56e4>
  4071b8:	mov	x10, x9
  4071bc:	cmp	x11, x2
  4071c0:	b.cs	407204 <__fxstatat@plt+0x5704>  // b.hs, b.nlast
  4071c4:	ldr	x8, [x10]
  4071c8:	str	x8, [x1, x11, lsl #3]
  4071cc:	ldr	x10, [x10, #8]
  4071d0:	add	x8, x11, #0x1
  4071d4:	mov	x11, x8
  4071d8:	cbnz	x10, 4071bc <__fxstatat@plt+0x56bc>
  4071dc:	ldr	x10, [x0, #8]
  4071e0:	b	4071e8 <__fxstatat@plt+0x56e8>
  4071e4:	mov	x8, x11
  4071e8:	add	x9, x9, #0x10
  4071ec:	cmp	x9, x10
  4071f0:	mov	x11, x8
  4071f4:	b.cc	4071ac <__fxstatat@plt+0x56ac>  // b.lo, b.ul, b.last
  4071f8:	b	407208 <__fxstatat@plt+0x5708>
  4071fc:	mov	x8, xzr
  407200:	b	407208 <__fxstatat@plt+0x5708>
  407204:	mov	x8, x11
  407208:	mov	x0, x8
  40720c:	ret
  407210:	stp	x29, x30, [sp, #-64]!
  407214:	stp	x24, x23, [sp, #16]
  407218:	stp	x22, x21, [sp, #32]
  40721c:	stp	x20, x19, [sp, #48]
  407220:	ldp	x23, x8, [x0]
  407224:	mov	x29, sp
  407228:	cmp	x23, x8
  40722c:	b.cs	407290 <__fxstatat@plt+0x5790>  // b.hs, b.nlast
  407230:	mov	x19, x2
  407234:	mov	x20, x0
  407238:	mov	x21, x1
  40723c:	mov	x22, xzr
  407240:	ldr	x0, [x23]
  407244:	cbz	x0, 407280 <__fxstatat@plt+0x5780>
  407248:	cbz	x23, 407280 <__fxstatat@plt+0x5780>
  40724c:	mov	x1, x19
  407250:	blr	x21
  407254:	tbz	w0, #0, 407294 <__fxstatat@plt+0x5794>
  407258:	mov	x24, x23
  40725c:	ldr	x24, [x24, #8]
  407260:	add	x22, x22, #0x1
  407264:	cbz	x24, 40727c <__fxstatat@plt+0x577c>
  407268:	ldr	x0, [x24]
  40726c:	mov	x1, x19
  407270:	blr	x21
  407274:	tbnz	w0, #0, 40725c <__fxstatat@plt+0x575c>
  407278:	b	407294 <__fxstatat@plt+0x5794>
  40727c:	ldr	x8, [x20, #8]
  407280:	add	x23, x23, #0x10
  407284:	cmp	x23, x8
  407288:	b.cc	407240 <__fxstatat@plt+0x5740>  // b.lo, b.ul, b.last
  40728c:	b	407294 <__fxstatat@plt+0x5794>
  407290:	mov	x22, xzr
  407294:	mov	x0, x22
  407298:	ldp	x20, x19, [sp, #48]
  40729c:	ldp	x22, x21, [sp, #32]
  4072a0:	ldp	x24, x23, [sp, #16]
  4072a4:	ldp	x29, x30, [sp], #64
  4072a8:	ret
  4072ac:	ldrb	w9, [x0]
  4072b0:	cbz	w9, 4072e0 <__fxstatat@plt+0x57e0>
  4072b4:	mov	x8, x0
  4072b8:	mov	x0, xzr
  4072bc:	add	x8, x8, #0x1
  4072c0:	lsl	x10, x0, #5
  4072c4:	sub	x10, x10, x0
  4072c8:	add	x10, x10, w9, uxtb
  4072cc:	ldrb	w9, [x8], #1
  4072d0:	udiv	x11, x10, x1
  4072d4:	msub	x0, x11, x1, x10
  4072d8:	cbnz	w9, 4072c0 <__fxstatat@plt+0x57c0>
  4072dc:	ret
  4072e0:	mov	x0, xzr
  4072e4:	ret
  4072e8:	adrp	x8, 409000 <__fxstatat@plt+0x7500>
  4072ec:	add	x8, x8, #0xeb4
  4072f0:	ldr	w9, [x8, #16]
  4072f4:	ldr	q0, [x8]
  4072f8:	str	w9, [x0, #16]
  4072fc:	str	q0, [x0]
  407300:	ret
  407304:	stp	x29, x30, [sp, #-64]!
  407308:	adrp	x8, 407000 <__fxstatat@plt+0x5500>
  40730c:	add	x8, x8, #0x3d8
  407310:	cmp	x2, #0x0
  407314:	adrp	x9, 407000 <__fxstatat@plt+0x5500>
  407318:	stp	x24, x23, [sp, #16]
  40731c:	stp	x22, x21, [sp, #32]
  407320:	mov	x21, x0
  407324:	add	x9, x9, #0x3e8
  407328:	csel	x23, x8, x2, eq  // eq = none
  40732c:	cmp	x3, #0x0
  407330:	mov	w0, #0x50                  	// #80
  407334:	stp	x20, x19, [sp, #48]
  407338:	mov	x29, sp
  40733c:	mov	x19, x4
  407340:	mov	x22, x1
  407344:	csel	x24, x9, x3, eq  // eq = none
  407348:	bl	401810 <malloc@plt>
  40734c:	mov	x20, x0
  407350:	cbz	x0, 4073c0 <__fxstatat@plt+0x58c0>
  407354:	adrp	x8, 409000 <__fxstatat@plt+0x7500>
  407358:	add	x8, x8, #0xeb4
  40735c:	cmp	x22, #0x0
  407360:	csel	x22, x8, x22, eq  // eq = none
  407364:	mov	x0, x20
  407368:	str	x22, [x20, #40]
  40736c:	bl	4073f4 <__fxstatat@plt+0x58f4>
  407370:	tbz	w0, #0, 4073b4 <__fxstatat@plt+0x58b4>
  407374:	mov	x0, x21
  407378:	mov	x1, x22
  40737c:	bl	407488 <__fxstatat@plt+0x5988>
  407380:	str	x0, [x20, #16]
  407384:	cbz	x0, 4073b4 <__fxstatat@plt+0x58b4>
  407388:	mov	w1, #0x10                  	// #16
  40738c:	mov	x21, x0
  407390:	bl	404944 <__fxstatat@plt+0x2e44>
  407394:	str	x0, [x20]
  407398:	cbz	x0, 4073b4 <__fxstatat@plt+0x58b4>
  40739c:	add	x8, x0, x21, lsl #4
  4073a0:	stp	xzr, xzr, [x20, #24]
  4073a4:	stp	x23, x24, [x20, #48]
  4073a8:	str	x8, [x20, #8]
  4073ac:	stp	x19, xzr, [x20, #64]
  4073b0:	b	4073c0 <__fxstatat@plt+0x58c0>
  4073b4:	mov	x0, x20
  4073b8:	bl	4019c0 <free@plt>
  4073bc:	mov	x20, xzr
  4073c0:	mov	x0, x20
  4073c4:	ldp	x20, x19, [sp, #48]
  4073c8:	ldp	x22, x21, [sp, #32]
  4073cc:	ldp	x24, x23, [sp, #16]
  4073d0:	ldp	x29, x30, [sp], #64
  4073d4:	ret
  4073d8:	ror	x8, x0, #3
  4073dc:	udiv	x9, x8, x1
  4073e0:	msub	x0, x9, x1, x8
  4073e4:	ret
  4073e8:	cmp	x0, x1
  4073ec:	cset	w0, eq  // eq = none
  4073f0:	ret
  4073f4:	ldr	x8, [x0, #40]
  4073f8:	adrp	x9, 409000 <__fxstatat@plt+0x7500>
  4073fc:	add	x9, x9, #0xeb4
  407400:	cmp	x8, x9
  407404:	b.eq	407470 <__fxstatat@plt+0x5970>  // b.none
  407408:	adrp	x10, 409000 <__fxstatat@plt+0x7500>
  40740c:	ldr	s0, [x8, #8]
  407410:	ldr	s1, [x10, #3644]
  407414:	fcmp	s0, s1
  407418:	b.le	407478 <__fxstatat@plt+0x5978>
  40741c:	adrp	x10, 409000 <__fxstatat@plt+0x7500>
  407420:	ldr	s2, [x10, #3648]
  407424:	fcmp	s0, s2
  407428:	b.pl	407478 <__fxstatat@plt+0x5978>  // b.nfrst
  40742c:	adrp	x10, 409000 <__fxstatat@plt+0x7500>
  407430:	ldr	s2, [x8, #12]
  407434:	ldr	s3, [x10, #3652]
  407438:	fcmp	s2, s3
  40743c:	b.le	407478 <__fxstatat@plt+0x5978>
  407440:	ldr	s2, [x8]
  407444:	fcmp	s2, #0.0
  407448:	b.lt	407478 <__fxstatat@plt+0x5978>  // b.tstop
  40744c:	fadd	s1, s2, s1
  407450:	fcmp	s1, s0
  407454:	b.pl	407478 <__fxstatat@plt+0x5978>  // b.nfrst
  407458:	ldr	s0, [x8, #4]
  40745c:	fmov	s2, #1.000000000000000000e+00
  407460:	fcmp	s0, s2
  407464:	b.hi	407478 <__fxstatat@plt+0x5978>  // b.pmore
  407468:	fcmp	s1, s0
  40746c:	b.pl	407478 <__fxstatat@plt+0x5978>  // b.nfrst
  407470:	mov	w8, #0x1                   	// #1
  407474:	b	407480 <__fxstatat@plt+0x5980>
  407478:	mov	w8, wzr
  40747c:	str	x9, [x0, #40]
  407480:	mov	w0, w8
  407484:	ret
  407488:	ldrb	w8, [x1, #16]
  40748c:	cbnz	w8, 4074b0 <__fxstatat@plt+0x59b0>
  407490:	ldr	s0, [x1, #8]
  407494:	ucvtf	s1, x0
  407498:	mov	w8, #0x5f800000            	// #1602224128
  40749c:	fdiv	s0, s1, s0
  4074a0:	fmov	s1, w8
  4074a4:	fcmp	s0, s1
  4074a8:	b.ge	407524 <__fxstatat@plt+0x5a24>  // b.tcont
  4074ac:	fcvtzu	x0, s0
  4074b0:	cmp	x0, #0xa
  4074b4:	mov	w8, #0xa                   	// #10
  4074b8:	csel	x8, x0, x8, hi  // hi = pmore
  4074bc:	orr	x0, x8, #0x1
  4074c0:	cmn	x0, #0x1
  4074c4:	b.eq	407524 <__fxstatat@plt+0x5a24>  // b.none
  4074c8:	cmp	x0, #0xa
  4074cc:	b.cc	407504 <__fxstatat@plt+0x5a04>  // b.lo, b.ul, b.last
  4074d0:	mov	w9, #0xc                   	// #12
  4074d4:	mov	w10, #0x9                   	// #9
  4074d8:	mov	w8, #0x3                   	// #3
  4074dc:	udiv	x11, x0, x8
  4074e0:	msub	x11, x11, x8, x0
  4074e4:	cbz	x11, 407508 <__fxstatat@plt+0x5a08>
  4074e8:	add	x10, x10, x9
  4074ec:	add	x10, x10, #0x4
  4074f0:	add	x8, x8, #0x2
  4074f4:	cmp	x10, x0
  4074f8:	add	x9, x9, #0x8
  4074fc:	b.cc	4074dc <__fxstatat@plt+0x59dc>  // b.lo, b.ul, b.last
  407500:	b	407508 <__fxstatat@plt+0x5a08>
  407504:	mov	w8, #0x3                   	// #3
  407508:	udiv	x9, x0, x8
  40750c:	msub	x8, x9, x8, x0
  407510:	cbnz	x8, 40751c <__fxstatat@plt+0x5a1c>
  407514:	add	x0, x0, #0x2
  407518:	b	4074c0 <__fxstatat@plt+0x59c0>
  40751c:	lsr	x8, x0, #60
  407520:	cbz	x8, 407528 <__fxstatat@plt+0x5a28>
  407524:	mov	x0, xzr
  407528:	ret
  40752c:	stp	x29, x30, [sp, #-48]!
  407530:	str	x21, [sp, #16]
  407534:	stp	x20, x19, [sp, #32]
  407538:	ldp	x20, x8, [x0]
  40753c:	mov	x19, x0
  407540:	mov	x29, sp
  407544:	cmp	x20, x8
  407548:	b.cs	4075b8 <__fxstatat@plt+0x5ab8>  // b.hs, b.nlast
  40754c:	ldr	x9, [x20]
  407550:	cbz	x9, 4075b0 <__fxstatat@plt+0x5ab0>
  407554:	ldr	x8, [x19, #64]
  407558:	ldr	x21, [x20, #8]
  40755c:	cmp	x8, #0x0
  407560:	cset	w9, ne  // ne = any
  407564:	cbz	x21, 40759c <__fxstatat@plt+0x5a9c>
  407568:	tbz	w9, #0, 407578 <__fxstatat@plt+0x5a78>
  40756c:	ldr	x0, [x21]
  407570:	blr	x8
  407574:	ldr	x8, [x19, #64]
  407578:	str	xzr, [x21]
  40757c:	ldr	x9, [x19, #72]
  407580:	ldr	x10, [x21, #8]
  407584:	cmp	x8, #0x0
  407588:	str	x9, [x21, #8]
  40758c:	str	x21, [x19, #72]
  407590:	cset	w9, ne  // ne = any
  407594:	mov	x21, x10
  407598:	cbnz	x10, 407568 <__fxstatat@plt+0x5a68>
  40759c:	cbz	w9, 4075a8 <__fxstatat@plt+0x5aa8>
  4075a0:	ldr	x0, [x20]
  4075a4:	blr	x8
  4075a8:	stp	xzr, xzr, [x20]
  4075ac:	ldr	x8, [x19, #8]
  4075b0:	add	x20, x20, #0x10
  4075b4:	b	407544 <__fxstatat@plt+0x5a44>
  4075b8:	stp	xzr, xzr, [x19, #24]
  4075bc:	ldp	x20, x19, [sp, #32]
  4075c0:	ldr	x21, [sp, #16]
  4075c4:	ldp	x29, x30, [sp], #48
  4075c8:	ret
  4075cc:	stp	x29, x30, [sp, #-48]!
  4075d0:	stp	x20, x19, [sp, #32]
  4075d4:	ldr	x8, [x0, #64]
  4075d8:	mov	x19, x0
  4075dc:	str	x21, [sp, #16]
  4075e0:	mov	x29, sp
  4075e4:	cbz	x8, 407638 <__fxstatat@plt+0x5b38>
  4075e8:	ldr	x8, [x19, #32]
  4075ec:	cbz	x8, 407638 <__fxstatat@plt+0x5b38>
  4075f0:	ldp	x20, x8, [x19]
  4075f4:	cmp	x20, x8
  4075f8:	b.cs	407638 <__fxstatat@plt+0x5b38>  // b.hs, b.nlast
  4075fc:	ldr	x0, [x20]
  407600:	cbz	x0, 407630 <__fxstatat@plt+0x5b30>
  407604:	cbz	x20, 407630 <__fxstatat@plt+0x5b30>
  407608:	ldr	x8, [x19, #64]
  40760c:	blr	x8
  407610:	ldr	x21, [x20, #8]
  407614:	cbz	x21, 40762c <__fxstatat@plt+0x5b2c>
  407618:	ldr	x0, [x21]
  40761c:	ldr	x8, [x19, #64]
  407620:	blr	x8
  407624:	ldr	x21, [x21, #8]
  407628:	cbnz	x21, 407618 <__fxstatat@plt+0x5b18>
  40762c:	ldr	x8, [x19, #8]
  407630:	add	x20, x20, #0x10
  407634:	b	4075f4 <__fxstatat@plt+0x5af4>
  407638:	ldp	x20, x8, [x19]
  40763c:	cmp	x20, x8
  407640:	b.cs	407668 <__fxstatat@plt+0x5b68>  // b.hs, b.nlast
  407644:	ldr	x0, [x20, #8]
  407648:	cbz	x0, 407660 <__fxstatat@plt+0x5b60>
  40764c:	ldr	x21, [x0, #8]
  407650:	bl	4019c0 <free@plt>
  407654:	mov	x0, x21
  407658:	cbnz	x21, 40764c <__fxstatat@plt+0x5b4c>
  40765c:	ldr	x8, [x19, #8]
  407660:	add	x20, x20, #0x10
  407664:	b	40763c <__fxstatat@plt+0x5b3c>
  407668:	ldr	x0, [x19, #72]
  40766c:	cbz	x0, 407680 <__fxstatat@plt+0x5b80>
  407670:	ldr	x20, [x0, #8]
  407674:	bl	4019c0 <free@plt>
  407678:	mov	x0, x20
  40767c:	cbnz	x20, 407670 <__fxstatat@plt+0x5b70>
  407680:	ldr	x0, [x19]
  407684:	bl	4019c0 <free@plt>
  407688:	mov	x0, x19
  40768c:	ldp	x20, x19, [sp, #32]
  407690:	ldr	x21, [sp, #16]
  407694:	ldp	x29, x30, [sp], #48
  407698:	b	4019c0 <free@plt>
  40769c:	sub	sp, sp, #0x70
  4076a0:	stp	x29, x30, [sp, #80]
  4076a4:	stp	x20, x19, [sp, #96]
  4076a8:	ldr	x8, [x0, #40]
  4076ac:	mov	x19, x0
  4076b0:	mov	x0, x1
  4076b4:	add	x29, sp, #0x50
  4076b8:	mov	x1, x8
  4076bc:	bl	407488 <__fxstatat@plt+0x5988>
  4076c0:	cbz	x0, 407744 <__fxstatat@plt+0x5c44>
  4076c4:	ldr	x8, [x19, #16]
  4076c8:	mov	x20, x0
  4076cc:	cmp	x0, x8
  4076d0:	b.eq	407740 <__fxstatat@plt+0x5c40>  // b.none
  4076d4:	mov	w1, #0x10                  	// #16
  4076d8:	mov	x0, x20
  4076dc:	bl	404944 <__fxstatat@plt+0x2e44>
  4076e0:	str	x0, [sp]
  4076e4:	cbz	x0, 407744 <__fxstatat@plt+0x5c44>
  4076e8:	add	x8, x0, x20, lsl #4
  4076ec:	stp	x8, x20, [sp, #8]
  4076f0:	stp	xzr, xzr, [sp, #24]
  4076f4:	ldur	q0, [x19, #40]
  4076f8:	mov	x0, sp
  4076fc:	mov	x1, x19
  407700:	mov	w2, wzr
  407704:	stur	q0, [sp, #40]
  407708:	ldur	q0, [x19, #56]
  40770c:	stur	q0, [sp, #56]
  407710:	ldr	x8, [x19, #72]
  407714:	str	x8, [sp, #72]
  407718:	bl	407798 <__fxstatat@plt+0x5c98>
  40771c:	tbz	w0, #0, 407754 <__fxstatat@plt+0x5c54>
  407720:	ldr	x0, [x19]
  407724:	bl	4019c0 <free@plt>
  407728:	ldr	q0, [sp]
  40772c:	str	q0, [x19]
  407730:	ldr	q0, [sp, #16]
  407734:	str	q0, [x19, #16]
  407738:	ldr	x8, [sp, #72]
  40773c:	str	x8, [x19, #72]
  407740:	mov	w0, #0x1                   	// #1
  407744:	ldp	x20, x19, [sp, #96]
  407748:	ldp	x29, x30, [sp, #80]
  40774c:	add	sp, sp, #0x70
  407750:	ret
  407754:	ldr	x8, [sp, #72]
  407758:	mov	x1, sp
  40775c:	mov	w2, #0x1                   	// #1
  407760:	mov	x0, x19
  407764:	str	x8, [x19, #72]
  407768:	bl	407798 <__fxstatat@plt+0x5c98>
  40776c:	tbz	w0, #0, 407794 <__fxstatat@plt+0x5c94>
  407770:	mov	x1, sp
  407774:	mov	x0, x19
  407778:	mov	w2, wzr
  40777c:	bl	407798 <__fxstatat@plt+0x5c98>
  407780:	tbz	w0, #0, 407794 <__fxstatat@plt+0x5c94>
  407784:	ldr	x0, [sp]
  407788:	bl	4019c0 <free@plt>
  40778c:	mov	w0, wzr
  407790:	b	407744 <__fxstatat@plt+0x5c44>
  407794:	bl	401920 <abort@plt>
  407798:	stp	x29, x30, [sp, #-80]!
  40779c:	stp	x26, x25, [sp, #16]
  4077a0:	stp	x24, x23, [sp, #32]
  4077a4:	stp	x22, x21, [sp, #48]
  4077a8:	stp	x20, x19, [sp, #64]
  4077ac:	ldp	x24, x8, [x1]
  4077b0:	mov	x29, sp
  4077b4:	cmp	x24, x8
  4077b8:	b.cs	4078e8 <__fxstatat@plt+0x5de8>  // b.hs, b.nlast
  4077bc:	mov	w19, w2
  4077c0:	mov	x20, x1
  4077c4:	mov	x21, x0
  4077c8:	add	x25, x0, #0x48
  4077cc:	ldr	x22, [x24]
  4077d0:	cbz	x22, 4078d8 <__fxstatat@plt+0x5dd8>
  4077d4:	ldr	x23, [x24, #8]
  4077d8:	cbz	x23, 407848 <__fxstatat@plt+0x5d48>
  4077dc:	ldr	x1, [x21, #16]
  4077e0:	ldr	x22, [x23]
  4077e4:	ldr	x8, [x21, #48]
  4077e8:	mov	x0, x22
  4077ec:	blr	x8
  4077f0:	ldr	x1, [x21, #16]
  4077f4:	cmp	x0, x1
  4077f8:	b.cs	407904 <__fxstatat@plt+0x5e04>  // b.hs, b.nlast
  4077fc:	ldr	x8, [x21]
  407800:	add	x9, x8, x0, lsl #4
  407804:	ldr	x10, [x9]
  407808:	ldr	x8, [x23, #8]
  40780c:	cbz	x10, 407818 <__fxstatat@plt+0x5d18>
  407810:	add	x9, x9, #0x8
  407814:	b	407830 <__fxstatat@plt+0x5d30>
  407818:	str	x22, [x9]
  40781c:	ldr	x9, [x21, #24]
  407820:	add	x9, x9, #0x1
  407824:	str	x9, [x21, #24]
  407828:	mov	x9, x25
  40782c:	str	xzr, [x23]
  407830:	ldr	x10, [x9]
  407834:	str	x10, [x23, #8]
  407838:	str	x23, [x9]
  40783c:	mov	x23, x8
  407840:	cbnz	x8, 4077e0 <__fxstatat@plt+0x5ce0>
  407844:	ldr	x22, [x24]
  407848:	str	xzr, [x24, #8]
  40784c:	tbnz	w19, #0, 4078d8 <__fxstatat@plt+0x5dd8>
  407850:	ldr	x8, [x21, #48]
  407854:	ldr	x1, [x21, #16]
  407858:	mov	x0, x22
  40785c:	blr	x8
  407860:	ldr	x8, [x21, #16]
  407864:	cmp	x0, x8
  407868:	b.cs	407904 <__fxstatat@plt+0x5e04>  // b.hs, b.nlast
  40786c:	ldr	x26, [x21]
  407870:	mov	x23, x0
  407874:	add	x8, x26, x0, lsl #4
  407878:	ldr	x9, [x8]
  40787c:	cbz	x9, 407894 <__fxstatat@plt+0x5d94>
  407880:	ldr	x0, [x25]
  407884:	cbz	x0, 4078a8 <__fxstatat@plt+0x5da8>
  407888:	ldr	x8, [x0, #8]
  40788c:	str	x8, [x25]
  407890:	b	4078b4 <__fxstatat@plt+0x5db4>
  407894:	str	x22, [x8]
  407898:	ldr	x8, [x21, #24]
  40789c:	add	x8, x8, #0x1
  4078a0:	str	x8, [x21, #24]
  4078a4:	b	4078c8 <__fxstatat@plt+0x5dc8>
  4078a8:	mov	w0, #0x10                  	// #16
  4078ac:	bl	401810 <malloc@plt>
  4078b0:	cbz	x0, 4078ec <__fxstatat@plt+0x5dec>
  4078b4:	str	x22, [x0]
  4078b8:	add	x8, x26, x23, lsl #4
  4078bc:	ldr	x9, [x8, #8]
  4078c0:	str	x9, [x0, #8]
  4078c4:	str	x0, [x8, #8]
  4078c8:	str	xzr, [x24]
  4078cc:	ldr	x8, [x20, #24]
  4078d0:	sub	x8, x8, #0x1
  4078d4:	str	x8, [x20, #24]
  4078d8:	ldr	x8, [x20, #8]
  4078dc:	add	x24, x24, #0x10
  4078e0:	cmp	x24, x8
  4078e4:	b.cc	4077cc <__fxstatat@plt+0x5ccc>  // b.lo, b.ul, b.last
  4078e8:	mov	w0, #0x1                   	// #1
  4078ec:	ldp	x20, x19, [sp, #64]
  4078f0:	ldp	x22, x21, [sp, #48]
  4078f4:	ldp	x24, x23, [sp, #32]
  4078f8:	ldp	x26, x25, [sp, #16]
  4078fc:	ldp	x29, x30, [sp], #80
  407900:	ret
  407904:	bl	401920 <abort@plt>
  407908:	stp	x29, x30, [sp, #-48]!
  40790c:	str	x21, [sp, #16]
  407910:	stp	x20, x19, [sp, #32]
  407914:	mov	x29, sp
  407918:	cbz	x1, 407a6c <__fxstatat@plt+0x5f6c>
  40791c:	mov	x21, x2
  407920:	add	x2, x29, #0x18
  407924:	mov	w3, wzr
  407928:	mov	x20, x1
  40792c:	mov	x19, x0
  407930:	bl	407a70 <__fxstatat@plt+0x5f70>
  407934:	cbz	x0, 40794c <__fxstatat@plt+0x5e4c>
  407938:	cbz	x21, 407a04 <__fxstatat@plt+0x5f04>
  40793c:	mov	x8, x0
  407940:	mov	w0, wzr
  407944:	str	x8, [x21]
  407948:	b	407a5c <__fxstatat@plt+0x5f5c>
  40794c:	ldr	x8, [x19, #40]
  407950:	ldp	x10, x9, [x19, #16]
  407954:	ldr	s0, [x8, #8]
  407958:	ucvtf	s2, x10
  40795c:	ucvtf	s1, x9
  407960:	fmul	s0, s0, s2
  407964:	fcmp	s0, s1
  407968:	b.pl	4079e4 <__fxstatat@plt+0x5ee4>  // b.nfrst
  40796c:	mov	x0, x19
  407970:	bl	4073f4 <__fxstatat@plt+0x58f4>
  407974:	ldr	x8, [x19, #40]
  407978:	ldp	x10, x9, [x19, #16]
  40797c:	ldr	s0, [x8, #8]
  407980:	ucvtf	s1, x10
  407984:	ucvtf	s2, x9
  407988:	fmul	s3, s0, s1
  40798c:	fcmp	s3, s2
  407990:	b.pl	4079e4 <__fxstatat@plt+0x5ee4>  // b.nfrst
  407994:	ldr	s2, [x8, #12]
  407998:	ldrb	w8, [x8, #16]
  40799c:	fmul	s1, s2, s1
  4079a0:	cmp	w8, #0x0
  4079a4:	fmul	s0, s0, s1
  4079a8:	mov	w8, #0x5f800000            	// #1602224128
  4079ac:	fcsel	s0, s0, s1, eq  // eq = none
  4079b0:	fmov	s1, w8
  4079b4:	fcmp	s0, s1
  4079b8:	b.ge	407a58 <__fxstatat@plt+0x5f58>  // b.tcont
  4079bc:	fcvtzu	x1, s0
  4079c0:	mov	x0, x19
  4079c4:	bl	40769c <__fxstatat@plt+0x5b9c>
  4079c8:	tbz	w0, #0, 407a58 <__fxstatat@plt+0x5f58>
  4079cc:	add	x2, x29, #0x18
  4079d0:	mov	x0, x19
  4079d4:	mov	x1, x20
  4079d8:	mov	w3, wzr
  4079dc:	bl	407a70 <__fxstatat@plt+0x5f70>
  4079e0:	cbnz	x0, 407a6c <__fxstatat@plt+0x5f6c>
  4079e4:	ldr	x21, [x29, #24]
  4079e8:	ldr	x8, [x21]
  4079ec:	cbz	x8, 407a0c <__fxstatat@plt+0x5f0c>
  4079f0:	ldr	x0, [x19, #72]
  4079f4:	cbz	x0, 407a28 <__fxstatat@plt+0x5f28>
  4079f8:	ldr	x8, [x0, #8]
  4079fc:	str	x8, [x19, #72]
  407a00:	b	407a34 <__fxstatat@plt+0x5f34>
  407a04:	mov	w0, wzr
  407a08:	b	407a5c <__fxstatat@plt+0x5f5c>
  407a0c:	str	x20, [x21]
  407a10:	ldur	q0, [x19, #24]
  407a14:	mov	w0, #0x1                   	// #1
  407a18:	dup	v1.2d, x0
  407a1c:	add	v0.2d, v0.2d, v1.2d
  407a20:	stur	q0, [x19, #24]
  407a24:	b	407a5c <__fxstatat@plt+0x5f5c>
  407a28:	mov	w0, #0x10                  	// #16
  407a2c:	bl	401810 <malloc@plt>
  407a30:	cbz	x0, 407a58 <__fxstatat@plt+0x5f58>
  407a34:	str	x20, [x0]
  407a38:	ldr	x8, [x21, #8]
  407a3c:	str	x8, [x0, #8]
  407a40:	str	x0, [x21, #8]
  407a44:	ldr	x8, [x19, #32]
  407a48:	mov	w0, #0x1                   	// #1
  407a4c:	add	x8, x8, #0x1
  407a50:	str	x8, [x19, #32]
  407a54:	b	407a5c <__fxstatat@plt+0x5f5c>
  407a58:	mov	w0, #0xffffffff            	// #-1
  407a5c:	ldp	x20, x19, [sp, #32]
  407a60:	ldr	x21, [sp, #16]
  407a64:	ldp	x29, x30, [sp], #48
  407a68:	ret
  407a6c:	bl	401920 <abort@plt>
  407a70:	stp	x29, x30, [sp, #-80]!
  407a74:	stp	x24, x23, [sp, #32]
  407a78:	stp	x22, x21, [sp, #48]
  407a7c:	stp	x20, x19, [sp, #64]
  407a80:	ldr	x8, [x0, #16]
  407a84:	ldr	x9, [x0, #48]
  407a88:	mov	x20, x0
  407a8c:	mov	x19, x1
  407a90:	mov	x0, x1
  407a94:	mov	x1, x8
  407a98:	str	x25, [sp, #16]
  407a9c:	mov	x29, sp
  407aa0:	mov	w21, w3
  407aa4:	mov	x23, x2
  407aa8:	blr	x9
  407aac:	ldr	x8, [x20, #16]
  407ab0:	cmp	x0, x8
  407ab4:	b.cs	407b98 <__fxstatat@plt+0x6098>  // b.hs, b.nlast
  407ab8:	ldr	x25, [x20]
  407abc:	mov	x22, x0
  407ac0:	add	x24, x25, x0, lsl #4
  407ac4:	str	x24, [x23]
  407ac8:	ldr	x1, [x24]
  407acc:	cbz	x1, 407b40 <__fxstatat@plt+0x6040>
  407ad0:	cmp	x1, x19
  407ad4:	b.eq	407aec <__fxstatat@plt+0x5fec>  // b.none
  407ad8:	ldr	x8, [x20, #56]
  407adc:	mov	x0, x19
  407ae0:	blr	x8
  407ae4:	tbz	w0, #0, 407b08 <__fxstatat@plt+0x6008>
  407ae8:	ldr	x19, [x24]
  407aec:	tbz	w21, #0, 407b7c <__fxstatat@plt+0x607c>
  407af0:	add	x8, x25, x22, lsl #4
  407af4:	ldr	x8, [x8, #8]
  407af8:	cbz	x8, 407b48 <__fxstatat@plt+0x6048>
  407afc:	ldr	q0, [x8]
  407b00:	str	q0, [x24]
  407b04:	b	407b6c <__fxstatat@plt+0x606c>
  407b08:	add	x22, x25, x22, lsl #4
  407b0c:	ldr	x9, [x22, #8]!
  407b10:	cbz	x9, 407b40 <__fxstatat@plt+0x6040>
  407b14:	ldr	x1, [x9]
  407b18:	cmp	x1, x19
  407b1c:	b.eq	407b50 <__fxstatat@plt+0x6050>  // b.none
  407b20:	ldr	x8, [x20, #56]
  407b24:	mov	x0, x19
  407b28:	blr	x8
  407b2c:	ldr	x8, [x22]
  407b30:	tbnz	w0, #0, 407b5c <__fxstatat@plt+0x605c>
  407b34:	ldr	x9, [x8, #8]!
  407b38:	mov	x22, x8
  407b3c:	cbnz	x9, 407b14 <__fxstatat@plt+0x6014>
  407b40:	mov	x19, xzr
  407b44:	b	407b7c <__fxstatat@plt+0x607c>
  407b48:	str	xzr, [x24]
  407b4c:	b	407b7c <__fxstatat@plt+0x607c>
  407b50:	mov	x8, x9
  407b54:	tbnz	w21, #0, 407b64 <__fxstatat@plt+0x6064>
  407b58:	b	407b7c <__fxstatat@plt+0x607c>
  407b5c:	ldr	x19, [x8]
  407b60:	tbz	w21, #0, 407b7c <__fxstatat@plt+0x607c>
  407b64:	ldr	x9, [x8, #8]
  407b68:	str	x9, [x22]
  407b6c:	str	xzr, [x8]
  407b70:	ldr	x9, [x20, #72]
  407b74:	str	x9, [x8, #8]
  407b78:	str	x8, [x20, #72]
  407b7c:	mov	x0, x19
  407b80:	ldp	x20, x19, [sp, #64]
  407b84:	ldp	x22, x21, [sp, #48]
  407b88:	ldp	x24, x23, [sp, #32]
  407b8c:	ldr	x25, [sp, #16]
  407b90:	ldp	x29, x30, [sp], #80
  407b94:	ret
  407b98:	bl	401920 <abort@plt>
  407b9c:	stp	x29, x30, [sp, #-32]!
  407ba0:	mov	x29, sp
  407ba4:	add	x2, x29, #0x18
  407ba8:	str	x19, [sp, #16]
  407bac:	mov	x19, x1
  407bb0:	bl	407908 <__fxstatat@plt+0x5e08>
  407bb4:	ldr	x8, [x29, #24]
  407bb8:	cmp	w0, #0x0
  407bbc:	csel	x8, x8, x19, eq  // eq = none
  407bc0:	ldr	x19, [sp, #16]
  407bc4:	cmn	w0, #0x1
  407bc8:	csel	x0, xzr, x8, eq  // eq = none
  407bcc:	ldp	x29, x30, [sp], #32
  407bd0:	ret
  407bd4:	stp	x29, x30, [sp, #-48]!
  407bd8:	mov	x29, sp
  407bdc:	add	x2, x29, #0x18
  407be0:	mov	w3, #0x1                   	// #1
  407be4:	str	x21, [sp, #16]
  407be8:	stp	x20, x19, [sp, #32]
  407bec:	mov	x19, x0
  407bf0:	bl	407a70 <__fxstatat@plt+0x5f70>
  407bf4:	mov	x20, x0
  407bf8:	cbz	x0, 407ca8 <__fxstatat@plt+0x61a8>
  407bfc:	ldr	x8, [x19, #32]
  407c00:	sub	x8, x8, #0x1
  407c04:	str	x8, [x19, #32]
  407c08:	ldr	x8, [x29, #24]
  407c0c:	ldr	x8, [x8]
  407c10:	cbnz	x8, 407ca8 <__fxstatat@plt+0x61a8>
  407c14:	ldp	x10, x8, [x19, #16]
  407c18:	ldr	x9, [x19, #40]
  407c1c:	sub	x8, x8, #0x1
  407c20:	str	x8, [x19, #24]
  407c24:	ldr	s0, [x9]
  407c28:	ucvtf	s2, x10
  407c2c:	ucvtf	s1, x8
  407c30:	fmul	s0, s0, s2
  407c34:	fcmp	s0, s1
  407c38:	b.le	407ca8 <__fxstatat@plt+0x61a8>
  407c3c:	mov	x0, x19
  407c40:	bl	4073f4 <__fxstatat@plt+0x58f4>
  407c44:	ldr	x8, [x19, #40]
  407c48:	ldp	x10, x9, [x19, #16]
  407c4c:	ldr	s1, [x8]
  407c50:	ucvtf	s0, x10
  407c54:	ucvtf	s2, x9
  407c58:	fmul	s1, s1, s0
  407c5c:	fcmp	s1, s2
  407c60:	b.le	407ca8 <__fxstatat@plt+0x61a8>
  407c64:	ldr	s1, [x8, #4]
  407c68:	ldrb	w9, [x8, #16]
  407c6c:	fmul	s0, s1, s0
  407c70:	cbnz	w9, 407c7c <__fxstatat@plt+0x617c>
  407c74:	ldr	s1, [x8, #8]
  407c78:	fmul	s0, s0, s1
  407c7c:	fcvtzu	x1, s0
  407c80:	mov	x0, x19
  407c84:	bl	40769c <__fxstatat@plt+0x5b9c>
  407c88:	tbnz	w0, #0, 407ca8 <__fxstatat@plt+0x61a8>
  407c8c:	ldr	x0, [x19, #72]
  407c90:	cbz	x0, 407ca4 <__fxstatat@plt+0x61a4>
  407c94:	ldr	x21, [x0, #8]
  407c98:	bl	4019c0 <free@plt>
  407c9c:	mov	x0, x21
  407ca0:	cbnz	x21, 407c94 <__fxstatat@plt+0x6194>
  407ca4:	str	xzr, [x19, #72]
  407ca8:	mov	x0, x20
  407cac:	ldp	x20, x19, [sp, #32]
  407cb0:	ldr	x21, [sp, #16]
  407cb4:	ldp	x29, x30, [sp], #48
  407cb8:	ret
  407cbc:	mov	w8, #0x1                   	// #1
  407cc0:	dup	v0.4s, w1
  407cc4:	stp	wzr, wzr, [x0, #20]
  407cc8:	strb	w8, [x0, #28]
  407ccc:	str	q0, [x0]
  407cd0:	str	w1, [x0, #16]
  407cd4:	ret
  407cd8:	ldrb	w0, [x0, #28]
  407cdc:	ret
  407ce0:	ldrb	w8, [x0, #28]
  407ce4:	ldr	w10, [x0, #20]
  407ce8:	eor	w9, w8, #0x1
  407cec:	add	w10, w10, w9
  407cf0:	and	w11, w10, #0x3
  407cf4:	ldr	w8, [x0, w11, uxtw #2]
  407cf8:	str	w1, [x0, w11, uxtw #2]
  407cfc:	ldr	w12, [x0, #24]
  407d00:	str	w11, [x0, #20]
  407d04:	cmp	w11, w12
  407d08:	b.ne	407d18 <__fxstatat@plt+0x6218>  // b.any
  407d0c:	add	w9, w10, w9
  407d10:	and	w9, w9, #0x3
  407d14:	str	w9, [x0, #24]
  407d18:	strb	wzr, [x0, #28]
  407d1c:	mov	w0, w8
  407d20:	ret
  407d24:	stp	x29, x30, [sp, #-16]!
  407d28:	ldrb	w8, [x0, #28]
  407d2c:	mov	x29, sp
  407d30:	cbnz	w8, 407d70 <__fxstatat@plt+0x6270>
  407d34:	ldp	w10, w9, [x0, #16]
  407d38:	ldr	w8, [x0, x9, lsl #2]
  407d3c:	str	w10, [x0, x9, lsl #2]
  407d40:	ldp	w9, w10, [x0, #20]
  407d44:	cmp	w9, w10
  407d48:	b.ne	407d58 <__fxstatat@plt+0x6258>  // b.any
  407d4c:	mov	w9, #0x1                   	// #1
  407d50:	strb	w9, [x0, #28]
  407d54:	b	407d64 <__fxstatat@plt+0x6264>
  407d58:	sub	w9, w9, #0x1
  407d5c:	and	w9, w9, #0x3
  407d60:	str	w9, [x0, #20]
  407d64:	mov	w0, w8
  407d68:	ldp	x29, x30, [sp], #16
  407d6c:	ret
  407d70:	bl	401920 <abort@plt>
  407d74:	stp	x29, x30, [sp, #-16]!
  407d78:	mov	w0, #0xe                   	// #14
  407d7c:	mov	x29, sp
  407d80:	bl	401800 <nl_langinfo@plt>
  407d84:	adrp	x8, 409000 <__fxstatat@plt+0x7500>
  407d88:	add	x8, x8, #0x2af
  407d8c:	cmp	x0, #0x0
  407d90:	csel	x8, x8, x0, eq  // eq = none
  407d94:	ldrb	w9, [x8]
  407d98:	adrp	x10, 409000 <__fxstatat@plt+0x7500>
  407d9c:	add	x10, x10, #0xec8
  407da0:	cmp	w9, #0x0
  407da4:	csel	x0, x10, x8, eq  // eq = none
  407da8:	ldp	x29, x30, [sp], #16
  407dac:	ret
  407db0:	stp	x29, x30, [sp, #-32]!
  407db4:	stp	x20, x19, [sp, #16]
  407db8:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  407dbc:	ldr	w19, [x8, #560]
  407dc0:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  407dc4:	mov	w20, w0
  407dc8:	add	x1, x1, #0xece
  407dcc:	mov	w2, #0x5                   	// #5
  407dd0:	mov	x0, xzr
  407dd4:	mov	x29, sp
  407dd8:	bl	401a70 <dcgettext@plt>
  407ddc:	mov	x2, x0
  407de0:	mov	w0, w19
  407de4:	mov	w1, w20
  407de8:	bl	401770 <error@plt>
  407dec:	bl	401920 <abort@plt>
  407df0:	stp	x29, x30, [sp, #-32]!
  407df4:	stp	x20, x19, [sp, #16]
  407df8:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  407dfc:	ldr	w19, [x8, #560]
  407e00:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  407e04:	mov	w20, w0
  407e08:	add	x1, x1, #0xef9
  407e0c:	mov	w2, #0x5                   	// #5
  407e10:	mov	x0, xzr
  407e14:	mov	x29, sp
  407e18:	bl	401a70 <dcgettext@plt>
  407e1c:	mov	x2, x0
  407e20:	mov	w0, w19
  407e24:	mov	w1, w20
  407e28:	bl	401770 <error@plt>
  407e2c:	bl	401920 <abort@plt>
  407e30:	sub	sp, sp, #0xe0
  407e34:	stp	x29, x30, [sp, #208]
  407e38:	add	x29, sp, #0xd0
  407e3c:	stp	x3, x4, [x29, #-72]
  407e40:	stp	x5, x6, [x29, #-56]
  407e44:	stur	x7, [x29, #-40]
  407e48:	stp	q1, q2, [sp, #16]
  407e4c:	stp	q3, q4, [sp, #48]
  407e50:	str	q0, [sp]
  407e54:	stp	q5, q6, [sp, #80]
  407e58:	str	q7, [sp, #112]
  407e5c:	tbnz	w2, #6, 407e68 <__fxstatat@plt+0x6368>
  407e60:	mov	w3, wzr
  407e64:	b	407ec0 <__fxstatat@plt+0x63c0>
  407e68:	mov	x9, #0xffffffffffffffd8    	// #-40
  407e6c:	mov	x11, sp
  407e70:	sub	x12, x29, #0x48
  407e74:	movk	x9, #0xff80, lsl #32
  407e78:	add	x10, x29, #0x10
  407e7c:	mov	x8, #0xffffffffffffffd8    	// #-40
  407e80:	add	x11, x11, #0x80
  407e84:	add	x12, x12, #0x28
  407e88:	stp	x11, x9, [x29, #-16]
  407e8c:	stp	x10, x12, [x29, #-32]
  407e90:	tbz	w8, #31, 407eb0 <__fxstatat@plt+0x63b0>
  407e94:	add	w9, w8, #0x8
  407e98:	cmn	w8, #0x8
  407e9c:	stur	w9, [x29, #-8]
  407ea0:	b.gt	407eb0 <__fxstatat@plt+0x63b0>
  407ea4:	ldur	x9, [x29, #-24]
  407ea8:	add	x8, x9, x8
  407eac:	b	407ebc <__fxstatat@plt+0x63bc>
  407eb0:	ldur	x8, [x29, #-32]
  407eb4:	add	x9, x8, #0x8
  407eb8:	stur	x9, [x29, #-32]
  407ebc:	ldr	w3, [x8]
  407ec0:	bl	401ab0 <openat@plt>
  407ec4:	bl	407fe0 <__fxstatat@plt+0x64e0>
  407ec8:	ldp	x29, x30, [sp, #208]
  407ecc:	add	sp, sp, #0xe0
  407ed0:	ret
  407ed4:	stp	x29, x30, [sp, #-48]!
  407ed8:	mov	w8, #0x4900                	// #18688
  407edc:	movk	w8, #0x8, lsl #16
  407ee0:	orr	w2, w2, w8
  407ee4:	str	x21, [sp, #16]
  407ee8:	stp	x20, x19, [sp, #32]
  407eec:	mov	x29, sp
  407ef0:	mov	x19, x3
  407ef4:	bl	407e30 <__fxstatat@plt+0x6330>
  407ef8:	tbnz	w0, #31, 407f10 <__fxstatat@plt+0x6410>
  407efc:	mov	w20, w0
  407f00:	bl	401910 <fdopendir@plt>
  407f04:	cbz	x0, 407f18 <__fxstatat@plt+0x6418>
  407f08:	str	w20, [x19]
  407f0c:	b	407f34 <__fxstatat@plt+0x6434>
  407f10:	mov	x0, xzr
  407f14:	b	407f34 <__fxstatat@plt+0x6434>
  407f18:	bl	401ad0 <__errno_location@plt>
  407f1c:	ldr	w21, [x0]
  407f20:	mov	x19, x0
  407f24:	mov	w0, w20
  407f28:	bl	4018e0 <close@plt>
  407f2c:	mov	x0, xzr
  407f30:	str	w21, [x19]
  407f34:	ldp	x20, x19, [sp, #32]
  407f38:	ldr	x21, [sp, #16]
  407f3c:	ldp	x29, x30, [sp], #48
  407f40:	ret
  407f44:	stp	x29, x30, [sp, #-32]!
  407f48:	str	x19, [sp, #16]
  407f4c:	mov	x19, x0
  407f50:	str	xzr, [x0, #8]
  407f54:	adrp	x0, 409000 <__fxstatat@plt+0x7500>
  407f58:	add	x0, x0, #0xd91
  407f5c:	mov	w1, #0x80000               	// #524288
  407f60:	mov	x29, sp
  407f64:	bl	406d88 <__fxstatat@plt+0x5288>
  407f68:	str	w0, [x19]
  407f6c:	tbnz	w0, #31, 407f78 <__fxstatat@plt+0x6478>
  407f70:	mov	w0, wzr
  407f74:	b	407f90 <__fxstatat@plt+0x6490>
  407f78:	mov	x0, xzr
  407f7c:	mov	x1, xzr
  407f80:	bl	401720 <getcwd@plt>
  407f84:	cmp	x0, #0x0
  407f88:	str	x0, [x19, #8]
  407f8c:	csetm	w0, eq  // eq = none
  407f90:	ldr	x19, [sp, #16]
  407f94:	ldp	x29, x30, [sp], #32
  407f98:	ret
  407f9c:	mov	x8, x0
  407fa0:	ldr	w0, [x0]
  407fa4:	tbnz	w0, #31, 407fac <__fxstatat@plt+0x64ac>
  407fa8:	b	401780 <fchdir@plt>
  407fac:	ldr	x0, [x8, #8]
  407fb0:	b	40803c <__fxstatat@plt+0x653c>
  407fb4:	stp	x29, x30, [sp, #-32]!
  407fb8:	str	x19, [sp, #16]
  407fbc:	mov	x19, x0
  407fc0:	ldr	w0, [x0]
  407fc4:	mov	x29, sp
  407fc8:	tbnz	w0, #31, 407fd0 <__fxstatat@plt+0x64d0>
  407fcc:	bl	4018e0 <close@plt>
  407fd0:	ldr	x0, [x19, #8]
  407fd4:	ldr	x19, [sp, #16]
  407fd8:	ldp	x29, x30, [sp], #32
  407fdc:	b	4019c0 <free@plt>
  407fe0:	stp	x29, x30, [sp, #-48]!
  407fe4:	stp	x20, x19, [sp, #32]
  407fe8:	mov	w19, w0
  407fec:	cmp	w0, #0x2
  407ff0:	stp	x22, x21, [sp, #16]
  407ff4:	mov	x29, sp
  407ff8:	b.hi	408028 <__fxstatat@plt+0x6528>  // b.pmore
  407ffc:	mov	w0, w19
  408000:	bl	40888c <__fxstatat@plt+0x6d8c>
  408004:	mov	w20, w0
  408008:	bl	401ad0 <__errno_location@plt>
  40800c:	ldr	w22, [x0]
  408010:	mov	x21, x0
  408014:	mov	w0, w19
  408018:	bl	4018e0 <close@plt>
  40801c:	str	w22, [x21]
  408020:	mov	w0, w20
  408024:	b	40802c <__fxstatat@plt+0x652c>
  408028:	mov	w0, w19
  40802c:	ldp	x20, x19, [sp, #32]
  408030:	ldp	x22, x21, [sp, #16]
  408034:	ldp	x29, x30, [sp], #48
  408038:	ret
  40803c:	sub	sp, sp, #0x50
  408040:	stp	x29, x30, [sp, #16]
  408044:	stp	x24, x23, [sp, #32]
  408048:	stp	x22, x21, [sp, #48]
  40804c:	stp	x20, x19, [sp, #64]
  408050:	add	x29, sp, #0x10
  408054:	mov	x20, x0
  408058:	bl	4019b0 <chdir@plt>
  40805c:	mov	w21, w0
  408060:	cbz	w0, 4081f4 <__fxstatat@plt+0x66f4>
  408064:	bl	401ad0 <__errno_location@plt>
  408068:	ldr	w8, [x0]
  40806c:	cmp	w8, #0x24
  408070:	b.ne	4081f4 <__fxstatat@plt+0x66f4>  // b.any
  408074:	mov	x19, x0
  408078:	mov	x0, x20
  40807c:	bl	401730 <strlen@plt>
  408080:	mov	w8, #0xffffff9c            	// #-100
  408084:	str	w8, [sp, #8]
  408088:	cbz	x0, 408240 <__fxstatat@plt+0x6740>
  40808c:	mov	x21, x0
  408090:	cmp	x0, #0xfff
  408094:	b.ls	408260 <__fxstatat@plt+0x6760>  // b.plast
  408098:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  40809c:	add	x1, x1, #0xff8
  4080a0:	mov	x0, x20
  4080a4:	bl	4019e0 <strspn@plt>
  4080a8:	mov	x22, x20
  4080ac:	cbz	x0, 408124 <__fxstatat@plt+0x6624>
  4080b0:	mov	x23, x0
  4080b4:	cmp	x0, #0x2
  4080b8:	b.ne	40810c <__fxstatat@plt+0x660c>  // b.any
  4080bc:	add	x0, x20, #0x3
  4080c0:	sub	x2, x21, #0x3
  4080c4:	mov	w1, #0x2f                  	// #47
  4080c8:	mov	w23, #0x2f                  	// #47
  4080cc:	bl	401a50 <memchr@plt>
  4080d0:	cbz	x0, 4081e8 <__fxstatat@plt+0x66e8>
  4080d4:	mov	x22, x0
  4080d8:	strb	wzr, [x0]
  4080dc:	add	x0, sp, #0x8
  4080e0:	mov	x1, x20
  4080e4:	bl	4082c0 <__fxstatat@plt+0x67c0>
  4080e8:	strb	w23, [x22]
  4080ec:	cbnz	w0, 4081d4 <__fxstatat@plt+0x66d4>
  4080f0:	add	x22, x22, #0x1
  4080f4:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4080f8:	add	x1, x1, #0xff8
  4080fc:	mov	x0, x22
  408100:	bl	4019e0 <strspn@plt>
  408104:	add	x22, x22, x0
  408108:	b	408124 <__fxstatat@plt+0x6624>
  40810c:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  408110:	add	x1, x1, #0xff8
  408114:	add	x0, sp, #0x8
  408118:	bl	4082c0 <__fxstatat@plt+0x67c0>
  40811c:	cbnz	w0, 4081d4 <__fxstatat@plt+0x66d4>
  408120:	add	x22, x20, x23
  408124:	ldrb	w8, [x22]
  408128:	cmp	w8, #0x2f
  40812c:	b.eq	408280 <__fxstatat@plt+0x6780>  // b.none
  408130:	add	x23, x20, x21
  408134:	cmp	x22, x23
  408138:	b.hi	4082a0 <__fxstatat@plt+0x67a0>  // b.pmore
  40813c:	sub	x8, x23, x22
  408140:	cmp	x8, #0x1, lsl #12
  408144:	b.lt	4081b0 <__fxstatat@plt+0x66b0>  // b.tstop
  408148:	adrp	x20, 409000 <__fxstatat@plt+0x7500>
  40814c:	mov	w24, #0x2f                  	// #47
  408150:	add	x20, x20, #0xff8
  408154:	mov	w1, #0x2f                  	// #47
  408158:	mov	w2, #0x1000                	// #4096
  40815c:	mov	x0, x22
  408160:	bl	4019f0 <memrchr@plt>
  408164:	cbz	x0, 4081e8 <__fxstatat@plt+0x66e8>
  408168:	sub	x8, x0, x22
  40816c:	mov	x21, x0
  408170:	cmp	x8, #0x1, lsl #12
  408174:	strb	wzr, [x0]
  408178:	b.ge	408220 <__fxstatat@plt+0x6720>  // b.tcont
  40817c:	add	x0, sp, #0x8
  408180:	mov	x1, x22
  408184:	bl	4082c0 <__fxstatat@plt+0x67c0>
  408188:	strb	w24, [x21]
  40818c:	cbnz	w0, 4081d4 <__fxstatat@plt+0x66d4>
  408190:	add	x21, x21, #0x1
  408194:	mov	x0, x21
  408198:	mov	x1, x20
  40819c:	bl	4019e0 <strspn@plt>
  4081a0:	add	x22, x21, x0
  4081a4:	sub	x8, x23, x22
  4081a8:	cmp	x8, #0xfff
  4081ac:	b.gt	408154 <__fxstatat@plt+0x6654>
  4081b0:	cmp	x22, x23
  4081b4:	b.cs	4081c8 <__fxstatat@plt+0x66c8>  // b.hs, b.nlast
  4081b8:	add	x0, sp, #0x8
  4081bc:	mov	x1, x22
  4081c0:	bl	4082c0 <__fxstatat@plt+0x67c0>
  4081c4:	cbnz	w0, 4081d4 <__fxstatat@plt+0x66d4>
  4081c8:	ldr	w0, [sp, #8]
  4081cc:	bl	401780 <fchdir@plt>
  4081d0:	cbz	w0, 408210 <__fxstatat@plt+0x6710>
  4081d4:	ldr	w20, [x19]
  4081d8:	add	x0, sp, #0x8
  4081dc:	bl	408308 <__fxstatat@plt+0x6808>
  4081e0:	str	w20, [x19]
  4081e4:	b	4081f0 <__fxstatat@plt+0x66f0>
  4081e8:	mov	w8, #0x24                  	// #36
  4081ec:	str	w8, [x19]
  4081f0:	mov	w21, #0xffffffff            	// #-1
  4081f4:	mov	w0, w21
  4081f8:	ldp	x20, x19, [sp, #64]
  4081fc:	ldp	x22, x21, [sp, #48]
  408200:	ldp	x24, x23, [sp, #32]
  408204:	ldp	x29, x30, [sp, #16]
  408208:	add	sp, sp, #0x50
  40820c:	ret
  408210:	add	x0, sp, #0x8
  408214:	bl	408308 <__fxstatat@plt+0x6808>
  408218:	mov	w21, wzr
  40821c:	b	4081f4 <__fxstatat@plt+0x66f4>
  408220:	adrp	x0, 409000 <__fxstatat@plt+0x7500>
  408224:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  408228:	adrp	x3, 409000 <__fxstatat@plt+0x7500>
  40822c:	add	x0, x0, #0xf7e
  408230:	add	x1, x1, #0xf2f
  408234:	add	x3, x3, #0xf40
  408238:	mov	w2, #0xb3                  	// #179
  40823c:	bl	401ac0 <__assert_fail@plt>
  408240:	adrp	x0, 409000 <__fxstatat@plt+0x7500>
  408244:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  408248:	adrp	x3, 409000 <__fxstatat@plt+0x7500>
  40824c:	add	x0, x0, #0xf27
  408250:	add	x1, x1, #0xf2f
  408254:	add	x3, x3, #0xf40
  408258:	mov	w2, #0x7e                  	// #126
  40825c:	bl	401ac0 <__assert_fail@plt>
  408260:	adrp	x0, 409000 <__fxstatat@plt+0x7500>
  408264:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  408268:	adrp	x3, 409000 <__fxstatat@plt+0x7500>
  40826c:	add	x0, x0, #0xf57
  408270:	add	x1, x1, #0xf2f
  408274:	add	x3, x3, #0xf40
  408278:	mov	w2, #0x7f                  	// #127
  40827c:	bl	401ac0 <__assert_fail@plt>
  408280:	adrp	x0, 409000 <__fxstatat@plt+0x7500>
  408284:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  408288:	adrp	x3, 409000 <__fxstatat@plt+0x7500>
  40828c:	add	x0, x0, #0xf63
  408290:	add	x1, x1, #0xf2f
  408294:	add	x3, x3, #0xf40
  408298:	mov	w2, #0xa2                  	// #162
  40829c:	bl	401ac0 <__assert_fail@plt>
  4082a0:	adrp	x0, 409000 <__fxstatat@plt+0x7500>
  4082a4:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4082a8:	adrp	x3, 409000 <__fxstatat@plt+0x7500>
  4082ac:	add	x0, x0, #0xf6f
  4082b0:	add	x1, x1, #0xf2f
  4082b4:	add	x3, x3, #0xf40
  4082b8:	mov	w2, #0xa3                  	// #163
  4082bc:	bl	401ac0 <__assert_fail@plt>
  4082c0:	stp	x29, x30, [sp, #-32]!
  4082c4:	stp	x20, x19, [sp, #16]
  4082c8:	mov	x19, x0
  4082cc:	ldr	w0, [x0]
  4082d0:	mov	w2, #0x4900                	// #18688
  4082d4:	mov	x29, sp
  4082d8:	bl	401ab0 <openat@plt>
  4082dc:	tbnz	w0, #31, 4082f8 <__fxstatat@plt+0x67f8>
  4082e0:	mov	w20, w0
  4082e4:	mov	x0, x19
  4082e8:	bl	408308 <__fxstatat@plt+0x6808>
  4082ec:	mov	w0, wzr
  4082f0:	str	w20, [x19]
  4082f4:	b	4082fc <__fxstatat@plt+0x67fc>
  4082f8:	mov	w0, #0xffffffff            	// #-1
  4082fc:	ldp	x20, x19, [sp, #16]
  408300:	ldp	x29, x30, [sp], #32
  408304:	ret
  408308:	stp	x29, x30, [sp, #-16]!
  40830c:	ldr	w0, [x0]
  408310:	mov	x29, sp
  408314:	tbnz	w0, #31, 408320 <__fxstatat@plt+0x6820>
  408318:	bl	4018e0 <close@plt>
  40831c:	cbnz	w0, 408328 <__fxstatat@plt+0x6828>
  408320:	ldp	x29, x30, [sp], #16
  408324:	ret
  408328:	adrp	x0, 409000 <__fxstatat@plt+0x7500>
  40832c:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  408330:	adrp	x3, 409000 <__fxstatat@plt+0x7500>
  408334:	add	x0, x0, #0xf91
  408338:	add	x1, x1, #0xf2f
  40833c:	add	x3, x3, #0xf9e
  408340:	mov	w2, #0x40                  	// #64
  408344:	bl	401ac0 <__assert_fail@plt>
  408348:	stp	x29, x30, [sp, #-48]!
  40834c:	str	x21, [sp, #16]
  408350:	stp	x20, x19, [sp, #32]
  408354:	mov	x29, sp
  408358:	mov	x19, x0
  40835c:	bl	4017e0 <fileno@plt>
  408360:	tbnz	w0, #31, 4083c8 <__fxstatat@plt+0x68c8>
  408364:	mov	x0, x19
  408368:	bl	401a90 <__freading@plt>
  40836c:	cbz	w0, 40838c <__fxstatat@plt+0x688c>
  408370:	mov	x0, x19
  408374:	bl	4017e0 <fileno@plt>
  408378:	mov	w2, #0x1                   	// #1
  40837c:	mov	x1, xzr
  408380:	bl	4017c0 <lseek@plt>
  408384:	cmn	x0, #0x1
  408388:	b.eq	4083c8 <__fxstatat@plt+0x68c8>  // b.none
  40838c:	mov	x0, x19
  408390:	bl	408688 <__fxstatat@plt+0x6b88>
  408394:	cbz	w0, 4083c8 <__fxstatat@plt+0x68c8>
  408398:	bl	401ad0 <__errno_location@plt>
  40839c:	ldr	w21, [x0]
  4083a0:	mov	x20, x0
  4083a4:	mov	x0, x19
  4083a8:	bl	4017f0 <fclose@plt>
  4083ac:	cbz	w21, 4083b8 <__fxstatat@plt+0x68b8>
  4083b0:	mov	w0, #0xffffffff            	// #-1
  4083b4:	str	w21, [x20]
  4083b8:	ldp	x20, x19, [sp, #32]
  4083bc:	ldr	x21, [sp, #16]
  4083c0:	ldp	x29, x30, [sp], #48
  4083c4:	ret
  4083c8:	mov	x0, x19
  4083cc:	ldp	x20, x19, [sp, #32]
  4083d0:	ldr	x21, [sp, #16]
  4083d4:	ldp	x29, x30, [sp], #48
  4083d8:	b	4017f0 <fclose@plt>
  4083dc:	sub	sp, sp, #0x100
  4083e0:	stp	x29, x30, [sp, #208]
  4083e4:	add	x29, sp, #0xd0
  4083e8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4083ec:	mov	x9, sp
  4083f0:	sub	x10, x29, #0x50
  4083f4:	stp	x20, x19, [sp, #240]
  4083f8:	mov	w19, w0
  4083fc:	movk	x8, #0xff80, lsl #32
  408400:	add	x11, x29, #0x30
  408404:	cmp	w1, #0xb
  408408:	add	x9, x9, #0x80
  40840c:	add	x10, x10, #0x30
  408410:	stp	x22, x21, [sp, #224]
  408414:	stp	x2, x3, [x29, #-80]
  408418:	stp	x4, x5, [x29, #-64]
  40841c:	stp	x6, x7, [x29, #-48]
  408420:	stp	q1, q2, [sp, #16]
  408424:	stp	q3, q4, [sp, #48]
  408428:	str	q0, [sp]
  40842c:	stp	q5, q6, [sp, #80]
  408430:	str	q7, [sp, #112]
  408434:	stp	x9, x8, [x29, #-16]
  408438:	stp	x11, x10, [x29, #-32]
  40843c:	b.hi	408488 <__fxstatat@plt+0x6988>  // b.pmore
  408440:	mov	w8, #0x1                   	// #1
  408444:	lsl	w8, w8, w1
  408448:	mov	w9, #0x514                 	// #1300
  40844c:	tst	w8, w9
  408450:	b.ne	4084c0 <__fxstatat@plt+0x69c0>  // b.any
  408454:	mov	w9, #0xa0a                 	// #2570
  408458:	tst	w8, w9
  40845c:	b.ne	4084b4 <__fxstatat@plt+0x69b4>  // b.any
  408460:	cbnz	w1, 408488 <__fxstatat@plt+0x6988>
  408464:	ldursw	x8, [x29, #-8]
  408468:	tbz	w8, #31, 408568 <__fxstatat@plt+0x6a68>
  40846c:	add	w9, w8, #0x8
  408470:	cmn	w8, #0x8
  408474:	stur	w9, [x29, #-8]
  408478:	b.gt	408568 <__fxstatat@plt+0x6a68>
  40847c:	ldur	x9, [x29, #-24]
  408480:	add	x8, x9, x8
  408484:	b	408574 <__fxstatat@plt+0x6a74>
  408488:	sub	w8, w1, #0x400
  40848c:	cmp	w8, #0xa
  408490:	b.hi	408544 <__fxstatat@plt+0x6a44>  // b.pmore
  408494:	mov	w9, #0x1                   	// #1
  408498:	lsl	w9, w9, w8
  40849c:	mov	w10, #0x285                 	// #645
  4084a0:	tst	w9, w10
  4084a4:	b.ne	4084c0 <__fxstatat@plt+0x69c0>  // b.any
  4084a8:	mov	w10, #0x502                 	// #1282
  4084ac:	tst	w9, w10
  4084b0:	b.eq	408518 <__fxstatat@plt+0x6a18>  // b.none
  4084b4:	mov	w0, w19
  4084b8:	bl	401a00 <fcntl@plt>
  4084bc:	b	4084fc <__fxstatat@plt+0x69fc>
  4084c0:	ldursw	x8, [x29, #-8]
  4084c4:	tbz	w8, #31, 4084e4 <__fxstatat@plt+0x69e4>
  4084c8:	add	w9, w8, #0x8
  4084cc:	cmn	w8, #0x8
  4084d0:	stur	w9, [x29, #-8]
  4084d4:	b.gt	4084e4 <__fxstatat@plt+0x69e4>
  4084d8:	ldur	x9, [x29, #-24]
  4084dc:	add	x8, x9, x8
  4084e0:	b	4084f0 <__fxstatat@plt+0x69f0>
  4084e4:	ldur	x8, [x29, #-32]
  4084e8:	add	x9, x8, #0x8
  4084ec:	stur	x9, [x29, #-32]
  4084f0:	ldr	w2, [x8]
  4084f4:	mov	w0, w19
  4084f8:	bl	401a00 <fcntl@plt>
  4084fc:	mov	w20, w0
  408500:	mov	w0, w20
  408504:	ldp	x20, x19, [sp, #240]
  408508:	ldp	x22, x21, [sp, #224]
  40850c:	ldp	x29, x30, [sp, #208]
  408510:	add	sp, sp, #0x100
  408514:	ret
  408518:	cmp	w8, #0x6
  40851c:	b.ne	408544 <__fxstatat@plt+0x6a44>  // b.any
  408520:	ldursw	x8, [x29, #-8]
  408524:	tbz	w8, #31, 408584 <__fxstatat@plt+0x6a84>
  408528:	add	w9, w8, #0x8
  40852c:	cmn	w8, #0x8
  408530:	stur	w9, [x29, #-8]
  408534:	b.gt	408584 <__fxstatat@plt+0x6a84>
  408538:	ldur	x9, [x29, #-24]
  40853c:	add	x8, x9, x8
  408540:	b	408590 <__fxstatat@plt+0x6a90>
  408544:	ldursw	x8, [x29, #-8]
  408548:	tbz	w8, #31, 4085f0 <__fxstatat@plt+0x6af0>
  40854c:	add	w9, w8, #0x8
  408550:	cmn	w8, #0x8
  408554:	stur	w9, [x29, #-8]
  408558:	b.gt	4085f0 <__fxstatat@plt+0x6af0>
  40855c:	ldur	x9, [x29, #-24]
  408560:	add	x8, x9, x8
  408564:	b	4085fc <__fxstatat@plt+0x6afc>
  408568:	ldur	x8, [x29, #-32]
  40856c:	add	x9, x8, #0x8
  408570:	stur	x9, [x29, #-32]
  408574:	ldr	w2, [x8]
  408578:	mov	w0, w19
  40857c:	mov	w1, wzr
  408580:	b	4084f8 <__fxstatat@plt+0x69f8>
  408584:	ldur	x8, [x29, #-32]
  408588:	add	x9, x8, #0x8
  40858c:	stur	x9, [x29, #-32]
  408590:	adrp	x22, 41b000 <__fxstatat@plt+0x19500>
  408594:	ldr	w9, [x22, #1128]
  408598:	ldr	w21, [x8]
  40859c:	tbnz	w9, #31, 408618 <__fxstatat@plt+0x6b18>
  4085a0:	mov	w1, #0x406                 	// #1030
  4085a4:	mov	w0, w19
  4085a8:	mov	w2, w21
  4085ac:	bl	401a00 <fcntl@plt>
  4085b0:	mov	w20, w0
  4085b4:	tbz	w0, #31, 40860c <__fxstatat@plt+0x6b0c>
  4085b8:	bl	401ad0 <__errno_location@plt>
  4085bc:	ldr	w8, [x0]
  4085c0:	cmp	w8, #0x16
  4085c4:	b.ne	40860c <__fxstatat@plt+0x6b0c>  // b.any
  4085c8:	mov	w0, w19
  4085cc:	mov	w1, wzr
  4085d0:	mov	w2, w21
  4085d4:	bl	401a00 <fcntl@plt>
  4085d8:	mov	w20, w0
  4085dc:	tbnz	w0, #31, 408500 <__fxstatat@plt+0x6a00>
  4085e0:	mov	w8, #0xffffffff            	// #-1
  4085e4:	str	w8, [x22, #1128]
  4085e8:	mov	w8, #0x1                   	// #1
  4085ec:	b	408638 <__fxstatat@plt+0x6b38>
  4085f0:	ldur	x8, [x29, #-32]
  4085f4:	add	x9, x8, #0x8
  4085f8:	stur	x9, [x29, #-32]
  4085fc:	ldr	x2, [x8]
  408600:	mov	w0, w19
  408604:	bl	401a00 <fcntl@plt>
  408608:	b	4084fc <__fxstatat@plt+0x69fc>
  40860c:	mov	w8, #0x1                   	// #1
  408610:	str	w8, [x22, #1128]
  408614:	b	408500 <__fxstatat@plt+0x6a00>
  408618:	mov	w0, w19
  40861c:	mov	w1, wzr
  408620:	mov	w2, w21
  408624:	bl	401a00 <fcntl@plt>
  408628:	ldr	w8, [x22, #1128]
  40862c:	mov	w20, w0
  408630:	cmn	w8, #0x1
  408634:	cset	w8, eq  // eq = none
  408638:	cbz	w8, 408500 <__fxstatat@plt+0x6a00>
  40863c:	tbnz	w20, #31, 408500 <__fxstatat@plt+0x6a00>
  408640:	mov	w1, #0x1                   	// #1
  408644:	mov	w0, w20
  408648:	bl	401a00 <fcntl@plt>
  40864c:	tbnz	w0, #31, 408668 <__fxstatat@plt+0x6b68>
  408650:	orr	w2, w0, #0x1
  408654:	mov	w1, #0x2                   	// #2
  408658:	mov	w0, w20
  40865c:	bl	401a00 <fcntl@plt>
  408660:	cmn	w0, #0x1
  408664:	b.ne	408500 <__fxstatat@plt+0x6a00>  // b.any
  408668:	bl	401ad0 <__errno_location@plt>
  40866c:	ldr	w21, [x0]
  408670:	mov	x19, x0
  408674:	mov	w0, w20
  408678:	bl	4018e0 <close@plt>
  40867c:	str	w21, [x19]
  408680:	mov	w20, #0xffffffff            	// #-1
  408684:	b	408500 <__fxstatat@plt+0x6a00>
  408688:	stp	x29, x30, [sp, #-32]!
  40868c:	str	x19, [sp, #16]
  408690:	mov	x19, x0
  408694:	mov	x29, sp
  408698:	cbz	x0, 4086c0 <__fxstatat@plt+0x6bc0>
  40869c:	mov	x0, x19
  4086a0:	bl	401a90 <__freading@plt>
  4086a4:	cbz	w0, 4086c0 <__fxstatat@plt+0x6bc0>
  4086a8:	ldrb	w8, [x19, #1]
  4086ac:	tbz	w8, #0, 4086c0 <__fxstatat@plt+0x6bc0>
  4086b0:	mov	w2, #0x1                   	// #1
  4086b4:	mov	x0, x19
  4086b8:	mov	x1, xzr
  4086bc:	bl	4086d0 <__fxstatat@plt+0x6bd0>
  4086c0:	mov	x0, x19
  4086c4:	ldr	x19, [sp, #16]
  4086c8:	ldp	x29, x30, [sp], #32
  4086cc:	b	401a10 <fflush@plt>
  4086d0:	stp	x29, x30, [sp, #-48]!
  4086d4:	str	x21, [sp, #16]
  4086d8:	stp	x20, x19, [sp, #32]
  4086dc:	ldp	x9, x8, [x0, #8]
  4086e0:	mov	w20, w2
  4086e4:	mov	x19, x0
  4086e8:	mov	x21, x1
  4086ec:	cmp	x8, x9
  4086f0:	mov	x29, sp
  4086f4:	b.ne	40870c <__fxstatat@plt+0x6c0c>  // b.any
  4086f8:	ldp	x9, x8, [x19, #32]
  4086fc:	cmp	x8, x9
  408700:	b.ne	40870c <__fxstatat@plt+0x6c0c>  // b.any
  408704:	ldr	x8, [x19, #72]
  408708:	cbz	x8, 408728 <__fxstatat@plt+0x6c28>
  40870c:	mov	x0, x19
  408710:	mov	x1, x21
  408714:	mov	w2, w20
  408718:	ldp	x20, x19, [sp, #32]
  40871c:	ldr	x21, [sp, #16]
  408720:	ldp	x29, x30, [sp], #48
  408724:	b	4019a0 <fseeko@plt>
  408728:	mov	x0, x19
  40872c:	bl	4017e0 <fileno@plt>
  408730:	mov	x1, x21
  408734:	mov	w2, w20
  408738:	bl	4017c0 <lseek@plt>
  40873c:	cmn	x0, #0x1
  408740:	b.eq	40875c <__fxstatat@plt+0x6c5c>  // b.none
  408744:	ldr	w9, [x19]
  408748:	mov	x8, x0
  40874c:	mov	w0, wzr
  408750:	str	x8, [x19, #144]
  408754:	and	w9, w9, #0xffffffef
  408758:	str	w9, [x19]
  40875c:	ldp	x20, x19, [sp, #32]
  408760:	ldr	x21, [sp, #16]
  408764:	ldp	x29, x30, [sp], #48
  408768:	ret
  40876c:	sub	sp, sp, #0x60
  408770:	stp	x29, x30, [sp, #32]
  408774:	stp	x24, x23, [sp, #48]
  408778:	stp	x22, x21, [sp, #64]
  40877c:	stp	x20, x19, [sp, #80]
  408780:	ldrb	w8, [x2]
  408784:	mov	x19, x0
  408788:	add	x29, sp, #0x20
  40878c:	cbz	w8, 4087f4 <__fxstatat@plt+0x6cf4>
  408790:	adrp	x23, 41b000 <__fxstatat@plt+0x19500>
  408794:	ldr	w8, [x23, #1132]
  408798:	mov	x20, x2
  40879c:	mov	w21, w1
  4087a0:	cbz	w8, 4087fc <__fxstatat@plt+0x6cfc>
  4087a4:	tbnz	w8, #31, 40885c <__fxstatat@plt+0x6d5c>
  4087a8:	mov	x0, x20
  4087ac:	bl	401730 <strlen@plt>
  4087b0:	add	x0, x0, #0x1b
  4087b4:	cmp	x0, #0xfc1
  4087b8:	b.cc	4087c8 <__fxstatat@plt+0x6cc8>  // b.lo, b.ul, b.last
  4087bc:	bl	401810 <malloc@plt>
  4087c0:	mov	x19, x0
  4087c4:	cbz	x0, 408870 <__fxstatat@plt+0x6d70>
  4087c8:	adrp	x3, 409000 <__fxstatat@plt+0x7500>
  4087cc:	add	x3, x3, #0xfe8
  4087d0:	mov	w1, #0x1                   	// #1
  4087d4:	mov	x2, #0xffffffffffffffff    	// #-1
  4087d8:	mov	x0, x19
  4087dc:	mov	w4, w21
  4087e0:	bl	401750 <__sprintf_chk@plt>
  4087e4:	add	x0, x19, w0, sxtw
  4087e8:	mov	x1, x20
  4087ec:	bl	401a20 <strcpy@plt>
  4087f0:	b	408870 <__fxstatat@plt+0x6d70>
  4087f4:	strb	wzr, [x19]
  4087f8:	b	408870 <__fxstatat@plt+0x6d70>
  4087fc:	adrp	x0, 409000 <__fxstatat@plt+0x7500>
  408800:	add	x0, x0, #0xfc3
  408804:	mov	w1, #0x4900                	// #18688
  408808:	bl	401820 <open@plt>
  40880c:	tbnz	w0, #31, 408864 <__fxstatat@plt+0x6d64>
  408810:	mov	w22, w0
  408814:	adrp	x3, 409000 <__fxstatat@plt+0x7500>
  408818:	add	x3, x3, #0xfd1
  40881c:	mov	x0, sp
  408820:	mov	w1, #0x1                   	// #1
  408824:	mov	w2, #0x20                  	// #32
  408828:	mov	w4, w22
  40882c:	mov	w24, #0x1                   	// #1
  408830:	bl	401750 <__sprintf_chk@plt>
  408834:	mov	x0, sp
  408838:	mov	w1, wzr
  40883c:	bl	401940 <access@plt>
  408840:	cmp	w0, #0x0
  408844:	cneg	w8, w24, ne  // ne = any
  408848:	mov	w0, w22
  40884c:	str	w8, [x23, #1132]
  408850:	bl	4018e0 <close@plt>
  408854:	ldr	w8, [x23, #1132]
  408858:	tbz	w8, #31, 4087a8 <__fxstatat@plt+0x6ca8>
  40885c:	mov	x19, xzr
  408860:	b	408870 <__fxstatat@plt+0x6d70>
  408864:	mov	w8, #0xffffffff            	// #-1
  408868:	mov	x19, xzr
  40886c:	str	w8, [x23, #1132]
  408870:	mov	x0, x19
  408874:	ldp	x20, x19, [sp, #80]
  408878:	ldp	x22, x21, [sp, #64]
  40887c:	ldp	x24, x23, [sp, #48]
  408880:	ldp	x29, x30, [sp, #32]
  408884:	add	sp, sp, #0x60
  408888:	ret
  40888c:	mov	w2, #0x3                   	// #3
  408890:	mov	w1, wzr
  408894:	b	4083dc <__fxstatat@plt+0x68dc>
  408898:	stp	x29, x30, [sp, #-64]!
  40889c:	mov	x29, sp
  4088a0:	stp	x19, x20, [sp, #16]
  4088a4:	adrp	x20, 41a000 <__fxstatat@plt+0x18500>
  4088a8:	add	x20, x20, #0xdf0
  4088ac:	stp	x21, x22, [sp, #32]
  4088b0:	adrp	x21, 41a000 <__fxstatat@plt+0x18500>
  4088b4:	add	x21, x21, #0xde8
  4088b8:	sub	x20, x20, x21
  4088bc:	mov	w22, w0
  4088c0:	stp	x23, x24, [sp, #48]
  4088c4:	mov	x23, x1
  4088c8:	mov	x24, x2
  4088cc:	bl	4016a0 <mbrtowc@plt-0x40>
  4088d0:	cmp	xzr, x20, asr #3
  4088d4:	b.eq	408900 <__fxstatat@plt+0x6e00>  // b.none
  4088d8:	asr	x20, x20, #3
  4088dc:	mov	x19, #0x0                   	// #0
  4088e0:	ldr	x3, [x21, x19, lsl #3]
  4088e4:	mov	x2, x24
  4088e8:	add	x19, x19, #0x1
  4088ec:	mov	x1, x23
  4088f0:	mov	w0, w22
  4088f4:	blr	x3
  4088f8:	cmp	x20, x19
  4088fc:	b.ne	4088e0 <__fxstatat@plt+0x6de0>  // b.any
  408900:	ldp	x19, x20, [sp, #16]
  408904:	ldp	x21, x22, [sp, #32]
  408908:	ldp	x23, x24, [sp, #48]
  40890c:	ldp	x29, x30, [sp], #64
  408910:	ret
  408914:	nop
  408918:	ret
  40891c:	nop
  408920:	adrp	x2, 41b000 <__fxstatat@plt+0x19500>
  408924:	mov	x1, #0x0                   	// #0
  408928:	ldr	x2, [x2, #544]
  40892c:	b	4017a0 <__cxa_atexit@plt>
  408930:	mov	x2, x1
  408934:	mov	x1, x0
  408938:	mov	w0, #0x0                   	// #0
  40893c:	b	401ae0 <__xstat@plt>
  408940:	mov	x2, x1
  408944:	mov	w1, w0
  408948:	mov	w0, #0x0                   	// #0
  40894c:	b	401a60 <__fxstat@plt>
  408950:	mov	x2, x1
  408954:	mov	x1, x0
  408958:	mov	w0, #0x0                   	// #0
  40895c:	b	401a40 <__lxstat@plt>
  408960:	mov	x4, x1
  408964:	mov	x5, x2
  408968:	mov	w1, w0
  40896c:	mov	x2, x4
  408970:	mov	w0, #0x0                   	// #0
  408974:	mov	w4, w3
  408978:	mov	x3, x5
  40897c:	b	401b00 <__fxstatat@plt>

Disassembly of section .fini:

0000000000408980 <.fini>:
  408980:	stp	x29, x30, [sp, #-16]!
  408984:	mov	x29, sp
  408988:	ldp	x29, x30, [sp], #16
  40898c:	ret
