<HTML>
<HEAD>
<link type="text/css" rel="stylesheet" href="../../imc.css"></link>
<script type="text/javascript" src="../../sortable.js"></script>
<TITLE>IMC Report: ./cov_report_html</TITLE></HEAD>
<BODY>
<A NAME="_topcov"></A>
<P class="summary_title">Coverage   Summary Report, Instance-Based</P>

<P class="fs"><A STYLE="float: left" class="namet" HREF="../../index.html">Top Level Summary</A><A STYLE="float: right" class="namet" HREF="../../legend.html">Legend and Help</A></P>
<BR>
<TABLE class="detail_header"><TR class="detail"><TD>

<B>Instance name: </B><A HREF="../dir_1/summ_4_t1.html" class="namet">rate_limiter_16to4</A>.schduler_reg_config_inst<BR>

<B>Type name: </B>schduler_reg_config<BR>

<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Vidya/Final_v2/ulss/RTL/scheduler_reg_config.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Vidya/Final_v2/ulss/RTL/scheduler_reg_config.sv</A><BR>

</TD></TR></TABLE>

<BR>
<P class="subtitle">Coverage Summary Report, Instance-Based</P>
<TABLE class="sortable sml summary_table" id="totalTable">


<TR><TH class="wht">Overall</TH>
<TH class="wht">Overall Covered</TH>
<TH class="wht">Block</TH>
<TH class="wht">Expression</TH>
<TH class="wht">Toggle</TH>
<TH class="wht">FSM&nbsp;State</TH>
<TH class="wht">FSM&nbsp;Transition</TH>
<TH class="wht">Assertion</TH>
<TH class="wht">CoverGroup</TH>
<TH class="wht">CoverGroup Covered</TH>
<TH class="wht">name</TH>

</TR>

<TR><TD class="range95to99"><A HREF="">99.37%</A></TD>
<TD class="range95to99"><A HREF="">99.61%&nbsp;(1534/1540)</A></TD>
<TD class="range95to99"><A HREF="#_Blockcov">98.46%&nbsp;(64/65)</A></TD>
<TD class="range100"><A HREF="#_Expressioncov">100.00%&nbsp;(102/102)</A></TD>
<TD class="range95to99"><A HREF="#_Togglecov">99.64%&nbsp;(1368/1373)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="namecell">schduler_reg_config_inst</TD>

</TR>


</TABLE>
<BR><BR><A NAME="_Blockcov"></A>
<P class="detail_title">     Uncovered Block Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>rate_limiter_16to4.schduler_reg_config_inst<BR>
<B>Type name: </B>schduler_reg_config<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Vidya/Final_v2/ulss/RTL/scheduler_reg_config.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Vidya/Final_v2/ulss/RTL/scheduler_reg_config.sv</A><BR><B>Number of uncovered blocks: </B>1 of 65<BR>
<B>Number of unreachable blocks: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      24    138   true part of         137    begin                          

</PRE>
<A NAME="_Expressioncov"></A>
<P class="detail_title">     Uncovered Expression Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>rate_limiter_16to4.schduler_reg_config_inst<BR>
<B>Type name: </B>schduler_reg_config<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Vidya/Final_v2/ulss/RTL/scheduler_reg_config.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Vidya/Final_v2/ulss/RTL/scheduler_reg_config.sv</A><BR><B>Number of uncovered expressions: </B>0 of 102<BR>
<B>Number of unreachable expressions: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------


</PRE>
<A NAME="_Togglecov"></A>
<P class="detail_title">     Uncovered Toggle Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>rate_limiter_16to4.schduler_reg_config_inst<BR>
<B>Type name: </B>schduler_reg_config<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Vidya/Final_v2/ulss/RTL/scheduler_reg_config.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Vidya/Final_v2/ulss/RTL/scheduler_reg_config.sv</A><BR><B>Number of uncovered signal bits: </B>5 of 1373<BR>
<B>Number of unreachable signal bits: </B>0<BR>
<B>Number of signal bits partially toggled(rise): </B>3 of 1373<BR>
<B>Number of signal bits partially toggled(fall): </B>1 of 1373<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          schduler_reg_rstn         
0          0          1          schduler_reg_sw_rst       
0          1          0          IN_STREAM_6_REG[5]        
0          1          0          IN_STREAM_7_REG[20]       
0          0          0          IN_STREAM_10_REG[29]      

</PRE>
<A NAME="_Fsmcov"></A>
<P class="detail_title">     Uncovered Fsm Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>rate_limiter_16to4.schduler_reg_config_inst<BR>
<B>Type name: </B>schduler_reg_config<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Vidya/Final_v2/ulss/RTL/scheduler_reg_config.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Vidya/Final_v2/ulss/RTL/scheduler_reg_config.sv</A><BR>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
<A NAME="_Assertioncov"></A>
<P class="detail_title">     Uncovered Assertion Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>rate_limiter_16to4.schduler_reg_config_inst<BR>
<B>Type name: </B>schduler_reg_config<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Vidya/Final_v2/ulss/RTL/scheduler_reg_config.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Vidya/Final_v2/ulss/RTL/scheduler_reg_config.sv</A><BR><B>Number of uncovered assertions: </B>0 of 0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Finished Failed Assertion                      Line  Source Code                    
------------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_CoverGroupcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR CoverGroup Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>rate_limiter_16to4.schduler_reg_config_inst<BR>
<B>Type name: </B>schduler_reg_config<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Vidya/Final_v2/ulss/RTL/scheduler_reg_config.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Vidya/Final_v2/ulss/RTL/scheduler_reg_config.sv</A><BR><B>Number of covered cover bins: </B>0 of 0<BR>
<B>Number of uncovered cover bins: </B>0 of 0<BR>
<B>Number of excluded cover bins: </B>0<BR>


</TD></TR></TABLE>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
