

================================================================
== Vitis HLS Report for 'DebayerRatBorBatR'
================================================================
* Date:           Thu Jun 13 17:32:01 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.39 ns|  2.475 ns|     0.92 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |       13|  8324173|  44.070 ns|  28.219 ms|   13|  8324173|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
        |                                                        |                                             |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                   |
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max    | min |  max |                      Type                     |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
        |grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158  |DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2  |        9|     3849|  30.510 ns|  13.048 us|    2|  3842|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_630_1  |       12|  8324172|  12 ~ 3852|          -|          -|  1 ~ 2161|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     155|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       12|     -|    2300|    2150|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      89|    -|
|Register         |        -|     -|     318|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       12|     0|    2618|    2394|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        4|     0|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158  |DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2  |       12|   0|  2300|  2150|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |Total                                                   |                                             |       12|   0|  2300|  2150|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |loopHeight_fu_203_p2  |         +|   0|  0|  19|          12|           1|
    |loopWidth_fu_209_p2   |         +|   0|  0|  19|          12|           1|
    |y_4_fu_242_p2         |         +|   0|  0|  19|          12|           1|
    |cmp203_i_fu_302_p2    |      icmp|   0|  0|  19|          12|           1|
    |cmp59_i_fu_297_p2     |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln630_fu_237_p2  |      icmp|   0|  0|  19|          12|          12|
    |red_i_fu_328_p2       |      icmp|   0|  0|  22|          15|          15|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    |and310_i_fu_313_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_i_fu_322_p2       |       xor|   0|  0|  15|          15|          15|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 155|         104|          61|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  26|          5|    1|          5|
    |ap_done              |   9|          2|    1|          2|
    |bayerPhase_c1_blk_n  |   9|          2|    1|          2|
    |bayerPhase_c_blk_n   |   9|          2|    1|          2|
    |imgG_read            |   9|          2|    1|          2|
    |imgRB_write          |   9|          2|    1|          2|
    |real_start           |   9|          2|    1|          2|
    |y_fu_68              |   9|          2|   12|         24|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  89|         19|   19|         41|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |   4|   0|    4|          0|
    |ap_done_reg                                                          |   1|   0|    1|          0|
    |cmp203_i_reg_550                                                     |   1|   0|    1|          0|
    |cmp59_i_reg_545                                                      |   1|   0|    1|          0|
    |grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg  |   1|   0|    1|          0|
    |loopHeight_reg_441                                                   |  12|   0|   12|          0|
    |loopWidth_reg_446                                                    |  12|   0|   12|          0|
    |p_0_0_09481393_lcssa1443_i_fu_80                                     |   8|   0|    8|          0|
    |p_0_0_09481393_lcssa1443_i_load_reg_475                              |   8|   0|    8|          0|
    |p_0_0_0948_114831495_lcssa1531_i_fu_116                              |   8|   0|    8|          0|
    |p_0_0_0948_114831495_lcssa1531_i_load_reg_520                        |   8|   0|    8|          0|
    |p_0_0_0948_21423_lcssa1455_i_fu_92                                   |   8|   0|    8|          0|
    |p_0_0_0948_21423_lcssa1455_i_load_reg_490                            |   8|   0|    8|          0|
    |p_0_0_09491390_lcssa1441_i_fu_76                                     |   8|   0|    8|          0|
    |p_0_0_09491390_lcssa1441_i_load_reg_470                              |   8|   0|    8|          0|
    |p_0_0_0949_114811493_lcssa1529_i_fu_112                              |   8|   0|    8|          0|
    |p_0_0_0949_114811493_lcssa1529_i_load_reg_515                        |   8|   0|    8|          0|
    |p_0_0_0949_21420_lcssa1453_i_fu_88                                   |   8|   0|    8|          0|
    |p_0_0_0949_21420_lcssa1453_i_load_reg_485                            |   8|   0|    8|          0|
    |p_0_0_09501387_lcssa1439_i_fu_72                                     |   8|   0|    8|          0|
    |p_0_0_09501387_lcssa1439_i_load_reg_465                              |   8|   0|    8|          0|
    |p_0_0_0950_114791491_lcssa1527_i_fu_108                              |   8|   0|    8|          0|
    |p_0_0_0950_114791491_lcssa1527_i_load_reg_510                        |   8|   0|    8|          0|
    |p_0_0_0950_21417_lcssa1451_i_fu_84                                   |   8|   0|    8|          0|
    |p_0_0_0950_21417_lcssa1451_i_load_reg_480                            |   8|   0|    8|          0|
    |p_0_0_0_0_09081496_lcssa1533_i_fu_120                                |   8|   0|    8|          0|
    |p_0_0_0_0_09081496_lcssa1533_i_load_reg_525                          |   8|   0|    8|          0|
    |p_0_0_0_0_09141484_lcssa1521_i_fu_96                                 |   8|   0|    8|          0|
    |p_0_0_0_0_09141484_lcssa1521_i_load_reg_495                          |   8|   0|    8|          0|
    |p_0_1_0_0_09091498_lcssa1535_i_fu_124                                |   8|   0|    8|          0|
    |p_0_1_0_0_09091498_lcssa1535_i_load_reg_530                          |   8|   0|    8|          0|
    |p_0_1_0_0_09151486_lcssa1523_i_fu_100                                |   8|   0|    8|          0|
    |p_0_1_0_0_09151486_lcssa1523_i_load_reg_500                          |   8|   0|    8|          0|
    |p_0_2_0_0_09101500_lcssa1537_i_fu_128                                |   8|   0|    8|          0|
    |p_0_2_0_0_09101500_lcssa1537_i_load_reg_535                          |   8|   0|    8|          0|
    |p_0_2_0_0_09161488_lcssa1525_i_fu_104                                |   8|   0|    8|          0|
    |p_0_2_0_0_09161488_lcssa1525_i_load_reg_505                          |   8|   0|    8|          0|
    |red_i_reg_560                                                        |   1|   0|    1|          0|
    |start_once_reg                                                       |   1|   0|    1|          0|
    |trunc_ln622_1_i_reg_456                                              |  15|   0|   15|          0|
    |trunc_ln630_reg_540                                                  |   1|   0|    1|          0|
    |x_phase_reg_451                                                      |   1|   0|    1|          0|
    |xor_i_reg_555                                                        |  15|   0|   15|          0|
    |y_fu_68                                                              |  12|   0|   12|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 318|   0|  318|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|imgG_dout                     |   in|   24|     ap_fifo|               imgG|       pointer|
|imgG_num_data_valid           |   in|    3|     ap_fifo|               imgG|       pointer|
|imgG_fifo_cap                 |   in|    3|     ap_fifo|               imgG|       pointer|
|imgG_empty_n                  |   in|    1|     ap_fifo|               imgG|       pointer|
|imgG_read                     |  out|    1|     ap_fifo|               imgG|       pointer|
|imgRB_din                     |  out|   24|     ap_fifo|              imgRB|       pointer|
|imgRB_num_data_valid          |   in|    3|     ap_fifo|              imgRB|       pointer|
|imgRB_fifo_cap                |   in|    3|     ap_fifo|              imgRB|       pointer|
|imgRB_full_n                  |   in|    1|     ap_fifo|              imgRB|       pointer|
|imgRB_write                   |  out|    1|     ap_fifo|              imgRB|       pointer|
|height                        |   in|   12|   ap_stable|             height|        scalar|
|width                         |   in|   12|   ap_stable|              width|        scalar|
|bayerPhase_c1_dout            |   in|   16|     ap_fifo|      bayerPhase_c1|       pointer|
|bayerPhase_c1_num_data_valid  |   in|    3|     ap_fifo|      bayerPhase_c1|       pointer|
|bayerPhase_c1_fifo_cap        |   in|    3|     ap_fifo|      bayerPhase_c1|       pointer|
|bayerPhase_c1_empty_n         |   in|    1|     ap_fifo|      bayerPhase_c1|       pointer|
|bayerPhase_c1_read            |  out|    1|     ap_fifo|      bayerPhase_c1|       pointer|
|bayerPhase_c_din              |  out|   16|     ap_fifo|       bayerPhase_c|       pointer|
|bayerPhase_c_num_data_valid   |   in|    3|     ap_fifo|       bayerPhase_c|       pointer|
|bayerPhase_c_fifo_cap         |   in|    3|     ap_fifo|       bayerPhase_c|       pointer|
|bayerPhase_c_full_n           |   in|    1|     ap_fifo|       bayerPhase_c|       pointer|
|bayerPhase_c_write            |  out|    1|     ap_fifo|       bayerPhase_c|       pointer|
+------------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.47>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:603->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0_0_09501387_lcssa1439_i = alloca i32 1"   --->   Operation 6 'alloca' 'p_0_0_09501387_lcssa1439_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_09491390_lcssa1441_i = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_09491390_lcssa1441_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_0_09481393_lcssa1443_i = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_0_09481393_lcssa1443_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_0950_21417_lcssa1451_i = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0_0950_21417_lcssa1451_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0_0949_21420_lcssa1453_i = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_0_0949_21420_lcssa1453_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_0_0948_21423_lcssa1455_i = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_0_0948_21423_lcssa1455_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_0_0_09141484_lcssa1521_i = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_0_0_09141484_lcssa1521_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_1_0_0_09151486_lcssa1523_i = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_1_0_0_09151486_lcssa1523_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_2_0_0_09161488_lcssa1525_i = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_2_0_0_09161488_lcssa1525_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_0_0950_114791491_lcssa1527_i = alloca i32 1"   --->   Operation 15 'alloca' 'p_0_0_0950_114791491_lcssa1527_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_0_0_0949_114811493_lcssa1529_i = alloca i32 1"   --->   Operation 16 'alloca' 'p_0_0_0949_114811493_lcssa1529_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_0_0_0948_114831495_lcssa1531_i = alloca i32 1"   --->   Operation 17 'alloca' 'p_0_0_0948_114831495_lcssa1531_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_0_0_0_09081496_lcssa1533_i = alloca i32 1"   --->   Operation 18 'alloca' 'p_0_0_0_0_09081496_lcssa1533_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_0_1_0_0_09091498_lcssa1535_i = alloca i32 1"   --->   Operation 19 'alloca' 'p_0_1_0_0_09091498_lcssa1535_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_0_2_0_0_09101500_lcssa1537_i = alloca i32 1"   --->   Operation 20 'alloca' 'p_0_2_0_0_09101500_lcssa1537_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.23ns)   --->   "%width_read = read i12 @_ssdm_op_Read.ap_stable.i12, i12 %width"   --->   Operation 21 'read' 'width_read' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (1.23ns)   --->   "%height_read = read i12 @_ssdm_op_Read.ap_stable.i12, i12 %height"   --->   Operation 22 'read' 'height_read' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bayerPhase_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.23ns)   --->   "%bayerPhase_c1_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %bayerPhase_c1"   --->   Operation 24 'read' 'bayerPhase_c1_read' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bayerPhase_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.23ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %bayerPhase_c, i16 %bayerPhase_c1_read"   --->   Operation 26 'write' 'write_ln0' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %width, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %height, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgRB, void @empty_24, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgG, void @empty_24, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.80ns)   --->   "%loopHeight = add i12 %height_read, i12 1" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:606->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 31 'add' 'loopHeight' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.80ns)   --->   "%loopWidth = add i12 %width_read, i12 1" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:607->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 32 'add' 'loopWidth' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_phase = trunc i16 %bayerPhase_c1_read" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:622->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 33 'trunc' 'x_phase' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln622_1_i = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %bayerPhase_c1_read, i32 1, i32 15" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:622->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 34 'partselect' 'trunc_ln622_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln603 = store i12 0, i12 %y" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:603->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 35 'store' 'store_ln603' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln630 = br void %VITIS_LOOP_633_2.i" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 36 'br' 'br_ln630' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%y_3 = load i12 %y" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 37 'load' 'y_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.80ns)   --->   "%icmp_ln630 = icmp_eq  i12 %y_3, i12 %loopHeight" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 38 'icmp' 'icmp_ln630' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2161, i64 0"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.80ns)   --->   "%y_4 = add i12 %y_3, i12 1" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 40 'add' 'y_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln630 = br i1 %icmp_ln630, void %VITIS_LOOP_633_2.split.i, void %DebayerRatBorBatR.exit" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 41 'br' 'br_ln630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_0_0_09501387_lcssa1439_i_load = load i8 %p_0_0_09501387_lcssa1439_i"   --->   Operation 42 'load' 'p_0_0_09501387_lcssa1439_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_0_0_09491390_lcssa1441_i_load = load i8 %p_0_0_09491390_lcssa1441_i"   --->   Operation 43 'load' 'p_0_0_09491390_lcssa1441_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_0_0_09481393_lcssa1443_i_load = load i8 %p_0_0_09481393_lcssa1443_i"   --->   Operation 44 'load' 'p_0_0_09481393_lcssa1443_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_0_0_0950_21417_lcssa1451_i_load = load i8 %p_0_0_0950_21417_lcssa1451_i"   --->   Operation 45 'load' 'p_0_0_0950_21417_lcssa1451_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_0_0_0949_21420_lcssa1453_i_load = load i8 %p_0_0_0949_21420_lcssa1453_i"   --->   Operation 46 'load' 'p_0_0_0949_21420_lcssa1453_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_0_0_0948_21423_lcssa1455_i_load = load i8 %p_0_0_0948_21423_lcssa1455_i"   --->   Operation 47 'load' 'p_0_0_0948_21423_lcssa1455_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_0_0_0_0_09141484_lcssa1521_i_load = load i8 %p_0_0_0_0_09141484_lcssa1521_i"   --->   Operation 48 'load' 'p_0_0_0_0_09141484_lcssa1521_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_0_1_0_0_09151486_lcssa1523_i_load = load i8 %p_0_1_0_0_09151486_lcssa1523_i"   --->   Operation 49 'load' 'p_0_1_0_0_09151486_lcssa1523_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_0_2_0_0_09161488_lcssa1525_i_load = load i8 %p_0_2_0_0_09161488_lcssa1525_i"   --->   Operation 50 'load' 'p_0_2_0_0_09161488_lcssa1525_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_0_0_0950_114791491_lcssa1527_i_load = load i8 %p_0_0_0950_114791491_lcssa1527_i"   --->   Operation 51 'load' 'p_0_0_0950_114791491_lcssa1527_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_0_0_0949_114811493_lcssa1529_i_load = load i8 %p_0_0_0949_114811493_lcssa1529_i"   --->   Operation 52 'load' 'p_0_0_0949_114811493_lcssa1529_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_0_0_0948_114831495_lcssa1531_i_load = load i8 %p_0_0_0948_114831495_lcssa1531_i"   --->   Operation 53 'load' 'p_0_0_0948_114831495_lcssa1531_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_0_0_0_0_09081496_lcssa1533_i_load = load i8 %p_0_0_0_0_09081496_lcssa1533_i"   --->   Operation 54 'load' 'p_0_0_0_0_09081496_lcssa1533_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_0_1_0_0_09091498_lcssa1535_i_load = load i8 %p_0_1_0_0_09091498_lcssa1535_i"   --->   Operation 55 'load' 'p_0_1_0_0_09091498_lcssa1535_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_0_2_0_0_09101500_lcssa1537_i_load = load i8 %p_0_2_0_0_09101500_lcssa1537_i"   --->   Operation 56 'load' 'p_0_2_0_0_09101500_lcssa1537_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln630 = trunc i12 %y_3" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 57 'trunc' 'trunc_ln630' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.80ns)   --->   "%cmp59_i = icmp_ult  i12 %y_3, i12 %height_read" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 58 'icmp' 'cmp59_i' <Predicate = (!icmp_ln630)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.80ns)   --->   "%cmp203_i = icmp_ne  i12 %y_3, i12 0" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 59 'icmp' 'cmp203_i' <Predicate = (!icmp_ln630)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 60 'wait' 'empty' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln603 = store i12 %y_4, i12 %y" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:603->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 61 'store' 'store_ln603' <Predicate = (!icmp_ln630)> <Delay = 0.42>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln1072 = ret" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 62 'ret' 'ret_ln1072' <Predicate = (icmp_ln630)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.36>
ST_3 : Operation 63 [1/1] (0.28ns)   --->   "%and310_i = xor i1 %trunc_ln630, i1 1" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 63 'xor' 'and310_i' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%and310_cast_i = zext i1 %and310_i" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 64 'zext' 'and310_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.26ns)   --->   "%xor_i = xor i15 %trunc_ln622_1_i, i15 %and310_cast_i" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:622->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 65 'xor' 'xor_i' <Predicate = true> <Delay = 0.26> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.84ns)   --->   "%red_i = icmp_eq  i15 %and310_cast_i, i15 %trunc_ln622_1_i" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 66 'icmp' 'red_i' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [2/2] (1.23ns)   --->   "%call_ln607 = call void @DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2, i8 %p_0_2_0_0_09101500_lcssa1537_i_load, i8 %p_0_1_0_0_09091498_lcssa1535_i_load, i8 %p_0_0_0_0_09081496_lcssa1533_i_load, i8 %p_0_0_0948_114831495_lcssa1531_i_load, i8 %p_0_0_0949_114811493_lcssa1529_i_load, i8 %p_0_0_0950_114791491_lcssa1527_i_load, i8 %p_0_2_0_0_09161488_lcssa1525_i_load, i8 %p_0_1_0_0_09151486_lcssa1523_i_load, i8 %p_0_0_0_0_09141484_lcssa1521_i_load, i8 %p_0_0_0948_21423_lcssa1455_i_load, i8 %p_0_0_0949_21420_lcssa1453_i_load, i8 %p_0_0_0950_21417_lcssa1451_i_load, i8 %p_0_0_09481393_lcssa1443_i_load, i8 %p_0_0_09491390_lcssa1441_i_load, i8 %p_0_0_09501387_lcssa1439_i_load, i12 %loopWidth, i1 %cmp203_i, i1 %x_phase, i15 %xor_i, i12 %width_read, i1 %cmp59_i, i24 %imgG, i1 %red_i, i24 %imgRB, i8 %p_0_2_0_0_09101500_lcssa1537_i, i8 %p_0_1_0_0_09091498_lcssa1535_i, i8 %p_0_0_0_0_09081496_lcssa1533_i, i8 %p_0_0_0948_114831495_lcssa1531_i, i8 %p_0_0_0949_114811493_lcssa1529_i, i8 %p_0_0_0950_114791491_lcssa1527_i, i8 %p_0_2_0_0_09161488_lcssa1525_i, i8 %p_0_1_0_0_09151486_lcssa1523_i, i8 %p_0_0_0_0_09141484_lcssa1521_i, i8 %p_0_0_0948_21423_lcssa1455_i, i8 %p_0_0_0949_21420_lcssa1453_i, i8 %p_0_0_0950_21417_lcssa1451_i, i8 %p_0_0_09481393_lcssa1443_i, i8 %p_0_0_09491390_lcssa1441_i, i8 %p_0_0_09501387_lcssa1439_i" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:607->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 67 'call' 'call_ln607' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln630 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 68 'specloopname' 'specloopname_ln630' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln607 = call void @DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2, i8 %p_0_2_0_0_09101500_lcssa1537_i_load, i8 %p_0_1_0_0_09091498_lcssa1535_i_load, i8 %p_0_0_0_0_09081496_lcssa1533_i_load, i8 %p_0_0_0948_114831495_lcssa1531_i_load, i8 %p_0_0_0949_114811493_lcssa1529_i_load, i8 %p_0_0_0950_114791491_lcssa1527_i_load, i8 %p_0_2_0_0_09161488_lcssa1525_i_load, i8 %p_0_1_0_0_09151486_lcssa1523_i_load, i8 %p_0_0_0_0_09141484_lcssa1521_i_load, i8 %p_0_0_0948_21423_lcssa1455_i_load, i8 %p_0_0_0949_21420_lcssa1453_i_load, i8 %p_0_0_0950_21417_lcssa1451_i_load, i8 %p_0_0_09481393_lcssa1443_i_load, i8 %p_0_0_09491390_lcssa1441_i_load, i8 %p_0_0_09501387_lcssa1439_i_load, i12 %loopWidth, i1 %cmp203_i, i1 %x_phase, i15 %xor_i, i12 %width_read, i1 %cmp59_i, i24 %imgG, i1 %red_i, i24 %imgRB, i8 %p_0_2_0_0_09101500_lcssa1537_i, i8 %p_0_1_0_0_09091498_lcssa1535_i, i8 %p_0_0_0_0_09081496_lcssa1533_i, i8 %p_0_0_0948_114831495_lcssa1531_i, i8 %p_0_0_0949_114811493_lcssa1529_i, i8 %p_0_0_0950_114791491_lcssa1527_i, i8 %p_0_2_0_0_09161488_lcssa1525_i, i8 %p_0_1_0_0_09151486_lcssa1523_i, i8 %p_0_0_0_0_09141484_lcssa1521_i, i8 %p_0_0_0948_21423_lcssa1455_i, i8 %p_0_0_0949_21420_lcssa1453_i, i8 %p_0_0_0950_21417_lcssa1451_i, i8 %p_0_0_09481393_lcssa1443_i, i8 %p_0_0_09491390_lcssa1441_i, i8 %p_0_0_09501387_lcssa1439_i" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:607->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 69 'call' 'call_ln607' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln630 = br void %VITIS_LOOP_633_2.i" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 70 'br' 'br_ln630' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgG]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgRB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ bayerPhase_c1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bayerPhase_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                                     (alloca           ) [ 01111]
p_0_0_09501387_lcssa1439_i            (alloca           ) [ 00111]
p_0_0_09491390_lcssa1441_i            (alloca           ) [ 00111]
p_0_0_09481393_lcssa1443_i            (alloca           ) [ 00111]
p_0_0_0950_21417_lcssa1451_i          (alloca           ) [ 00111]
p_0_0_0949_21420_lcssa1453_i          (alloca           ) [ 00111]
p_0_0_0948_21423_lcssa1455_i          (alloca           ) [ 00111]
p_0_0_0_0_09141484_lcssa1521_i        (alloca           ) [ 00111]
p_0_1_0_0_09151486_lcssa1523_i        (alloca           ) [ 00111]
p_0_2_0_0_09161488_lcssa1525_i        (alloca           ) [ 00111]
p_0_0_0950_114791491_lcssa1527_i      (alloca           ) [ 00111]
p_0_0_0949_114811493_lcssa1529_i      (alloca           ) [ 00111]
p_0_0_0948_114831495_lcssa1531_i      (alloca           ) [ 00111]
p_0_0_0_0_09081496_lcssa1533_i        (alloca           ) [ 00111]
p_0_1_0_0_09091498_lcssa1535_i        (alloca           ) [ 00111]
p_0_2_0_0_09101500_lcssa1537_i        (alloca           ) [ 00111]
width_read                            (read             ) [ 00111]
height_read                           (read             ) [ 00111]
specinterface_ln0                     (specinterface    ) [ 00000]
bayerPhase_c1_read                    (read             ) [ 00000]
specinterface_ln0                     (specinterface    ) [ 00000]
write_ln0                             (write            ) [ 00000]
specinterface_ln0                     (specinterface    ) [ 00000]
specinterface_ln0                     (specinterface    ) [ 00000]
specinterface_ln0                     (specinterface    ) [ 00000]
specinterface_ln0                     (specinterface    ) [ 00000]
loopHeight                            (add              ) [ 00111]
loopWidth                             (add              ) [ 00111]
x_phase                               (trunc            ) [ 00111]
trunc_ln622_1_i                       (partselect       ) [ 00111]
store_ln603                           (store            ) [ 00000]
br_ln630                              (br               ) [ 00000]
y_3                                   (load             ) [ 00000]
icmp_ln630                            (icmp             ) [ 00111]
speclooptripcount_ln0                 (speclooptripcount) [ 00000]
y_4                                   (add              ) [ 00000]
br_ln630                              (br               ) [ 00000]
p_0_0_09501387_lcssa1439_i_load       (load             ) [ 00011]
p_0_0_09491390_lcssa1441_i_load       (load             ) [ 00011]
p_0_0_09481393_lcssa1443_i_load       (load             ) [ 00011]
p_0_0_0950_21417_lcssa1451_i_load     (load             ) [ 00011]
p_0_0_0949_21420_lcssa1453_i_load     (load             ) [ 00011]
p_0_0_0948_21423_lcssa1455_i_load     (load             ) [ 00011]
p_0_0_0_0_09141484_lcssa1521_i_load   (load             ) [ 00011]
p_0_1_0_0_09151486_lcssa1523_i_load   (load             ) [ 00011]
p_0_2_0_0_09161488_lcssa1525_i_load   (load             ) [ 00011]
p_0_0_0950_114791491_lcssa1527_i_load (load             ) [ 00011]
p_0_0_0949_114811493_lcssa1529_i_load (load             ) [ 00011]
p_0_0_0948_114831495_lcssa1531_i_load (load             ) [ 00011]
p_0_0_0_0_09081496_lcssa1533_i_load   (load             ) [ 00011]
p_0_1_0_0_09091498_lcssa1535_i_load   (load             ) [ 00011]
p_0_2_0_0_09101500_lcssa1537_i_load   (load             ) [ 00011]
trunc_ln630                           (trunc            ) [ 00010]
cmp59_i                               (icmp             ) [ 00011]
cmp203_i                              (icmp             ) [ 00011]
empty                                 (wait             ) [ 00000]
store_ln603                           (store            ) [ 00000]
ret_ln1072                            (ret              ) [ 00000]
and310_i                              (xor              ) [ 00000]
and310_cast_i                         (zext             ) [ 00000]
xor_i                                 (xor              ) [ 00001]
red_i                                 (icmp             ) [ 00001]
specloopname_ln630                    (specloopname     ) [ 00000]
call_ln607                            (call             ) [ 00000]
br_ln630                              (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgG">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgG"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgRB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgRB"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="height">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bayerPhase_c1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bayerPhase_c1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bayerPhase_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bayerPhase_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_stable_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="y_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_0_0_09501387_lcssa1439_i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_09501387_lcssa1439_i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_0_0_09491390_lcssa1441_i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_09491390_lcssa1441_i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_0_0_09481393_lcssa1443_i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_09481393_lcssa1443_i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_0_0_0950_21417_lcssa1451_i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0950_21417_lcssa1451_i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_0_0_0949_21420_lcssa1453_i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0949_21420_lcssa1453_i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_0_0_0948_21423_lcssa1455_i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0948_21423_lcssa1455_i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_0_0_0_0_09141484_lcssa1521_i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_09141484_lcssa1521_i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_0_1_0_0_09151486_lcssa1523_i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_09151486_lcssa1523_i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_0_2_0_0_09161488_lcssa1525_i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_2_0_0_09161488_lcssa1525_i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_0_0_0950_114791491_lcssa1527_i_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0950_114791491_lcssa1527_i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_0_0_0949_114811493_lcssa1529_i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0949_114811493_lcssa1529_i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_0_0_0948_114831495_lcssa1531_i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0948_114831495_lcssa1531_i/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_0_0_0_0_09081496_lcssa1533_i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_09081496_lcssa1533_i/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_0_1_0_0_09091498_lcssa1535_i_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_09091498_lcssa1535_i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_0_2_0_0_09101500_lcssa1537_i_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_2_0_0_09101500_lcssa1537_i/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="width_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="0" index="1" bw="12" slack="0"/>
<pin id="135" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="height_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="0"/>
<pin id="140" dir="0" index="1" bw="12" slack="0"/>
<pin id="141" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="bayerPhase_c1_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bayerPhase_c1_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln0_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="0" index="2" bw="16" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="2"/>
<pin id="161" dir="0" index="2" bw="8" slack="2"/>
<pin id="162" dir="0" index="3" bw="8" slack="2"/>
<pin id="163" dir="0" index="4" bw="8" slack="2"/>
<pin id="164" dir="0" index="5" bw="8" slack="2"/>
<pin id="165" dir="0" index="6" bw="8" slack="2"/>
<pin id="166" dir="0" index="7" bw="8" slack="2"/>
<pin id="167" dir="0" index="8" bw="8" slack="2"/>
<pin id="168" dir="0" index="9" bw="8" slack="2"/>
<pin id="169" dir="0" index="10" bw="8" slack="2"/>
<pin id="170" dir="0" index="11" bw="8" slack="2"/>
<pin id="171" dir="0" index="12" bw="8" slack="2"/>
<pin id="172" dir="0" index="13" bw="8" slack="2"/>
<pin id="173" dir="0" index="14" bw="8" slack="2"/>
<pin id="174" dir="0" index="15" bw="8" slack="2"/>
<pin id="175" dir="0" index="16" bw="12" slack="2"/>
<pin id="176" dir="0" index="17" bw="1" slack="1"/>
<pin id="177" dir="0" index="18" bw="1" slack="2"/>
<pin id="178" dir="0" index="19" bw="15" slack="0"/>
<pin id="179" dir="0" index="20" bw="12" slack="2"/>
<pin id="180" dir="0" index="21" bw="1" slack="1"/>
<pin id="181" dir="0" index="22" bw="24" slack="0"/>
<pin id="182" dir="0" index="23" bw="1" slack="0"/>
<pin id="183" dir="0" index="24" bw="24" slack="0"/>
<pin id="184" dir="0" index="25" bw="8" slack="2"/>
<pin id="185" dir="0" index="26" bw="8" slack="2"/>
<pin id="186" dir="0" index="27" bw="8" slack="2"/>
<pin id="187" dir="0" index="28" bw="8" slack="2"/>
<pin id="188" dir="0" index="29" bw="8" slack="2"/>
<pin id="189" dir="0" index="30" bw="8" slack="2"/>
<pin id="190" dir="0" index="31" bw="8" slack="2"/>
<pin id="191" dir="0" index="32" bw="8" slack="2"/>
<pin id="192" dir="0" index="33" bw="8" slack="2"/>
<pin id="193" dir="0" index="34" bw="8" slack="2"/>
<pin id="194" dir="0" index="35" bw="8" slack="2"/>
<pin id="195" dir="0" index="36" bw="8" slack="2"/>
<pin id="196" dir="0" index="37" bw="8" slack="2"/>
<pin id="197" dir="0" index="38" bw="8" slack="2"/>
<pin id="198" dir="0" index="39" bw="8" slack="2"/>
<pin id="199" dir="1" index="40" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln607/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="loopHeight_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="12" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loopHeight/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="loopWidth_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="12" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loopWidth/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="x_phase_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x_phase/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="trunc_ln622_1_i_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="15" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="0" index="3" bw="5" slack="0"/>
<pin id="224" dir="1" index="4" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln622_1_i/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln603_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="12" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln603/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="y_3_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="12" slack="1"/>
<pin id="236" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_3/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln630_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="12" slack="0"/>
<pin id="239" dir="0" index="1" bw="12" slack="1"/>
<pin id="240" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln630/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="y_4_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="12" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_4/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_0_0_09501387_lcssa1439_i_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="1"/>
<pin id="250" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_09501387_lcssa1439_i_load/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_0_0_09491390_lcssa1441_i_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="1"/>
<pin id="253" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_09491390_lcssa1441_i_load/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_0_0_09481393_lcssa1443_i_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="1"/>
<pin id="256" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_09481393_lcssa1443_i_load/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_0_0_0950_21417_lcssa1451_i_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="1"/>
<pin id="259" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0950_21417_lcssa1451_i_load/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_0_0_0949_21420_lcssa1453_i_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="1"/>
<pin id="262" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0949_21420_lcssa1453_i_load/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_0_0_0948_21423_lcssa1455_i_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="1"/>
<pin id="265" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0948_21423_lcssa1455_i_load/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_0_0_0_0_09141484_lcssa1521_i_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="1"/>
<pin id="268" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_09141484_lcssa1521_i_load/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_0_1_0_0_09151486_lcssa1523_i_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="1"/>
<pin id="271" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_09151486_lcssa1523_i_load/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_0_2_0_0_09161488_lcssa1525_i_load_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="1"/>
<pin id="274" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_2_0_0_09161488_lcssa1525_i_load/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_0_0_0950_114791491_lcssa1527_i_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="1"/>
<pin id="277" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0950_114791491_lcssa1527_i_load/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_0_0_0949_114811493_lcssa1529_i_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="1"/>
<pin id="280" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0949_114811493_lcssa1529_i_load/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_0_0_0948_114831495_lcssa1531_i_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="1"/>
<pin id="283" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0948_114831495_lcssa1531_i_load/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_0_0_0_0_09081496_lcssa1533_i_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="1"/>
<pin id="286" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_09081496_lcssa1533_i_load/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_0_1_0_0_09091498_lcssa1535_i_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="1"/>
<pin id="289" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_09091498_lcssa1535_i_load/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_0_2_0_0_09101500_lcssa1537_i_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="1"/>
<pin id="292" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_2_0_0_09101500_lcssa1537_i_load/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln630_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="12" slack="0"/>
<pin id="295" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln630/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="cmp59_i_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="12" slack="0"/>
<pin id="299" dir="0" index="1" bw="12" slack="1"/>
<pin id="300" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp59_i/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="cmp203_i_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="12" slack="0"/>
<pin id="304" dir="0" index="1" bw="12" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp203_i/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln603_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="12" slack="0"/>
<pin id="310" dir="0" index="1" bw="12" slack="1"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln603/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="and310_i_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="and310_i/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="and310_cast_i_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="and310_cast_i/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="xor_i_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="15" slack="2"/>
<pin id="324" dir="0" index="1" bw="15" slack="0"/>
<pin id="325" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_i/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="red_i_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="15" slack="0"/>
<pin id="330" dir="0" index="1" bw="15" slack="2"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="red_i/3 "/>
</bind>
</comp>

<comp id="334" class="1005" name="y_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="0"/>
<pin id="336" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="341" class="1005" name="p_0_0_09501387_lcssa1439_i_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="1"/>
<pin id="343" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_09501387_lcssa1439_i "/>
</bind>
</comp>

<comp id="347" class="1005" name="p_0_0_09491390_lcssa1441_i_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_09491390_lcssa1441_i "/>
</bind>
</comp>

<comp id="353" class="1005" name="p_0_0_09481393_lcssa1443_i_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="1"/>
<pin id="355" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_09481393_lcssa1443_i "/>
</bind>
</comp>

<comp id="359" class="1005" name="p_0_0_0950_21417_lcssa1451_i_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="1"/>
<pin id="361" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0950_21417_lcssa1451_i "/>
</bind>
</comp>

<comp id="365" class="1005" name="p_0_0_0949_21420_lcssa1453_i_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="1"/>
<pin id="367" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0949_21420_lcssa1453_i "/>
</bind>
</comp>

<comp id="371" class="1005" name="p_0_0_0948_21423_lcssa1455_i_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="1"/>
<pin id="373" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0948_21423_lcssa1455_i "/>
</bind>
</comp>

<comp id="377" class="1005" name="p_0_0_0_0_09141484_lcssa1521_i_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="1"/>
<pin id="379" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_09141484_lcssa1521_i "/>
</bind>
</comp>

<comp id="383" class="1005" name="p_0_1_0_0_09151486_lcssa1523_i_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="1"/>
<pin id="385" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_09151486_lcssa1523_i "/>
</bind>
</comp>

<comp id="389" class="1005" name="p_0_2_0_0_09161488_lcssa1525_i_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="1"/>
<pin id="391" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_09161488_lcssa1525_i "/>
</bind>
</comp>

<comp id="395" class="1005" name="p_0_0_0950_114791491_lcssa1527_i_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="1"/>
<pin id="397" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0950_114791491_lcssa1527_i "/>
</bind>
</comp>

<comp id="401" class="1005" name="p_0_0_0949_114811493_lcssa1529_i_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0949_114811493_lcssa1529_i "/>
</bind>
</comp>

<comp id="407" class="1005" name="p_0_0_0948_114831495_lcssa1531_i_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="1"/>
<pin id="409" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0948_114831495_lcssa1531_i "/>
</bind>
</comp>

<comp id="413" class="1005" name="p_0_0_0_0_09081496_lcssa1533_i_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="1"/>
<pin id="415" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_09081496_lcssa1533_i "/>
</bind>
</comp>

<comp id="419" class="1005" name="p_0_1_0_0_09091498_lcssa1535_i_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="1"/>
<pin id="421" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_09091498_lcssa1535_i "/>
</bind>
</comp>

<comp id="425" class="1005" name="p_0_2_0_0_09101500_lcssa1537_i_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="1"/>
<pin id="427" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_09101500_lcssa1537_i "/>
</bind>
</comp>

<comp id="431" class="1005" name="width_read_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="12" slack="2"/>
<pin id="433" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="436" class="1005" name="height_read_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="12" slack="1"/>
<pin id="438" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="441" class="1005" name="loopHeight_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="12" slack="1"/>
<pin id="443" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="loopHeight "/>
</bind>
</comp>

<comp id="446" class="1005" name="loopWidth_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="12" slack="2"/>
<pin id="448" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="451" class="1005" name="x_phase_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="2"/>
<pin id="453" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="x_phase "/>
</bind>
</comp>

<comp id="456" class="1005" name="trunc_ln622_1_i_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="15" slack="2"/>
<pin id="458" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln622_1_i "/>
</bind>
</comp>

<comp id="465" class="1005" name="p_0_0_09501387_lcssa1439_i_load_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="2"/>
<pin id="467" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_09501387_lcssa1439_i_load "/>
</bind>
</comp>

<comp id="470" class="1005" name="p_0_0_09491390_lcssa1441_i_load_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="2"/>
<pin id="472" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_09491390_lcssa1441_i_load "/>
</bind>
</comp>

<comp id="475" class="1005" name="p_0_0_09481393_lcssa1443_i_load_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="2"/>
<pin id="477" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_09481393_lcssa1443_i_load "/>
</bind>
</comp>

<comp id="480" class="1005" name="p_0_0_0950_21417_lcssa1451_i_load_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="2"/>
<pin id="482" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0950_21417_lcssa1451_i_load "/>
</bind>
</comp>

<comp id="485" class="1005" name="p_0_0_0949_21420_lcssa1453_i_load_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="2"/>
<pin id="487" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0949_21420_lcssa1453_i_load "/>
</bind>
</comp>

<comp id="490" class="1005" name="p_0_0_0948_21423_lcssa1455_i_load_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="2"/>
<pin id="492" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0948_21423_lcssa1455_i_load "/>
</bind>
</comp>

<comp id="495" class="1005" name="p_0_0_0_0_09141484_lcssa1521_i_load_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="2"/>
<pin id="497" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_09141484_lcssa1521_i_load "/>
</bind>
</comp>

<comp id="500" class="1005" name="p_0_1_0_0_09151486_lcssa1523_i_load_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="2"/>
<pin id="502" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_09151486_lcssa1523_i_load "/>
</bind>
</comp>

<comp id="505" class="1005" name="p_0_2_0_0_09161488_lcssa1525_i_load_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="2"/>
<pin id="507" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_09161488_lcssa1525_i_load "/>
</bind>
</comp>

<comp id="510" class="1005" name="p_0_0_0950_114791491_lcssa1527_i_load_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="2"/>
<pin id="512" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0950_114791491_lcssa1527_i_load "/>
</bind>
</comp>

<comp id="515" class="1005" name="p_0_0_0949_114811493_lcssa1529_i_load_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="2"/>
<pin id="517" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0949_114811493_lcssa1529_i_load "/>
</bind>
</comp>

<comp id="520" class="1005" name="p_0_0_0948_114831495_lcssa1531_i_load_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="2"/>
<pin id="522" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0948_114831495_lcssa1531_i_load "/>
</bind>
</comp>

<comp id="525" class="1005" name="p_0_0_0_0_09081496_lcssa1533_i_load_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="2"/>
<pin id="527" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_09081496_lcssa1533_i_load "/>
</bind>
</comp>

<comp id="530" class="1005" name="p_0_1_0_0_09091498_lcssa1535_i_load_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="2"/>
<pin id="532" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_09091498_lcssa1535_i_load "/>
</bind>
</comp>

<comp id="535" class="1005" name="p_0_2_0_0_09101500_lcssa1537_i_load_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="2"/>
<pin id="537" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_09101500_lcssa1537_i_load "/>
</bind>
</comp>

<comp id="540" class="1005" name="trunc_ln630_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln630 "/>
</bind>
</comp>

<comp id="545" class="1005" name="cmp59_i_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp59_i "/>
</bind>
</comp>

<comp id="550" class="1005" name="cmp203_i_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp203_i "/>
</bind>
</comp>

<comp id="555" class="1005" name="xor_i_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="15" slack="1"/>
<pin id="557" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="xor_i "/>
</bind>
</comp>

<comp id="560" class="1005" name="red_i_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="red_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="144" pin="2"/><net_sink comp="150" pin=2"/></net>

<net id="200"><net_src comp="62" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="158" pin=22"/></net>

<net id="202"><net_src comp="2" pin="0"/><net_sink comp="158" pin=24"/></net>

<net id="207"><net_src comp="138" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="132" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="144" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="144" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="241"><net_src comp="234" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="234" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="296"><net_src comp="234" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="234" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="234" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="48" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="242" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="60" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="313" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="327"><net_src comp="322" pin="2"/><net_sink comp="158" pin=19"/></net>

<net id="332"><net_src comp="318" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="328" pin="2"/><net_sink comp="158" pin=23"/></net>

<net id="337"><net_src comp="68" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="344"><net_src comp="72" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="158" pin=39"/></net>

<net id="350"><net_src comp="76" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="158" pin=38"/></net>

<net id="356"><net_src comp="80" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="158" pin=37"/></net>

<net id="362"><net_src comp="84" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="158" pin=36"/></net>

<net id="368"><net_src comp="88" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="158" pin=35"/></net>

<net id="374"><net_src comp="92" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="158" pin=34"/></net>

<net id="380"><net_src comp="96" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="158" pin=33"/></net>

<net id="386"><net_src comp="100" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="158" pin=32"/></net>

<net id="392"><net_src comp="104" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="158" pin=31"/></net>

<net id="398"><net_src comp="108" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="158" pin=30"/></net>

<net id="404"><net_src comp="112" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="158" pin=29"/></net>

<net id="410"><net_src comp="116" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="158" pin=28"/></net>

<net id="416"><net_src comp="120" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="158" pin=27"/></net>

<net id="422"><net_src comp="124" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="158" pin=26"/></net>

<net id="428"><net_src comp="128" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="158" pin=25"/></net>

<net id="434"><net_src comp="132" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="158" pin=20"/></net>

<net id="439"><net_src comp="138" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="444"><net_src comp="203" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="449"><net_src comp="209" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="158" pin=16"/></net>

<net id="454"><net_src comp="215" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="158" pin=18"/></net>

<net id="459"><net_src comp="219" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="468"><net_src comp="248" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="158" pin=15"/></net>

<net id="473"><net_src comp="251" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="158" pin=14"/></net>

<net id="478"><net_src comp="254" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="158" pin=13"/></net>

<net id="483"><net_src comp="257" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="158" pin=12"/></net>

<net id="488"><net_src comp="260" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="158" pin=11"/></net>

<net id="493"><net_src comp="263" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="158" pin=10"/></net>

<net id="498"><net_src comp="266" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="158" pin=9"/></net>

<net id="503"><net_src comp="269" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="158" pin=8"/></net>

<net id="508"><net_src comp="272" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="158" pin=7"/></net>

<net id="513"><net_src comp="275" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="158" pin=6"/></net>

<net id="518"><net_src comp="278" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="158" pin=5"/></net>

<net id="523"><net_src comp="281" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="158" pin=4"/></net>

<net id="528"><net_src comp="284" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="533"><net_src comp="287" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="538"><net_src comp="290" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="543"><net_src comp="293" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="548"><net_src comp="297" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="158" pin=21"/></net>

<net id="553"><net_src comp="302" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="158" pin=17"/></net>

<net id="558"><net_src comp="322" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="158" pin=19"/></net>

<net id="563"><net_src comp="328" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="158" pin=23"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgRB | {3 4 }
	Port: bayerPhase_c | {1 }
 - Input state : 
	Port: DebayerRatBorBatR : imgG | {3 4 }
	Port: DebayerRatBorBatR : height | {1 }
	Port: DebayerRatBorBatR : width | {1 }
	Port: DebayerRatBorBatR : bayerPhase_c1 | {1 }
  - Chain level:
	State 1
		store_ln603 : 1
	State 2
		icmp_ln630 : 1
		y_4 : 1
		br_ln630 : 2
		trunc_ln630 : 1
		cmp59_i : 1
		cmp203_i : 1
		store_ln603 : 2
	State 3
		xor_i : 1
		red_i : 1
		call_ln607 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158 |    12   |  2.562  |   745   |   908   |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                    icmp_ln630_fu_237                   |    0    |    0    |    0    |    19   |    0    |
|   icmp   |                     cmp59_i_fu_297                     |    0    |    0    |    0    |    19   |    0    |
|          |                     cmp203_i_fu_302                    |    0    |    0    |    0    |    19   |    0    |
|          |                      red_i_fu_328                      |    0    |    0    |    0    |    22   |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                    loopHeight_fu_203                   |    0    |    0    |    0    |    19   |    0    |
|    add   |                    loopWidth_fu_209                    |    0    |    0    |    0    |    19   |    0    |
|          |                       y_4_fu_242                       |    0    |    0    |    0    |    19   |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
|    xor   |                     and310_i_fu_313                    |    0    |    0    |    0    |    2    |    0    |
|          |                      xor_i_fu_322                      |    0    |    0    |    0    |    15   |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                 width_read_read_fu_132                 |    0    |    0    |    0    |    0    |    0    |
|   read   |                 height_read_read_fu_138                |    0    |    0    |    0    |    0    |    0    |
|          |             bayerPhase_c1_read_read_fu_144             |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
|   write  |                 write_ln0_write_fu_150                 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |                     x_phase_fu_215                     |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln630_fu_293                   |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
|partselect|                 trunc_ln622_1_i_fu_219                 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
|   zext   |                  and310_cast_i_fu_318                  |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                        |    12   |  2.562  |   745   |   1061  |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------+--------+
|                                             |   FF   |
+---------------------------------------------+--------+
|               cmp203_i_reg_550              |    1   |
|               cmp59_i_reg_545               |    1   |
|             height_read_reg_436             |   12   |
|              loopHeight_reg_441             |   12   |
|              loopWidth_reg_446              |   12   |
|   p_0_0_09481393_lcssa1443_i_load_reg_475   |    8   |
|      p_0_0_09481393_lcssa1443_i_reg_353     |    8   |
|p_0_0_0948_114831495_lcssa1531_i_load_reg_520|    8   |
|   p_0_0_0948_114831495_lcssa1531_i_reg_407  |    8   |
|  p_0_0_0948_21423_lcssa1455_i_load_reg_490  |    8   |
|     p_0_0_0948_21423_lcssa1455_i_reg_371    |    8   |
|   p_0_0_09491390_lcssa1441_i_load_reg_470   |    8   |
|      p_0_0_09491390_lcssa1441_i_reg_347     |    8   |
|p_0_0_0949_114811493_lcssa1529_i_load_reg_515|    8   |
|   p_0_0_0949_114811493_lcssa1529_i_reg_401  |    8   |
|  p_0_0_0949_21420_lcssa1453_i_load_reg_485  |    8   |
|     p_0_0_0949_21420_lcssa1453_i_reg_365    |    8   |
|   p_0_0_09501387_lcssa1439_i_load_reg_465   |    8   |
|      p_0_0_09501387_lcssa1439_i_reg_341     |    8   |
|p_0_0_0950_114791491_lcssa1527_i_load_reg_510|    8   |
|   p_0_0_0950_114791491_lcssa1527_i_reg_395  |    8   |
|  p_0_0_0950_21417_lcssa1451_i_load_reg_480  |    8   |
|     p_0_0_0950_21417_lcssa1451_i_reg_359    |    8   |
| p_0_0_0_0_09081496_lcssa1533_i_load_reg_525 |    8   |
|    p_0_0_0_0_09081496_lcssa1533_i_reg_413   |    8   |
| p_0_0_0_0_09141484_lcssa1521_i_load_reg_495 |    8   |
|    p_0_0_0_0_09141484_lcssa1521_i_reg_377   |    8   |
| p_0_1_0_0_09091498_lcssa1535_i_load_reg_530 |    8   |
|    p_0_1_0_0_09091498_lcssa1535_i_reg_419   |    8   |
| p_0_1_0_0_09151486_lcssa1523_i_load_reg_500 |    8   |
|    p_0_1_0_0_09151486_lcssa1523_i_reg_383   |    8   |
| p_0_2_0_0_09101500_lcssa1537_i_load_reg_535 |    8   |
|    p_0_2_0_0_09101500_lcssa1537_i_reg_425   |    8   |
| p_0_2_0_0_09161488_lcssa1525_i_load_reg_505 |    8   |
|    p_0_2_0_0_09161488_lcssa1525_i_reg_389   |    8   |
|                red_i_reg_560                |    1   |
|           trunc_ln622_1_i_reg_456           |   15   |
|             trunc_ln630_reg_540             |    1   |
|              width_read_reg_431             |   12   |
|               x_phase_reg_451               |    1   |
|                xor_i_reg_555                |   15   |
|                  y_reg_334                  |   12   |
+---------------------------------------------+--------+
|                    Total                    |   335  |
+---------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158 |  p19 |   2  |  15  |   30   ||    0    ||    9    |
| grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158 |  p23 |   2  |   1  |    2   ||    0    ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                          Total                         |      |      |      |   32   ||  0.854  ||    0    ||    18   |
|--------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   12   |    2   |   745  |  1061  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   18   |    -   |
|  Register |    -   |    -   |   335  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   12   |    3   |  1080  |  1079  |    0   |
+-----------+--------+--------+--------+--------+--------+
