/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [7:0] _05_;
  wire [9:0] _06_;
  reg [4:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = celloutsig_0_1z ? celloutsig_0_16z : in_data[20];
  assign celloutsig_1_3z = celloutsig_1_0z[4] ? celloutsig_1_0z[0] : in_data[138];
  assign celloutsig_1_7z = in_data[178] ? celloutsig_1_6z : celloutsig_1_0z[0];
  assign celloutsig_1_10z = celloutsig_1_4z ? _00_ : celloutsig_1_6z;
  assign celloutsig_1_14z = celloutsig_1_10z ? celloutsig_1_9z[3] : celloutsig_1_9z[2];
  assign celloutsig_0_6z = in_data[68] ? celloutsig_0_1z : celloutsig_0_5z;
  assign celloutsig_1_17z = celloutsig_1_5z[2] ? celloutsig_1_11z : in_data[170];
  assign celloutsig_0_11z = in_data[20] ? celloutsig_0_6z : _01_;
  assign celloutsig_0_13z = _02_ ? in_data[42] : celloutsig_0_4z;
  assign celloutsig_0_18z = celloutsig_0_16z ? celloutsig_0_2z : celloutsig_0_7z;
  assign celloutsig_0_20z = celloutsig_0_14z ? celloutsig_0_6z : celloutsig_0_11z;
  assign celloutsig_0_24z = celloutsig_0_15z ? celloutsig_0_7z : celloutsig_0_9z;
  assign celloutsig_0_28z = celloutsig_0_4z ? celloutsig_0_7z : celloutsig_0_14z;
  assign celloutsig_0_0z = ~(in_data[29] | in_data[50]);
  assign celloutsig_0_29z = ~(celloutsig_0_24z | celloutsig_0_14z);
  assign celloutsig_1_4z = ~(in_data[190] | _04_);
  assign celloutsig_0_5z = ~(celloutsig_0_2z | celloutsig_0_1z);
  assign celloutsig_1_12z = ~(celloutsig_1_9z[5] | celloutsig_1_3z);
  assign celloutsig_0_25z = ~(celloutsig_0_11z | celloutsig_0_20z);
  assign celloutsig_0_39z = celloutsig_0_16z ^ celloutsig_0_2z;
  assign celloutsig_1_19z = celloutsig_1_9z[4] ^ celloutsig_1_18z;
  assign celloutsig_0_14z = celloutsig_0_6z ^ celloutsig_0_13z;
  reg [7:0] _30_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _30_ <= 8'h00;
    else _30_ <= celloutsig_1_0z[7:0];
  assign { _05_[7:2], _04_, _00_ } = _30_;
  reg [9:0] _31_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _31_ <= 10'h000;
    else _31_ <= { in_data[6:1], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z };
  assign { _06_[9], _03_, _06_[7:3], _01_, _02_, _06_[0] } = _31_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _07_ <= 5'h00;
    else _07_ <= celloutsig_0_3z[8:4];
  assign celloutsig_0_35z = { _06_[9], _03_, _06_[7:3], _01_, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_0z } > { _06_[9], _03_, _06_[7:3], _01_, _02_, _06_[0], celloutsig_0_11z, celloutsig_0_28z, celloutsig_0_1z, celloutsig_0_20z };
  assign celloutsig_1_11z = { in_data[169:163], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_6z } > { celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_13z = in_data[168:153] > { celloutsig_1_0z[7:6], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_1_15z = { celloutsig_1_0z[7:4], celloutsig_1_12z, celloutsig_1_14z } > { _05_[4:2], _04_, _00_, celloutsig_1_10z };
  assign celloutsig_1_18z = { celloutsig_1_16z[7:1], celloutsig_1_17z } > in_data[169:162];
  assign celloutsig_0_7z = { in_data[15], celloutsig_0_6z, celloutsig_0_5z } > { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[65:60], celloutsig_0_0z } > in_data[67:61];
  assign celloutsig_0_15z = { _06_[9], _03_, _06_[7:5], celloutsig_0_13z, celloutsig_0_2z } > { _06_[3], _01_, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_16z = { celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z } > { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_17z = _07_[3:1] > { celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_19z = { _07_[4:3], celloutsig_0_17z } > { celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_34z = { _07_[1], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_22z } <= { celloutsig_0_30z[2:0], celloutsig_0_1z };
  assign celloutsig_0_8z = in_data[87:85] <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_3z[2:0], celloutsig_0_7z } <= { in_data[41], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_21z = { in_data[59:58], celloutsig_0_0z } <= { celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_2z };
  assign celloutsig_0_22z = celloutsig_0_3z[12:1] <= { celloutsig_0_7z, celloutsig_0_9z, _06_[9], _03_, _06_[7:3], _01_, _02_, _06_[0] };
  assign celloutsig_0_37z = { celloutsig_0_29z, celloutsig_0_34z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_35z, celloutsig_0_29z, celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_18z } && { in_data[91:89], celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_34z };
  assign celloutsig_0_4z = { celloutsig_0_3z[11], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z } && { in_data[8:3], celloutsig_0_1z };
  assign celloutsig_1_6z = celloutsig_1_0z[9:2] && celloutsig_1_0z[9:2];
  assign celloutsig_0_2z = { in_data[71:69], celloutsig_0_1z } && { in_data[56], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_26z = { _07_[1], celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_11z } && { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_3z = in_data[17:5] % { 1'h1, in_data[58:51], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_30z = { celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_20z } % { 1'h1, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_38z = { celloutsig_0_34z, celloutsig_0_17z, celloutsig_0_37z, celloutsig_0_18z, celloutsig_0_11z } % { 1'h1, celloutsig_0_3z[5:2] };
  assign celloutsig_1_0z = in_data[125:116] % { 1'h1, in_data[189:181] };
  assign celloutsig_1_2z = celloutsig_1_0z[9:1] % { 1'h1, in_data[111:104] };
  assign celloutsig_1_5z = { celloutsig_1_0z[6:2], celloutsig_1_3z } % { 1'h1, _05_[6:2] };
  assign celloutsig_1_9z = { celloutsig_1_0z[4:0], celloutsig_1_4z } % { 1'h1, celloutsig_1_0z[8:4] };
  assign celloutsig_1_16z = { in_data[139:138], celloutsig_1_5z } % { 1'h1, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_13z };
  assign _05_[1:0] = { _04_, _00_ };
  assign { _06_[8], _06_[2:1] } = { _03_, _01_, _02_ };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
