#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr  3 18:07:11 2025
# Process ID: 79456
# Current directory: C:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.runs/impl_1
# Command line: vivado.exe -log mb_usb_hdmi_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_usb_hdmi_top.tcl -notrace
# Log file: C:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.runs/impl_1/mb_usb_hdmi_top.vdi
# Journal file: C:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.runs/impl_1\vivado.jou
# Running On: jasper, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 14, Host memory: 68374 MB
#-----------------------------------------------------------
source mb_usb_hdmi_top.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 372.988 ; gain = 53.094
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jacka/ip_repo/hdmi_text_controller_1_5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jacka/ece385/ip_repo/hdmi_text_controller_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/jacka/ece385/ip_repo/hdmi_text_controller_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jacka/ece385/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jacka/ece385/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.cache/ip 
Command: link_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_axi_uartlite_0_0/lab7_1_mb_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_clk_wiz_1_0/lab7_1_mb_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_0/lab7_1_mb_hdmi_text_controller_0_0.dcp' for cell 'mb_block_i/hdmi_text_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_mdm_1_0/lab7_1_mb_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_microblaze_0_0/lab7_1_mb_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_microblaze_0_axi_intc_0/lab7_1_mb_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_rst_clk_wiz_1_100M_0/lab7_1_mb_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_xbar_0/lab7_1_mb_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_dlmb_bram_if_cntlr_0/lab7_1_mb_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_dlmb_v10_0/lab7_1_mb_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_ilmb_bram_if_cntlr_0/lab7_1_mb_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_ilmb_v10_0/lab7_1_mb_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_lmb_bram_0/lab7_1_mb_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.655 . Memory (MB): peak = 906.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7869 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'mb_usb_hdmi_top' is not ideal for floorplanning, since the cellview 'lab7_1_mb_hdmi_text_controller_0_0_hdmi_text_controller_v1_5_AXI' defined in file 'lab7_1_mb_hdmi_text_controller_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_microblaze_0_0/lab7_1_mb_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_microblaze_0_0/lab7_1_mb_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_microblaze_0_axi_intc_0/lab7_1_mb_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_microblaze_0_axi_intc_0/lab7_1_mb_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_clk_wiz_1_0/lab7_1_mb_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_clk_wiz_1_0/lab7_1_mb_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_clk_wiz_1_0/lab7_1_mb_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_clk_wiz_1_0/lab7_1_mb_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_clk_wiz_1_0/lab7_1_mb_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1535.422 ; gain = 488.125
Finished Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_clk_wiz_1_0/lab7_1_mb_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_rst_clk_wiz_1_100M_0/lab7_1_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_rst_clk_wiz_1_100M_0/lab7_1_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_rst_clk_wiz_1_100M_0/lab7_1_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_rst_clk_wiz_1_100M_0/lab7_1_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_axi_uartlite_0_0/lab7_1_mb_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_axi_uartlite_0_0/lab7_1_mb_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_axi_uartlite_0_0/lab7_1_mb_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_axi_uartlite_0_0/lab7_1_mb_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Parsing XDC File [C:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.srcs/constrs_1/imports/lab7provided/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'clk_100' completely overrides clock 'Clk', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.srcs/constrs_1/imports/lab7provided/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_clk_wiz_1_0/lab7_1_mb_clk_wiz_1_0.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.srcs/constrs_1/imports/lab7provided/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_microblaze_0_axi_intc_0/lab7_1_mb_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_microblaze_0_axi_intc_0/lab7_1_mb_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_mdm_1_0/lab7_1_mb_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_mdm_1_0/lab7_1_mb_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_mdm_1_0/lab7_1_mb_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1542.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 241 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

30 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1542.629 ; gain = 1112.074
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1542.629 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15a625a90

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1556.648 ; gain = 14.020

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f70c7179

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1882.680 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 170 cells and removed 252 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 15 load pin(s).
Phase 2 Constant propagation | Checksum: c3dfbe2d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1882.680 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 127 cells and removed 285 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 130f65bc3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1882.680 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 81 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 17ba3ff86

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1882.680 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17ba3ff86

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1882.680 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1438a7b7f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1882.680 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             170  |             252  |                                              3  |
|  Constant propagation         |             127  |             285  |                                              1  |
|  Sweep                        |               0  |              81  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1882.680 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 164537696

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1882.680 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 164537696

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.489 . Memory (MB): peak = 2050.785 ; gain = 0.000
Ending Power Optimization Task | Checksum: 164537696

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2050.785 ; gain = 168.105

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 164537696

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2050.785 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2050.785 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 164537696

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2050.785 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 2050.785 ; gain = 508.156
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 2050.785 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.runs/impl_1/mb_usb_hdmi_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2050.785 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.runs/impl_1/mb_usb_hdmi_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2050.785 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 137f3a8fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2050.785 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2050.785 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e86bd9d7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2050.785 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1646e744d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2050.785 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1646e744d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2050.785 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1646e744d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2050.785 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1dcc7383b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2050.785 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1af0f24aa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2050.785 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1af0f24aa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2050.785 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 193fdc82f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2050.785 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 9 LUTNM shape to break, 1883 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 5, total 9, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 931 nets or LUTs. Breaked 9 LUTs, combined 922 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/p_0_in[3]. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 2050.785 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2050.785 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2050.785 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            9  |            922  |                   931  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            8  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            8  |              0  |                     8  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           25  |            922  |                   940  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2327df679

Time (s): cpu = 00:01:06 ; elapsed = 00:00:42 . Memory (MB): peak = 2050.785 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 2779fccc7

Time (s): cpu = 00:01:08 ; elapsed = 00:00:44 . Memory (MB): peak = 2050.785 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2779fccc7

Time (s): cpu = 00:01:08 ; elapsed = 00:00:44 . Memory (MB): peak = 2050.785 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26e4d155f

Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 2050.785 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21d430fc4

Time (s): cpu = 00:01:18 ; elapsed = 00:00:51 . Memory (MB): peak = 2050.785 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25a7de95f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:51 . Memory (MB): peak = 2050.785 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22f483724

Time (s): cpu = 00:01:19 ; elapsed = 00:00:51 . Memory (MB): peak = 2050.785 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c4ec6738

Time (s): cpu = 00:01:34 ; elapsed = 00:01:09 . Memory (MB): peak = 2050.785 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 20b3053ec

Time (s): cpu = 00:02:06 ; elapsed = 00:02:06 . Memory (MB): peak = 2050.785 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a9d9dbea

Time (s): cpu = 00:02:07 ; elapsed = 00:02:07 . Memory (MB): peak = 2050.785 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d887d5de

Time (s): cpu = 00:02:07 ; elapsed = 00:02:07 . Memory (MB): peak = 2050.785 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1cd22a81a

Time (s): cpu = 00:02:23 ; elapsed = 00:02:20 . Memory (MB): peak = 2050.785 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1cd22a81a

Time (s): cpu = 00:02:23 ; elapsed = 00:02:21 . Memory (MB): peak = 2050.785 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2722f9536

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.266 | TNS=-112.180 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b06601ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2104.602 ; gain = 0.000
INFO: [Place 46-33] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_aresetn_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ccc5a9e1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2104.602 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2722f9536

Time (s): cpu = 00:02:37 ; elapsed = 00:02:30 . Memory (MB): peak = 2104.602 ; gain = 53.816

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.444. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 24b5b86f1

Time (s): cpu = 00:03:20 ; elapsed = 00:03:12 . Memory (MB): peak = 2104.602 ; gain = 53.816

Time (s): cpu = 00:03:20 ; elapsed = 00:03:12 . Memory (MB): peak = 2104.602 ; gain = 53.816
Phase 4.1 Post Commit Optimization | Checksum: 24b5b86f1

Time (s): cpu = 00:03:20 ; elapsed = 00:03:12 . Memory (MB): peak = 2104.602 ; gain = 53.816

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24b5b86f1

Time (s): cpu = 00:03:21 ; elapsed = 00:03:12 . Memory (MB): peak = 2104.602 ; gain = 53.816

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                8x8|              16x16|
|___________|___________________|___________________|
|      South|                1x1|                8x8|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 24b5b86f1

Time (s): cpu = 00:03:21 ; elapsed = 00:03:12 . Memory (MB): peak = 2104.602 ; gain = 53.816
Phase 4.3 Placer Reporting | Checksum: 24b5b86f1

Time (s): cpu = 00:03:21 ; elapsed = 00:03:12 . Memory (MB): peak = 2104.602 ; gain = 53.816

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2104.602 ; gain = 0.000

Time (s): cpu = 00:03:21 ; elapsed = 00:03:12 . Memory (MB): peak = 2104.602 ; gain = 53.816
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a342c00f

Time (s): cpu = 00:03:21 ; elapsed = 00:03:13 . Memory (MB): peak = 2104.602 ; gain = 53.816
Ending Placer Task | Checksum: fabaf586

Time (s): cpu = 00:03:22 ; elapsed = 00:03:13 . Memory (MB): peak = 2104.602 ; gain = 53.816
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:25 ; elapsed = 00:03:15 . Memory (MB): peak = 2104.602 ; gain = 53.816
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2108.191 ; gain = 3.590
INFO: [Common 17-1381] The checkpoint 'C:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.runs/impl_1/mb_usb_hdmi_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2108.191 ; gain = 3.590
INFO: [runtcl-4] Executing : report_io -file mb_usb_hdmi_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2108.191 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_placed.rpt -pb mb_usb_hdmi_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_usb_hdmi_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 2108.191 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2120.742 ; gain = 12.551
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 10.00s |  WALL: 5.95s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2120.742 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.444 | TNS=-102.224 |
Phase 1 Physical Synthesis Initialization | Checksum: 69297500

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.234 ; gain = 10.492
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.444 | TNS=-102.224 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 69297500

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2131.234 ; gain = 10.492

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.444 | TNS=-102.224 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srlopt_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/clk_wiz_1/inst/clk_out1_lab7_1_mb_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/hdmi_text_controller_v1_5_AXI_inst/color_instance/bit_line[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_217_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_rep_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.443 | TNS=-102.217 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/hdmi_text_controller_v1_5_AXI_inst/color_instance/bit_line[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_208_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_rep_72. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/word_addr[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.423 | TNS=-102.025 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srlopt_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/hdmi_text_controller_v1_5_AXI_inst/color_instance/bit_line[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_93_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.402 | TNS=-101.857 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/bit_line[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_232_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_26.  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/g7_b0
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_26. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.399 | TNS=-101.636 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/hdmi_text_controller_v1_5_AXI_inst/color_instance/bit_line[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_181_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_94.  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/g28_b4
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_94. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.392 | TNS=-101.573 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_85_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.389 | TNS=-101.548 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/hdmi_text_controller_v1_5_AXI_inst/color_instance/bit_line[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/hc_reg[4][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_420_n_0.  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_420
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_420_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.382 | TNS=-101.495 |
INFO: [Physopt 32-81] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg[600][2]_0[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg[600][2]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.381 | TNS=-101.488 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs__0_2[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_752_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_1326_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_2395_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.375 | TNS=-101.457 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_223_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_rep_22.  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/g8_b2
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_rep_22. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.370 | TNS=-101.437 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_52.  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/g12_b6
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_52. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.365 | TNS=-101.417 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/hc_reg[4][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs__0_2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_768_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_1370_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_2467_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_3528_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_4488_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_5264_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.364 | TNS=-101.373 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/hdmi_text_controller_v1_5_AXI_inst/color_instance/bit_line[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_94_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.360 | TNS=-101.341 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_251_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.354 | TNS=-101.269 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_50.  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/g12_b3
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_50. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.353 | TNS=-101.265 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_186_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_12.  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/g3_b3
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_12. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.351 | TNS=-101.233 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_243_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_44.  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/g10_b7
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_44. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.349 | TNS=-101.217 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_257_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_rep_33.  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/g14_b2
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_rep_33. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.345 | TNS=-101.177 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_212_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_rep_111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/word_addr[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs__0_2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_213_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.344 | TNS=-101.044 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_3531_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_4494_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_5276_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.344 | TNS=-101.044 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_1371_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_2468_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_3533_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_4498_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_5285_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.338 | TNS=-101.013 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_4499_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_5287_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.338 | TNS=-101.013 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_3529_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_4490_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_5268_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.328 | TNS=-100.973 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_214_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_508_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_957_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_1736_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/green[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg_n_0_[359][9].  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg[359][9]
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg_n_0_[359][9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.328 | TNS=-100.917 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/word_addr[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs__0_2[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_142_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_300_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_701_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_1224_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.327 | TNS=-100.913 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_178_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_406_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_833_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_1487_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.322 | TNS=-100.893 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_2466_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_3524_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_4480_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/vga_to_hdmi_i_5248_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.321 | TNS=-100.889 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_1735_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.320 | TNS=-100.877 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-100.793 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_507_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_956_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_1733_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg_n_0_[378][9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg_n_0_[397][27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs[447][31]_i_4_n_0 was not replicated.
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs[447][31]_i_4_n_0.  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs[447][31]_i_4
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs[447][31]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-28.550 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata_reg[2]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata_reg[2]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata[2]_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-28.523 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata[2]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata_reg[2]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata_reg[2]_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs__1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-28.517 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs__1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_araddr_reg[4]_rep__0_n_0.  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_araddr_reg[4]_rep__0
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_araddr_reg[4]_rep__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-28.119 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata_reg[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata_reg[6]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata[6]_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-27.933 |
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg_n_0_[402][30].  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg[402][30]
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg_n_0_[402][30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-27.933 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg_n_0_[402][30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs[510][31]_i_2_n_0 was not replicated.
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs[510][31]_i_2_n_0.  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs[510][31]_i_2
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs[510][31]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-27.110 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg_n_0_[278][16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs[447][23]_i_2_n_0.  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs[447][23]_i_2
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs[447][23]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-26.714 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata_reg[5]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata_reg[5]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata[5]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata_reg[5]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata_reg[5]_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs__1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-26.570 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata_reg[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata_reg[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata[3]_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-26.481 |
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg_n_0_[475][30].  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg[475][30]
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg_n_0_[475][30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-26.412 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata_reg[6]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata[6]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata_reg[6]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/axi_rdata_reg[6]_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs__1[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-26.360 |
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg_n_0_[487][27].  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg[487][27]
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg_n_0_[487][27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-26.360 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg_n_0_[487][27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs[447][31]_i_4_n_0 was not replicated.
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs[447][31]_i_4_n_0.  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs[447][31]_i_4
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs[447][31]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-26.135 |
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg_n_0_[377][13].  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg[377][13]
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg_n_0_[377][13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-26.217 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg_n_0_[377][13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs[447][15]_i_2_n_0.  Re-placed instance mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs[447][15]_i_2
INFO: [Physopt 32-735] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs[447][15]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-26.113 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srlopt_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/clk_wiz_1/inst/clk_out1_lab7_1_mb_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/hdmi_text_controller_v1_5_AXI_inst/color_instance/bit_line[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_212_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_rep_111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/word_addr[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs__0_2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_214_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_507_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_956_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_1733_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/green[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg_n_0_[378][9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-26.113 |
Phase 3 Critical Path Optimization | Checksum: 69297500

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2136.934 ; gain = 16.191

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-26.113 |
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srlopt_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/clk_wiz_1/inst/clk_out1_lab7_1_mb_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/hdmi_text_controller_v1_5_AXI_inst/color_instance/bit_line[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_212_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_rep_111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/word_addr[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs__0_2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_214_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_507_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_956_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_1733_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/green[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg_n_0_[378][9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srlopt_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/clk_wiz_1/inst/clk_out1_lab7_1_mb_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/hdmi_text_controller_v1_5_AXI_inst/color_instance/bit_line[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_212_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/color_instance/vc_reg[0]_rep_111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/word_addr[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs__0_2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_214_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_507_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_956_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/g0_b0_i_1733_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/green[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_5_AXI_inst/slv_regs_reg_n_0_[378][9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-26.113 |
Phase 4 Critical Path Optimization | Checksum: 69297500

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2136.938 ; gain = 16.195
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 2136.938 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.313 | TNS=-26.113 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.131  |         76.110  |            1  |              0  |                    45  |           0  |           2  |  00:00:16  |
|  Total          |          0.131  |         76.110  |            1  |              0  |                    45  |           0  |           3  |  00:00:17  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2136.938 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 16e64554e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2136.938 ; gain = 16.195
INFO: [Common 17-83] Releasing license: Implementation
436 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2136.938 ; gain = 28.746
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2147.016 ; gain = 10.078
INFO: [Common 17-1381] The checkpoint 'C:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.runs/impl_1/mb_usb_hdmi_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2147.016 ; gain = 10.078
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d281dbbd ConstDB: 0 ShapeSum: 4b6a9068 RouteDB: 0
Post Restoration Checksum: NetGraph: dc9a925f NumContArr: 6a91593e Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1472beb9d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2198.121 ; gain = 51.105

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1472beb9d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2199.129 ; gain = 52.113

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1472beb9d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2199.129 ; gain = 52.113
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2095389ed

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2236.758 ; gain = 89.742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.179 | TNS=-24.271| WHS=-0.181 | THS=-22.939|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00677669 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 28835
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 28835
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 197625a22

Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 2267.602 ; gain = 120.586

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 197625a22

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2267.602 ; gain = 120.586
Phase 3 Initial Routing | Checksum: 1cda4a009

Time (s): cpu = 00:01:52 ; elapsed = 00:01:12 . Memory (MB): peak = 2322.695 ; gain = 175.680
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+==================================+==================================+===========================================================================================+
| Launch Setup Clock               | Launch Hold Clock                | Pin                                                                                       |
+==================================+==================================+===========================================================================================+
| clk_out1_lab7_1_mb_clk_wiz_1_0_1 | clk_out1_lab7_1_mb_clk_wiz_1_0_1 | mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i_srlopt/D |
| clk_out1_lab7_1_mb_clk_wiz_1_0_1 | clk_out1_lab7_1_mb_clk_wiz_1_0_1 | mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i_srlopt/D |
| clk_out1_lab7_1_mb_clk_wiz_1_0_1 | clk_out1_lab7_1_mb_clk_wiz_1_0_1 | mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i_srlopt/D |
+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 17214
 Number of Nodes with overlaps = 6597
 Number of Nodes with overlaps = 2582
 Number of Nodes with overlaps = 805
 Number of Nodes with overlaps = 332
 Number of Nodes with overlaps = 165
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.125 | TNS=-34.189| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16bdad121

Time (s): cpu = 00:05:54 ; elapsed = 00:03:39 . Memory (MB): peak = 2322.695 ; gain = 175.680

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7796
 Number of Nodes with overlaps = 5517
 Number of Nodes with overlaps = 2938
 Number of Nodes with overlaps = 1051
 Number of Nodes with overlaps = 382
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.945 | TNS=-33.442| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: a21961a3

Time (s): cpu = 00:09:43 ; elapsed = 00:05:57 . Memory (MB): peak = 2322.695 ; gain = 175.680

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3252
Phase 4.3 Global Iteration 2 | Checksum: ff4dfbbc

Time (s): cpu = 00:09:54 ; elapsed = 00:06:08 . Memory (MB): peak = 2322.695 ; gain = 175.680
Phase 4 Rip-up And Reroute | Checksum: ff4dfbbc

Time (s): cpu = 00:09:54 ; elapsed = 00:06:08 . Memory (MB): peak = 2322.695 ; gain = 175.680

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11776d265

Time (s): cpu = 00:09:58 ; elapsed = 00:06:11 . Memory (MB): peak = 2322.695 ; gain = 175.680
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.945 | TNS=-33.442| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 69217bda

Time (s): cpu = 00:09:59 ; elapsed = 00:06:11 . Memory (MB): peak = 2322.695 ; gain = 175.680

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 69217bda

Time (s): cpu = 00:09:59 ; elapsed = 00:06:11 . Memory (MB): peak = 2322.695 ; gain = 175.680
Phase 5 Delay and Skew Optimization | Checksum: 69217bda

Time (s): cpu = 00:09:59 ; elapsed = 00:06:11 . Memory (MB): peak = 2322.695 ; gain = 175.680

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 61d052b6

Time (s): cpu = 00:10:02 ; elapsed = 00:06:14 . Memory (MB): peak = 2322.695 ; gain = 175.680
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.923 | TNS=-33.273| WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 749f130c

Time (s): cpu = 00:10:03 ; elapsed = 00:06:14 . Memory (MB): peak = 2322.695 ; gain = 175.680
Phase 6 Post Hold Fix | Checksum: 749f130c

Time (s): cpu = 00:10:03 ; elapsed = 00:06:14 . Memory (MB): peak = 2322.695 ; gain = 175.680

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 42.4828 %
  Global Horizontal Routing Utilization  = 35.6921 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 87.1622%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y40 -> INT_R_X29Y41
   INT_L_X24Y38 -> INT_R_X25Y39
South Dir 4x4 Area, Max Cong = 85.3603%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X8Y114 -> INT_R_X11Y117
East Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y119 -> INT_L_X24Y119
   INT_L_X20Y113 -> INT_L_X20Y113
   INT_R_X19Y110 -> INT_R_X19Y110
   INT_L_X12Y106 -> INT_L_X12Y106
   INT_L_X18Y58 -> INT_L_X18Y58
West Dir 2x2 Area, Max Cong = 86.0294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X12Y112 -> INT_R_X13Y113

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 1.5
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 1.25
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.6 Sparse Ratio: 0.5625

Phase 7 Route finalize | Checksum: 10d75187f

Time (s): cpu = 00:10:03 ; elapsed = 00:06:15 . Memory (MB): peak = 2322.695 ; gain = 175.680

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10d75187f

Time (s): cpu = 00:10:03 ; elapsed = 00:06:15 . Memory (MB): peak = 2322.695 ; gain = 175.680

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ca2799bd

Time (s): cpu = 00:10:06 ; elapsed = 00:06:18 . Memory (MB): peak = 2322.695 ; gain = 175.680

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.923 | TNS=-33.273| WHS=0.027  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1ca2799bd

Time (s): cpu = 00:10:09 ; elapsed = 00:06:20 . Memory (MB): peak = 2322.695 ; gain = 175.680
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:10:09 ; elapsed = 00:06:20 . Memory (MB): peak = 2322.695 ; gain = 175.680

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
455 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:10:13 ; elapsed = 00:06:22 . Memory (MB): peak = 2322.695 ; gain = 175.680
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2322.695 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.runs/impl_1/mb_usb_hdmi_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2322.695 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.runs/impl_1/mb_usb_hdmi_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
Command: report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/jacka/lab7_justblock_diagram_nohdmi/lab7_justblock_diagram_nohdmi.runs/impl_1/mb_usb_hdmi_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2322.695 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
Command: report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
467 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2344.707 ; gain = 22.012
INFO: [runtcl-4] Executing : report_route_status -file mb_usb_hdmi_top_route_status.rpt -pb mb_usb_hdmi_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_usb_hdmi_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_usb_hdmi_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_usb_hdmi_top_bus_skew_routed.rpt -pb mb_usb_hdmi_top_bus_skew_routed.pb -rpx mb_usb_hdmi_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force mb_usb_hdmi_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mb_usb_hdmi_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2881.648 ; gain = 511.004
INFO: [Common 17-206] Exiting Vivado at Thu Apr  3 18:20:23 2025...
